#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bc0057d220 .scope module, "PipelinedMIPS_tb" "PipelinedMIPS_tb" 2 3;
 .timescale 0 0;
v0x55bc005ce410_0 .var "Clk", 0 0;
v0x55bc005ce4b0_0 .var "Rst", 0 0;
S_0x55bc0059b0b0 .scope module, "P5SMIPS" "PipelinedMIPS" 2 7, 3 11 0, S_0x55bc0057d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 1 "Rst"
L_0x55bc005ce600 .functor BUFZ 32, v0x55bc005cc820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bc005dec00 .functor AND 1, v0x55bc005c0c60_0, v0x55bc005c3270_0, C4<1>, C4<1>;
L_0x55bc005dfef0 .functor OR 1, L_0x55bc005dec00, v0x55bc005c0e50_0, C4<0>, C4<0>;
v0x55bc005cb5b0_0 .net "ALUCnt", 3 0, v0x55bc0059f760_0;  1 drivers
v0x55bc005cb6c0_0 .net "ALUOp", 1 0, L_0x55bc005e1050;  1 drivers
v0x55bc005cb780_0 .net "ALUresult", 31 0, v0x55bc005a5c20_0;  1 drivers
v0x55bc005cb870_0 .net "ALUsrc", 0 0, v0x55bc005c0ba0_0;  1 drivers
v0x55bc005cb910_0 .net "B", 31 0, L_0x55bc005e2360;  1 drivers
v0x55bc005cba50_0 .net "Clk", 0 0, v0x55bc005ce410_0;  1 drivers
v0x55bc005cbaf0_0 .net "ControlWire1", 7 0, L_0x55bc005e0000;  1 drivers
v0x55bc005cbbb0_0 .net "ControlWire2", 3 0, L_0x55bc005e1c30;  1 drivers
v0x55bc005cbc90_0 .net "ControlWire3", 1 0, L_0x55bc005e3100;  1 drivers
v0x55bc005cbd70_0 .net "DO", 31 0, L_0x55bc005e4170;  1 drivers
v0x55bc005cbe30_0 .var "EX_MEM_pipereg", 72 0;
v0x55bc005cbef0_0 .net "Extdata", 31 0, L_0x55bc005e0d30;  1 drivers
v0x55bc005cbfb0_0 .var "ID_EX_pipereg", 151 0;
v0x55bc005cc090_0 .var "IF_ID_pipereg", 63 0;
v0x55bc005cc170_0 .net "ImOffset", 31 0, L_0x55bc005e16c0;  1 drivers
v0x55bc005cc280_0 .net "Instruction", 31 0, L_0x55bc005df620;  1 drivers
v0x55bc005cc340_0 .net "JA_BA", 31 0, L_0x55bc005e18d0;  1 drivers
v0x55bc005cc4f0_0 .net "JuOffset28", 27 0, L_0x55bc005e10f0;  1 drivers
v0x55bc005cc590_0 .net "JuOffset32", 31 0, L_0x55bc005dfd60;  1 drivers
v0x55bc005cc650_0 .var "MEM_WB_pipereg", 70 0;
v0x55bc005cc730_0 .net "Offset_add", 31 0, v0x55bc005c45c0_0;  1 drivers
v0x55bc005cc820_0 .var "PC_reg", 31 0;
v0x55bc005cc8f0_0 .net "PCin", 31 0, L_0x55bc005ce770;  1 drivers
v0x55bc005cc9c0_0 .net "PCout", 31 0, L_0x55bc005ce600;  1 drivers
v0x55bc005cca90_0 .net "PCsrc", 0 0, L_0x55bc005dfef0;  1 drivers
v0x55bc005ccb60_0 .net "Rst", 0 0, v0x55bc005ce4b0_0;  1 drivers
v0x55bc005ccc00_0 .net "Zero", 0 0, L_0x55bc005e1ed0;  1 drivers
v0x55bc005cccd0_0 .net *"_s17", 3 0, L_0x55bc005dfc80;  1 drivers
v0x55bc005ccd70_0 .net *"_s20", 0 0, L_0x55bc005dec00;  1 drivers
v0x55bc005cce10_0 .net *"_s43", 1 0, L_0x55bc005e1a10;  1 drivers
v0x55bc005ccef0_0 .net *"_s45", 1 0, L_0x55bc005e1ab0;  1 drivers
v0x55bc005ccfd0_0 .net *"_s69", 0 0, L_0x55bc005e2e80;  1 drivers
v0x55bc005cd0b0_0 .net *"_s71", 0 0, L_0x55bc005e3010;  1 drivers
v0x55bc005cd190_0 .net "branch", 0 0, v0x55bc005c0c60_0;  1 drivers
v0x55bc005cd280_0 .net "data1", 31 0, L_0x55bc005e0620;  1 drivers
v0x55bc005cd390_0 .net "data2", 31 0, L_0x55bc005e08b0;  1 drivers
v0x55bc005cd4a0_0 .net "flushIF", 0 0, v0x55bc005c3df0_0;  1 drivers
v0x55bc005cd540_0 .net "inc4_PC", 31 0, v0x55bc005c7e60_0;  1 drivers
v0x55bc005cd630_0 .net "jump", 0 0, v0x55bc005c0e50_0;  1 drivers
v0x55bc005cd6d0_0 .net "memRead", 0 0, v0x55bc005c0f10_0;  1 drivers
v0x55bc005cd770_0 .net "memWrite", 0 0, v0x55bc005c0fd0_0;  1 drivers
v0x55bc005cd810_0 .net "memtoreg", 0 0, v0x55bc005c1090_0;  1 drivers
v0x55bc005cd8e0_0 .net "nop", 0 0, v0x55bc005c3e90_0;  1 drivers
v0x55bc005cd9d0_0 .net "opCode", 5 0, L_0x55bc005dfa30;  1 drivers
v0x55bc005cda70_0 .net "opCode_nop", 5 0, L_0x55bc005e12a0;  1 drivers
v0x55bc005cdb60_0 .net "rdSel", 4 0, L_0x55bc005df990;  1 drivers
v0x55bc005cdc00_0 .net "regDst", 0 0, v0x55bc005c1150_0;  1 drivers
v0x55bc005cdca0_0 .net "regWrite", 0 0, v0x55bc005c1210_0;  1 drivers
v0x55bc005cdd70_0 .net "rsSel", 4 0, L_0x55bc005df800;  1 drivers
v0x55bc005cde60_0 .net "rtSel", 4 0, L_0x55bc005df8a0;  1 drivers
v0x55bc005cdf50_0 .net "stall", 4 0, v0x55bc005c3f50_0;  1 drivers
v0x55bc005cdff0_0 .net "writeData", 31 0, L_0x55bc005e4860;  1 drivers
v0x55bc005ce0e0_0 .net "writeReg", 4 0, L_0x55bc005e29e0;  1 drivers
v0x55bc005ce1f0_0 .net "writeReg2", 4 0, L_0x55bc005e3390;  1 drivers
v0x55bc005ce2b0_0 .net "writeReg3", 4 0, L_0x55bc005dfbe0;  1 drivers
v0x55bc005ce350_0 .net "zero_eqdet", 0 0, v0x55bc005c3270_0;  1 drivers
L_0x55bc005df800 .part v0x55bc005cc090_0, 21, 5;
L_0x55bc005df8a0 .part v0x55bc005cc090_0, 16, 5;
L_0x55bc005df990 .part v0x55bc005cc090_0, 11, 5;
L_0x55bc005dfa30 .part v0x55bc005cc090_0, 26, 6;
L_0x55bc005dfbe0 .part v0x55bc005cc650_0, 64, 5;
L_0x55bc005dfc80 .part v0x55bc005cc090_0, 60, 4;
L_0x55bc005dfd60 .concat [ 28 4 0 0], L_0x55bc005e10f0, L_0x55bc005dfc80;
LS_0x55bc005e0000_0_0 .concat [ 1 1 1 2], v0x55bc005c1150_0, v0x55bc005c0f10_0, v0x55bc005c1090_0, L_0x55bc005e1050;
LS_0x55bc005e0000_0_4 .concat [ 1 1 1 0], v0x55bc005c0fd0_0, v0x55bc005c1210_0, v0x55bc005c0ba0_0;
L_0x55bc005e0000 .concat [ 5 3 0 0], LS_0x55bc005e0000_0_0, LS_0x55bc005e0000_0_4;
L_0x55bc005e0970 .part v0x55bc005cc650_0, 70, 1;
L_0x55bc005e0ec0 .part v0x55bc005cc090_0, 0, 16;
L_0x55bc005e1190 .part v0x55bc005cc090_0, 0, 26;
L_0x55bc005e13e0 .part L_0x55bc005e1c30, 3, 1;
L_0x55bc005e14f0 .part L_0x55bc005e3100, 1, 1;
L_0x55bc005e17b0 .part v0x55bc005cc090_0, 32, 32;
L_0x55bc005e1a10 .part v0x55bc005cbfb0_0, 111, 2;
L_0x55bc005e1ab0 .part v0x55bc005cbfb0_0, 107, 2;
L_0x55bc005e1c30 .concat [ 2 2 0 0], L_0x55bc005e1ab0, L_0x55bc005e1a10;
L_0x55bc005e1fc0 .part v0x55bc005cbfb0_0, 0, 32;
L_0x55bc005e2100 .part v0x55bc005cbfb0_0, 109, 2;
L_0x55bc005e21a0 .part v0x55bc005cbfb0_0, 64, 6;
L_0x55bc005e2060 .part v0x55bc005cbfb0_0, 114, 6;
L_0x55bc005e2400 .part v0x55bc005cbfb0_0, 32, 32;
L_0x55bc005e25b0 .part v0x55bc005cbfb0_0, 64, 32;
L_0x55bc005e27b0 .part v0x55bc005cbfb0_0, 113, 1;
L_0x55bc005e2ad0 .part v0x55bc005cbfb0_0, 101, 5;
L_0x55bc005e2bc0 .part v0x55bc005cbfb0_0, 96, 5;
L_0x55bc005e2d90 .part v0x55bc005cbfb0_0, 106, 1;
L_0x55bc005e2e80 .part v0x55bc005cbe30_0, 67, 1;
L_0x55bc005e3010 .part v0x55bc005cbe30_0, 65, 1;
L_0x55bc005e3100 .concat [ 1 1 0 0], L_0x55bc005e3010, L_0x55bc005e2e80;
L_0x55bc005e3390 .part v0x55bc005cbe30_0, 68, 5;
L_0x55bc005e4320 .part v0x55bc005cbe30_0, 0, 32;
L_0x55bc005e4560 .part v0x55bc005cbe30_0, 32, 32;
L_0x55bc005e4600 .part v0x55bc005cbe30_0, 66, 1;
L_0x55bc005e47c0 .part v0x55bc005cbe30_0, 64, 1;
L_0x55bc005e4950 .part v0x55bc005cc650_0, 0, 32;
L_0x55bc005e46a0 .part v0x55bc005cc650_0, 32, 32;
L_0x55bc005e4c00 .part v0x55bc005cc650_0, 69, 1;
S_0x55bc00599c20 .scope module, "ALU0" "ALU" 3 129, 4 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Zero"
    .port_info 1 /OUTPUT 32 "ALUresult"
    .port_info 2 /INPUT 32 "A"
    .port_info 3 /INPUT 32 "B"
    .port_info 4 /INPUT 4 "AluOp"
v0x55bc005a51e0_0 .net "A", 31 0, L_0x55bc005e1fc0;  1 drivers
v0x55bc005a5c20_0 .var "ALUresult", 31 0;
v0x55bc005a7330_0 .net "AluOp", 3 0, v0x55bc0059f760_0;  alias, 1 drivers
v0x55bc005a8140_0 .net "B", 31 0, L_0x55bc005e2360;  alias, 1 drivers
v0x55bc005a8e20_0 .net "Zero", 0 0, L_0x55bc005e1ed0;  alias, 1 drivers
L_0x7f391adf5498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bc0057ff80_0 .net/2u *"_s0", 31 0, L_0x7f391adf5498;  1 drivers
E_0x55bc00524f30 .event edge, v0x55bc005a8140_0, v0x55bc005a51e0_0, v0x55bc005a7330_0;
L_0x55bc005e1ed0 .cmp/eq 32, v0x55bc005a5c20_0, L_0x7f391adf5498;
S_0x55bc005c0080 .scope module, "ALU1" "ALUControl" 3 131, 5 190 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUCnt"
    .port_info 1 /INPUT 2 "AluOp"
    .port_info 2 /INPUT 6 "Funct"
    .port_info 3 /INPUT 6 "Imm"
v0x55bc0059f760_0 .var "ALUCnt", 3 0;
v0x55bc005c0340_0 .net "AluOp", 1 0, L_0x55bc005e2100;  1 drivers
v0x55bc005c0400_0 .net "Funct", 5 0, L_0x55bc005e21a0;  1 drivers
v0x55bc005c04c0_0 .net "Imm", 5 0, L_0x55bc005e2060;  1 drivers
E_0x55bc00524d10 .event edge, v0x55bc005c0400_0, v0x55bc005c0340_0;
S_0x55bc005c0620 .scope module, "CUnit" "Control" 3 90, 5 3 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Instruction"
    .port_info 1 /OUTPUT 1 "ALUsrc"
    .port_info 2 /OUTPUT 1 "RegWrite"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "RegDst"
    .port_info 8 /OUTPUT 1 "Branch"
    .port_info 9 /OUTPUT 1 "Jump"
v0x55bc005c0910_0 .net "ALUOp", 1 0, L_0x55bc005e1050;  alias, 1 drivers
v0x55bc005c0a10_0 .var "ALUOp0", 0 0;
v0x55bc005c0ad0_0 .var "ALUOp1", 0 0;
v0x55bc005c0ba0_0 .var "ALUsrc", 0 0;
v0x55bc005c0c60_0 .var "Branch", 0 0;
v0x55bc005c0d70_0 .net "Instruction", 5 0, L_0x55bc005e12a0;  alias, 1 drivers
v0x55bc005c0e50_0 .var "Jump", 0 0;
v0x55bc005c0f10_0 .var "MemRead", 0 0;
v0x55bc005c0fd0_0 .var "MemWrite", 0 0;
v0x55bc005c1090_0 .var "MemtoReg", 0 0;
v0x55bc005c1150_0 .var "RegDst", 0 0;
v0x55bc005c1210_0 .var "RegWrite", 0 0;
E_0x55bc005246e0 .event edge, v0x55bc005c0d70_0;
L_0x55bc005e1050 .concat [ 1 1 0 0], v0x55bc005c0a10_0, v0x55bc005c0ad0_0;
S_0x55bc005c1410 .scope module, "DataMemory" "DataMemoryFile" 3 156, 6 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData"
    .port_info 1 /INPUT 32 "Address"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 1 "memWrite"
    .port_info 4 /INPUT 1 "memRead"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /INPUT 1 "Rst"
v0x55bc005c1680_0 .net "Address", 31 0, L_0x55bc005e4320;  1 drivers
v0x55bc005c1780_0 .net "Clk", 0 0, v0x55bc005ce410_0;  alias, 1 drivers
v0x55bc005c1840_0 .net "ReadData", 31 0, L_0x55bc005e4170;  alias, 1 drivers
v0x55bc005c1900_0 .net "Rst", 0 0, v0x55bc005ce4b0_0;  alias, 1 drivers
v0x55bc005c19c0_0 .net "WriteData", 31 0, L_0x55bc005e4560;  1 drivers
v0x55bc005c1af0_0 .net *"_s0", 7 0, L_0x55bc005e3480;  1 drivers
v0x55bc005c1bd0_0 .net *"_s10", 7 0, L_0x55bc005e3810;  1 drivers
v0x55bc005c1cb0_0 .net *"_s12", 32 0, L_0x55bc005e38b0;  1 drivers
L_0x7f391adf5570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bc005c1d90_0 .net *"_s15", 0 0, L_0x7f391adf5570;  1 drivers
L_0x7f391adf55b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55bc005c1e70_0 .net/2u *"_s16", 32 0, L_0x7f391adf55b8;  1 drivers
v0x55bc005c1f50_0 .net *"_s18", 32 0, L_0x55bc005e39f0;  1 drivers
v0x55bc005c2030_0 .net *"_s2", 32 0, L_0x55bc005e3520;  1 drivers
v0x55bc005c2110_0 .net *"_s20", 7 0, L_0x55bc005e3bc0;  1 drivers
v0x55bc005c21f0_0 .net *"_s22", 32 0, L_0x55bc005e3c60;  1 drivers
L_0x7f391adf5600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bc005c22d0_0 .net *"_s25", 0 0, L_0x7f391adf5600;  1 drivers
L_0x7f391adf5648 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bc005c23b0_0 .net/2u *"_s26", 32 0, L_0x7f391adf5648;  1 drivers
v0x55bc005c2490_0 .net *"_s28", 32 0, L_0x55bc005e3da0;  1 drivers
v0x55bc005c2570_0 .net *"_s30", 7 0, L_0x55bc005e3f30;  1 drivers
v0x55bc005c2650_0 .net *"_s32", 31 0, L_0x55bc005e4030;  1 drivers
o0x7f391ae3eb28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55bc005c2730_0 name=_s34
L_0x7f391adf54e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bc005c2810_0 .net *"_s5", 0 0, L_0x7f391adf54e0;  1 drivers
L_0x7f391adf5528 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bc005c28f0_0 .net/2u *"_s6", 32 0, L_0x7f391adf5528;  1 drivers
v0x55bc005c29d0_0 .net *"_s8", 32 0, L_0x55bc005e3610;  1 drivers
v0x55bc005c2ab0_0 .net "memRead", 0 0, L_0x55bc005e47c0;  1 drivers
v0x55bc005c2b70_0 .net "memWrite", 0 0, L_0x55bc005e4600;  1 drivers
v0x55bc005c2c30 .array "registerbank", 63 0, 7 0;
E_0x55bc005a9980 .event posedge, v0x55bc005c1780_0;
L_0x55bc005e3480 .array/port v0x55bc005c2c30, L_0x55bc005e3610;
L_0x55bc005e3520 .concat [ 32 1 0 0], L_0x55bc005e4320, L_0x7f391adf54e0;
L_0x55bc005e3610 .arith/sum 33, L_0x55bc005e3520, L_0x7f391adf5528;
L_0x55bc005e3810 .array/port v0x55bc005c2c30, L_0x55bc005e39f0;
L_0x55bc005e38b0 .concat [ 32 1 0 0], L_0x55bc005e4320, L_0x7f391adf5570;
L_0x55bc005e39f0 .arith/sum 33, L_0x55bc005e38b0, L_0x7f391adf55b8;
L_0x55bc005e3bc0 .array/port v0x55bc005c2c30, L_0x55bc005e3da0;
L_0x55bc005e3c60 .concat [ 32 1 0 0], L_0x55bc005e4320, L_0x7f391adf5600;
L_0x55bc005e3da0 .arith/sum 33, L_0x55bc005e3c60, L_0x7f391adf5648;
L_0x55bc005e3f30 .array/port v0x55bc005c2c30, L_0x55bc005e4320;
L_0x55bc005e4030 .concat [ 8 8 8 8], L_0x55bc005e3f30, L_0x55bc005e3bc0, L_0x55bc005e3810, L_0x55bc005e3480;
L_0x55bc005e4170 .functor MUXZ 32, o0x7f391ae3eb28, L_0x55bc005e4030, L_0x55bc005e47c0, C4<>;
S_0x55bc005c2e10 .scope module, "EQDT" "EqualityDetector" 3 96, 7 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "zero_eqdet"
    .port_info 1 /INPUT 32 "data1"
    .port_info 2 /INPUT 32 "data2"
v0x55bc005c3090_0 .net "data1", 31 0, L_0x55bc005e0620;  alias, 1 drivers
v0x55bc005c3190_0 .net "data2", 31 0, L_0x55bc005e08b0;  alias, 1 drivers
v0x55bc005c3270_0 .var "zero_eqdet", 0 0;
E_0x55bc005a9720 .event edge, v0x55bc005c3190_0, v0x55bc005c3090_0;
S_0x55bc005c3390 .scope module, "HazUnit" "HazardUnit" 3 99, 8 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nop"
    .port_info 1 /OUTPUT 5 "stall"
    .port_info 2 /OUTPUT 1 "flushIF"
    .port_info 3 /INPUT 5 "EX_MEM_Rd"
    .port_info 4 /INPUT 5 "MEM_WB_Rd"
    .port_info 5 /INPUT 5 "ID_EX_Rt"
    .port_info 6 /INPUT 5 "ID_EX_Rs"
    .port_info 7 /INPUT 1 "EX_MEM_regWen"
    .port_info 8 /INPUT 1 "MEM_WB_regWen"
    .port_info 9 /INPUT 1 "Rst"
v0x55bc005c3740_0 .net "EX_MEM_Rd", 4 0, L_0x55bc005e29e0;  alias, 1 drivers
v0x55bc005c3840_0 .net "EX_MEM_regWen", 0 0, L_0x55bc005e13e0;  1 drivers
v0x55bc005c3900_0 .var "Hazflag", 0 0;
v0x55bc005c39a0_0 .net "ID_EX_Rs", 4 0, L_0x55bc005df800;  alias, 1 drivers
v0x55bc005c3a80_0 .net "ID_EX_Rt", 4 0, L_0x55bc005df8a0;  alias, 1 drivers
v0x55bc005c3bb0_0 .net "MEM_WB_Rd", 4 0, L_0x55bc005e3390;  alias, 1 drivers
v0x55bc005c3c90_0 .net "MEM_WB_regWen", 0 0, L_0x55bc005e14f0;  1 drivers
v0x55bc005c3d50_0 .net "Rst", 0 0, v0x55bc005ce4b0_0;  alias, 1 drivers
v0x55bc005c3df0_0 .var "flushIF", 0 0;
v0x55bc005c3e90_0 .var "nop", 0 0;
v0x55bc005c3f50_0 .var "stall", 4 0;
E_0x55bc005c3660/0 .event edge, v0x55bc005c3840_0, v0x55bc005c3740_0, v0x55bc005c39a0_0, v0x55bc005c3a80_0;
E_0x55bc005c3660/1 .event edge, v0x55bc005c3c90_0, v0x55bc005c3bb0_0;
E_0x55bc005c3660 .event/or E_0x55bc005c3660/0, E_0x55bc005c3660/1;
E_0x55bc005c36e0 .event posedge, v0x55bc005c1900_0;
S_0x55bc005c4170 .scope module, "ImmAddressAdder" "Add" 3 103, 4 28 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x55bc005c43e0_0 .net "A", 31 0, L_0x55bc005e17b0;  1 drivers
v0x55bc005c44e0_0 .net "B", 31 0, L_0x55bc005e16c0;  alias, 1 drivers
v0x55bc005c45c0_0 .var "Result", 31 0;
E_0x55bc005c4360 .event edge, v0x55bc005c44e0_0, v0x55bc005c43e0_0;
S_0x55bc005c4730 .scope module, "InputSelectALU" "Mux" 3 133, 9 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55bc005e22f0 .functor NOT 1, L_0x55bc005e27b0, C4<0>, C4<0>, C4<0>;
v0x55bc005c49a0_0 .net "I0", 31 0, L_0x55bc005e2400;  1 drivers
v0x55bc005c4a80_0 .net "I1", 31 0, L_0x55bc005e25b0;  1 drivers
v0x55bc005c4b60_0 .net "Out", 31 0, L_0x55bc005e2360;  alias, 1 drivers
v0x55bc005c4c60_0 .net "Sel", 0 0, L_0x55bc005e27b0;  1 drivers
v0x55bc005c4d00_0 .net *"_s0", 0 0, L_0x55bc005e22f0;  1 drivers
L_0x55bc005e2360 .functor MUXZ 32, L_0x55bc005e25b0, L_0x55bc005e2400, L_0x55bc005e22f0, C4<>;
S_0x55bc005c4eb0 .scope module, "InstructionMemory" "InstructionMemoryFile" 3 61, 10 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address"
    .port_info 1 /OUTPUT 32 "Data"
    .port_info 2 /INPUT 1 "Clk"
v0x55bc005c50a0_0 .net "Address", 31 0, v0x55bc005cc820_0;  1 drivers
v0x55bc005c51a0_0 .net "Clk", 0 0, v0x55bc005ce410_0;  alias, 1 drivers
v0x55bc005c5260_0 .net "Data", 31 0, L_0x55bc005df620;  alias, 1 drivers
o0x7f391ae3f578 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bc005c5330_0 .net "Rst", 0 0, o0x7f391ae3f578;  0 drivers
v0x55bc005c53d0_0 .net *"_s0", 7 0, L_0x55bc005de950;  1 drivers
v0x55bc005c5500_0 .net *"_s10", 7 0, L_0x55bc005ded60;  1 drivers
v0x55bc005c55e0_0 .net *"_s12", 32 0, L_0x55bc005dee30;  1 drivers
L_0x7f391adf50f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bc005c56c0_0 .net *"_s15", 0 0, L_0x7f391adf50f0;  1 drivers
L_0x7f391adf5138 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55bc005c57a0_0 .net/2u *"_s16", 32 0, L_0x7f391adf5138;  1 drivers
v0x55bc005c5910_0 .net *"_s18", 32 0, L_0x55bc005defe0;  1 drivers
v0x55bc005c59f0_0 .net *"_s2", 32 0, L_0x55bc005dea10;  1 drivers
v0x55bc005c5ad0_0 .net *"_s20", 7 0, L_0x55bc005df1b0;  1 drivers
v0x55bc005c5bb0_0 .net *"_s22", 32 0, L_0x55bc005df250;  1 drivers
L_0x7f391adf5180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bc005c5c90_0 .net *"_s25", 0 0, L_0x7f391adf5180;  1 drivers
L_0x7f391adf51c8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bc005c5d70_0 .net/2u *"_s26", 32 0, L_0x7f391adf51c8;  1 drivers
v0x55bc005c5e50_0 .net *"_s28", 32 0, L_0x55bc005df390;  1 drivers
v0x55bc005c5f30_0 .net *"_s30", 7 0, L_0x55bc005df520;  1 drivers
L_0x7f391adf5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bc005c6010_0 .net *"_s5", 0 0, L_0x7f391adf5060;  1 drivers
L_0x7f391adf50a8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bc005c60f0_0 .net/2u *"_s6", 32 0, L_0x7f391adf50a8;  1 drivers
v0x55bc005c61d0_0 .net *"_s8", 32 0, L_0x55bc005deb60;  1 drivers
v0x55bc005c62b0 .array "imembank", 63 0, 7 0;
L_0x55bc005de950 .array/port v0x55bc005c62b0, L_0x55bc005deb60;
L_0x55bc005dea10 .concat [ 32 1 0 0], v0x55bc005cc820_0, L_0x7f391adf5060;
L_0x55bc005deb60 .arith/sum 33, L_0x55bc005dea10, L_0x7f391adf50a8;
L_0x55bc005ded60 .array/port v0x55bc005c62b0, L_0x55bc005defe0;
L_0x55bc005dee30 .concat [ 32 1 0 0], v0x55bc005cc820_0, L_0x7f391adf50f0;
L_0x55bc005defe0 .arith/sum 33, L_0x55bc005dee30, L_0x7f391adf5138;
L_0x55bc005df1b0 .array/port v0x55bc005c62b0, L_0x55bc005df390;
L_0x55bc005df250 .concat [ 32 1 0 0], v0x55bc005cc820_0, L_0x7f391adf5180;
L_0x55bc005df390 .arith/sum 33, L_0x55bc005df250, L_0x7f391adf51c8;
L_0x55bc005df520 .array/port v0x55bc005c62b0, v0x55bc005cc820_0;
L_0x55bc005df620 .concat [ 8 8 8 8], L_0x55bc005df520, L_0x55bc005df1b0, L_0x55bc005ded60, L_0x55bc005de950;
S_0x55bc005c63f0 .scope module, "JumpAddressSel" "Mux" 3 105, 9 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55bc005e1480 .functor NOT 1, v0x55bc005c0c60_0, C4<0>, C4<0>, C4<0>;
v0x55bc005c65e0_0 .net "I0", 31 0, v0x55bc005a5c20_0;  alias, 1 drivers
L_0x7f391adf5450 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55bc005c66d0_0 .net "I1", 31 0, L_0x7f391adf5450;  1 drivers
v0x55bc005c6790_0 .net "Out", 31 0, L_0x55bc005e18d0;  alias, 1 drivers
v0x55bc005c6880_0 .net "Sel", 0 0, v0x55bc005c0c60_0;  alias, 1 drivers
v0x55bc005c6950_0 .net *"_s0", 0 0, L_0x55bc005e1480;  1 drivers
L_0x55bc005e18d0 .functor MUXZ 32, L_0x7f391adf5450, v0x55bc005a5c20_0, L_0x55bc005e1480, C4<>;
S_0x55bc005c6ae0 .scope module, "MemorySelMux" "Mux" 3 174, 9 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55bc005e36b0 .functor NOT 1, L_0x55bc005e4c00, C4<0>, C4<0>, C4<0>;
v0x55bc005c6d20_0 .net "I0", 31 0, L_0x55bc005e4950;  1 drivers
v0x55bc005c6e20_0 .net "I1", 31 0, L_0x55bc005e46a0;  1 drivers
v0x55bc005c6f00_0 .net "Out", 31 0, L_0x55bc005e4860;  alias, 1 drivers
v0x55bc005c6ff0_0 .net "Sel", 0 0, L_0x55bc005e4c00;  1 drivers
v0x55bc005c70b0_0 .net *"_s0", 0 0, L_0x55bc005e36b0;  1 drivers
L_0x55bc005e4860 .functor MUXZ 32, L_0x55bc005e46a0, L_0x55bc005e4950, L_0x55bc005e36b0, C4<>;
S_0x55bc005c7260 .scope module, "NOPinsert" "Mux6" 3 94, 9 21 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Out"
    .port_info 1 /INPUT 6 "I0"
    .port_info 2 /INPUT 6 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55bc005e1230 .functor NOT 1, v0x55bc005c3e90_0, C4<0>, C4<0>, C4<0>;
v0x55bc005c74a0_0 .net "I0", 5 0, L_0x55bc005dfa30;  alias, 1 drivers
L_0x7f391adf53c0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x55bc005c75a0_0 .net "I1", 5 0, L_0x7f391adf53c0;  1 drivers
v0x55bc005c7680_0 .net "Out", 5 0, L_0x55bc005e12a0;  alias, 1 drivers
v0x55bc005c7780_0 .net "Sel", 0 0, v0x55bc005c3e90_0;  alias, 1 drivers
v0x55bc005c7850_0 .net *"_s0", 0 0, L_0x55bc005e1230;  1 drivers
L_0x55bc005e12a0 .functor MUXZ 6, L_0x7f391adf53c0, L_0x55bc005dfa30, L_0x55bc005e1230, C4<>;
S_0x55bc005c79c0 .scope module, "PCAddressIncrement" "Add" 3 62, 4 28 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x55bc005c7c80_0 .net "A", 31 0, L_0x55bc005ce600;  alias, 1 drivers
L_0x7f391adf5210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bc005c7d80_0 .net "B", 31 0, L_0x7f391adf5210;  1 drivers
v0x55bc005c7e60_0 .var "Result", 31 0;
E_0x55bc005c7c00 .event edge, v0x55bc005c7d80_0, v0x55bc005c7c80_0;
S_0x55bc005c7fa0 .scope module, "PCSelect" "Mux" 3 60, 9 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55bc005ce690 .functor NOT 1, L_0x55bc005dfef0, C4<0>, C4<0>, C4<0>;
v0x55bc005c8210_0 .net "I0", 31 0, v0x55bc005c7e60_0;  alias, 1 drivers
L_0x7f391adf5018 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55bc005c8300_0 .net "I1", 31 0, L_0x7f391adf5018;  1 drivers
v0x55bc005c83c0_0 .net "Out", 31 0, L_0x55bc005ce770;  alias, 1 drivers
v0x55bc005c84b0_0 .net "Sel", 0 0, L_0x55bc005dfef0;  alias, 1 drivers
v0x55bc005c8570_0 .net *"_s0", 0 0, L_0x55bc005ce690;  1 drivers
L_0x55bc005ce770 .functor MUXZ 32, L_0x7f391adf5018, v0x55bc005c7e60_0, L_0x55bc005ce690, C4<>;
S_0x55bc005c8720 .scope module, "RdRtSelRF" "Mux5" 3 135, 9 11 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Out"
    .port_info 1 /INPUT 5 "I0"
    .port_info 2 /INPUT 5 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55bc005e2970 .functor NOT 1, L_0x55bc005e2d90, C4<0>, C4<0>, C4<0>;
v0x55bc005c8960_0 .net "I0", 4 0, L_0x55bc005e2ad0;  1 drivers
v0x55bc005c8a60_0 .net "I1", 4 0, L_0x55bc005e2bc0;  1 drivers
v0x55bc005c8b40_0 .net "Out", 4 0, L_0x55bc005e29e0;  alias, 1 drivers
v0x55bc005c8c40_0 .net "Sel", 0 0, L_0x55bc005e2d90;  1 drivers
v0x55bc005c8ce0_0 .net *"_s0", 0 0, L_0x55bc005e2970;  1 drivers
L_0x55bc005e29e0 .functor MUXZ 5, L_0x55bc005e2bc0, L_0x55bc005e2ad0, L_0x55bc005e2970, C4<>;
S_0x55bc005c8e90 .scope module, "Registers" "RegisterFile" 3 86, 11 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data1"
    .port_info 1 /OUTPUT 32 "data2"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "writeReg"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
    .port_info 8 /INPUT 1 "regWen"
L_0x55bc005e0620 .functor BUFZ 32, L_0x55bc005e0370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bc005e08b0 .functor BUFZ 32, L_0x55bc005e0690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bc005c9210_0 .net "Clk", 0 0, v0x55bc005ce410_0;  alias, 1 drivers
v0x55bc005c9320_0 .net "Rst", 0 0, v0x55bc005ce4b0_0;  alias, 1 drivers
v0x55bc005c9430_0 .net *"_s0", 31 0, L_0x55bc005e0370;  1 drivers
v0x55bc005c94d0_0 .net *"_s10", 6 0, L_0x55bc005e0730;  1 drivers
L_0x7f391adf52a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bc005c95b0_0 .net *"_s13", 1 0, L_0x7f391adf52a0;  1 drivers
v0x55bc005c96e0_0 .net *"_s2", 6 0, L_0x55bc005e0410;  1 drivers
L_0x7f391adf5258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bc005c97c0_0 .net *"_s5", 1 0, L_0x7f391adf5258;  1 drivers
v0x55bc005c98a0_0 .net *"_s8", 31 0, L_0x55bc005e0690;  1 drivers
v0x55bc005c9980_0 .net "data1", 31 0, L_0x55bc005e0620;  alias, 1 drivers
v0x55bc005c9a40_0 .net "data2", 31 0, L_0x55bc005e08b0;  alias, 1 drivers
v0x55bc005c9ae0_0 .net "read1", 4 0, L_0x55bc005df800;  alias, 1 drivers
v0x55bc005c9b80_0 .net "read2", 4 0, L_0x55bc005df8a0;  alias, 1 drivers
v0x55bc005c9c50_0 .net "regWen", 0 0, L_0x55bc005e0970;  1 drivers
v0x55bc005c9cf0 .array "registerbank", 31 0, 31 0;
v0x55bc005c9db0_0 .net "writeData", 31 0, L_0x55bc005e4860;  alias, 1 drivers
v0x55bc005c9ea0_0 .net "writeReg", 4 0, L_0x55bc005dfbe0;  alias, 1 drivers
E_0x55bc005c9190 .event negedge, v0x55bc005c1780_0;
L_0x55bc005e0370 .array/port v0x55bc005c9cf0, L_0x55bc005e0410;
L_0x55bc005e0410 .concat [ 5 2 0 0], L_0x55bc005df800, L_0x7f391adf5258;
L_0x55bc005e0690 .array/port v0x55bc005c9cf0, L_0x55bc005e0730;
L_0x55bc005e0730 .concat [ 5 2 0 0], L_0x55bc005df8a0, L_0x7f391adf52a0;
S_0x55bc005ca080 .scope module, "Shiftby2" "Shft2" 3 101, 12 10 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "In"
v0x55bc005ca370_0 .net "In", 31 0, L_0x55bc005e0d30;  alias, 1 drivers
v0x55bc005ca470_0 .net "Out", 31 0, L_0x55bc005e16c0;  alias, 1 drivers
v0x55bc005ca560_0 .net *"_s1", 29 0, L_0x55bc005e1590;  1 drivers
L_0x7f391adf5408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bc005ca630_0 .net/2u *"_s2", 1 0, L_0x7f391adf5408;  1 drivers
L_0x55bc005e1590 .part L_0x55bc005e0d30, 0, 30;
L_0x55bc005e16c0 .concat [ 2 30 0 0], L_0x7f391adf5408, L_0x55bc005e1590;
S_0x55bc005ca770 .scope module, "Shiftby2Jump" "Shft2Jump" 3 92, 12 20 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "Out"
    .port_info 1 /INPUT 26 "In"
v0x55bc005ca980_0 .net "In", 25 0, L_0x55bc005e1190;  1 drivers
v0x55bc005caa80_0 .net "Out", 27 0, L_0x55bc005e10f0;  alias, 1 drivers
L_0x7f391adf5378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bc005cab60_0 .net/2u *"_s0", 1 0, L_0x7f391adf5378;  1 drivers
L_0x55bc005e10f0 .concat [ 2 26 0 0], L_0x7f391adf5378, L_0x55bc005e1190;
S_0x55bc005cacb0 .scope module, "SignExtend" "SignExt" 3 88, 12 1 0, S_0x55bc0059b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 16 "In"
v0x55bc005caec0_0 .net "In", 15 0, L_0x55bc005e0ec0;  1 drivers
v0x55bc005cafc0_0 .net "Out", 31 0, L_0x55bc005e0d30;  alias, 1 drivers
v0x55bc005cb0b0_0 .net *"_s1", 0 0, L_0x55bc005e0a60;  1 drivers
L_0x7f391adf52e8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bc005cb180_0 .net/2u *"_s2", 15 0, L_0x7f391adf52e8;  1 drivers
v0x55bc005cb260_0 .net *"_s4", 31 0, L_0x55bc005e0b00;  1 drivers
L_0x7f391adf5330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bc005cb390_0 .net/2u *"_s6", 15 0, L_0x7f391adf5330;  1 drivers
v0x55bc005cb470_0 .net *"_s8", 31 0, L_0x55bc005e0c40;  1 drivers
L_0x55bc005e0a60 .part L_0x55bc005e0ec0, 15, 1;
L_0x55bc005e0b00 .concat [ 16 16 0 0], L_0x55bc005e0ec0, L_0x7f391adf52e8;
L_0x55bc005e0c40 .concat [ 16 16 0 0], L_0x55bc005e0ec0, L_0x7f391adf5330;
L_0x55bc005e0d30 .functor MUXZ 32, L_0x55bc005e0c40, L_0x55bc005e0b00, L_0x55bc005e0a60, C4<>;
    .scope S_0x55bc005c4eb0;
T_0 ;
    %vpi_call 10 8 "$readmemh", "Instruction_Memory.txt", v0x55bc005c62b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55bc005c79c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc005c7e60_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x55bc005c79c0;
T_2 ;
    %wait E_0x55bc005c7c00;
    %load/vec4 v0x55bc005c7c80_0;
    %load/vec4 v0x55bc005c7d80_0;
    %add;
    %store/vec4 v0x55bc005c7e60_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55bc005c8e90;
T_3 ;
    %wait E_0x55bc005a9980;
    %load/vec4 v0x55bc005c9320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 11 13 "$readmemh", "Register_File.txt", v0x55bc005c9cf0 {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bc005c8e90;
T_4 ;
    %wait E_0x55bc005c9190;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc005c9cf0, 0, 4;
    %load/vec4 v0x55bc005c9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55bc005c9db0_0;
    %load/vec4 v0x55bc005c9ea0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc005c9cf0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bc005c0620;
T_5 ;
    %wait E_0x55bc005246e0;
    %load/vec4 v0x55bc005c0d70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55bc005c1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c0ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c0a10_0, 0;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55bc005c2e10;
T_6 ;
    %wait E_0x55bc005a9720;
    %load/vec4 v0x55bc005c3090_0;
    %load/vec4 v0x55bc005c3190_0;
    %xor;
    %or/r;
    %inv;
    %store/vec4 v0x55bc005c3270_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bc005c3390;
T_7 ;
    %wait E_0x55bc005c36e0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bc005c3f50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc005c3e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc005c3900_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55bc005c3390;
T_8 ;
    %wait E_0x55bc005c3660;
    %load/vec4 v0x55bc005c3840_0;
    %load/vec4 v0x55bc005c3740_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55bc005c3740_0;
    %load/vec4 v0x55bc005c39a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55bc005c3740_0;
    %load/vec4 v0x55bc005c3a80_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55bc005c3f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c3e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c3900_0, 0;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55bc005c3c90_0;
    %load/vec4 v0x55bc005c3bb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55bc005c3bb0_0;
    %load/vec4 v0x55bc005c39a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55bc005c3bb0_0;
    %load/vec4 v0x55bc005c3a80_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55bc005c3f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c3e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc005c3900_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55bc005c3f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c3e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc005c3900_0, 0;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55bc005c4170;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc005c45c0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x55bc005c4170;
T_10 ;
    %wait E_0x55bc005c4360;
    %load/vec4 v0x55bc005c43e0_0;
    %load/vec4 v0x55bc005c44e0_0;
    %add;
    %store/vec4 v0x55bc005c45c0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55bc00599c20;
T_11 ;
    %wait E_0x55bc00524f30;
    %load/vec4 v0x55bc005a7330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.0 ;
    %load/vec4 v0x55bc005a51e0_0;
    %load/vec4 v0x55bc005a8140_0;
    %and;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.1 ;
    %load/vec4 v0x55bc005a51e0_0;
    %load/vec4 v0x55bc005a8140_0;
    %or;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x55bc005a51e0_0;
    %load/vec4 v0x55bc005a8140_0;
    %add;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x55bc005a51e0_0;
    %load/vec4 v0x55bc005a8140_0;
    %sub;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x55bc005a51e0_0;
    %load/vec4 v0x55bc005a8140_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x55bc005a51e0_0;
    %load/vec4 v0x55bc005a8140_0;
    %or;
    %inv;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x55bc005a51e0_0;
    %ix/getv 4, v0x55bc005a8140_0;
    %shiftl 4;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x55bc005a51e0_0;
    %ix/getv 4, v0x55bc005a8140_0;
    %shiftr 4;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x55bc005a51e0_0;
    %ix/getv 4, v0x55bc005a8140_0;
    %shiftr 4;
    %assign/vec4 v0x55bc005a5c20_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55bc005c0080;
T_12 ;
    %wait E_0x55bc00524d10;
    %load/vec4 v0x55bc005c0340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55bc0059f760_0, 0, 4;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55bc0059f760_0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55bc005c0400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55bc0059f760_0, 0, 4;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55bc0059f760_0, 0, 4;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55bc0059f760_0, 0, 4;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55bc0059f760_0, 0, 4;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bc0059f760_0, 0, 4;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55bc0059f760_0, 0, 4;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55bc0059f760_0, 0, 4;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55bc005c1410;
T_13 ;
    %vpi_call 6 10 "$readmemh", "Data_Memory.txt", v0x55bc005c2c30 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55bc005c1410;
T_14 ;
    %wait E_0x55bc005a9980;
    %load/vec4 v0x55bc005c2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55bc005c19c0_0;
    %split/vec4 8;
    %ix/getv 3, v0x55bc005c1680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc005c2c30, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55bc005c1680_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc005c2c30, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55bc005c1680_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc005c2c30, 0, 4;
    %load/vec4 v0x55bc005c1680_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc005c2c30, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55bc0059b0b0;
T_15 ;
    %wait E_0x55bc005c36e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc005cc820_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55bc005cc090_0, 0;
    %pushi/vec4 0, 0, 152;
    %assign/vec4 v0x55bc005cbfb0_0, 0;
    %pushi/vec4 0, 0, 73;
    %assign/vec4 v0x55bc005cbe30_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x55bc005cc650_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55bc0059b0b0;
T_16 ;
    %wait E_0x55bc005a9980;
    %load/vec4 v0x55bc005cdf50_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x55bc005cc8f0_0;
    %assign/vec4 v0x55bc005cc820_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55bc005cc820_0;
    %assign/vec4 v0x55bc005cc820_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55bc0059b0b0;
T_17 ;
    %wait E_0x55bc005a9980;
    %load/vec4 v0x55bc005cdf50_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x55bc005cc280_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cc090_0, 4, 5;
    %load/vec4 v0x55bc005cd540_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cc090_0, 4, 5;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55bc005cc090_0;
    %assign/vec4 v0x55bc005cc090_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55bc0059b0b0;
T_18 ;
    %wait E_0x55bc005a9980;
    %load/vec4 v0x55bc005cdf50_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bc005cd8e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55bc005cd280_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbfb0_0, 4, 5;
    %load/vec4 v0x55bc005cd390_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbfb0_0, 4, 5;
    %load/vec4 v0x55bc005cbef0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbfb0_0, 4, 5;
    %load/vec4 v0x55bc005cde60_0;
    %load/vec4 v0x55bc005cdb60_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbfb0_0, 4, 5;
    %load/vec4 v0x55bc005cbaf0_0;
    %ix/load 4, 106, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbfb0_0, 4, 5;
    %load/vec4 v0x55bc005cda70_0;
    %ix/load 4, 114, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbfb0_0, 4, 5;
    %load/vec4 v0x55bc005cc340_0;
    %ix/load 4, 120, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbfb0_0, 4, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55bc005cbaf0_0;
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %pad/u 152;
    %assign/vec4 v0x55bc005cbfb0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55bc0059b0b0;
T_19 ;
    %wait E_0x55bc005a9980;
    %load/vec4 v0x55bc005cdf50_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x55bc005cb780_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbe30_0, 4, 5;
    %load/vec4 v0x55bc005cbfb0_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbe30_0, 4, 5;
    %load/vec4 v0x55bc005cbbb0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbe30_0, 4, 5;
    %load/vec4 v0x55bc005ce0e0_0;
    %ix/load 4, 68, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cbe30_0, 4, 5;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55bc005cbe30_0;
    %assign/vec4 v0x55bc005cbe30_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55bc0059b0b0;
T_20 ;
    %wait E_0x55bc005a9980;
    %load/vec4 v0x55bc005cdf50_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55bc005cbd70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cc650_0, 4, 5;
    %load/vec4 v0x55bc005cbe30_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cc650_0, 4, 5;
    %load/vec4 v0x55bc005ce1f0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cc650_0, 4, 5;
    %load/vec4 v0x55bc005cbc90_0;
    %ix/load 4, 69, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bc005cc650_0, 4, 5;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55bc005cc650_0;
    %assign/vec4 v0x55bc005cc650_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55bc0057d220;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc005ce410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc005ce4b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc005ce4b0_0, 0, 1;
T_21.0 ;
    %delay 1, 0;
    %load/vec4 v0x55bc005ce410_0;
    %inv;
    %store/vec4 v0x55bc005ce410_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x55bc0057d220;
T_22 ;
    %vpi_call 2 19 "$dumpfile", "Test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bc0057d220 {0 0 0};
    %delay 49, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc005ce4b0_0, 0, 1;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "PipelinedMIPS_tb.v";
    "./PipelinedMIPS.v";
    "./ALU.v";
    "./Control.v";
    "./Data_Memory_File.v";
    "./EqualityDetector.v";
    "./HazardUnit.v";
    "./Mux.v";
    "./Instruction_Memory_File.v";
    "./Register_File.v";
    "./SignExtension.v";
