$comment
	File created using the following command:
		vcd file aula7.msim.vcd -direction
$end
$date
	Sat Apr 16 15:57:17 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! acum_out [7] $end
$var wire 1 " acum_out [6] $end
$var wire 1 # acum_out [5] $end
$var wire 1 $ acum_out [4] $end
$var wire 1 % acum_out [3] $end
$var wire 1 & acum_out [2] $end
$var wire 1 ' acum_out [1] $end
$var wire 1 ( acum_out [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * clovis $end
$var wire 1 + dadoIN [7] $end
$var wire 1 , dadoIN [6] $end
$var wire 1 - dadoIN [5] $end
$var wire 1 . dadoIN [4] $end
$var wire 1 / dadoIN [3] $end
$var wire 1 0 dadoIN [2] $end
$var wire 1 1 dadoIN [1] $end
$var wire 1 2 dadoIN [0] $end
$var wire 1 3 dadoOUT [7] $end
$var wire 1 4 dadoOUT [6] $end
$var wire 1 5 dadoOUT [5] $end
$var wire 1 6 dadoOUT [4] $end
$var wire 1 7 dadoOUT [3] $end
$var wire 1 8 dadoOUT [2] $end
$var wire 1 9 dadoOUT [1] $end
$var wire 1 : dadoOUT [0] $end
$var wire 1 ; endData [8] $end
$var wire 1 < endData [7] $end
$var wire 1 = endData [6] $end
$var wire 1 > endData [5] $end
$var wire 1 ? endData [4] $end
$var wire 1 @ endData [3] $end
$var wire 1 A endData [2] $end
$var wire 1 B endData [1] $end
$var wire 1 C endData [0] $end
$var wire 1 D endRAM [5] $end
$var wire 1 E endRAM [4] $end
$var wire 1 F endRAM [3] $end
$var wire 1 G endRAM [2] $end
$var wire 1 H endRAM [1] $end
$var wire 1 I endRAM [0] $end
$var wire 1 J endROM [8] $end
$var wire 1 K endROM [7] $end
$var wire 1 L endROM [6] $end
$var wire 1 M endROM [5] $end
$var wire 1 N endROM [4] $end
$var wire 1 O endROM [3] $end
$var wire 1 P endROM [2] $end
$var wire 1 Q endROM [1] $end
$var wire 1 R endROM [0] $end
$var wire 1 S habAcum $end
$var wire 1 T habFF8 $end
$var wire 1 U habFF9 $end
$var wire 1 V habRAM $end
$var wire 1 W LED8 $end
$var wire 1 X LED9 $end
$var wire 1 Y LEDconj [7] $end
$var wire 1 Z LEDconj [6] $end
$var wire 1 [ LEDconj [5] $end
$var wire 1 \ LEDconj [4] $end
$var wire 1 ] LEDconj [3] $end
$var wire 1 ^ LEDconj [2] $end
$var wire 1 _ LEDconj [1] $end
$var wire 1 ` LEDconj [0] $end
$var wire 1 a MUX_inAx [7] $end
$var wire 1 b MUX_inAx [6] $end
$var wire 1 c MUX_inAx [5] $end
$var wire 1 d MUX_inAx [4] $end
$var wire 1 e MUX_inAx [3] $end
$var wire 1 f MUX_inAx [2] $end
$var wire 1 g MUX_inAx [1] $end
$var wire 1 h MUX_inAx [0] $end
$var wire 1 i MUX_inBx [7] $end
$var wire 1 j MUX_inBx [6] $end
$var wire 1 k MUX_inBx [5] $end
$var wire 1 l MUX_inBx [4] $end
$var wire 1 m MUX_inBx [3] $end
$var wire 1 n MUX_inBx [2] $end
$var wire 1 o MUX_inBx [1] $end
$var wire 1 p MUX_inBx [0] $end
$var wire 1 q MUX_outx [7] $end
$var wire 1 r MUX_outx [6] $end
$var wire 1 s MUX_outx [5] $end
$var wire 1 t MUX_outx [4] $end
$var wire 1 u MUX_outx [3] $end
$var wire 1 v MUX_outx [2] $end
$var wire 1 w MUX_outx [1] $end
$var wire 1 x MUX_outx [0] $end
$var wire 1 y MUX_selx $end
$var wire 1 z readRAM $end
$var wire 1 { ULA_inA [7] $end
$var wire 1 | ULA_inA [6] $end
$var wire 1 } ULA_inA [5] $end
$var wire 1 ~ ULA_inA [4] $end
$var wire 1 !! ULA_inA [3] $end
$var wire 1 "! ULA_inA [2] $end
$var wire 1 #! ULA_inA [1] $end
$var wire 1 $! ULA_inA [0] $end
$var wire 1 %! ULA_inB [7] $end
$var wire 1 &! ULA_inB [6] $end
$var wire 1 '! ULA_inB [5] $end
$var wire 1 (! ULA_inB [4] $end
$var wire 1 )! ULA_inB [3] $end
$var wire 1 *! ULA_inB [2] $end
$var wire 1 +! ULA_inB [1] $end
$var wire 1 ,! ULA_inB [0] $end
$var wire 1 -! ULA_out [7] $end
$var wire 1 .! ULA_out [6] $end
$var wire 1 /! ULA_out [5] $end
$var wire 1 0! ULA_out [4] $end
$var wire 1 1! ULA_out [3] $end
$var wire 1 2! ULA_out [2] $end
$var wire 1 3! ULA_out [1] $end
$var wire 1 4! ULA_out [0] $end
$var wire 1 5! ULA_sel [1] $end
$var wire 1 6! ULA_sel [0] $end
$var wire 1 7! valorDado [7] $end
$var wire 1 8! valorDado [6] $end
$var wire 1 9! valorDado [5] $end
$var wire 1 :! valorDado [4] $end
$var wire 1 ;! valorDado [3] $end
$var wire 1 <! valorDado [2] $end
$var wire 1 =! valorDado [1] $end
$var wire 1 >! valorDado [0] $end
$var wire 1 ?! writeRAM $end
$var wire 1 @! writtenData $end

$scope module i1 $end
$var wire 1 A! gnd $end
$var wire 1 B! vcc $end
$var wire 1 C! unknown $end
$var wire 1 D! devoe $end
$var wire 1 E! devclrn $end
$var wire 1 F! devpor $end
$var wire 1 G! ww_devoe $end
$var wire 1 H! ww_devclrn $end
$var wire 1 I! ww_devpor $end
$var wire 1 J! ww_endROM [8] $end
$var wire 1 K! ww_endROM [7] $end
$var wire 1 L! ww_endROM [6] $end
$var wire 1 M! ww_endROM [5] $end
$var wire 1 N! ww_endROM [4] $end
$var wire 1 O! ww_endROM [3] $end
$var wire 1 P! ww_endROM [2] $end
$var wire 1 Q! ww_endROM [1] $end
$var wire 1 R! ww_endROM [0] $end
$var wire 1 S! ww_endRAM [5] $end
$var wire 1 T! ww_endRAM [4] $end
$var wire 1 U! ww_endRAM [3] $end
$var wire 1 V! ww_endRAM [2] $end
$var wire 1 W! ww_endRAM [1] $end
$var wire 1 X! ww_endRAM [0] $end
$var wire 1 Y! ww_valorDado [7] $end
$var wire 1 Z! ww_valorDado [6] $end
$var wire 1 [! ww_valorDado [5] $end
$var wire 1 \! ww_valorDado [4] $end
$var wire 1 ]! ww_valorDado [3] $end
$var wire 1 ^! ww_valorDado [2] $end
$var wire 1 _! ww_valorDado [1] $end
$var wire 1 `! ww_valorDado [0] $end
$var wire 1 a! ww_LED8 $end
$var wire 1 b! ww_LED9 $end
$var wire 1 c! ww_LEDconj [7] $end
$var wire 1 d! ww_LEDconj [6] $end
$var wire 1 e! ww_LEDconj [5] $end
$var wire 1 f! ww_LEDconj [4] $end
$var wire 1 g! ww_LEDconj [3] $end
$var wire 1 h! ww_LEDconj [2] $end
$var wire 1 i! ww_LEDconj [1] $end
$var wire 1 j! ww_LEDconj [0] $end
$var wire 1 k! ww_CLOCK_50 $end
$var wire 1 l! ww_clovis $end
$var wire 1 m! ww_writtenData $end
$var wire 1 n! ww_habFF9 $end
$var wire 1 o! ww_habFF8 $end
$var wire 1 p! ww_dadoIN [7] $end
$var wire 1 q! ww_dadoIN [6] $end
$var wire 1 r! ww_dadoIN [5] $end
$var wire 1 s! ww_dadoIN [4] $end
$var wire 1 t! ww_dadoIN [3] $end
$var wire 1 u! ww_dadoIN [2] $end
$var wire 1 v! ww_dadoIN [1] $end
$var wire 1 w! ww_dadoIN [0] $end
$var wire 1 x! ww_dadoOUT [7] $end
$var wire 1 y! ww_dadoOUT [6] $end
$var wire 1 z! ww_dadoOUT [5] $end
$var wire 1 {! ww_dadoOUT [4] $end
$var wire 1 |! ww_dadoOUT [3] $end
$var wire 1 }! ww_dadoOUT [2] $end
$var wire 1 ~! ww_dadoOUT [1] $end
$var wire 1 !" ww_dadoOUT [0] $end
$var wire 1 "" ww_endData [8] $end
$var wire 1 #" ww_endData [7] $end
$var wire 1 $" ww_endData [6] $end
$var wire 1 %" ww_endData [5] $end
$var wire 1 &" ww_endData [4] $end
$var wire 1 '" ww_endData [3] $end
$var wire 1 (" ww_endData [2] $end
$var wire 1 )" ww_endData [1] $end
$var wire 1 *" ww_endData [0] $end
$var wire 1 +" ww_readRAM $end
$var wire 1 ," ww_writeRAM $end
$var wire 1 -" ww_habRAM $end
$var wire 1 ." ww_ULA_inA [7] $end
$var wire 1 /" ww_ULA_inA [6] $end
$var wire 1 0" ww_ULA_inA [5] $end
$var wire 1 1" ww_ULA_inA [4] $end
$var wire 1 2" ww_ULA_inA [3] $end
$var wire 1 3" ww_ULA_inA [2] $end
$var wire 1 4" ww_ULA_inA [1] $end
$var wire 1 5" ww_ULA_inA [0] $end
$var wire 1 6" ww_ULA_inB [7] $end
$var wire 1 7" ww_ULA_inB [6] $end
$var wire 1 8" ww_ULA_inB [5] $end
$var wire 1 9" ww_ULA_inB [4] $end
$var wire 1 :" ww_ULA_inB [3] $end
$var wire 1 ;" ww_ULA_inB [2] $end
$var wire 1 <" ww_ULA_inB [1] $end
$var wire 1 =" ww_ULA_inB [0] $end
$var wire 1 >" ww_acum_out [7] $end
$var wire 1 ?" ww_acum_out [6] $end
$var wire 1 @" ww_acum_out [5] $end
$var wire 1 A" ww_acum_out [4] $end
$var wire 1 B" ww_acum_out [3] $end
$var wire 1 C" ww_acum_out [2] $end
$var wire 1 D" ww_acum_out [1] $end
$var wire 1 E" ww_acum_out [0] $end
$var wire 1 F" ww_habAcum $end
$var wire 1 G" ww_ULA_out [7] $end
$var wire 1 H" ww_ULA_out [6] $end
$var wire 1 I" ww_ULA_out [5] $end
$var wire 1 J" ww_ULA_out [4] $end
$var wire 1 K" ww_ULA_out [3] $end
$var wire 1 L" ww_ULA_out [2] $end
$var wire 1 M" ww_ULA_out [1] $end
$var wire 1 N" ww_ULA_out [0] $end
$var wire 1 O" ww_ULA_sel [1] $end
$var wire 1 P" ww_ULA_sel [0] $end
$var wire 1 Q" ww_MUX_inAx [7] $end
$var wire 1 R" ww_MUX_inAx [6] $end
$var wire 1 S" ww_MUX_inAx [5] $end
$var wire 1 T" ww_MUX_inAx [4] $end
$var wire 1 U" ww_MUX_inAx [3] $end
$var wire 1 V" ww_MUX_inAx [2] $end
$var wire 1 W" ww_MUX_inAx [1] $end
$var wire 1 X" ww_MUX_inAx [0] $end
$var wire 1 Y" ww_MUX_inBx [7] $end
$var wire 1 Z" ww_MUX_inBx [6] $end
$var wire 1 [" ww_MUX_inBx [5] $end
$var wire 1 \" ww_MUX_inBx [4] $end
$var wire 1 ]" ww_MUX_inBx [3] $end
$var wire 1 ^" ww_MUX_inBx [2] $end
$var wire 1 _" ww_MUX_inBx [1] $end
$var wire 1 `" ww_MUX_inBx [0] $end
$var wire 1 a" ww_MUX_selx $end
$var wire 1 b" ww_MUX_outx [7] $end
$var wire 1 c" ww_MUX_outx [6] $end
$var wire 1 d" ww_MUX_outx [5] $end
$var wire 1 e" ww_MUX_outx [4] $end
$var wire 1 f" ww_MUX_outx [3] $end
$var wire 1 g" ww_MUX_outx [2] $end
$var wire 1 h" ww_MUX_outx [1] $end
$var wire 1 i" ww_MUX_outx [0] $end
$var wire 1 j" \CLOCK_50~input_o\ $end
$var wire 1 k" \valorDado[0]~output_o\ $end
$var wire 1 l" \valorDado[1]~output_o\ $end
$var wire 1 m" \valorDado[2]~output_o\ $end
$var wire 1 n" \valorDado[3]~output_o\ $end
$var wire 1 o" \valorDado[4]~output_o\ $end
$var wire 1 p" \valorDado[5]~output_o\ $end
$var wire 1 q" \valorDado[6]~output_o\ $end
$var wire 1 r" \valorDado[7]~output_o\ $end
$var wire 1 s" \dadoIN[0]~output_o\ $end
$var wire 1 t" \dadoIN[1]~output_o\ $end
$var wire 1 u" \dadoIN[2]~output_o\ $end
$var wire 1 v" \dadoIN[3]~output_o\ $end
$var wire 1 w" \dadoIN[4]~output_o\ $end
$var wire 1 x" \dadoIN[5]~output_o\ $end
$var wire 1 y" \dadoIN[6]~output_o\ $end
$var wire 1 z" \dadoIN[7]~output_o\ $end
$var wire 1 {" \endROM[0]~output_o\ $end
$var wire 1 |" \endROM[1]~output_o\ $end
$var wire 1 }" \endROM[2]~output_o\ $end
$var wire 1 ~" \endROM[3]~output_o\ $end
$var wire 1 !# \endROM[4]~output_o\ $end
$var wire 1 "# \endROM[5]~output_o\ $end
$var wire 1 ## \endROM[6]~output_o\ $end
$var wire 1 $# \endROM[7]~output_o\ $end
$var wire 1 %# \endROM[8]~output_o\ $end
$var wire 1 &# \endRAM[0]~output_o\ $end
$var wire 1 '# \endRAM[1]~output_o\ $end
$var wire 1 (# \endRAM[2]~output_o\ $end
$var wire 1 )# \endRAM[3]~output_o\ $end
$var wire 1 *# \endRAM[4]~output_o\ $end
$var wire 1 +# \endRAM[5]~output_o\ $end
$var wire 1 ,# \LED8~output_o\ $end
$var wire 1 -# \LED9~output_o\ $end
$var wire 1 .# \LEDconj[0]~output_o\ $end
$var wire 1 /# \LEDconj[1]~output_o\ $end
$var wire 1 0# \LEDconj[2]~output_o\ $end
$var wire 1 1# \LEDconj[3]~output_o\ $end
$var wire 1 2# \LEDconj[4]~output_o\ $end
$var wire 1 3# \LEDconj[5]~output_o\ $end
$var wire 1 4# \LEDconj[6]~output_o\ $end
$var wire 1 5# \LEDconj[7]~output_o\ $end
$var wire 1 6# \writtenData~output_o\ $end
$var wire 1 7# \habFF9~output_o\ $end
$var wire 1 8# \habFF8~output_o\ $end
$var wire 1 9# \dadoOUT[0]~output_o\ $end
$var wire 1 :# \dadoOUT[1]~output_o\ $end
$var wire 1 ;# \dadoOUT[2]~output_o\ $end
$var wire 1 <# \dadoOUT[3]~output_o\ $end
$var wire 1 =# \dadoOUT[4]~output_o\ $end
$var wire 1 ># \dadoOUT[5]~output_o\ $end
$var wire 1 ?# \dadoOUT[6]~output_o\ $end
$var wire 1 @# \dadoOUT[7]~output_o\ $end
$var wire 1 A# \endData[0]~output_o\ $end
$var wire 1 B# \endData[1]~output_o\ $end
$var wire 1 C# \endData[2]~output_o\ $end
$var wire 1 D# \endData[3]~output_o\ $end
$var wire 1 E# \endData[4]~output_o\ $end
$var wire 1 F# \endData[5]~output_o\ $end
$var wire 1 G# \endData[6]~output_o\ $end
$var wire 1 H# \endData[7]~output_o\ $end
$var wire 1 I# \endData[8]~output_o\ $end
$var wire 1 J# \readRAM~output_o\ $end
$var wire 1 K# \writeRAM~output_o\ $end
$var wire 1 L# \habRAM~output_o\ $end
$var wire 1 M# \ULA_inA[0]~output_o\ $end
$var wire 1 N# \ULA_inA[1]~output_o\ $end
$var wire 1 O# \ULA_inA[2]~output_o\ $end
$var wire 1 P# \ULA_inA[3]~output_o\ $end
$var wire 1 Q# \ULA_inA[4]~output_o\ $end
$var wire 1 R# \ULA_inA[5]~output_o\ $end
$var wire 1 S# \ULA_inA[6]~output_o\ $end
$var wire 1 T# \ULA_inA[7]~output_o\ $end
$var wire 1 U# \ULA_inB[0]~output_o\ $end
$var wire 1 V# \ULA_inB[1]~output_o\ $end
$var wire 1 W# \ULA_inB[2]~output_o\ $end
$var wire 1 X# \ULA_inB[3]~output_o\ $end
$var wire 1 Y# \ULA_inB[4]~output_o\ $end
$var wire 1 Z# \ULA_inB[5]~output_o\ $end
$var wire 1 [# \ULA_inB[6]~output_o\ $end
$var wire 1 \# \ULA_inB[7]~output_o\ $end
$var wire 1 ]# \acum_out[0]~output_o\ $end
$var wire 1 ^# \acum_out[1]~output_o\ $end
$var wire 1 _# \acum_out[2]~output_o\ $end
$var wire 1 `# \acum_out[3]~output_o\ $end
$var wire 1 a# \acum_out[4]~output_o\ $end
$var wire 1 b# \acum_out[5]~output_o\ $end
$var wire 1 c# \acum_out[6]~output_o\ $end
$var wire 1 d# \acum_out[7]~output_o\ $end
$var wire 1 e# \habAcum~output_o\ $end
$var wire 1 f# \ULA_out[0]~output_o\ $end
$var wire 1 g# \ULA_out[1]~output_o\ $end
$var wire 1 h# \ULA_out[2]~output_o\ $end
$var wire 1 i# \ULA_out[3]~output_o\ $end
$var wire 1 j# \ULA_out[4]~output_o\ $end
$var wire 1 k# \ULA_out[5]~output_o\ $end
$var wire 1 l# \ULA_out[6]~output_o\ $end
$var wire 1 m# \ULA_out[7]~output_o\ $end
$var wire 1 n# \ULA_sel[0]~output_o\ $end
$var wire 1 o# \ULA_sel[1]~output_o\ $end
$var wire 1 p# \MUX_inAx[0]~output_o\ $end
$var wire 1 q# \MUX_inAx[1]~output_o\ $end
$var wire 1 r# \MUX_inAx[2]~output_o\ $end
$var wire 1 s# \MUX_inAx[3]~output_o\ $end
$var wire 1 t# \MUX_inAx[4]~output_o\ $end
$var wire 1 u# \MUX_inAx[5]~output_o\ $end
$var wire 1 v# \MUX_inAx[6]~output_o\ $end
$var wire 1 w# \MUX_inAx[7]~output_o\ $end
$var wire 1 x# \MUX_inBx[0]~output_o\ $end
$var wire 1 y# \MUX_inBx[1]~output_o\ $end
$var wire 1 z# \MUX_inBx[2]~output_o\ $end
$var wire 1 {# \MUX_inBx[3]~output_o\ $end
$var wire 1 |# \MUX_inBx[4]~output_o\ $end
$var wire 1 }# \MUX_inBx[5]~output_o\ $end
$var wire 1 ~# \MUX_inBx[6]~output_o\ $end
$var wire 1 !$ \MUX_inBx[7]~output_o\ $end
$var wire 1 "$ \MUX_selx~output_o\ $end
$var wire 1 #$ \MUX_outx[0]~output_o\ $end
$var wire 1 $$ \MUX_outx[1]~output_o\ $end
$var wire 1 %$ \MUX_outx[2]~output_o\ $end
$var wire 1 &$ \MUX_outx[3]~output_o\ $end
$var wire 1 '$ \MUX_outx[4]~output_o\ $end
$var wire 1 ($ \MUX_outx[5]~output_o\ $end
$var wire 1 )$ \MUX_outx[6]~output_o\ $end
$var wire 1 *$ \MUX_outx[7]~output_o\ $end
$var wire 1 +$ \clovis~input_o\ $end
$var wire 1 ,$ \CPU|PC_INC|Add0~1_sumout\ $end
$var wire 1 -$ \CPU|PC_INC|Add0~2\ $end
$var wire 1 .$ \CPU|PC_INC|Add0~5_sumout\ $end
$var wire 1 /$ \CPU|PC_INC|Add0~6\ $end
$var wire 1 0$ \CPU|PC_INC|Add0~9_sumout\ $end
$var wire 1 1$ \ROM|memROM~8_combout\ $end
$var wire 1 2$ \ROM|memROM~9_combout\ $end
$var wire 1 3$ \ROM|memROM~10_combout\ $end
$var wire 1 4$ \CPU|DECODER|Equal1~1_combout\ $end
$var wire 1 5$ \CPU|PC_INC|Add0~10\ $end
$var wire 1 6$ \CPU|PC_INC|Add0~13_sumout\ $end
$var wire 1 7$ \ROM|memROM~6_combout\ $end
$var wire 1 8$ \CPU|PC_INC|Add0~14\ $end
$var wire 1 9$ \CPU|PC_INC|Add0~17_sumout\ $end
$var wire 1 :$ \CPU|PC_INC|Add0~18\ $end
$var wire 1 ;$ \CPU|PC_INC|Add0~21_sumout\ $end
$var wire 1 <$ \ROM|memROM~7_combout\ $end
$var wire 1 =$ \CPU|PC_INC|Add0~22\ $end
$var wire 1 >$ \CPU|PC_INC|Add0~25_sumout\ $end
$var wire 1 ?$ \CPU|PC_INC|Add0~26\ $end
$var wire 1 @$ \CPU|PC_INC|Add0~29_sumout\ $end
$var wire 1 A$ \CPU|PC_INC|Add0~30\ $end
$var wire 1 B$ \CPU|PC_INC|Add0~33_sumout\ $end
$var wire 1 C$ \ROM|memROM~11_combout\ $end
$var wire 1 D$ \ROM|memROM~12_combout\ $end
$var wire 1 E$ \ROM|memROM~1_combout\ $end
$var wire 1 F$ \ROM|memROM~3_combout\ $end
$var wire 1 G$ \ROM|memROM~4_combout\ $end
$var wire 1 H$ \ROM|memROM~0_combout\ $end
$var wire 1 I$ \ROM|memROM~2_combout\ $end
$var wire 1 J$ \ROM|memROM~2_wirecell_combout\ $end
$var wire 1 K$ \ROM|memROM~5_combout\ $end
$var wire 1 L$ \CPU|DECODER|saida~1_combout\ $end
$var wire 1 M$ \CPU|DECODER|saida~4_combout\ $end
$var wire 1 N$ \CPU|DECODER|saida~0_combout\ $end
$var wire 1 O$ \decoderBloco|Equal7~1_combout\ $end
$var wire 1 P$ \RAM|dado_out~16_combout\ $end
$var wire 1 Q$ \RAM|ram~553_combout\ $end
$var wire 1 R$ \RAM|ram~557_combout\ $end
$var wire 1 S$ \RAM|ram~15_q\ $end
$var wire 1 T$ \RAM|ram~552_combout\ $end
$var wire 1 U$ \RAM|ram~550_combout\ $end
$var wire 1 V$ \RAM|dado_out[0]~25_combout\ $end
$var wire 1 W$ \RAM|dado_out[0]~17_combout\ $end
$var wire 1 X$ \CPU|ULA|Add0~34_cout\ $end
$var wire 1 Y$ \CPU|ULA|Add0~1_sumout\ $end
$var wire 1 Z$ \CPU|MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 [$ \CPU|DECODER|saida~3_combout\ $end
$var wire 1 \$ \CPU|DECODER|saida~2_combout\ $end
$var wire 1 ]$ \RAM|ram~558_combout\ $end
$var wire 1 ^$ \RAM|ram~23_q\ $end
$var wire 1 _$ \RAM|ram~551_combout\ $end
$var wire 1 `$ \RAM|ram~527_combout\ $end
$var wire 1 a$ \RAM|ram~542_combout\ $end
$var wire 1 b$ \RAM|dado_out[1]~18_combout\ $end
$var wire 1 c$ \CPU|ULA|Add0~2\ $end
$var wire 1 d$ \CPU|ULA|Add0~5_sumout\ $end
$var wire 1 e$ \CPU|MUX_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 f$ \RAM|ram~24_q\ $end
$var wire 1 g$ \RAM|ram~583_combout\ $end
$var wire 1 h$ \RAM|ram~16_q\ $end
$var wire 1 i$ \RAM|ram~528_combout\ $end
$var wire 1 j$ \RAM|ram~529_combout\ $end
$var wire 1 k$ \RAM|ram~543_combout\ $end
$var wire 1 l$ \RAM|dado_out[2]~19_combout\ $end
$var wire 1 m$ \CPU|ULA|Add0~6\ $end
$var wire 1 n$ \CPU|ULA|Add0~9_sumout\ $end
$var wire 1 o$ \CPU|MUX_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 p$ \RAM|ram~25_q\ $end
$var wire 1 q$ \RAM|ram~530_combout\ $end
$var wire 1 r$ \RAM|ram~17_q\ $end
$var wire 1 s$ \RAM|ram~531_combout\ $end
$var wire 1 t$ \RAM|ram~579_combout\ $end
$var wire 1 u$ \RAM|ram~544_combout\ $end
$var wire 1 v$ \RAM|dado_out[3]~20_combout\ $end
$var wire 1 w$ \CPU|ULA|Add0~10\ $end
$var wire 1 x$ \CPU|ULA|Add0~13_sumout\ $end
$var wire 1 y$ \CPU|MUX_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 z$ \RAM|ram~26_q\ $end
$var wire 1 {$ \RAM|ram~532_combout\ $end
$var wire 1 |$ \RAM|ram~18_q\ $end
$var wire 1 }$ \RAM|ram~533_combout\ $end
$var wire 1 ~$ \RAM|ram~575_combout\ $end
$var wire 1 !% \RAM|ram~545_combout\ $end
$var wire 1 "% \RAM|dado_out[4]~21_combout\ $end
$var wire 1 #% \CPU|ULA|Add0~14\ $end
$var wire 1 $% \CPU|ULA|Add0~17_sumout\ $end
$var wire 1 %% \CPU|MUX_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 &% \RAM|ram~27_q\ $end
$var wire 1 '% \RAM|ram~534_combout\ $end
$var wire 1 (% \RAM|ram~19_q\ $end
$var wire 1 )% \RAM|ram~535_combout\ $end
$var wire 1 *% \RAM|ram~571_combout\ $end
$var wire 1 +% \RAM|ram~546_combout\ $end
$var wire 1 ,% \RAM|dado_out[5]~22_combout\ $end
$var wire 1 -% \CPU|ULA|Add0~18\ $end
$var wire 1 .% \CPU|ULA|Add0~21_sumout\ $end
$var wire 1 /% \CPU|MUX_ULA|saida_MUX[5]~5_combout\ $end
$var wire 1 0% \RAM|ram~28_q\ $end
$var wire 1 1% \RAM|ram~536_combout\ $end
$var wire 1 2% \RAM|ram~20_q\ $end
$var wire 1 3% \RAM|ram~537_combout\ $end
$var wire 1 4% \RAM|ram~567_combout\ $end
$var wire 1 5% \RAM|ram~547_combout\ $end
$var wire 1 6% \RAM|dado_out[6]~23_combout\ $end
$var wire 1 7% \CPU|ULA|Add0~22\ $end
$var wire 1 8% \CPU|ULA|Add0~25_sumout\ $end
$var wire 1 9% \CPU|MUX_ULA|saida_MUX[6]~6_combout\ $end
$var wire 1 :% \RAM|ram~29_q\ $end
$var wire 1 ;% \RAM|ram~538_combout\ $end
$var wire 1 <% \RAM|ram~21_q\ $end
$var wire 1 =% \RAM|ram~539_combout\ $end
$var wire 1 >% \RAM|ram~563_combout\ $end
$var wire 1 ?% \RAM|ram~548_combout\ $end
$var wire 1 @% \RAM|dado_out[7]~24_combout\ $end
$var wire 1 A% \CPU|ULA|Add0~26\ $end
$var wire 1 B% \CPU|ULA|Add0~29_sumout\ $end
$var wire 1 C% \CPU|MUX_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 D% \RAM|ram~30_q\ $end
$var wire 1 E% \RAM|ram~540_combout\ $end
$var wire 1 F% \RAM|ram~22_q\ $end
$var wire 1 G% \RAM|ram~541_combout\ $end
$var wire 1 H% \RAM|ram~559_combout\ $end
$var wire 1 I% \RAM|ram~549_combout\ $end
$var wire 1 J% \decoderBloco|Equal7~0_combout\ $end
$var wire 1 K% \habLED9~0_combout\ $end
$var wire 1 L% \habLED8~0_combout\ $end
$var wire 1 M% \FFLED8|DOUT~0_combout\ $end
$var wire 1 N% \FFLED8|DOUT~q\ $end
$var wire 1 O% \FFLED9|DOUT~0_combout\ $end
$var wire 1 P% \FFLED9|DOUT~q\ $end
$var wire 1 Q% \habLEDconj~0_combout\ $end
$var wire 1 R% \habLED9~1_combout\ $end
$var wire 1 S% \habLED8~1_combout\ $end
$var wire 1 T% \CPU|DECODER|Equal1~0_combout\ $end
$var wire 1 U% \CPU|ULA|saida[0]~0_combout\ $end
$var wire 1 V% \CPU|ULA|saida[1]~1_combout\ $end
$var wire 1 W% \CPU|ULA|saida[2]~2_combout\ $end
$var wire 1 X% \CPU|ULA|saida[3]~3_combout\ $end
$var wire 1 Y% \CPU|ULA|saida[4]~4_combout\ $end
$var wire 1 Z% \CPU|ULA|saida[5]~5_combout\ $end
$var wire 1 [% \CPU|ULA|saida[6]~6_combout\ $end
$var wire 1 \% \CPU|ULA|saida[7]~7_combout\ $end
$var wire 1 ]% \FFLEDconj|DOUT\ [7] $end
$var wire 1 ^% \FFLEDconj|DOUT\ [6] $end
$var wire 1 _% \FFLEDconj|DOUT\ [5] $end
$var wire 1 `% \FFLEDconj|DOUT\ [4] $end
$var wire 1 a% \FFLEDconj|DOUT\ [3] $end
$var wire 1 b% \FFLEDconj|DOUT\ [2] $end
$var wire 1 c% \FFLEDconj|DOUT\ [1] $end
$var wire 1 d% \FFLEDconj|DOUT\ [0] $end
$var wire 1 e% \CPU|REG_A|DOUT\ [7] $end
$var wire 1 f% \CPU|REG_A|DOUT\ [6] $end
$var wire 1 g% \CPU|REG_A|DOUT\ [5] $end
$var wire 1 h% \CPU|REG_A|DOUT\ [4] $end
$var wire 1 i% \CPU|REG_A|DOUT\ [3] $end
$var wire 1 j% \CPU|REG_A|DOUT\ [2] $end
$var wire 1 k% \CPU|REG_A|DOUT\ [1] $end
$var wire 1 l% \CPU|REG_A|DOUT\ [0] $end
$var wire 1 m% \CPU|PC|DOUT\ [8] $end
$var wire 1 n% \CPU|PC|DOUT\ [7] $end
$var wire 1 o% \CPU|PC|DOUT\ [6] $end
$var wire 1 p% \CPU|PC|DOUT\ [5] $end
$var wire 1 q% \CPU|PC|DOUT\ [4] $end
$var wire 1 r% \CPU|PC|DOUT\ [3] $end
$var wire 1 s% \CPU|PC|DOUT\ [2] $end
$var wire 1 t% \CPU|PC|DOUT\ [1] $end
$var wire 1 u% \CPU|PC|DOUT\ [0] $end
$var wire 1 v% \decoderBloco|ALT_INV_Equal7~1_combout\ $end
$var wire 1 w% \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 x% \RAM|ALT_INV_dado_out[0]~25_combout\ $end
$var wire 1 y% \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 z% \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 {% \RAM|ALT_INV_dado_out[7]~24_combout\ $end
$var wire 1 |% \RAM|ALT_INV_dado_out[6]~23_combout\ $end
$var wire 1 }% \RAM|ALT_INV_dado_out[5]~22_combout\ $end
$var wire 1 ~% \RAM|ALT_INV_dado_out[4]~21_combout\ $end
$var wire 1 !& \RAM|ALT_INV_dado_out[3]~20_combout\ $end
$var wire 1 "& \RAM|ALT_INV_dado_out[2]~19_combout\ $end
$var wire 1 #& \RAM|ALT_INV_dado_out[1]~18_combout\ $end
$var wire 1 $& \RAM|ALT_INV_dado_out[0]~17_combout\ $end
$var wire 1 %& \CPU|DECODER|ALT_INV_saida~4_combout\ $end
$var wire 1 && \CPU|DECODER|ALT_INV_saida~3_combout\ $end
$var wire 1 '& \CPU|MUX_ULA|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 (& \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 )& \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 *& \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 +& \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 ,& \CPU|MUX_ULA|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 -& \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 .& \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 /& \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 0& \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 1& \CPU|MUX_ULA|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 2& \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 3& \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 4& \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 5& \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 6& \CPU|MUX_ULA|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 7& \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 8& \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 9& \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 :& \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 ;& \CPU|MUX_ULA|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 <& \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 =& \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 >& \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 ?& \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 @& \CPU|MUX_ULA|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 A& \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 B& \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 C& \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 D& \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 E& \CPU|MUX_ULA|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 F& \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 G& \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 H& \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 I& \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 J& \CPU|MUX_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 K& \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 L& \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 M& \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 N& \RAM|ALT_INV_dado_out~16_combout\ $end
$var wire 1 O& \CPU|DECODER|ALT_INV_saida~1_combout\ $end
$var wire 1 P& \CPU|DECODER|ALT_INV_saida~0_combout\ $end
$var wire 1 Q& \ALT_INV_habLED8~0_combout\ $end
$var wire 1 R& \ALT_INV_habLED9~0_combout\ $end
$var wire 1 S& \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 T& \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 U& \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 V& \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 W& \decoderBloco|ALT_INV_Equal7~0_combout\ $end
$var wire 1 X& \FFLED9|ALT_INV_DOUT~q\ $end
$var wire 1 Y& \FFLED8|ALT_INV_DOUT~q\ $end
$var wire 1 Z& \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 [& \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 \& \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 ]& \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 ^& \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 _& \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 `& \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 a& \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 b& \RAM|ALT_INV_ram~583_combout\ $end
$var wire 1 c& \RAM|ALT_INV_ram~579_combout\ $end
$var wire 1 d& \RAM|ALT_INV_ram~575_combout\ $end
$var wire 1 e& \RAM|ALT_INV_ram~571_combout\ $end
$var wire 1 f& \RAM|ALT_INV_ram~567_combout\ $end
$var wire 1 g& \RAM|ALT_INV_ram~563_combout\ $end
$var wire 1 h& \RAM|ALT_INV_ram~559_combout\ $end
$var wire 1 i& \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 j& \CPU|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 k& \CPU|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 l& \CPU|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 m& \CPU|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 n& \CPU|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 o& \CPU|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 p& \CPU|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 q& \CPU|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 r& \CPU|REG_A|ALT_INV_DOUT\ [7] $end
$var wire 1 s& \CPU|REG_A|ALT_INV_DOUT\ [6] $end
$var wire 1 t& \CPU|REG_A|ALT_INV_DOUT\ [5] $end
$var wire 1 u& \CPU|REG_A|ALT_INV_DOUT\ [4] $end
$var wire 1 v& \CPU|REG_A|ALT_INV_DOUT\ [3] $end
$var wire 1 w& \CPU|REG_A|ALT_INV_DOUT\ [2] $end
$var wire 1 x& \CPU|REG_A|ALT_INV_DOUT\ [1] $end
$var wire 1 y& \CPU|REG_A|ALT_INV_DOUT\ [0] $end
$var wire 1 z& \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 {& \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 |& \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 }& \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ~& \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 !' \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 "' \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 #' \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 $' \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
1*
1S
0T
0U
1V
0W
0X
1y
0z
0?!
0@!
0A!
1B!
xC!
1D!
1E!
1F!
1G!
1H!
1I!
0a!
0b!
xk!
1l!
0m!
0n!
0o!
0+"
0,"
1-"
1F"
1a"
xj"
zk"
zl"
zm"
zn"
zo"
zp"
zq"
zr"
zs"
zt"
zu"
zv"
zw"
zx"
zy"
zz"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
1&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
1A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
1L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
1U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
1e#
1f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
1x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
1"$
1#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
1+$
1,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
1E$
0F$
0G$
1H$
0I$
1J$
0K$
1L$
0M$
0N$
1O$
0P$
0Q$
0R$
0S$
0T$
0U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
0]$
0^$
0_$
0`$
0a$
1b$
0c$
1d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
1l$
0m$
1n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
1v$
0w$
1x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
1"%
0#%
1$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
1,%
0-%
1.%
0/%
00%
01%
02%
03%
04%
05%
16%
07%
18%
09%
0:%
0;%
0<%
0=%
0>%
0?%
1@%
0A%
1B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
1L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
1U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0v%
1w%
0x%
1y%
1z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
1%&
0&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
0J&
1K&
1L&
1M&
1N&
0O&
1P&
0Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
0`&
0a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
zY!
zZ!
z[!
z\!
z]!
z^!
z_!
z`!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
zp!
zq!
zr!
zs!
zt!
zu!
zv!
zw!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
1N"
1O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
1`"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
1i"
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
0!
0"
0#
0$
0%
0&
0'
0(
z+
z,
z-
z.
z/
z0
z1
z2
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
0q
0r
0s
0t
0u
0v
0w
1x
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
14!
15!
06!
z7!
z8!
z9!
z:!
z;!
z<!
z=!
z>!
$end
#20000
0*
0l!
0+$
#40000
1*
1l!
1+$
1u%
1l%
0y&
0$'
0,$
1-$
11$
0H$
1R$
0Y$
1c$
1q&
1a&
0V&
16#
19#
1M#
1]#
1{"
0d$
1m$
1.$
0L$
0[$
0\$
1T%
1I$
0L%
1p&
1m!
1!"
15"
1E"
1R!
0n$
1w$
1Q&
0_&
1&&
1O&
1@!
1:
1$!
1(
1R
1o&
1d$
0m$
1e$
1n$
0w$
1o$
1y$
0$%
1%%
0.%
1/%
08%
19%
0B%
1C%
0U%
1W%
1X%
1Y%
1Z%
1[%
1\%
0J$
0V$
0W%
1x%
0'&
1j&
0,&
1k&
01&
1l&
06&
1m&
0;&
0@&
0o&
0E&
0p&
1K#
0e#
0o#
0"$
0x$
0n$
0&#
0A#
0x#
1V%
1W%
0Y%
0Z%
0[%
0\%
1o&
1n&
1,"
0F"
0O"
0a"
0X!
0*"
0`"
1?!
0S
05!
0y
1m#
1l#
1k#
1j#
1i#
1h#
0f#
1\#
1*$
1[#
1)$
1Z#
1($
1Y#
1'$
1X#
1&$
1W#
1%$
1V#
1$$
0X%
0W%
0I
0C
0p
0h#
1G"
1H"
1I"
1J"
1K"
1L"
0N"
16"
1b"
17"
1c"
18"
1d"
19"
1e"
1:"
1f"
1;"
1g"
1<"
1h"
0L"
04!
12!
11!
10!
1/!
1.!
1-!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1w
1v
1u
1t
1s
1r
1q
0m#
0l#
0k#
0j#
1h#
1g#
02!
0G"
0H"
0I"
0J"
1L"
1M"
0h#
0i#
13!
12!
00!
0/!
0.!
0-!
0L"
0K"
02!
01!
#60000
0*
0l!
0+$
#80000
1*
1l!
1+$
1t%
0u%
1S$
0L&
1$'
0#'
0.$
1/$
1,$
0-$
01$
12$
13$
0R$
1U$
1_$
0y%
0z%
0T&
0U&
1V&
0{"
1|"
1.$
0/$
10$
1M$
1N$
1\$
0T%
1V$
1`$
0R!
1Q!
00$
0K&
0x%
0P&
0%&
0R
1Q
0X$
1Y$
0d$
1m$
1n$
1x$
1$%
1.%
18%
1B%
1P$
1a$
0N&
0j&
0k&
0l&
0m&
0n&
0o&
1p&
0q&
0K#
1e#
1J#
1n#
0n$
1w$
0Y$
1U%
0V%
1W%
1X%
1Y%
1Z%
1[%
1\%
0b$
0e$
0l$
0o$
0v$
0y$
0"%
0%%
0,%
0/%
06%
09%
0@%
0C%
1q&
1o&
0,"
1F"
1+"
1P"
0x$
1#%
1'&
1{%
1,&
1|%
11&
1}%
16&
1~%
1;&
1!&
1@&
1"&
1E&
1#&
0?!
1S
1z
16!
1k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
1s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0W%
0U%
1n&
1d$
0m$
1n$
0w$
1x$
0#%
0.%
08%
0B%
1`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
1w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0X%
1j&
1k&
1l&
0n&
0o&
0p&
1>!
0=!
0<!
0;!
0:!
09!
08!
07!
12
01
00
0/
0.
0-
0,
0+
0\#
0*$
0[#
0)$
0Z#
0($
0Y#
0'$
0X#
0&$
0W#
0%$
0V#
0$$
1m#
1l#
1k#
1j#
1i#
1h#
0g#
1f#
0$%
0x$
0n$
1V%
1W%
1X%
0Z%
0[%
0\%
1o&
1n&
1m&
06"
0b"
07"
0c"
08"
0d"
09"
0e"
0:"
0f"
0;"
0g"
0<"
0h"
1G"
1H"
1I"
1J"
1K"
1L"
0M"
1N"
0f#
0h#
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0w
0v
0u
0t
0s
0r
0q
14!
03!
12!
11!
10!
1/!
1.!
1-!
0Y%
0X%
0W%
0N"
0L"
0i#
04!
02!
0K"
0m#
0l#
0k#
1i#
1h#
1g#
01!
0G"
0H"
0I"
1K"
1L"
1M"
0h#
0i#
0j#
13!
12!
11!
0/!
0.!
0-!
0L"
0K"
0J"
02!
01!
00!
#100000
0*
0l!
0+$
#120000
1*
1l!
1+$
1u%
0l%
1k%
0x&
1y&
0$'
0,$
1-$
11$
02$
03$
1H$
1]$
1Y$
0c$
0d$
1m$
1p&
0q&
0a&
1T&
1U&
0V&
1:#
1N#
1^#
06#
09#
0M#
0]#
1{"
1n$
1d$
0m$
0.$
1/$
0M$
0N$
0\$
1T%
0I$
1L%
1U%
0V%
0p&
0o&
1~!
14"
1D"
0m!
0!"
05"
0E"
1R!
10$
0n$
0Q&
1_&
1P&
1%&
0:
19
0$!
1#!
0(
1'
0@!
1R
1W%
1V%
1o&
1X$
0d$
1m$
1n$
1x$
1$%
1.%
18%
1B%
0P$
1J$
0W$
0Y$
0_$
0W%
1y%
1q&
1$&
1N&
0j&
0k&
0l&
0m&
0n&
0o&
1p&
0g#
1f#
1K#
0e#
0J#
0n#
0n$
1w$
1Y$
1&#
1A#
1x#
0V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1W$
1b$
1e$
1l$
1o$
1v$
1y$
1"%
1%%
1,%
1/%
16%
19%
1@%
1C%
0Y$
1c$
0U%
0`$
0q&
1o&
0M"
1N"
1,"
0F"
0+"
0P"
1g#
1h#
0x$
1#%
1K&
1q&
0'&
0{%
0,&
0|%
01&
0}%
06&
0~%
0;&
0!&
0@&
0"&
0E&
0#&
0$&
1X!
1*"
1`"
14!
03!
1?!
0S
0z
06!
zk"
zl"
zm"
zn"
zo"
zp"
zq"
zr"
zs"
zt"
zu"
zv"
zw"
zx"
zy"
zz"
0W%
1U%
1d$
1n&
1M"
1L"
1I
1C
1p
0h#
1Y$
0c$
0d$
1n$
0w$
1x$
0#%
0.%
08%
0B%
0U%
0a$
0p&
z`!
z_!
z^!
z]!
z\!
z[!
zZ!
zY!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
13!
12!
0X%
1j&
1k&
1l&
0n&
0o&
1p&
0q&
0L"
z>!
z=!
z<!
z;!
z:!
z9!
z8!
z7!
z2
z1
z0
z/
z.
z-
z,
z+
0f#
1\#
1*$
1[#
1)$
1Z#
1($
1Y#
1'$
1X#
1&$
1W#
1%$
1V#
1$$
1m#
1l#
1k#
1j#
1i#
1h#
0g#
1V%
0$%
0x$
1d$
0m$
02!
1U%
0V%
1W%
1X%
0Z%
0[%
0\%
0p&
1n&
1m&
0N"
16"
1b"
17"
1c"
18"
1d"
19"
1e"
1:"
1f"
1;"
1g"
1<"
1h"
1G"
1H"
1I"
1J"
1K"
1L"
0M"
1f#
0h#
0n$
04!
03!
12!
11!
10!
1/!
1.!
1-!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1w
1v
1u
1t
1s
1r
1q
0f#
0Y%
0X%
1V%
1o&
1N"
0L"
0i#
0N"
14!
02!
1g#
0W%
0K"
04!
0m#
0l#
0k#
1i#
1h#
0g#
1f#
1M"
01!
0G"
0H"
0I"
1K"
1L"
0M"
1N"
13!
1g#
0i#
0j#
14!
03!
12!
11!
0/!
0.!
0-!
1M"
0K"
0J"
0h#
13!
01!
00!
0L"
02!
#140000
0*
0l!
0+$
#160000
1*
1l!
1+$
1s%
0t%
0u%
1f$
0I&
1$'
1#'
0"'
00$
15$
1.$
0/$
1,$
0-$
12$
0H$
0]$
1g$
0b&
1a&
0U&
0{"
0|"
1}"
0.$
10$
05$
16$
1N$
1[$
1\$
0T%
1I$
0L%
1j$
0R!
0Q!
1P!
06$
0F&
1Q&
0_&
0&&
0P&
0R
0Q
1P
1P$
1W%
1X%
1Y%
1Z%
1[%
1\%
0J$
1_$
0j$
1k$
1F&
0y%
0N&
0K#
1e#
1o#
1J#
0&#
0A#
0x#
0Z$
0l$
0o$
0v$
0y$
0"%
0%%
0,%
0/%
06%
09%
0@%
0C%
1`$
0b$
0e$
0k$
0,"
1F"
1O"
1+"
1E&
1#&
0K&
1'&
1{%
1,&
1|%
11&
1}%
16&
1~%
1;&
1!&
1@&
1"&
1J&
0X!
0*"
0`"
0?!
1S
15!
1z
1m#
1l#
1k#
1j#
1i#
1h#
0k"
1l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
0x"
0y"
0z"
0I
0C
0p
0U%
1n$
0W%
1x$
0X%
1$%
0Y%
1.%
0Z%
18%
0[%
1B%
0\%
1Z$
1a$
0d$
1m$
0V%
1G"
1H"
1I"
1J"
1K"
1L"
0`!
1_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0w!
1v!
0u!
0t!
0s!
0r!
0q!
0p!
1p&
0J&
0j&
0k&
0l&
0m&
0n&
0o&
12!
11!
10!
1/!
1.!
1-!
0>!
1=!
0<!
0;!
0:!
09!
08!
07!
02
11
00
0/
0.
0-
0,
0+
0l"
0t"
0V#
0$$
0\#
0*$
0[#
0)$
0Z#
0($
0Y#
0'$
0X#
0&$
0W#
0%$
0U#
0#$
0n$
1w$
1U%
1o&
0_!
0v!
0<"
0h"
06"
0b"
07"
0c"
08"
0d"
09"
0e"
0:"
0f"
0;"
0g"
0="
0i"
0x$
1#%
0=!
01
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0x
0w
0v
0u
0t
0s
0r
0q
0g#
1k"
1s"
1U#
1#$
0m#
0l#
0k#
0j#
0i#
0h#
0f#
1n&
0$%
1-%
0M"
1`!
1w!
1="
1i"
0G"
0H"
0I"
0J"
0K"
0L"
0N"
1m&
04!
03!
02!
01!
00!
0/!
0.!
0-!
1>!
12
1,!
1x
1f#
0.%
17%
1l&
1N"
08%
1A%
14!
1k&
0B%
1j&
#180000
0*
0l!
0+$
#200000
1*
1l!
1+$
1u%
1l%
0k%
1x&
0y&
0$'
0,$
1-$
02$
1C$
1H$
0O$
0Y$
1c$
1d$
0m$
0p&
1q&
1v%
0a&
0S&
1U&
0:#
0N#
0^#
16#
19#
1M#
1]#
1{"
1n$
0w$
0d$
1m$
1.$
0N$
0[$
0\$
1T%
1D$
1K%
0I$
1L%
0P$
1p&
0o&
0~!
04"
0D"
1m!
1!"
15"
1E"
1R!
0n$
1w$
1x$
0#%
1N&
0Q&
1_&
0R&
1&&
1P&
1:
09
1$!
0#!
1(
0'
1@!
1R
0L#
0n&
1o&
0U%
1W%
1J$
0_$
1j$
1M%
1S%
1b$
1e$
1l$
1o$
1v$
1y$
1"%
1%%
1,%
1/%
16%
19%
1@%
1C%
1$%
0-%
0x$
1#%
0-"
0W%
1X%
1n&
0m&
0'&
0{%
0,&
0|%
01&
0}%
06&
0~%
0;&
0!&
0@&
0"&
0E&
0#&
0F&
1y%
0V
zk"
zl"
zm"
zn"
zo"
zp"
zq"
zr"
zs"
zt"
zu"
zv"
zw"
zx"
zy"
zz"
1I#
1K#
0e#
0o#
0J#
0$%
1-%
1.%
07%
1&#
1A#
1x#
0`$
1k$
1d$
0m$
1n$
0w$
1x$
0#%
1$%
0-%
0.%
18%
0A%
1B%
1Y%
0X%
0l&
1m&
z`!
z_!
z^!
z]!
z\!
z[!
zZ!
zY!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
1""
1,"
0F"
0O"
0+"
08%
1.%
0j&
0k&
1l&
0m&
0n&
0o&
0p&
1K&
1X!
1*"
1`"
z>!
z=!
z<!
z;!
z:!
z9!
z8!
z7!
z2
z1
z0
z/
z.
z-
z,
z+
1;
1?!
0S
05!
0z
1\#
1*$
1[#
1)$
1Z#
1($
1Y#
1'$
1X#
1&$
1W#
1%$
1V#
1$$
18#
1h#
0f#
0Y%
1Z%
0B%
0.%
0$%
0x$
0n$
0l&
1k&
1I
1C
1p
1i#
0h#
0a$
1V%
1W%
1X%
1Y%
0Z%
1[%
1\%
1o&
1n&
1m&
1l&
1j&
16"
1b"
17"
1c"
18"
1d"
19"
1e"
1:"
1f"
1;"
1g"
1<"
1h"
1o!
1L"
0N"
0[%
1Z%
1K"
0L"
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1w
1v
1u
1t
1s
1r
1q
1T
04!
12!
0i#
1j#
0\%
0Z%
0Y%
0X%
0W%
02!
11!
0K"
1J"
1k#
0j#
01!
10!
1m#
1l#
0k#
1j#
1i#
1h#
1g#
1I"
0J"
1k#
0l#
1G"
1H"
0I"
1J"
1K"
1L"
1M"
00!
1/!
0h#
0i#
0j#
0k#
0m#
1I"
0H"
13!
12!
11!
10!
0/!
1.!
1-!
0L"
0K"
0J"
0I"
0G"
1/!
0.!
02!
01!
00!
0/!
0-!
#220000
0*
0l!
0+$
#240000
1*
1l!
1+$
1t%
0u%
1N%
0Y&
1$'
0#'
0.$
1/$
1,$
0-$
1F$
0H$
0g$
1b&
1a&
0^&
1,#
0{"
1|"
1.$
0/$
00$
15$
1G$
0U$
1I$
0L%
0j$
1a!
0R!
1Q!
16$
10$
05$
1F&
1Q&
0_&
1z%
0]&
1W
0R
1Q
0J$
0V$
1O%
1R%
0S%
0k$
06$
1x%
1'#
1B#
1y#
0&#
0A#
0x#
1W!
1)"
1_"
0X!
0*"
0`"
1H
1B
1o
08#
17#
0I
0C
0p
0o!
1n!
0T
1U
#260000
0*
0l!
0+$
#280000
1*
1l!
1+$
1u%
1P%
0X&
0$'
0,$
1-$
01$
0C$
0F$
1H$
1K$
1g$
1J%
0W&
0b&
0\&
0a&
1^&
1S&
1V&
1-#
1{"
0.$
1/$
1L$
1[$
1\$
0T%
0D$
0K%
0G$
1U$
0I$
1L%
0R%
1b!
1R!
00$
15$
0Q&
1_&
0z%
1]&
1R&
0&&
0O&
1X
1R
1(#
1*#
1C#
1E#
1G#
1z#
1|#
1~#
1x$
0y$
1.%
0/%
1B%
0C%
1U%
1W%
1X%
1Y%
1Z%
1[%
1\%
0d$
1m$
0e$
1J$
1V$
1j$
16$
1V!
1T!
1("
1&"
1$"
1^"
1\"
1Z"
0F&
0x%
1E&
1p&
1'&
0j&
11&
0l&
1;&
0n&
1G
1E
1A
1?
1=
1n
1l
1j
07#
0'#
0B#
0y#
0I#
0K#
1e#
1o#
1"$
1n$
1&#
1A#
1x#
0X%
0Z%
0\%
0V%
0o&
0n!
0W!
0)"
0_"
0""
0,"
1F"
1O"
1a"
1X!
1*"
1`"
0U
0H
0B
0;
0o
0?!
1S
15!
1y
0V#
0$$
1m#
1l#
1k#
1j#
1i#
1h#
1f#
0\#
0*$
0Z#
0($
0X#
0&$
1I
1C
1p
0<"
0h"
1G"
1H"
1I"
1J"
1K"
1L"
1N"
06"
0b"
08"
0d"
0:"
0f"
0+!
0)!
0'!
0%!
0w
0u
0s
0q
14!
12!
11!
10!
1/!
1.!
1-!
0g#
0m#
0k#
0i#
0M"
0G"
0I"
0K"
03!
01!
0/!
0-!
#300000
0*
0l!
0+$
#320000
1*
1l!
1+$
0s%
1r%
0t%
0u%
1j%
1h%
1f%
0s&
0u&
0w&
1$'
1#'
0!'
1"'
10$
05$
06$
18$
1T$
1.$
0/$
1,$
0-$
11$
1C$
0H$
0K$
0J%
0n$
1w$
1$%
18%
0k&
0m&
1o&
1W&
1\&
1a&
0S&
0V&
0w%
1?#
1S#
1c#
1=#
1Q#
1a#
1;#
1O#
1_#
0{"
0|"
1~"
0}"
0x$
1#%
0.$
00$
19$
16$
08$
0L$
0[$
0\$
1T%
1D$
1K%
1I$
0L%
1k$
1n$
0o$
0$%
1-%
0%%
08%
1A%
09%
1n&
1y!
1/"
1?"
1{!
11"
1A"
1}!
13"
1C"
0R!
0Q!
1O!
0P!
09$
1$%
1,&
1k&
16&
1m&
1@&
0o&
1Q&
0_&
0R&
1&&
1O&
18
16
14
1"!
1~
1|
1&
1$
1"
0R
0Q
0P
1O
0(#
0*#
0C#
0E#
0G#
0z#
0|#
0~#
0B%
0.%
17%
0m&
1d$
0m$
1e$
0n$
1o$
1x$
0#%
1y$
0$%
1%%
1.%
07%
1/%
18%
0A%
19%
1B%
1C%
0U%
1Z%
1\%
0J$
1_$
0j$
1Q%
0Y%
0[%
1l&
1j&
0V!
0T!
0("
0&"
0$"
0^"
0\"
0Z"
1Y%
08%
1A%
1F&
0y%
0'&
0j&
0,&
0k&
01&
0l&
06&
1m&
0;&
0n&
0@&
1o&
0E&
0p&
0G
0E
0A
0?
0=
0n
0l
0j
0[#
0)$
0Y#
0'$
0W#
0%$
1I#
1K#
0e#
0o#
0"$
0\%
0Z%
0B%
18%
0A%
1$%
0-%
1n$
0w$
1k&
0&#
0A#
0x#
1V%
0W%
1X%
0Y%
1Z%
1[%
1\%
1`$
0k$
1B%
0o&
0m&
0k&
1j&
07"
0c"
09"
0e"
0;"
0g"
1""
1,"
0F"
0O"
0a"
0[%
0x$
0.%
0B%
0j&
0K&
0X!
0*"
0`"
0*!
0(!
0&!
0v
0t
0r
1;
1?!
0S
05!
0y
0l#
0j#
1m#
1k#
0f#
1\#
1*$
1[#
1)$
1Z#
1($
1Y#
1'$
1X#
1&$
1W#
1%$
1V#
1$$
0\%
1[%
1Y%
1W%
1j&
1l&
1n&
0I
0C
0p
1j#
1a$
1\%
0H"
0J"
1G"
1I"
0N"
16"
1b"
17"
1c"
18"
1d"
19"
1e"
1:"
1f"
1;"
1g"
1<"
1h"
0k#
0m#
0X%
0Z%
0\%
1J"
04!
00!
1/!
0.!
1-!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1w
1v
1u
1t
1s
1r
1q
1m#
1l#
1k#
0j#
1i#
0h#
1g#
0I"
0G"
10!
0l#
1G"
1H"
1I"
0J"
1K"
0L"
1M"
0/!
0-!
1h#
1j#
1l#
0m#
0H"
13!
02!
11!
00!
1/!
1.!
1-!
1m#
1L"
1J"
1H"
0G"
0.!
0m#
0k#
0i#
1G"
12!
10!
1.!
0-!
0G"
0I"
0K"
1-!
01!
0/!
0-!
#340000
0*
0l!
0+$
#360000
1*
1l!
1+$
1u%
1d%
1b%
1`%
1^%
0$'
0,$
1-$
01$
17$
1<$
0C$
1F$
0U$
0g$
1J%
0W&
1b&
1z%
0^&
1S&
0Z&
0[&
1V&
14#
12#
10#
1.#
1{"
1.$
1L$
1[$
1\$
0T%
0_$
0`$
0D$
0K%
1G$
1U$
0V$
0Q%
1d!
1f!
1h!
1j!
1R!
1x%
0z%
0]&
1R&
1K&
1y%
0&&
0O&
1`
1^
1\
1Z
1R
1+#
1F#
1H#
1}#
1!$
1)#
1D#
1{#
1Y$
0n$
1w$
0o$
0$%
1-%
0%%
08%
1A%
09%
1U%
1X%
1Z%
1\%
0Z$
0a$
1S!
1%"
1#"
1["
1Y"
1U!
1'"
1]"
1J&
1,&
1k&
16&
1m&
1@&
1o&
0q&
1F
1D
1@
1>
1<
1m
1k
1i
1'#
1B#
1y#
0I#
0K#
1e#
1o#
1"$
1B%
1.%
1x$
0W%
0Y%
0[%
0U%
0n&
0l&
0j&
1W!
1)"
1_"
0""
0,"
1F"
1O"
1a"
1H
1B
0;
1o
0?!
1S
15!
1y
0U#
0#$
1m#
1k#
1i#
1f#
0[#
0)$
0Y#
0'$
0W#
0%$
0="
0i"
1G"
1I"
1K"
1N"
07"
0c"
09"
0e"
0;"
0g"
0,!
0*!
0(!
0&!
0x
0v
0t
0r
14!
11!
1/!
1-!
0f#
0l#
0j#
0h#
0N"
0H"
0J"
0L"
04!
02!
00!
0.!
#380000
0*
0l!
0+$
#400000
1*
1l!
1+$
1t%
0u%
0l%
1k%
0j%
1i%
0h%
1g%
0f%
1e%
0r&
1s&
0t&
1u&
0v&
1w&
0x&
1y&
1$'
0#'
0.$
1/$
1,$
0-$
11$
07$
0<$
1C$
0F$
0U$
1g$
0J%
0Y$
0d$
1m$
1n$
0w$
0x$
1#%
1$%
0-%
0.%
17%
18%
0A%
0B%
1j&
0k&
1l&
0m&
1n&
0o&
1p&
1q&
1W&
0b&
1z%
1^&
0S&
1Z&
1[&
0V&
1@#
1T#
1d#
0?#
0S#
0c#
1>#
1R#
1b#
0=#
0Q#
0a#
1<#
1P#
1`#
0;#
0O#
0_#
1:#
1N#
1^#
06#
09#
0M#
0]#
0{"
1|"
1B%
08%
1A%
1.%
07%
0$%
1-%
1x$
0#%
0n$
1w$
1.$
0/$
10$
0L$
0[$
0\$
1T%
0x$
1#%
0y$
0.%
17%
0/%
0B%
0C%
1D$
1K%
0G$
1U$
1o&
0n&
1m&
0l&
1k&
0j&
1x!
1."
1>"
0y!
0/"
0?"
1z!
10"
1@"
0{!
01"
0A"
1|!
12"
1B"
0}!
03"
0C"
1~!
14"
1D"
0m!
0!"
05"
0E"
0R!
1Q!
00$
1x$
1$%
0-%
1.%
18%
0A%
1B%
0z%
1]&
0R&
1'&
1j&
11&
1l&
1;&
1n&
1&&
1O&
0:
19
08
17
06
15
04
13
0$!
1#!
0"!
1!!
0~
1}
0|
1{
0(
1'
0&
1%
0$
1#
0"
1!
0@!
0R
1Q
0+#
0F#
0H#
0}#
0!$
0)#
0D#
0{#
08%
1A%
0$%
1-%
0j&
0k&
0l&
0m&
0n&
1Y$
0c$
1Z$
1n$
0w$
1o$
0x$
1y$
1$%
0-%
1%%
1/%
18%
0A%
19%
1C%
0V%
0X%
0Z%
0\%
1_$
1Q%
1V$
07%
1m&
1k&
0S!
0%"
0#"
0["
0Y"
0U!
0'"
0]"
1X%
1Y%
1Z%
1[%
1\%
0.%
17%
0B%
0x%
0y%
0'&
0,&
0k&
01&
06&
0m&
0;&
1n&
0@&
0o&
0J&
0q&
0F
0D
0@
0>
0<
0m
0k
0i
0'#
0B#
0y#
1I#
0\#
0*$
0Z#
0($
0X#
0&$
1K#
0e#
0o#
0"$
0[%
0Y%
08%
1B%
1.%
07%
1x$
0#%
1d$
0m$
1j&
1l&
1U%
1W%
0X%
1Y%
1[%
1`$
18%
0p&
0n&
0l&
0j&
1k&
0W!
0)"
0_"
1""
06"
0b"
08"
0d"
0:"
0f"
1,"
0F"
0O"
0a"
0Z%
0\%
0n$
0$%
08%
0k&
0K&
0H
0B
1;
0o
0)!
0'!
0%!
0u
0s
0q
1?!
0S
05!
0y
0m#
0k#
0i#
0g#
1\#
1*$
1[#
1)$
1Z#
1($
1Y#
1'$
1X#
1&$
1W#
1%$
1U#
1#$
0[%
1\%
1Z%
1X%
1V%
1k&
1m&
1o&
1m#
1l#
1k#
1j#
1i#
1a$
1[%
0G"
0I"
0K"
0M"
16"
1b"
17"
1c"
18"
1d"
19"
1e"
1:"
1f"
1;"
1g"
1="
1i"
0j#
0l#
0W%
0Y%
0[%
1G"
1H"
1I"
1J"
1K"
03!
01!
0/!
0-!
1,!
1*!
1)!
1(!
1'!
1&!
1%!
1x
1v
1u
1t
1s
1r
1q
1l#
1j#
0i#
1h#
1f#
0J"
0H"
11!
10!
1/!
1.!
1-!
0m#
0k#
1H"
1J"
0K"
1L"
1N"
00!
0.!
1g#
1i#
1k#
1m#
0l#
0G"
0I"
14!
12!
01!
10!
1.!
1l#
1M"
1K"
1I"
1G"
0H"
0/!
0-!
0l#
0j#
0h#
1H"
13!
11!
1/!
0.!
1-!
0H"
0J"
0L"
1.!
02!
00!
0.!
#420000
0*
0l!
0+$
#440000
1*
1l!
1+$
1u%
0d%
1c%
0b%
1a%
0`%
1_%
0^%
1]%
0$'
0,$
1-$
01$
13$
17$
0C$
1F$
1H$
1O$
0U$
0g$
1b&
1z%
0v%
0a&
0^&
1S&
0[&
0T&
1V&
15#
04#
13#
02#
11#
00#
1/#
0.#
1{"
0.$
1/$
14$
0T%
0_$
0`$
0D$
0K%
1G$
1U$
0I$
0V$
1c!
0d!
1e!
0f!
1g!
0h!
1i!
0j!
1R!
10$
1x%
1_&
0z%
0]&
1R&
1K&
1y%
0`
1_
0^
1]
0\
1[
0Z
1Y
1R
1L#
1)#
1D#
1{#
0a$
1J$
1V$
1_$
0Q%
1-"
1U!
1'"
1]"
0y%
0x%
1V
1F
1@
1m
1'#
1B#
1y#
0I#
0K#
1&#
1A#
1x#
1W!
1)"
1_"
0""
0,"
1X!
1*"
1`"
1H
1B
0;
1o
0?!
1I
1C
1p
#460000
0*
0l!
0+$
#480000
1*
1l!
1+$
#500000
0*
0l!
0+$
#520000
1*
1l!
1+$
#540000
0*
0l!
0+$
#560000
1*
1l!
1+$
#580000
0*
0l!
0+$
#600000
1*
1l!
1+$
#620000
0*
0l!
0+$
#640000
1*
1l!
1+$
#660000
0*
0l!
0+$
#680000
1*
1l!
1+$
#700000
0*
0l!
0+$
#720000
1*
1l!
1+$
#740000
0*
0l!
0+$
#760000
1*
1l!
1+$
#780000
0*
0l!
0+$
#800000
1*
1l!
1+$
#820000
0*
0l!
0+$
#840000
1*
1l!
1+$
#860000
0*
0l!
0+$
#880000
1*
1l!
1+$
#900000
0*
0l!
0+$
#920000
1*
1l!
1+$
#940000
0*
0l!
0+$
#960000
1*
1l!
1+$
#980000
0*
0l!
0+$
#1000000
