module RegFile( input logic[15:0] data, input logic[2:0] SR111, input logic[2:0] SR18, input logic [2:0] SR22
					 input logic DRMUX,SR1MUX, LD_REG, 
					 output logic [15:0] SR1, SR2 );
					 
					 
endmodule
