# üöÄ Week 4 Day 4:  Transient analysis  & Voltage Transfer Chracteristics (VTC) For a CMOS Inverter
<div align="center">

![VLSI](https://img.shields.io/badge/VLSI-System%20Design-blue?style=for-the-badge&logo=chip)
![Day](https://img.shields.io/badge/Week-4-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Complete-success?style=for-the-badge)

</div>

Welcome to **Week 4** **Day 3** of the **NgspiceSky130 learning series**!  
This day begins your journey into Analyze the behavior of MOSFETs at Exploring CMOS inverter static and dynamic characteristics. Performing transient and DC simulations using NGSPICE and Sky130 PDK.

---
## üìë Table of Contents

1. [Objective](#-objective-from-content)  
2. [Static Behavior Evaluation: CMOS Inverter Robustness and Noise Margin](#-static-behavior-evaluation-cmos-inverter-robustness-and-noise-margin)  
   - [Understanding Noise Margin](#understanding-noise-margin)  
   - [Why Noise Margin Matters](#why-noise-margin-matters)  
   - [Visualizing Noise Margin with VTC](#visualizing-noise-margin-with-vtc)  
   - [Key Points: VIL and VIH](#key-points-vil-and-vih)  
   - [Noise Margins in CMOS Logic Gates](#noise-margins-in-cmos-logic-gates)  
3. [LABS](#labs)  
   - [Static Behavior Evaluation: CMOS Inverter Robustness, Noise Margin](#static-behavior-evaluation-cmos-inverter-robustness-noise-margin)  
   - [Step 1: Navigate to the Design Directory](#step-1-navigate-to-the-design-directory)  
   - [Step 2: Analyze CMOS Inverter Noise Margin](#step-2-analyze-cmos-inverter-noise-margin)  
   - [Step 3: View the File's Contents](#step-3-view-the-files-contents)  
   - [Step 2b: Run the Simulation](#step-2b-run-the-simulation)  
4. [Summary: Day 4 ‚Äì CMOS Inverter Noise Margin Analysis](#summary-day-4--cmos-inverter-noise-margin-analysis)  
   - [Objective](#objective-1)  
   - [Activities Performed](#activities-performed)  
   - [Key Observations and Learning Points](#key-observations-and-learning-points)  
   - [Overall Outcome for Day 4](#overall-outcome-for-day-4)  
5. [Repository Info](#repository-info)

---
# üéØ Objective (from content)

To analyze MOSFET behavior at lower technology nodes using SPICE simulations, focusing on:
- Exploring CMOS inverter static and dynamic characteristics.
- Performing transient and DC simulations using NGSPICE and Sky130 PDK.
- Understanding switching threshold (Vm) and propagation delay in CMOS logic.

---
# **Static Behavior Evaluation: CMOS Inverter Robustness and Noise Margin**

### Understanding Noise Margin
In digital circuits, **noise is inevitable** ‚Äî small voltage spikes or fluctuations can sneak in due to interference, crosstalk, or power supply variations. A CMOS inverter‚Äôs **noise margin** defines its ability to **tolerate these disturbances** without misinterpreting a logic level. In simpler terms, it‚Äôs the **safety buffer** that ensures a '1' stays a '1' and a '0' stays a '0', even in the presence of noise.  

If the noise is smaller than this margin, the inverter naturally **filters it out**, letting clean signals propagate through multiple logic stages without causing errors.

---

### Why Noise Margin Matters
Noise margin is essential for **robust digital operation**, especially when connecting several gates in series:  

- A logic-high signal (close to **VDD**) with small noise must still be recognized as **logic 1**.  
- A logic-low signal (close to **0 V**) with small noise must still be recognized as **logic 0**.  

By ensuring these conditions, CMOS circuits maintain **reliability** and **prevent logic corruption** in complex digital systems.

---

### Visualizing Noise Margin with VTC
Consider **two CMOS inverters connected back-to-back**. The **Voltage Transfer Characteristic (VTC)** of the first inverter determines the input range where the second inverter interprets signals correctly.  

- **Ideal VTC:** Extremely sharp transition from low to high output, offering maximum noise immunity.  
- **Piece-wise Linear VTC:** Simplified approximation highlighting critical switching points.  
- **Realistic VTC:** Real-world simulation showing gradual transitions and non-ideal behavior.  

![Noise Margin Illustration](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194220.png)

---

### Key Points: VIL and VIH
The **VTC curve** contains critical points, **VIL** (Input Low Voltage) and **VIH** (Input High Voltage), which define the inverter‚Äôs **noise tolerance boundaries**:

- **Definition:**  
  - **VIL** and **VIH** are the input voltages where the slope of the VTC equals **-1**, meaning the inverter‚Äôs gain magnitude is unity.  
- **Logic Interpretation:**  
  - **Vin ‚â§ VIL** ‚Üí Output clearly recognized as **logic 0**.  
  - **Vin ‚â• VIH** ‚Üí Output clearly recognized as **logic 1**.  

> These points effectively separate the **safe regions** from the **undefined zone**, where small input variations can cause output uncertainty.

---

### **Noise Margin: VIL and VIH Points**

- **Definition:**  
  - **VIL** and **VIH** are operational points where the slope of the voltage transfer curve (VTC) is **-1**.  
  - These points correspond to the gain of the inverter being equal to **-1**.  

- **Logic Recognition:**  
  - Input voltage **0 to VIL** ‚Üí Recognized as **Logic 0**.  
  - Input voltage **VIH to VDD** ‚Üí Recognized as **Logic 1**.
   ### **Noise Margins in CMOS Logic Gates**

1. **Conditions for Proper Operation:**  
   - The following conditions must hold for a logic gate to function correctly in the presence of noise:  
     ```
     VOL_MAX < VIL_MAX  
     VOH_MIN > VIH_MIN  
     ```  

2. **Behavior in Different Input Ranges:**  
   - **For Vin ‚â§ VIL**:  
     The inverter gain magnitude is less than unity, resulting in minimal output change for a given input change.  
   - **For Vin ‚â• VIH**:  
     The gain magnitude is also less than unity, leading to minimal output change.  
   - **For VIL < Vin < VIH**:  
     The gain magnitude exceeds unity, causing significant output changes. This range is called the **undefined region** because noise signals pushing Vin into this range may introduce errors.  

3. **Noise Margin Equations:**  
   - **Low-Level Noise Margin (NML):**  
     ```
     NML = VIL_MAX - VOL_MAX  
     ```  
   - **High-Level Noise Margin (NMH):**  
     ```
     NMH = VOH_MIN - VIH_MIN  
     ```  
   - **Overall Noise Margin (NM):**  
     ```
     NM = Min(NML, NMH)  
     ```  

These noise margins define the tolerance of a circuit to noise without compromising its logical operation.
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194234.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194252.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194302.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194312.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194321.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194331.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194341.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194353.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194424.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194436.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194452.png)
![screenshot](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/Screenshot%202025-10-19%20194510.png)

# LABS
##  Static behavior evaluation: CMOS inverter robustness, Noise margin
##### Noise Margin - sky130 Inverter (Wp/Lp=1u/0.15u, Wn/Ln=0.36u/0.15u)

## Step 1: Navigate to the Design Directory

We start by moving into the design directory where the Day 4 SPICE file is located:

```
cd sky130CircuitDesignWorkshop/design/
```

This ensures we are in the correct folder for running the SPICE simulation.


## Step 2: Analyze CMOS Inverter Noise Margin

The simulation file for Day 4 is:

```
day4_inv_noisemargin_wp1_wn036.spice
```

## Info about the File Being Simulated

This SPICE file sets up a CMOS inverter and performs a DC sweep to evaluate its noise margins.

### Transistor parameters:

*PMOS Width (Wp)* = 1 ¬µm

*NMOS Width (Wn)* = 0.36 ¬µm

**Purpose:** To determine the inverter‚Äôs logic high (VOH), logic low (VOL), and noise margin levels (NMH, NML).

**Simulation Type:** DC sweep of Vin.


## Step 3: View the File's Contents

We inspect the netlist using:

```
vim day4_inv_noisemargin_wp1_wn036.spice
```
```
*Model Description
.param temp=27


*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt


*Netlist Description


XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=1 l=0.15
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36 l=0.15


Cload out 0 50fF

Vdd vdd 0 1.8V
Vin in 0 1.8V

*simulation commands

.op

.dc Vin 0 1.8 0.01

.control
run
setplot dc1
display
.endc

.end
```
 ![ Image ](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/ngspicenoicemarginwavecode.png)

Open the SPICE file in vim, allowing us to review transistor sizing, input sweep range, and output node definitions.


## Step 2b: Run the Simulation

We run the simulation in NGSPICE:

```
ngspice day4_inv_noisemargin_wp1_wn036.spice
plot out vs in
```
![ Image ](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/ngspicenoicemarginwave.png)
![ Image ](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/Day4/Photo/ngspicenoicemarginwavemidpoint.png)



This generates the Vout vs Vin curve, from which we can calculate the inverter‚Äôs noise margins (NMH and NML).

## Estimated results (nearest values)

- VOH (Output high) ‚âà 1.80 V
- VOL (Output low) ‚âà 0.00 V
- Vm (switching midpoint from NGSPICE) ‚âà 0.89 V (Vin where Vout ‚âà 0.80 V ‚Äî shown in terminal)
- VIH (input high threshold, approx.) ‚âà 1.06 V
- VIL (input low threshold, approx.) ‚âà 0.72 V

From those:
- NMH = VOH ‚àí VIH = 1.80 ‚àí 1.06 = 0.74 V
- NML = VIL ‚àí VOL = 0.72 ‚àí 0.00 = 0.72 V

--- 

## Summary: Day 4 ‚Äì CMOS Inverter Noise Margin Analysis

**Objective:**

- To evaluate the noise immunity of a CMOS inverter.

- To determine logic levels and noise margin values for robust digital circuit design.

**Activities Performed:**

- Navigated to the design directory.

- Opened the SPICE file in vim to inspect transistor sizes and DC sweep setup.

- Executed the simulation in NGSPICE and plotted Vout vs Vin.

- Measured VOH, VOL, NMH, and NML from the VTC curve.

**Key Observations and Learning Points:**

- Identified the logic high (VOH) and logic low (VOL) levels.

- Calculated noise margins (NMH, NML) to evaluate inverter tolerance to input noise.

- Understood the impact of transistor sizing on inverter noise margins.

- Reinforced skills in DC sweep analysis and inverter characterization.

**Overall Outcome for Day 4:**

- Learned how to quantify inverter noise margins using SPICE simulations.

- Gained practical understanding of how CMOS inverters maintain reliable logic operation despite input noise.

- Prepared for more advanced CMOS circuit analyses involving device and supply variations.

---


<div align="center">

**üìÇ Repository:** [Jayessh25_RISC-V-SoC-Tapeout-Program_VSD](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD)  
**üë®‚Äçüíª Author:** [Jayessh25](https://github.com/Jayessh25)  
**üìö Program:** VLSI System Design (VSD)

[![Follow](https://img.shields.io/github/followers/Jayessh25?style=social)](https://github.com/Jayessh25)
[![Stars](https://img.shields.io/github/stars/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD?style=social)](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD)

</div>

---
