
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim/rtl/prim_pulse_sync.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Pulse synchronizer: synchronizes a pulse from source clock domain (clk_src)</pre>
<pre style="margin:0; padding:0 ">// to destination clock domain (clk_dst). Each pulse has the length of one clock</pre>
<pre style="margin:0; padding:0 ">// cycle of its respective clock domain. Consecutive pulses need to be spaced</pre>
<pre style="margin:0; padding:0 ">// appropriately apart from each other depending on the clock frequency ratio</pre>
<pre style="margin:0; padding:0 ">// of the two clock domains.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module prim_pulse_sync (</pre>
<pre style="margin:0; padding:0 ">  // source clock domain</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic clk_src_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic rst_src_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic src_pulse_i,</pre>
<pre style="margin:0; padding:0 ">  // destination clock domain</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic clk_dst_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic rst_dst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic dst_pulse_o</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////////////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // convert src_pulse to a level signal so we can use double-flop synchronizer //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////////////////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic src_level;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_src_i or negedge rst_src_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_src_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      src_level <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      src_level <= src_level ^ src_pulse_i;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // synchronize level signal to destination clock domain //</pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic dst_level;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_flop_2sync #(.Width(1)) prim_flop_2sync (</pre>
<pre style="margin:0; padding:0 ">    // source clock domain</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (src_level),</pre>
<pre style="margin:0; padding:0 ">    // destination clock domain</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i  (clk_dst_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni (rst_dst_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (dst_level)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // convert level signal back to pulse //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic dst_level_q;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // delay dst_level by 1 cycle</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_dst_i or negedge rst_dst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_dst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dst_level_q <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dst_level_q <= dst_level;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // edge detection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign dst_pulse_o = dst_level_q ^ dst_level;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
