Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Dec 11 17:11:45 2023
| Host         : vlsi22 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   |               Enable Signal               |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  vga1/m1/clk_out  |                                           |                                 |                1 |              2 |         2.00 |
|  sysclk_IBUF_BUFG |                                           |                                 |                3 |              4 |         1.33 |
|  sysclk_IBUF_BUFG | config1/SCCB1/FSM_return_state[3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  sysclk_IBUF_BUFG | config1/SCCB1/FSM_state[3]_i_1_n_0        |                                 |                2 |              4 |         2.00 |
|  sysclk_IBUF_BUFG | config1/SCCB1/byte_index[3]_i_1_n_0       |                                 |                1 |              4 |         4.00 |
|  sysclk_IBUF_BUFG | config1/SCCB1/tx_byte[7]_i_1_n_0          |                                 |                2 |              7 |         3.50 |
|  sysclk_IBUF_BUFG | config1/SCCB1/timer[8]_i_1_n_0            |                                 |                3 |              9 |         3.00 |
|  sysclk_IBUF_BUFG | config1/SCCB1/timer[8]_i_1_n_0            | config1/SCCB1/timer[31]_i_1_n_0 |                6 |             23 |         3.83 |
+-------------------+-------------------------------------------+---------------------------------+------------------+----------------+--------------+


