Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 21 14:14:58 2022
| Host         : LAPTOP-M8D0H7HH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file overall_control_sets_placed.rpt
| Design       : overall
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   153 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           19 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             304 |           94 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             314 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | completed_i_2_n_0                  | completed_i_1_n_0                        |                1 |              1 |
|  clk_IBUF_BUFG | i_RST_L_reg_n_0                    |                                          |                1 |              2 |
|  clk_IBUF_BUFG |                                    | tr10/FSM_sequential_r_SM_Main[1]_i_2_n_0 |                1 |              3 |
|  clk_IBUF_BUFG | main/count_row                     |                                          |                1 |              4 |
|  clk_IBUF_BUFG | main/count_col                     |                                          |                2 |              5 |
|  clk_IBUF_BUFG | main/result[53]_i_2_n_0            | main/result[53]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[95]_i_2_n_0            | main/result[95]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[77]_i_2_n_0            | main/result[77]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/state_reg[0]_rep              | main/state_reg[0]_rep_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[89]_i_2_n_0            | main/result[89]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | tr10/r_TX_Data[5]_i_1_n_0          |                                          |                2 |              6 |
|  clk_IBUF_BUFG | main/result[65]_i_2_n_0            | main/result[65]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[83]_i_2_n_0            | main/result[83]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[5]_i_2_n_0             | main/result[5]_i_1_n_0                   |                2 |              6 |
|  clk_IBUF_BUFG | main/result[71]_i_2_n_0            | main/result[71]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/count_macro[5]_i_2_n_0        | main/count_macro[5]_i_1_n_0              |                2 |              6 |
|  clk_IBUF_BUFG | main/count_macro_source[5]_i_2_n_0 | main/count_macro_source[5]_i_1_n_0       |                2 |              6 |
|  clk_IBUF_BUFG | main/index                         | main/index[5]_i_1_n_0                    |                2 |              6 |
|  clk_IBUF_BUFG | main/result[101]_i_2_n_0           | main/result[101]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[107]_i_2_n_0           | main/result[107]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/min_SAD_index                 |                                          |                2 |              6 |
|  clk_IBUF_BUFG | main/result[185]_i_2_n_0           | main/result[185]_i_1_n_0                 |                2 |              6 |
|  clk_IBUF_BUFG | main/result[179]_i_2_n_0           | main/result[179]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[143]_i_2_n_0           | main/result[143]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[155]_i_2_n_0           | main/result[155]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[161]_i_2_n_0           | main/result[161]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[119]_i_2_n_0           | main/result[119]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[167]_i_2_n_0           | main/result[167]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[113]_i_2_n_0           | main/result[113]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[173]_i_2_n_0           | main/result[173]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[125]_i_2_n_0           | main/result[125]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[131]_i_2_n_0           | main/result[131]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[137]_i_2_n_0           | main/result[137]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[17]_i_2_n_0            | main/result[17]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[149]_i_2_n_0           | main/result[149]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[11]_i_2_n_0            | main/result[11]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[41]_i_2_n_0            | main/result[41]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[59]_i_2_n_0            | main/result[59]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[191]_i_2_n_0           | main/result[191]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[203]_i_2_n_0           | main/result[203]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[29]_i_2_n_0            | main/result[29]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[35]_i_2_n_0            | main/result[35]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[23]_i_2_n_0            | main/result[23]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[215]_i_2_n_0           | main/result[215]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[197]_i_2_n_0           | main/result[197]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | main/result[47]_i_2_n_0            | main/result[47]_i_1_n_0                  |                1 |              6 |
|  clk_IBUF_BUFG | main/result[209]_i_2_n_0           | main/result[209]_i_1_n_0                 |                1 |              6 |
|  clk_IBUF_BUFG | count                              |                                          |                3 |             12 |
|  clk_IBUF_BUFG | i_RST_L_reg_n_0                    | tr10/r_Clock_Count[13]_i_1_n_0           |                4 |             13 |
|  clk_IBUF_BUFG | main/addrA[13]_i_2_n_0             | main/addrA[13]_i_1_n_0                   |                2 |             14 |
|  clk_IBUF_BUFG | main/addrB[13]_i_1_n_0             |                                          |                6 |             14 |
|  clk_IBUF_BUFG | main/SAD[17]_i_1_n_0               |                                          |                6 |             18 |
|  clk_IBUF_BUFG | main/min_SAD[17]_i_2_n_0           | main/min_SAD[17]_i_1_n_0                 |                3 |             18 |
|  clk_IBUF_BUFG | main/SADR                          |                                          |                9 |             27 |
|  clk_IBUF_BUFG | main/aB[13]_i_2_n_0                | main/aB[13]_i_1_n_0                      |                4 |             28 |
|  clk_IBUF_BUFG |                                    |                                          |               19 |             34 |
|  clk_IBUF_BUFG | main/state_reg[0]_rep              |                                          |               62 |            210 |
+----------------+------------------------------------+------------------------------------------+------------------+----------------+


