

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          7.8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_kgTCZm
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_npemhs"
Running: cat _ptx_npemhs | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_cIw6yx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_cIw6yx --output-file  /dev/null 2> _ptx_npemhsinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_npemhs _ptx2_cIw6yx _ptx_npemhsinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 124142
gpu_sim_insn = 4970238
gpu_ipc =      40.0367
gpu_tot_sim_cycle = 348828
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      14.2484
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3100
partiton_reqs_in_parallel = 2731124
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8294
partiton_reqs_in_parallel_util = 2731124
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 124142
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       6.3646 GB/Sec
L2_BW_total  =       2.2651 GB/Sec
gpu_total_sim_rate=42480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33196	W0_Idle:4973576	W0_Scoreboard:1799498	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 48749 
averagemflatency = 3479 
max_icnt2mem_latency = 48508 
max_icnt2sh_latency = 338078 
mrq_lat_table:1134 	178 	169 	230 	224 	145 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2344 	3086 	1 	0 	772 	4 	1795 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2467 	54 	24 	0 	2970 	0 	1 	0 	0 	772 	5 	1794 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4129 	3171 	931 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	1 	0 	5 	1 	4 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0        16         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         9 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        16         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0        16         0         0         0 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940         0         0      4581    108795     11447     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430         0      4580      4581     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930         0         0      4580     40609     11447     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961         0         0      4580      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930         0         0      4580      4584     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962         0         0      4580      4584     11455     11459     22889     22894     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450         0      4580      4584     11447     11452     41349     22894     23600     23604 
dram[7]:    122879    122918     66483    123412    123921    123951         0         0      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380     90735    123930     53432         0      4580      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937         0         0      4580      4584     11470     11473     22889     22894     23588     23591 
dram[10]:    122878    122918    123418    123422     44990    123937         0         0     96335      4582     11468     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  3.600000 16.000000 16.000000 16.000000 16.000000  6.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  9.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/182 = 11.450549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1785      1040      1147      1148      1261      1187    none      none       25935     25700     32800     32838     14750     14718     15687     15652
dram[1]:       1061      1038      1150      1124      1127      2630     13373    none       25930     26005     30391     33445     14724     14722     15668     15794
dram[2]:       1072      1039      1230      1121      1278      1249    none      none       25928     23829     30815     30828     14728     14694     15657     15642
dram[3]:       1056      1041      1163      1106       735      1111    none      none       25939     25987     30796     28790     14706     14685     15661     15650
dram[4]:       1460      1019      1122      1085      1152      1045    none      none       25920     25971     30798     30821     12026     12014     15380     15361
dram[5]:       1054      1038      1153      1112      1137      1100    none      none       25917     25979     30787     30822     12011     12012     15378     15381
dram[6]:       1058      1025      1130      1070      1176      1160       170    none       25901     25970     32884     32919     11880     11992     11686     11670
dram[7]:       1053      1037      1212      1058      1093      1197    none      none       28645     28708     32897     32931     11985     12002     11676     11648
dram[8]:       1056      1046      1171      1137      9838      1213      5427    none       28665     28754     32923     32948     12024     12045     11705     11684
dram[9]:       1047      1031      2013      1129      1258      1206    none      none       27488     27531     32904     32923     12010     11999     15672     15656
dram[10]:       1049      1030      1172      1125      5942      1250    none      none       26006     27509     32904     32934     11087     12030     15694     15666
maximum mf latency per bank:
dram[0]:       8423       367       359       375       382       377         0         0     10608     48749     11335     11235     30053     11177     18834     18826
dram[1]:        364       359       378       377       368      7018     26747         0     10616     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368      2468       373       363       383         0         0     10607     10620     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       349       347         0         0     10612     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       358       363       378       355       354         0         0     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370       353       352         0         0     10607     10623     11203     11187     11154     11167     18846     18876
dram[6]:        360       368       366       368       366       374       341         0     10601     10618     11386     11367     21680     11168     18841     18841
dram[7]:        364       360      2782       361       364       363         0         0     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       372     10854         0     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369       366       373         0         0     10643     10643     11364     11248     11171     11180     18829     18833
dram[10]:        364       357       358       369     21279       385         0         0     36304     10662     11389     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229728 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.006611
n_activity=2148 dram_eff=0.7095
bk0: 72a 230308i bk1: 64a 230352i bk2: 64a 230365i bk3: 64a 230285i bk4: 12a 230446i bk5: 12a 230439i bk6: 0a 230511i bk7: 0a 230515i bk8: 40a 230417i bk9: 44a 230318i bk10: 64a 230320i bk11: 64a 230243i bk12: 68a 230324i bk13: 64a 230276i bk14: 64a 230355i bk15: 64a 230311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229717 n_act=22 n_pre=7 n_req=193 n_rd=764 n_write=2 bw_util=0.006646
n_activity=2297 dram_eff=0.667
bk0: 64a 230367i bk1: 64a 230344i bk2: 64a 230352i bk3: 64a 230294i bk4: 12a 230449i bk5: 16a 230427i bk6: 4a 230484i bk7: 0a 230510i bk8: 40a 230422i bk9: 40a 230355i bk10: 72a 230220i bk11: 64a 230244i bk12: 64a 230353i bk13: 64a 230290i bk14: 64a 230382i bk15: 68a 230268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0120297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229742 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.006525
n_activity=2118 dram_eff=0.7101
bk0: 64a 230374i bk1: 64a 230353i bk2: 68a 230334i bk3: 64a 230277i bk4: 12a 230463i bk5: 12a 230447i bk6: 0a 230510i bk7: 0a 230511i bk8: 40a 230420i bk9: 44a 230318i bk10: 64a 230314i bk11: 64a 230250i bk12: 64a 230361i bk13: 64a 230291i bk14: 64a 230375i bk15: 64a 230309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0105895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229736 n_act=16 n_pre=2 n_req=191 n_rd=756 n_write=2 bw_util=0.006577
n_activity=2144 dram_eff=0.7071
bk0: 64a 230364i bk1: 64a 230362i bk2: 68a 230328i bk3: 64a 230300i bk4: 16a 230456i bk5: 12a 230477i bk6: 0a 230510i bk7: 0a 230512i bk8: 40a 230421i bk9: 40a 230355i bk10: 64a 230349i bk11: 68a 230214i bk12: 64a 230368i bk13: 64a 230287i bk14: 64a 230356i bk15: 64a 230315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0101817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229736 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.006559
n_activity=2109 dram_eff=0.7169
bk0: 68a 230339i bk1: 64a 230345i bk2: 64a 230350i bk3: 64a 230277i bk4: 12a 230476i bk5: 12a 230471i bk6: 0a 230513i bk7: 0a 230513i bk8: 40a 230422i bk9: 40a 230357i bk10: 64a 230322i bk11: 64a 230230i bk12: 64a 230355i bk13: 64a 230278i bk14: 68a 230324i bk15: 68a 230248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0114441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229742 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.006525
n_activity=2058 dram_eff=0.7308
bk0: 64a 230365i bk1: 64a 230350i bk2: 64a 230361i bk3: 64a 230271i bk4: 12a 230465i bk5: 12a 230478i bk6: 0a 230512i bk7: 0a 230513i bk8: 40a 230423i bk9: 40a 230355i bk10: 64a 230346i bk11: 64a 230253i bk12: 64a 230375i bk13: 64a 230291i bk14: 68a 230346i bk15: 68a 230259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0101253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229741 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.006542
n_activity=2061 dram_eff=0.7317
bk0: 64a 230362i bk1: 64a 230350i bk2: 64a 230385i bk3: 64a 230324i bk4: 12a 230453i bk5: 12a 230456i bk6: 4a 230488i bk7: 0a 230512i bk8: 40a 230421i bk9: 40a 230356i bk10: 64a 230329i bk11: 64a 230242i bk12: 68a 230316i bk13: 64a 230278i bk14: 64a 230369i bk15: 64a 230285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0111664
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229752 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.006455
n_activity=2044 dram_eff=0.728
bk0: 64a 230370i bk1: 64a 230351i bk2: 68a 230344i bk3: 64a 230326i bk4: 12a 230478i bk5: 8a 230485i bk6: 0a 230511i bk7: 0a 230512i bk8: 40a 230420i bk9: 40a 230349i bk10: 64a 230319i bk11: 64a 230248i bk12: 64a 230360i bk13: 64a 230273i bk14: 64a 230360i bk15: 64a 230310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107717
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229749 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.006473
n_activity=2039 dram_eff=0.7317
bk0: 64a 230361i bk1: 64a 230339i bk2: 64a 230354i bk3: 64a 230278i bk4: 12a 230441i bk5: 8a 230462i bk6: 4a 230485i bk7: 0a 230511i bk8: 40a 230420i bk9: 40a 230351i bk10: 64a 230366i bk11: 64a 230280i bk12: 64a 230358i bk13: 64a 230291i bk14: 64a 230362i bk15: 64a 230292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0116567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229748 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00649
n_activity=1995 dram_eff=0.7499
bk0: 64a 230368i bk1: 64a 230344i bk2: 68a 230322i bk3: 64a 230324i bk4: 8a 230464i bk5: 8a 230461i bk6: 0a 230512i bk7: 0a 230512i bk8: 44a 230405i bk9: 44a 230338i bk10: 64a 230357i bk11: 64a 230267i bk12: 64a 230358i bk13: 64a 230282i bk14: 64a 230354i bk15: 64a 230303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0110363
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229735 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.006585
n_activity=2159 dram_eff=0.7031
bk0: 64a 230360i bk1: 64a 230348i bk2: 64a 230378i bk3: 64a 230302i bk4: 12a 230441i bk5: 8a 230445i bk6: 0a 230513i bk7: 0a 230514i bk8: 48a 230371i bk9: 44a 230335i bk10: 64a 230353i bk11: 64a 230263i bk12: 68a 230310i bk13: 64a 230274i bk14: 64a 230327i bk15: 64a 230274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0116089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 268, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 5952
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6316
	minimum = 6
	maximum = 96
Network latency average = 12.6807
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 12.2535
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00134299
	minimum = 0.00117608 (at node 0)
	maximum = 0.00161913 (at node 28)
Accepted packet rate average = 0.00134299
	minimum = 0.00117608 (at node 0)
	maximum = 0.00161913 (at node 28)
Injected flit rate average = 0.00203728
	minimum = 0.00117608 (at node 0)
	maximum = 0.00356852 (at node 36)
Accepted flit rate average= 0.00203728
	minimum = 0.00148219 (at node 43)
	maximum = 0.00264216 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6316 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 12.6807 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 12.2535 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00134299 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00161913 (1 samples)
Accepted packet rate average = 0.00134299 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00161913 (1 samples)
Injected flit rate average = 0.00203728 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00356852 (1 samples)
Accepted flit rate average = 0.00203728 (1 samples)
	minimum = 0.00148219 (1 samples)
	maximum = 0.00264216 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 57 sec (117 sec)
gpgpu_simulation_rate = 42480 (inst/sec)
gpgpu_simulation_rate = 2981 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 41819
gpu_sim_insn = 4446874
gpu_ipc =     106.3362
gpu_tot_sim_cycle = 612797
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      15.3674
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 919628
partiton_reqs_in_parallel_total    = 2731124
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =       5.9575
partiton_reqs_in_parallel_util = 919628
partiton_reqs_in_parallel_util_total    = 2731124
gpu_sim_cycle_parition_util = 41819
gpu_tot_sim_cycle_parition_util    = 124142
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9977
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =      18.7102 GB/Sec
L2_BW_total  =       2.5662 GB/Sec
gpu_total_sim_rate=59227

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
241, 241, 240, 241, 240, 241, 240, 241, 241, 241, 241, 241, 241, 241, 241, 241, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51675	W0_Idle:7090424	W0_Scoreboard:1883371	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 48749 
averagemflatency = 1881 
max_icnt2mem_latency = 48508 
max_icnt2sh_latency = 607411 
mrq_lat_table:2110 	321 	302 	421 	571 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4132 	9474 	18 	0 	774 	4 	1799 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4633 	525 	101 	0 	8494 	11 	1 	0 	0 	774 	5 	1798 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6529 	6491 	3155 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	14 	1 	0 	6 	1 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16         9 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955       959      4581    108795     11447     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028      4580      4581     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023      4580     40609     11447     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961       987       989      4580      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930       994       997      4580      4584     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962      1008       987      4580      4584     11455     11459     22889     22894     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450       993      4580      4584     11447     11452     41349     22894     23818     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380     90735    123930     53432       983      4580      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     23591 
dram[10]:    122878    122918    123418    123422     44990    123937       947       952     96335      4582     11468     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/291 = 14.182131
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1968      1040      1147      1162      1413      1360      1330      1284     10691     12117     17014     17028      8387      8054      8511      8483
dram[1]:       1061      1038      1150      1124      1403      2231      2926      1471     10682     10698     16659     17332      7961      8017      8494      9242
dram[2]:       1072      1039      1853      1121      1374      1476      1421      1432     10690     10869     16013     16019      7968      7976      8497      8478
dram[3]:       1056      1041      1163      1106      1198      1342      1292      1368     10710     10766     16015     15803      7955      7980      8492      8477
dram[4]:       1655      1019      1122      1085      1289      1345      1275      1394     10685     10752     16013     16030      6634      6648      8558      8541
dram[5]:       1054      1038      1153      1112      1276      1391      1330      1349     10670     10737     16012     16031      6613      6679      8562      8553
dram[6]:       1058      1025      1130      1070      1413      1370      1167      1357     10674     10719     17050     17071      6883      6641      6316      6304
dram[7]:       1053      1037      1220      1058      1321      1446      1211      1294     11771     11832     17046     17076      6604      6641      6508      6493
dram[8]:       1056      1046      1171      1137      3301      1366      1828      1368     11769     11821     17061     17085      5762      6647      6515      6679
dram[9]:       1047      1031      2637      1129      1328      1363      1373      1426     11896     11930     17046     17069      6608      6637      8732      8720
dram[10]:       1049      1030      1172      1125      2445      1356      1248      1306     12297     11914     17059     17067      6440      6668      8751      8739
maximum mf latency per bank:
dram[0]:       8423       367       359       375       442       420       503       476     10608     48749     11335     11235     30053     11177     18834     18826
dram[1]:        364       359       378       377       448      8473     26747       512     10616     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373       425       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     10612     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       358       363       378       408       421       463       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370       387       442       452       482     10607     10623     11203     11187     11154     11167     18846     18876
dram[6]:        360       368       366       368       445       446       485       522     10601     10618     11386     11367     21680     11168     18841     18841
dram[7]:        364       360      2782       361       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369       411       443       476       507     10643     10643     11364     11248     11171     11180     18829     18833
dram[10]:        364       357       358       369     21279       430       436       483     36304     10662     11389     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306622 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=4023 dram_eff=0.7467
bk0: 72a 307958i bk1: 64a 308003i bk2: 64a 308016i bk3: 64a 307936i bk4: 64a 307983i bk5: 64a 307897i bk6: 64a 307843i bk7: 64a 307773i bk8: 104a 307907i bk9: 104a 307784i bk10: 128a 307802i bk11: 128a 307648i bk12: 132a 307812i bk13: 128a 307665i bk14: 128a 307844i bk15: 128a 307768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0229165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306614 n_act=31 n_pre=15 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=4137 dram_eff=0.7261
bk0: 64a 308015i bk1: 64a 307992i bk2: 64a 308001i bk3: 64a 307944i bk4: 64a 307978i bk5: 68a 307875i bk6: 64a 307825i bk7: 64a 307776i bk8: 104a 307920i bk9: 104a 307795i bk10: 136a 307708i bk11: 128a 307656i bk12: 128a 307854i bk13: 128a 307695i bk14: 128a 307880i bk15: 128a 307756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0225725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306630 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.009709
n_activity=3955 dram_eff=0.7565
bk0: 64a 308021i bk1: 64a 308002i bk2: 68a 307983i bk3: 64a 307928i bk4: 64a 307994i bk5: 64a 307884i bk6: 64a 307838i bk7: 64a 307771i bk8: 104a 307918i bk9: 108a 307754i bk10: 128a 307755i bk11: 128a 307593i bk12: 128a 307846i bk13: 128a 307701i bk14: 128a 307868i bk15: 128a 307760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0254574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306628 n_act=26 n_pre=10 n_req=376 n_rd=1496 n_write=2 bw_util=0.009722
n_activity=3971 dram_eff=0.7545
bk0: 64a 308011i bk1: 64a 308010i bk2: 68a 307977i bk3: 64a 307951i bk4: 64a 307996i bk5: 64a 307922i bk6: 64a 307849i bk7: 64a 307807i bk8: 104a 307889i bk9: 104a 307712i bk10: 128a 307783i bk11: 132a 307553i bk12: 128a 307846i bk13: 128a 307672i bk14: 128a 307843i bk15: 128a 307776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.02083
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306624 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.009735
n_activity=3924 dram_eff=0.7645
bk0: 68a 307986i bk1: 64a 307993i bk2: 64a 307999i bk3: 64a 307928i bk4: 64a 308014i bk5: 64a 307927i bk6: 64a 307810i bk7: 64a 307736i bk8: 104a 307919i bk9: 104a 307764i bk10: 128a 307776i bk11: 128a 307618i bk12: 128a 307844i bk13: 128a 307690i bk14: 132a 307818i bk15: 132a 307712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0233611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306630 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.009709
n_activity=3932 dram_eff=0.7609
bk0: 64a 308011i bk1: 64a 307998i bk2: 64a 308010i bk3: 64a 307920i bk4: 64a 307999i bk5: 64a 307918i bk6: 64a 307833i bk7: 64a 307773i bk8: 104a 307919i bk9: 104a 307774i bk10: 128a 307807i bk11: 128a 307638i bk12: 128a 307875i bk13: 128a 307707i bk14: 132a 307849i bk15: 132a 307754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0220306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306622 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=3939 dram_eff=0.7626
bk0: 64a 308006i bk1: 64a 307997i bk2: 64a 308033i bk3: 64a 307974i bk4: 64a 307980i bk5: 64a 307905i bk6: 64a 307820i bk7: 64a 307755i bk8: 104a 307874i bk9: 104a 307729i bk10: 128a 307790i bk11: 128a 307621i bk12: 132a 307806i bk13: 128a 307688i bk14: 132a 307832i bk15: 132a 307669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0215276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306640 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.009657
n_activity=3832 dram_eff=0.7766
bk0: 64a 308017i bk1: 64a 308000i bk2: 68a 307993i bk3: 64a 307975i bk4: 64a 308028i bk5: 60a 307938i bk6: 64a 307896i bk7: 64a 307772i bk8: 104a 307884i bk9: 104a 307724i bk10: 128a 307783i bk11: 128a 307623i bk12: 128a 307859i bk13: 128a 307679i bk14: 128a 307849i bk15: 128a 307765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0184319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306636 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.00967
n_activity=3961 dram_eff=0.7523
bk0: 64a 308006i bk1: 64a 307988i bk2: 64a 308004i bk3: 64a 307928i bk4: 64a 307974i bk5: 60a 307893i bk6: 64a 307843i bk7: 64a 307774i bk8: 104a 307909i bk9: 104a 307779i bk10: 128a 307846i bk11: 128a 307668i bk12: 132a 307799i bk13: 128a 307693i bk14: 128a 307858i bk15: 124a 307755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0201939
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306644 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.009631
n_activity=3833 dram_eff=0.7743
bk0: 64a 308015i bk1: 64a 307991i bk2: 68a 307971i bk3: 64a 307973i bk4: 60a 307997i bk5: 60a 307904i bk6: 64a 307865i bk7: 64a 307782i bk8: 108a 307902i bk9: 108a 307762i bk10: 128a 307800i bk11: 128a 307619i bk12: 128a 307857i bk13: 128a 307692i bk14: 124a 307856i bk15: 124a 307771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199668
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306627 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.009729
n_activity=3966 dram_eff=0.7559
bk0: 64a 308008i bk1: 64a 307997i bk2: 64a 308028i bk3: 64a 307952i bk4: 64a 307977i bk5: 64a 307860i bk6: 64a 307846i bk7: 64a 307797i bk8: 112a 307862i bk9: 108a 307736i bk10: 128a 307803i bk11: 128a 307611i bk12: 132a 307798i bk13: 128a 307684i bk14: 124a 307822i bk15: 124a 307726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0214108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9884
	minimum = 6
	maximum = 106
Network latency average = 13.2952
	minimum = 6
	maximum = 71
Slowest packet = 16693
Flit latency average = 13.8835
	minimum = 6
	maximum = 70
Slowest flit = 29209
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394806
	minimum = 0.00270219 (at node 20)
	maximum = 0.00479459 (at node 40)
Accepted packet rate average = 0.00394806
	minimum = 0.00270219 (at node 20)
	maximum = 0.00479459 (at node 40)
Injected flit rate average = 0.00596227
	minimum = 0.00270219 (at node 20)
	maximum = 0.0105816 (at node 40)
Accepted flit rate average= 0.00596227
	minimum = 0.00440002 (at node 45)
	maximum = 0.00738916 (at node 2)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.31 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 12.9879 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 13.0685 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00264552 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00320686 (2 samples)
Accepted packet rate average = 0.00264552 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00320686 (2 samples)
Injected flit rate average = 0.00399977 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00707505 (2 samples)
Accepted flit rate average = 0.00399977 (2 samples)
	minimum = 0.0029411 (2 samples)
	maximum = 0.00501566 (2 samples)
Injected packet size average = 1.5119 (2 samples)
Accepted packet size average = 1.5119 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 39 sec (159 sec)
gpgpu_simulation_rate = 59227 (inst/sec)
gpgpu_simulation_rate = 3854 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 127331
gpu_sim_insn = 4971019
gpu_ipc =      39.0401
gpu_tot_sim_cycle = 967350
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      14.8738
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 2801282
partiton_reqs_in_parallel_total    = 3650752
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.6698
partiton_reqs_in_parallel_util = 2801282
partiton_reqs_in_parallel_util_total    = 3650752
gpu_sim_cycle_parition_util = 127331
gpu_tot_sim_cycle_parition_util    = 165961
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9987
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       6.2908 GB/Sec
L2_BW_total  =       2.4537 GB/Sec
gpu_total_sim_rate=54500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
379, 379, 378, 379, 378, 379, 378, 379, 379, 379, 379, 379, 379, 379, 379, 379, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 262, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73916	W0_Idle:13693018	W0_Scoreboard:2006618	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 101680 
averagemflatency = 1360 
max_icnt2mem_latency = 101439 
max_icnt2sh_latency = 967349 
mrq_lat_table:2187 	321 	302 	454 	573 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12496 	9521 	23 	0 	779 	4 	1803 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9204 	546 	101 	0 	12320 	11 	6 	0 	0 	779 	5 	1802 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14405 	6965 	3174 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	18 	3 	1 	8 	1 	8 	6 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16         9 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955    124963      4581    108795    113080     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028     39783     16457     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023    113632     40609    110475     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961     16381    125917     82021     14610     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    120460       997      4580     16263     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     27361       987      4702      4584    107839     11459    102548     80213     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    105888    109182      4584     11447     11452     41349     22894     41286     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      6542      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    119376    123930     53432       983    124802      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     96162 
dram[10]:    122878    122918    123418    123422     44990    123937     11958       952     96335     13674     91679     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/368 = 11.519022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2573      1708      1900      3802      1562      6097      1330      1230     10980     13292     16866     17387      8768      8423      8613      8795
dram[1]:       1757      1705      7072      1812      1551      2261      2926      1471     11135     10574     17518     17687      8344      8381      8839      9564
dram[2]:       1724      1613      2596      1880      6559      1612      1421      1432      9882     11154     15936     15420      8351      8386      8849      8831
dram[3]:       1740      1536      1961      1853      1212      1395      1237      1235     10868     10660     16383     16152      8333      8364      8851      8829
dram[4]:       2195      1803      1836      1793      1450      1483      1317      1394     10990     10642     16364     16375      7023      7021      8888      8866
dram[5]:       1766      1640      1869      1796      6171      1527      2486      1349     10571     11011     18414     16392      6575      9162      8901      8872
dram[6]:       1784      1686      6335      1758      6295      1539      1174      1180      9853     11001     16910     17428      7165      6983      7664      6639
dram[7]:       1736      1609      1907      6027      1461      1572      1211      1294     11226     12113     16906     16419      6975      6992      6802      6835
dram[8]:       1730      1595      1859      1800      2967      1463      1828      1383     11656     12117     17416     17436      6082      6590      6860      7028
dram[9]:       1658      1705      3328      1727      5978      1473      1373      1426     12226     12243     17410     17417      6578      6994      9073     11527
dram[10]:       1665      1696      1926      1867      2532      1371      1719      1306     12611     11782     18973     17425      6822      7046      9083      9067
maximum mf latency per bank:
dram[0]:       8423       367       359     45300       442     85709       503       476     10608     90161     11335     11235     30053     11177     18834     18826
dram[1]:        364       359     97268       377       448      8473     26747       512     26766     10630     11935     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373     59411       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     27729     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281       363       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370     88401       442     23247       482     10607     10623    101680     11187     11154     86570     18846     18876
dram[6]:        360       559     87532       368     88126       446       485       522     10601     10618     11386     11367     21680     11168     48540     18841
dram[7]:        364       360      2782     86397       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     85537       443       476       507     10643     10643     11364     11248     11171     11180     18829     99322
dram[10]:        364       357       358       369     21279       430      8730       483     36304     10662     87431     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=542991 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005681
n_activity=4501 dram_eff=0.6874
bk0: 76a 544363i bk1: 64a 544438i bk2: 64a 544452i bk3: 72a 544296i bk4: 64a 544416i bk5: 68a 544286i bk6: 64a 544276i bk7: 68a 544176i bk8: 104a 544341i bk9: 116a 544101i bk10: 132a 544200i bk11: 128a 544077i bk12: 132a 544243i bk13: 128a 544099i bk14: 132a 544249i bk15: 128a 544203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.01314
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543022 n_act=35 n_pre=19 n_req=383 n_rd=1516 n_write=4 bw_util=0.005582
n_activity=4345 dram_eff=0.6997
bk0: 64a 544451i bk1: 64a 544428i bk2: 68a 544399i bk3: 64a 544378i bk4: 64a 544412i bk5: 72a 544277i bk6: 64a 544257i bk7: 64a 544210i bk8: 108a 544316i bk9: 108a 544195i bk10: 136a 544138i bk11: 128a 544089i bk12: 128a 544287i bk13: 128a 544130i bk14: 128a 544315i bk15: 128a 544192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128389
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc0995c00, atomic=0 1 entries : 0x7f3618e0a3f0 :  mf: uid=463522, sid07:w62, part=2, addr=0xc0995c40, load , size=32, unknown  status = IN_PARTITION_DRAM (967349), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543009 n_act=34 n_pre=18 n_req=387 n_rd=1531 n_write=4 bw_util=0.005637
n_activity=4379 dram_eff=0.7011
bk0: 64a 544456i bk1: 68a 544405i bk2: 68a 544416i bk3: 64a 544363i bk4: 76a 544330i bk5: 64a 544316i bk6: 64a 544273i bk7: 64a 544206i bk8: 111a 544285i bk9: 108a 544186i bk10: 132a 544158i bk11: 132a 543988i bk12: 128a 544279i bk13: 132a 544103i bk14: 128a 544301i bk15: 128a 544194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0146439
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543010 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.005634
n_activity=4387 dram_eff=0.6993
bk0: 64a 544447i bk1: 68a 544409i bk2: 68a 544412i bk3: 64a 544387i bk4: 68a 544395i bk5: 68a 544325i bk6: 68a 544250i bk7: 68a 544202i bk8: 112a 544251i bk9: 108a 544108i bk10: 128a 544213i bk11: 132a 543986i bk12: 128a 544280i bk13: 128a 544107i bk14: 128a 544278i bk15: 128a 544211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0119189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543028 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005582
n_activity=4184 dram_eff=0.7266
bk0: 72a 544390i bk1: 72a 544364i bk2: 64a 544430i bk3: 64a 544362i bk4: 64a 544448i bk5: 64a 544362i bk6: 68a 544213i bk7: 64a 544169i bk8: 104a 544353i bk9: 108a 544166i bk10: 128a 544208i bk11: 128a 544051i bk12: 128a 544278i bk13: 128a 544124i bk14: 132a 544252i bk15: 132a 544148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.013219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543017 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005615
n_activity=4254 dram_eff=0.7189
bk0: 64a 544446i bk1: 68a 544401i bk2: 64a 544443i bk3: 64a 544355i bk4: 68a 544383i bk5: 64a 544351i bk6: 68a 544228i bk7: 64a 544205i bk8: 108a 544320i bk9: 104a 544206i bk10: 132a 544203i bk11: 128a 544072i bk12: 132a 544273i bk13: 132a 544098i bk14: 132a 544283i bk15: 132a 544189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0126406
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=542979 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005711
n_activity=4521 dram_eff=0.6879
bk0: 64a 544442i bk1: 68a 544403i bk2: 76a 544361i bk3: 64a 544405i bk4: 68a 544366i bk5: 64a 544337i bk6: 64a 544253i bk7: 72a 544119i bk8: 112a 544237i bk9: 104a 544159i bk10: 132a 544190i bk11: 128a 544052i bk12: 136a 544209i bk13: 128a 544123i bk14: 136a 544231i bk15: 132a 544105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0123523
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543029 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005578
n_activity=4196 dram_eff=0.724
bk0: 64a 544452i bk1: 68a 544404i bk2: 68a 544428i bk3: 72a 544341i bk4: 64a 544460i bk5: 60a 544372i bk6: 64a 544330i bk7: 64a 544206i bk8: 108a 544280i bk9: 104a 544157i bk10: 132a 544185i bk11: 132a 544018i bk12: 128a 544292i bk13: 128a 544112i bk14: 132a 544252i bk15: 128a 544198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0105307
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543038 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005553
n_activity=4221 dram_eff=0.7164
bk0: 64a 544441i bk1: 68a 544391i bk2: 64a 544437i bk3: 64a 544362i bk4: 72a 544338i bk5: 60a 544324i bk6: 64a 544276i bk7: 64a 544209i bk8: 108a 544312i bk9: 104a 544212i bk10: 128a 544280i bk11: 128a 544103i bk12: 132a 544234i bk13: 132a 544090i bk14: 128a 544291i bk15: 124a 544189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0114929
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543039 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005549
n_activity=4145 dram_eff=0.7291
bk0: 68a 544418i bk1: 64a 544424i bk2: 68a 544406i bk3: 68a 544376i bk4: 68a 544360i bk5: 60a 544335i bk6: 64a 544297i bk7: 64a 544215i bk8: 108a 544335i bk9: 108a 544196i bk10: 128a 544234i bk11: 128a 544054i bk12: 132a 544254i bk13: 128a 544127i bk14: 124a 544291i bk15: 128a 544169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0113993
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543030 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005582
n_activity=4226 dram_eff=0.7194
bk0: 68a 544411i bk1: 64a 544431i bk2: 64a 544463i bk3: 64a 544387i bk4: 64a 544412i bk5: 68a 544263i bk6: 68a 544247i bk7: 64a 544229i bk8: 112a 544295i bk9: 112a 544137i bk10: 132a 544199i bk11: 128a 544044i bk12: 132a 544231i bk13: 128a 544119i bk14: 124a 544257i bk15: 124a 544161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0121485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.56224
	minimum = 6
	maximum = 41
Network latency average = 7.53816
	minimum = 6
	maximum = 38
Slowest packet = 42160
Flit latency average = 7.21163
	minimum = 6
	maximum = 37
Slowest flit = 63533
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00132742
	minimum = 0.00106809 (at node 11)
	maximum = 0.00159428 (at node 40)
Accepted packet rate average = 0.00132742
	minimum = 0.00106809 (at node 11)
	maximum = 0.00159428 (at node 40)
Injected flit rate average = 0.00199277
	minimum = 0.00106809 (at node 11)
	maximum = 0.003165 (at node 40)
Accepted flit rate average= 0.00199277
	minimum = 0.0014647 (at node 45)
	maximum = 0.0027252 (at node 10)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3941 (3 samples)
	minimum = 6 (3 samples)
	maximum = 81 (3 samples)
Network latency average = 11.1713 (3 samples)
	minimum = 6 (3 samples)
	maximum = 56.3333 (3 samples)
Flit latency average = 11.1162 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00220616 (3 samples)
	minimum = 0.00164879 (3 samples)
	maximum = 0.00266933 (3 samples)
Accepted packet rate average = 0.00220616 (3 samples)
	minimum = 0.00164879 (3 samples)
	maximum = 0.00266933 (3 samples)
Injected flit rate average = 0.00333077 (3 samples)
	minimum = 0.00164879 (3 samples)
	maximum = 0.0057717 (3 samples)
Accepted flit rate average = 0.00333077 (3 samples)
	minimum = 0.00244897 (3 samples)
	maximum = 0.00425217 (3 samples)
Injected packet size average = 1.50976 (3 samples)
Accepted packet size average = 1.50976 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 24 sec (264 sec)
gpgpu_simulation_rate = 54500 (inst/sec)
gpgpu_simulation_rate = 3664 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3505
gpu_sim_insn = 4447144
gpu_ipc =    1268.8000
gpu_tot_sim_cycle = 1193005
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      15.7881
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12307
partiton_reqs_in_parallel = 77110
partiton_reqs_in_parallel_total    = 6452034
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4729
partiton_reqs_in_parallel_util = 77110
partiton_reqs_in_parallel_util_total    = 6452034
gpu_sim_cycle_parition_util = 3505
gpu_tot_sim_cycle_parition_util    = 293292
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9987
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     224.6421 GB/Sec
L2_BW_total  =       2.6496 GB/Sec
gpu_total_sim_rate=67997

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
484, 484, 483, 484, 483, 484, 483, 484, 484, 484, 484, 484, 484, 484, 484, 484, 417, 432, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 346, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90038	W0_Idle:13696712	W0_Scoreboard:2040023	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 101680 
averagemflatency = 1064 
max_icnt2mem_latency = 101439 
max_icnt2sh_latency = 1193004 
mrq_lat_table:2187 	321 	302 	454 	573 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20803 	9521 	23 	0 	779 	4 	1803 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	13677 	611 	101 	0 	16089 	11 	6 	0 	0 	779 	5 	1802 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21613 	7900 	3202 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	136 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	18 	3 	1 	8 	1 	8 	6 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16         9 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955    124963      4581    108795    113080     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028     39783     16457     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023    113632     40609    110475     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961     16381    125917     82021     14610     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    120460       997      4580     16263     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     27361       987      4702      4584    107839     11459    102548     80213     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    105888    109182      4584     11447     11452     41349     22894     41286     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      6542      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    119376    123930     53432       983    124802      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     96162 
dram[10]:    122878    122918    123418    123422     44990    123937     11958       952     96335     13674     91679     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/368 = 11.519022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2585      1708      1908      3802      2007      6488      2060      1917     11448     13681     17233     17756      9117      8784      8999      9182
dram[1]:       1757      1705      7072      1820      1995      2675      3559      2118     11557     11004     17899     18081      8679      8715      9245      9954
dram[2]:       1724      1641      2596      1880      6900      2055      2088      2098     10318     11599     16368     15824      8729      8741      9217      9190
dram[3]:       1748      1536      1961      1853      1603      1848      1945      1871     11303     11116     16773     16509      8764      8786      9208      9174
dram[4]:       2220      1823      1844      1793      1904      1944      1981      2044     11452     11084     16766     16763      7424      7394      9253      9226
dram[5]:       1766      1654      1884      1796      6562      1967      3085      1982     11007     11450     18781     16769      6928      9518      9261      9220
dram[6]:       1784      1686      6353      1758      6690      1988      1785      1732     10263     11445     17290     17803      7526      7360      8012      6987
dram[7]:       1736      1623      1921      6039      1910      2054      1889      1947     11634     12534     17311     16800      7364      7368      7181      7204
dram[8]:       1730      1609      1859      1808      3349      1948      2417      2010     12108     12558     17804     17807      6518      6929      7236      7392
dram[9]:       1671      1721      3328      1734      6413      1961      2030      2071     12671     12682     17803     17792      6928      7366      9472     11899
dram[10]:       1673      1705      1926      1867      3004      1849      2397      1996     13054     12232     19323     17789      7202      7455      9502      9461
maximum mf latency per bank:
dram[0]:       8423       367       359     45300       442     85709       503       476     10608     90161     11335     11235     30053     11177     18834     18826
dram[1]:        364       359     97268       377       448      8473     26747       512     26766     10630     11935     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373     59411       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     27729     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281       363       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370     88401       442     23247       482     10607     10623    101680     11187     11154     86570     18846     18876
dram[6]:        360       559     87532       368     88126       446       485       522     10601     10618     11386     11367     21680     11168     48540     18841
dram[7]:        364       360      2782     86397       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     85537       443       476       507     10643     10643     11364     11248     11171     11180     18829     99322
dram[10]:        364       357       358       369     21279       430      8730       483     36304     10662     87431     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549498 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005614
n_activity=4501 dram_eff=0.6874
bk0: 76a 550870i bk1: 64a 550945i bk2: 64a 550959i bk3: 72a 550803i bk4: 64a 550923i bk5: 68a 550793i bk6: 64a 550783i bk7: 68a 550683i bk8: 104a 550848i bk9: 116a 550608i bk10: 132a 550707i bk11: 128a 550584i bk12: 132a 550750i bk13: 128a 550606i bk14: 132a 550756i bk15: 128a 550710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0129849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549529 n_act=35 n_pre=19 n_req=383 n_rd=1516 n_write=4 bw_util=0.005516
n_activity=4345 dram_eff=0.6997
bk0: 64a 550958i bk1: 64a 550935i bk2: 68a 550906i bk3: 64a 550885i bk4: 64a 550919i bk5: 72a 550784i bk6: 64a 550764i bk7: 64a 550717i bk8: 108a 550823i bk9: 108a 550702i bk10: 136a 550645i bk11: 128a 550596i bk12: 128a 550794i bk13: 128a 550637i bk14: 128a 550822i bk15: 128a 550699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0126873
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549515 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.005574
n_activity=4396 dram_eff=0.6988
bk0: 64a 550963i bk1: 68a 550912i bk2: 68a 550923i bk3: 64a 550870i bk4: 76a 550837i bk5: 64a 550823i bk6: 64a 550780i bk7: 64a 550713i bk8: 112a 550790i bk9: 108a 550693i bk10: 132a 550665i bk11: 132a 550495i bk12: 128a 550786i bk13: 132a 550610i bk14: 128a 550808i bk15: 128a 550701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.014471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549517 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.005567
n_activity=4387 dram_eff=0.6993
bk0: 64a 550954i bk1: 68a 550916i bk2: 68a 550919i bk3: 64a 550894i bk4: 68a 550902i bk5: 68a 550832i bk6: 68a 550757i bk7: 68a 550709i bk8: 112a 550758i bk9: 108a 550615i bk10: 128a 550720i bk11: 132a 550493i bk12: 128a 550787i bk13: 128a 550614i bk14: 128a 550785i bk15: 128a 550718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0117782
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549535 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005516
n_activity=4184 dram_eff=0.7266
bk0: 72a 550897i bk1: 72a 550871i bk2: 64a 550937i bk3: 64a 550869i bk4: 64a 550955i bk5: 64a 550869i bk6: 68a 550720i bk7: 64a 550676i bk8: 104a 550860i bk9: 108a 550673i bk10: 128a 550715i bk11: 128a 550558i bk12: 128a 550785i bk13: 128a 550631i bk14: 132a 550759i bk15: 132a 550655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0130629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549524 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005549
n_activity=4254 dram_eff=0.7189
bk0: 64a 550953i bk1: 68a 550908i bk2: 64a 550950i bk3: 64a 550862i bk4: 68a 550890i bk5: 64a 550858i bk6: 68a 550735i bk7: 64a 550712i bk8: 108a 550827i bk9: 104a 550713i bk10: 132a 550710i bk11: 128a 550579i bk12: 132a 550780i bk13: 132a 550605i bk14: 132a 550790i bk15: 132a 550696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0124913
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549486 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005643
n_activity=4521 dram_eff=0.6879
bk0: 64a 550949i bk1: 68a 550910i bk2: 76a 550868i bk3: 64a 550912i bk4: 68a 550873i bk5: 64a 550844i bk6: 64a 550760i bk7: 72a 550626i bk8: 112a 550744i bk9: 104a 550666i bk10: 132a 550697i bk11: 128a 550559i bk12: 136a 550716i bk13: 128a 550630i bk14: 136a 550738i bk15: 132a 550612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0122064
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549536 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005513
n_activity=4196 dram_eff=0.724
bk0: 64a 550959i bk1: 68a 550911i bk2: 68a 550935i bk3: 72a 550848i bk4: 64a 550967i bk5: 60a 550879i bk6: 64a 550837i bk7: 64a 550713i bk8: 108a 550787i bk9: 104a 550664i bk10: 132a 550692i bk11: 132a 550525i bk12: 128a 550799i bk13: 128a 550619i bk14: 132a 550759i bk15: 128a 550705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0104064
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549545 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005487
n_activity=4221 dram_eff=0.7164
bk0: 64a 550948i bk1: 68a 550898i bk2: 64a 550944i bk3: 64a 550869i bk4: 72a 550845i bk5: 60a 550831i bk6: 64a 550783i bk7: 64a 550716i bk8: 108a 550819i bk9: 104a 550719i bk10: 128a 550787i bk11: 128a 550610i bk12: 132a 550741i bk13: 132a 550597i bk14: 128a 550798i bk15: 124a 550696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113572
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549546 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005484
n_activity=4145 dram_eff=0.7291
bk0: 68a 550925i bk1: 64a 550931i bk2: 68a 550913i bk3: 68a 550883i bk4: 68a 550867i bk5: 60a 550842i bk6: 64a 550804i bk7: 64a 550722i bk8: 108a 550842i bk9: 108a 550703i bk10: 128a 550741i bk11: 128a 550561i bk12: 132a 550761i bk13: 128a 550634i bk14: 124a 550798i bk15: 128a 550676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0112647
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549537 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005516
n_activity=4226 dram_eff=0.7194
bk0: 68a 550918i bk1: 64a 550938i bk2: 64a 550970i bk3: 64a 550894i bk4: 64a 550919i bk5: 68a 550770i bk6: 68a 550754i bk7: 64a 550736i bk8: 112a 550802i bk9: 112a 550644i bk10: 132a 550706i bk11: 128a 550551i bk12: 132a 550738i bk13: 128a 550626i bk14: 124a 550764i bk15: 124a 550668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.012005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.05092
	minimum = 6
	maximum = 41
Network latency average = 8.00554
	minimum = 6
	maximum = 41
Slowest packet = 62302
Flit latency average = 7.81156
	minimum = 6
	maximum = 40
Slowest flit = 93785
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0474144
	minimum = 0.0399543 (at node 16)
	maximum = 0.0585046 (at node 44)
Accepted packet rate average = 0.0474144
	minimum = 0.0399543 (at node 16)
	maximum = 0.0585046 (at node 44)
Injected flit rate average = 0.0711216
	minimum = 0.0410959 (at node 10)
	maximum = 0.111444 (at node 44)
Accepted flit rate average= 0.0711216
	minimum = 0.053653 (at node 30)
	maximum = 0.0878995 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0583 (4 samples)
	minimum = 6 (4 samples)
	maximum = 71 (4 samples)
Network latency average = 10.3799 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52.5 (4 samples)
Flit latency average = 10.2901 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0135082 (4 samples)
	minimum = 0.0112252 (4 samples)
	maximum = 0.0166281 (4 samples)
Accepted packet rate average = 0.0135082 (4 samples)
	minimum = 0.0112252 (4 samples)
	maximum = 0.0166281 (4 samples)
Injected flit rate average = 0.0202785 (4 samples)
	minimum = 0.0115106 (4 samples)
	maximum = 0.0321898 (4 samples)
Accepted flit rate average = 0.0202785 (4 samples)
	minimum = 0.01525 (4 samples)
	maximum = 0.025164 (4 samples)
Injected packet size average = 1.5012 (4 samples)
Accepted packet size average = 1.5012 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 37 sec (277 sec)
gpgpu_simulation_rate = 67997 (inst/sec)
gpgpu_simulation_rate = 4306 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 51255
gpu_sim_insn = 4974794
gpu_ipc =      97.0597
gpu_tot_sim_cycle = 1471482
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      16.1810
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12307
partiton_reqs_in_parallel = 1127610
partiton_reqs_in_parallel_total    = 6529144
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2034
partiton_reqs_in_parallel_util = 1127610
partiton_reqs_in_parallel_util_total    = 6529144
gpu_sim_cycle_parition_util = 51255
gpu_tot_sim_cycle_parition_util    = 296797
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 9544
partiton_replys_in_parallel_total    = 33349
L2_BW  =      17.6494 GB/Sec
L2_BW_total  =       2.7629 GB/Sec
gpu_total_sim_rate=73715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
645, 645, 644, 645, 644, 645, 644, 645, 645, 645, 645, 645, 645, 645, 645, 645, 555, 570, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 415, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113456	W0_Idle:15767819	W0_Scoreboard:2319529	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 101680 
averagemflatency = 868 
max_icnt2mem_latency = 101439 
max_icnt2sh_latency = 1471481 
mrq_lat_table:2606 	321 	302 	605 	575 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29949 	9842 	38 	43 	779 	8 	1805 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	19561 	626 	101 	0 	19670 	11 	17 	11 	36 	779 	10 	1803 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30477 	8192 	3203 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	510 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	34 	10 	3 	9 	1 	8 	6 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940     31001    124963     20967    108795    113080     22554     33828     26674     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      4457     39783     23895     14185     21862     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930     27189      4306    113632     40609    110475     27824     22888     22892     23572     44062 
dram[3]:    122878    122918     99721    123388     54164    123961     16381    125917     82021     20268     24068     58940     22889     22895     24188     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    120460      4994     28660     16263     14072     19949     42842     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     27361      8948     23273     14780    107839     11459    102548     80213     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    105888    109182     35903     11447     28023     41349     25699     41286     23604 
dram[7]:    122879    122918     66483    123412    123921    123951     28913     23256     25581     33639     11455     23368     22889     33040     23976     27143 
dram[8]:    122878    122918    123375    123380    119376    123930     53432     26483    124802     30889     23345     11479     22888     22898     24133     23600 
dram[9]:    122878    122918     81039    123428    123934    123937     25091      1018     42145     29549     11470     23311     22889     22894     23588     96162 
dram[10]:    122878    122918    123418    123422     44990    123937     42733     31081     96335     26074     91679     12952     41352     26955     23593     23595 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.100000  7.200000 16.000000 11.000000 11.333333  7.400000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/689 = 6.982584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:       2547      2205      2254      4236      1928      6006      1809      1954      9907     12108     16564     15876      9426      8127      8635      8996
dram[1]:       2347      1923      7350      2058      2009      2381      3097      1935     11869      8881     15294     16418      9048      8835      9041      9181
dram[2]:       2203      2138      2399      1962      6789      1910      1621      1822      9946      9762     15348     14881      9092      8125      9003      9034
dram[3]:       1910      1536      2446      2365      1693      1681      1641      1953     11198      9707     16106     15483      7952      8440      9014      8486
dram[4]:       2117      1945      1870      2041      2048      1994      1376      1783     10217     10976     16263     16589      6944      7755      7764      8554
dram[5]:       2046      1920      1959      2025      5830      1878      3154      1719      9567      8781     15909     14831      6880      9142      8849      9537
dram[6]:       2045      2096      6653      2408      5488      1938      1625      1519      8112     10214     17626     16613      7671      7100      7907      6664
dram[7]:       1988      1963      2125      6595      2101      1761      1604      1615     11534     11911     15898     14721      6493      7094      6609      7235
dram[8]:       2433      2016      1661      1836      3152      1923      2459      1537     12386     11944     17618     17096      6825      6426      7005      7739
dram[9]:       2206      2054      3818      2136      6221      1587      1946      2086     12790     12141     17089     17599      7276      7269      9278     10723
dram[10]:       1959      2296      1910      2423      2794      1617      1911      1730     11512     10434     19182     15293      7539      6593      9025      9242
maximum mf latency per bank:
dram[0]:       8423       367       359     45300       442     85709       503       476     10608     90161     11335     11235     30053     11177     18834     18826
dram[1]:       8113       359     97268       377       448      8473     26747       512     26766     10630     11935     11353     11160     11176     18827     33875
dram[2]:       8261       368     10596       560     59411       453       559       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:       1616       358       553       378      1417      2017       440       522     27729     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281      1489       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364      1230       754       370     88401       442     23247       482     10607     10623    101680     11187     11154     86570     18846     18876
dram[6]:        360       559     87532      1586     88126       446      1817       522     10601     10618     11386     11367     21680     11168     48540     18841
dram[7]:        364       360      2782     86397      1301       470      1625      1565     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:       1123       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     85537       443      1890       507     10643     10643     11364     11248     11171     11180     18829     99322
dram[10]:       1890       847       358      1617     21279       430      8730       483     36304     10662     87431     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644485 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.005211
n_activity=5861 dram_eff=0.5746
bk0: 92a 645902i bk1: 68a 646082i bk2: 76a 646059i bk3: 76a 645943i bk4: 68a 646058i bk5: 76a 645927i bk6: 76a 645910i bk7: 68a 645857i bk8: 120a 645940i bk9: 128a 645673i bk10: 136a 645839i bk11: 140a 645649i bk12: 132a 645918i bk13: 136a 645703i bk14: 140a 645883i bk15: 132a 645842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0114379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644480 n_act=68 n_pre=52 n_req=433 n_rd=1656 n_write=19 bw_util=0.005184
n_activity=6108 dram_eff=0.5485
bk0: 80a 645998i bk1: 76a 646002i bk2: 72a 646039i bk3: 76a 645953i bk4: 68a 646058i bk5: 84a 645883i bk6: 72a 645870i bk7: 68a 645855i bk8: 108a 645999i bk9: 132a 645677i bk10: 152a 645667i bk11: 140a 645661i bk12: 128a 645961i bk13: 132a 645778i bk14: 132a 645957i bk15: 136a 645816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0112104
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644429 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.005335
n_activity=6332 dram_eff=0.5445
bk0: 84a 645969i bk1: 72a 646077i bk2: 92a 645900i bk3: 88a 645868i bk4: 80a 645970i bk5: 72a 645924i bk6: 84a 645804i bk7: 76a 645833i bk8: 120a 645921i bk9: 120a 645771i bk10: 140a 645764i bk11: 140a 645595i bk12: 128a 645955i bk13: 140a 645730i bk14: 132a 645947i bk15: 136a 645815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0127299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644468 n_act=62 n_pre=46 n_req=442 n_rd=1676 n_write=23 bw_util=0.005258
n_activity=6043 dram_eff=0.5623
bk0: 80a 645993i bk1: 92a 645949i bk2: 72a 646055i bk3: 68a 646032i bk4: 76a 646008i bk5: 84a 645883i bk6: 80a 645871i bk7: 68a 645876i bk8: 116a 645899i bk9: 124a 645680i bk10: 132a 645851i bk11: 140a 645595i bk12: 140a 645873i bk13: 136a 645720i bk14: 132a 645921i bk15: 136a 645843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0104058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644473 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.00523
n_activity=5960 dram_eff=0.5671
bk0: 88a 645922i bk1: 84a 645932i bk2: 84a 645956i bk3: 72a 645964i bk4: 64a 646122i bk5: 68a 646011i bk6: 88a 645732i bk7: 76a 645800i bk8: 112a 645954i bk9: 112a 645837i bk10: 136a 645826i bk11: 132a 645699i bk12: 136a 645885i bk13: 128a 645807i bk14: 148a 645785i bk15: 140a 645753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0116994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644445 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.00531
n_activity=6042 dram_eff=0.568
bk0: 72a 646059i bk1: 84a 645977i bk2: 84a 645939i bk3: 76a 645955i bk4: 76a 645990i bk5: 68a 645990i bk6: 68a 645909i bk7: 76a 645843i bk8: 120a 645915i bk9: 128a 645724i bk10: 148a 645732i bk11: 144a 645657i bk12: 136a 645929i bk13: 140a 645708i bk14: 140a 645891i bk15: 132a 645867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111965
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644447 n_act=66 n_pre=50 n_req=443 n_rd=1692 n_write=20 bw_util=0.005298
n_activity=6034 dram_eff=0.5675
bk0: 80a 646065i bk1: 72a 646044i bk2: 80a 646009i bk3: 68a 646051i bk4: 80a 645941i bk5: 72a 645951i bk6: 80a 645853i bk7: 80a 645742i bk8: 136a 645708i bk9: 116a 645756i bk10: 132a 645865i bk11: 136a 645664i bk12: 140a 645857i bk13: 136a 645735i bk14: 140a 645895i bk15: 144a 645683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0107153
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644443 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.005298
n_activity=6176 dram_eff=0.5544
bk0: 76a 646049i bk1: 80a 646062i bk2: 76a 646035i bk3: 72a 646021i bk4: 68a 646108i bk5: 72a 645979i bk6: 76a 645907i bk7: 88a 645695i bk8: 112a 645923i bk9: 108a 645796i bk10: 148a 645766i bk11: 152a 645559i bk12: 148a 645792i bk13: 136a 645715i bk14: 144a 645817i bk15: 136a 645809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00936134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644532 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.005128
n_activity=5485 dram_eff=0.6042
bk0: 68a 646089i bk1: 76a 646056i bk2: 92a 645952i bk3: 92a 645962i bk4: 76a 645974i bk5: 64a 645968i bk6: 68a 645923i bk7: 80a 645774i bk8: 108a 645990i bk9: 112a 645852i bk10: 132a 645930i bk11: 136a 645747i bk12: 132a 645916i bk13: 144a 645665i bk14: 136a 645900i bk15: 124a 645865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0099354
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644578 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004985
n_activity=5239 dram_eff=0.615
bk0: 72a 646086i bk1: 72a 646032i bk2: 72a 646053i bk3: 76a 646041i bk4: 72a 646011i bk5: 72a 645908i bk6: 76a 645877i bk7: 64a 645889i bk8: 112a 645984i bk9: 116a 645814i bk10: 132a 645876i bk11: 132a 645701i bk12: 132a 645932i bk13: 132a 645771i bk14: 128a 645933i bk15: 140a 645739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00983173
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f361b000690 :  mf: uid=754060, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (1471481), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644455 n_act=65 n_pre=49 n_req=444 n_rd=1683 n_write=23 bw_util=0.005279
n_activity=6137 dram_eff=0.556
bk0: 88a 646006i bk1: 76a 646041i bk2: 80a 645999i bk3: 72a 646001i bk4: 72a 646021i bk5: 80a 645867i bk6: 79a 645843i bk7: 72a 645839i bk8: 128a 645865i bk9: 128a 645672i bk10: 136a 645840i bk11: 140a 645627i bk12: 132a 645911i bk13: 140a 645688i bk14: 132a 645867i bk15: 128a 645801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1971, Miss = 211, Miss_rate = 0.107, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 42893
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=85669
icnt_total_pkts_simt_to_mem=43521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.25519
	minimum = 6
	maximum = 38
Network latency average = 7.24775
	minimum = 6
	maximum = 38
Slowest packet = 81653
Flit latency average = 6.86192
	minimum = 6
	maximum = 37
Slowest flit = 122834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00372416
	minimum = 0.00280951 (at node 6)
	maximum = 0.00471178 (at node 17)
Accepted packet rate average = 0.00372416
	minimum = 0.00280951 (at node 6)
	maximum = 0.00471178 (at node 17)
Injected flit rate average = 0.00559385
	minimum = 0.00280951 (at node 6)
	maximum = 0.00920895 (at node 42)
Accepted flit rate average= 0.00559385
	minimum = 0.00407769 (at node 37)
	maximum = 0.00879923 (at node 17)
Injected packet length average = 1.50204
Accepted packet length average = 1.50204
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0977 (5 samples)
	minimum = 6 (5 samples)
	maximum = 64.4 (5 samples)
Network latency average = 9.75345 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49.6 (5 samples)
Flit latency average = 9.60443 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0115514 (5 samples)
	minimum = 0.00954204 (5 samples)
	maximum = 0.0142449 (5 samples)
Accepted packet rate average = 0.0115514 (5 samples)
	minimum = 0.00954204 (5 samples)
	maximum = 0.0142449 (5 samples)
Injected flit rate average = 0.0173415 (5 samples)
	minimum = 0.00977035 (5 samples)
	maximum = 0.0275936 (5 samples)
Accepted flit rate average = 0.0173415 (5 samples)
	minimum = 0.0130155 (5 samples)
	maximum = 0.0218911 (5 samples)
Injected packet size average = 1.50125 (5 samples)
Accepted packet size average = 1.50125 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 23 sec (323 sec)
gpgpu_simulation_rate = 73715 (inst/sec)
gpgpu_simulation_rate = 4555 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3613
gpu_sim_insn = 4448504
gpu_ipc =    1231.2494
gpu_tot_sim_cycle = 1697245
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      16.6497
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12378
partiton_reqs_in_parallel = 79486
partiton_reqs_in_parallel_total    = 7656754
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5581
partiton_reqs_in_parallel_util = 79486
partiton_reqs_in_parallel_util_total    = 7656754
gpu_sim_cycle_parition_util = 3613
gpu_tot_sim_cycle_parition_util    = 348052
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42893
L2_BW  =     231.9886 GB/Sec
L2_BW_total  =       2.8892 GB/Sec
gpu_total_sim_rate=84353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
750, 750, 749, 750, 749, 750, 749, 750, 750, 750, 750, 750, 750, 750, 750, 750, 660, 675, 675, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 499, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 499, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130323	W0_Idle:15775378	W0_Scoreboard:2354420	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 101680 
averagemflatency = 749 
max_icnt2mem_latency = 101439 
max_icnt2sh_latency = 1697244 
mrq_lat_table:2606 	321 	302 	605 	575 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38786 	9848 	38 	43 	779 	8 	1805 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24719 	792 	101 	0 	23189 	11 	17 	11 	36 	779 	10 	1803 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37520 	9255 	3268 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	1182 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	117 	34 	10 	3 	9 	1 	8 	6 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940     31001    124963     20967    108795    113080     22554     33828     26674     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      4457     39783     23895     14185     21862     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930     27189      4306    113632     40609    110475     27824     22888     22892     23572     44062 
dram[3]:    122878    122918     99721    123388     54164    123961     16381    125917     82021     20268     24068     58940     22889     22895     24188     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    120460      4994     28660     16263     14072     19949     42842     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     27361      8948     23273     14780    107839     11459    102548     80213     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    105888    109182     35903     11447     28023     41349     25699     41286     23604 
dram[7]:    122879    122918     66483    123412    123921    123951     28913     23256     25581     33639     11455     23368     22889     33040     23976     27143 
dram[8]:    122878    122918    123375    123380    119376    123930     53432     26483    124802     30889     23345     11479     22888     22898     24133     23600 
dram[9]:    122878    122918     81039    123428    123934    123937     25091      1018     42145     29549     11470     23311     22889     22894     23588     96162 
dram[10]:    122878    122918    123418    123422     44990    123937     42733     31081     96335     26074     91679     12952     41352     26955     23593     23595 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.100000  7.200000 16.000000 11.000000 11.333333  7.400000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/689 = 6.982584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:       2576      2227      2292      4247      2474      6516      2438      2616     10320     12433     16895     16187      9770      8452      8925      9311
dram[1]:       2375      1959      7362      2092      2587      2841      3701      2568     12280      9225     15563     16730      9399      9167      9378      9482
dram[2]:       2213      2158      2427      2004      7209      2410      2129      2427     10360     10123     15662     15177      9425      8404      9326      9368
dram[3]:       1931      1597      2466      2414      2141      2089      2208      2561     11592     10070     16430     15785      8243      8746      9347      8801
dram[4]:       2137      1956      1908      2078      2596      2528      1881      2478     10609     11387     16629     16952      7238      8092      8072      8883
dram[5]:       2065      1937      1980      2054      6289      2374      3834      2377      9942      9135     16195     15143      7157      9416      9160      9871
dram[6]:       2098      2103      6676      2431      5891      2442      2196      2002      8430     10615     17958     16942      7959      7386      8191      6964
dram[7]:       2012      2005      2125      6602      2654      2281      2190      2107     11919     12286     16224     15013      6780      7414      6908      7567
dram[8]:       2447      2040      1711      1912      3594      2530      3169      2121     12841     12372     17948     17416      7752      6739      7309      8071
dram[9]:       2248      2067      3830      2173      6766      2067      2607      2830     13259     12593     17434     17956      7638      7632      9575     10963
dram[10]:       2001      2327      1916      2457      3284      2103      2455      2342     11896     10807     19521     15603      7916      6922      9272      9494
maximum mf latency per bank:
dram[0]:       8423       367       359     45300       442     85709       503       476     10608     90161     11335     11235     30053     11177     18834     18826
dram[1]:       8113       359     97268       377       448      8473     26747       512     26766     10630     11935     11353     11160     11176     18827     33875
dram[2]:       8261       368     10596       560     59411       453       559       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:       1616       358       553       378      1417      2017       440       522     27729     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281      1489       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364      1230       754       370     88401       442     23247       482     10607     10623    101680     11187     11154     86570     18846     18876
dram[6]:        360       559     87532      1586     88126       446      1817       522     10601     10618     11386     11367     21680     11168     48540     18841
dram[7]:        364       360      2782     86397      1301       470      1625      1565     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:       1123       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     85537       443      1890       507     10643     10643     11364     11248     11171     11180     18829     99322
dram[10]:       1890       847       358      1617     21279       430      8730       483     36304     10662     87431     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651192 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.005158
n_activity=5861 dram_eff=0.5746
bk0: 92a 652609i bk1: 68a 652789i bk2: 76a 652766i bk3: 76a 652650i bk4: 68a 652765i bk5: 76a 652634i bk6: 76a 652617i bk7: 68a 652564i bk8: 120a 652647i bk9: 128a 652380i bk10: 136a 652546i bk11: 140a 652356i bk12: 132a 652625i bk13: 136a 652410i bk14: 140a 652590i bk15: 132a 652549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113204
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651187 n_act=68 n_pre=52 n_req=433 n_rd=1656 n_write=19 bw_util=0.00513
n_activity=6108 dram_eff=0.5485
bk0: 80a 652705i bk1: 76a 652709i bk2: 72a 652746i bk3: 76a 652660i bk4: 68a 652765i bk5: 84a 652590i bk6: 72a 652577i bk7: 68a 652562i bk8: 108a 652706i bk9: 132a 652384i bk10: 152a 652374i bk11: 140a 652368i bk12: 128a 652668i bk13: 132a 652485i bk14: 132a 652664i bk15: 136a 652523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0110953
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651136 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.00528
n_activity=6332 dram_eff=0.5445
bk0: 84a 652676i bk1: 72a 652784i bk2: 92a 652607i bk3: 88a 652575i bk4: 80a 652677i bk5: 72a 652631i bk6: 84a 652511i bk7: 76a 652540i bk8: 120a 652628i bk9: 120a 652478i bk10: 140a 652471i bk11: 140a 652302i bk12: 128a 652662i bk13: 140a 652437i bk14: 132a 652654i bk15: 136a 652522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0125991
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651175 n_act=62 n_pre=46 n_req=442 n_rd=1676 n_write=23 bw_util=0.005204
n_activity=6043 dram_eff=0.5623
bk0: 80a 652700i bk1: 92a 652656i bk2: 72a 652762i bk3: 68a 652739i bk4: 76a 652715i bk5: 84a 652590i bk6: 80a 652578i bk7: 68a 652583i bk8: 116a 652606i bk9: 124a 652387i bk10: 132a 652558i bk11: 140a 652302i bk12: 140a 652580i bk13: 136a 652427i bk14: 132a 652628i bk15: 136a 652550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0102989
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651180 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.005176
n_activity=5960 dram_eff=0.5671
bk0: 88a 652629i bk1: 84a 652639i bk2: 84a 652663i bk3: 72a 652671i bk4: 64a 652829i bk5: 68a 652718i bk6: 88a 652439i bk7: 76a 652507i bk8: 112a 652661i bk9: 112a 652544i bk10: 136a 652533i bk11: 132a 652406i bk12: 136a 652592i bk13: 128a 652514i bk14: 148a 652492i bk15: 140a 652460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0115792
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651152 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.005256
n_activity=6042 dram_eff=0.568
bk0: 72a 652766i bk1: 84a 652684i bk2: 84a 652646i bk3: 76a 652662i bk4: 76a 652697i bk5: 68a 652697i bk6: 68a 652616i bk7: 76a 652550i bk8: 120a 652622i bk9: 128a 652431i bk10: 148a 652439i bk11: 144a 652364i bk12: 136a 652636i bk13: 140a 652415i bk14: 140a 652598i bk15: 132a 652574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0110815
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651154 n_act=66 n_pre=50 n_req=443 n_rd=1692 n_write=20 bw_util=0.005244
n_activity=6034 dram_eff=0.5675
bk0: 80a 652772i bk1: 72a 652751i bk2: 80a 652716i bk3: 68a 652758i bk4: 80a 652648i bk5: 72a 652658i bk6: 80a 652560i bk7: 80a 652449i bk8: 136a 652415i bk9: 116a 652463i bk10: 132a 652572i bk11: 136a 652371i bk12: 140a 652564i bk13: 136a 652442i bk14: 140a 652602i bk15: 144a 652390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0106052
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651150 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.005244
n_activity=6176 dram_eff=0.5544
bk0: 76a 652756i bk1: 80a 652769i bk2: 76a 652742i bk3: 72a 652728i bk4: 68a 652815i bk5: 72a 652686i bk6: 76a 652614i bk7: 88a 652402i bk8: 112a 652630i bk9: 108a 652503i bk10: 148a 652473i bk11: 152a 652266i bk12: 148a 652499i bk13: 136a 652422i bk14: 144a 652524i bk15: 136a 652516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00926519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651239 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.005075
n_activity=5485 dram_eff=0.6042
bk0: 68a 652796i bk1: 76a 652763i bk2: 92a 652659i bk3: 92a 652669i bk4: 76a 652681i bk5: 64a 652675i bk6: 68a 652630i bk7: 80a 652481i bk8: 108a 652697i bk9: 112a 652559i bk10: 132a 652637i bk11: 136a 652454i bk12: 132a 652623i bk13: 144a 652372i bk14: 136a 652607i bk15: 124a 652572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00983335
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651285 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004934
n_activity=5239 dram_eff=0.615
bk0: 72a 652793i bk1: 72a 652739i bk2: 72a 652760i bk3: 76a 652748i bk4: 72a 652718i bk5: 72a 652615i bk6: 76a 652584i bk7: 64a 652596i bk8: 112a 652691i bk9: 116a 652521i bk10: 132a 652583i bk11: 132a 652408i bk12: 132a 652639i bk13: 132a 652478i bk14: 128a 652640i bk15: 140a 652446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00973074
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651161 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.005228
n_activity=6150 dram_eff=0.5551
bk0: 88a 652713i bk1: 76a 652748i bk2: 80a 652706i bk3: 72a 652708i bk4: 72a 652728i bk5: 80a 652574i bk6: 80a 652548i bk7: 72a 652546i bk8: 128a 652572i bk9: 128a 652379i bk10: 136a 652547i bk11: 140a 652334i bk12: 132a 652618i bk13: 140a 652395i bk14: 132a 652574i bk15: 128a 652508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0106021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 51736
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33962
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=102683
icnt_total_pkts_simt_to_mem=53036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.23736
	minimum = 6
	maximum = 40
Network latency average = 8.11704
	minimum = 6
	maximum = 38
Slowest packet = 86281
Flit latency average = 7.87768
	minimum = 6
	maximum = 37
Slowest flit = 149279
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0489646
	minimum = 0.0415282 (at node 3)
	maximum = 0.0771041 (at node 44)
Accepted packet rate average = 0.0489646
	minimum = 0.0415282 (at node 3)
	maximum = 0.0771041 (at node 44)
Injected flit rate average = 0.0734468
	minimum = 0.0431894 (at node 3)
	maximum = 0.128461 (at node 44)
Accepted flit rate average= 0.0734468
	minimum = 0.0556478 (at node 42)
	maximum = 0.102852 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.621 (6 samples)
	minimum = 6 (6 samples)
	maximum = 60.3333 (6 samples)
Network latency average = 9.48072 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.6667 (6 samples)
Flit latency average = 9.31664 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0177869 (6 samples)
	minimum = 0.0148731 (6 samples)
	maximum = 0.0247214 (6 samples)
Accepted packet rate average = 0.0177869 (6 samples)
	minimum = 0.0148731 (6 samples)
	maximum = 0.0247214 (6 samples)
Injected flit rate average = 0.0266924 (6 samples)
	minimum = 0.0153402 (6 samples)
	maximum = 0.0444048 (6 samples)
Accepted flit rate average = 0.0266924 (6 samples)
	minimum = 0.0201209 (6 samples)
	maximum = 0.0353845 (6 samples)
Injected packet size average = 1.50068 (6 samples)
Accepted packet size average = 1.50068 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 35 sec (335 sec)
gpgpu_simulation_rate = 84353 (inst/sec)
gpgpu_simulation_rate = 5066 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 440419
gpu_sim_insn = 4995458
gpu_ipc =      11.3425
gpu_tot_sim_cycle = 2364886
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      14.0616
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12378
partiton_reqs_in_parallel = 9689218
partiton_reqs_in_parallel_total    = 7736240
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3684
partiton_reqs_in_parallel_util = 9689218
partiton_reqs_in_parallel_util_total    = 7736240
gpu_sim_cycle_parition_util = 440419
gpu_tot_sim_cycle_parition_util    = 351665
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 15510
partiton_replys_in_parallel_total    = 51736
L2_BW  =       3.3380 GB/Sec
L2_BW_total  =       2.6952 GB/Sec
gpu_total_sim_rate=49558

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
865, 1259, 864, 865, 864, 865, 864, 865, 865, 865, 865, 865, 865, 865, 865, 865, 775, 790, 790, 775, 775, 775, 775, 775, 775, 775, 972, 945, 894, 775, 775, 775, 641, 641, 641, 733, 641, 641, 641, 641, 641, 641, 641, 641, 641, 641, 641, 641, 568, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 568, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154524	W0_Idle:32209742	W0_Scoreboard:9478967	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 148201 
averagemflatency = 732 
max_icnt2mem_latency = 147941 
max_icnt2sh_latency = 2364885 
mrq_lat_table:4637 	323 	302 	1343 	589 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52559 	11339 	46 	65 	812 	59 	1809 	274 	76 	15 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	37010 	839 	101 	0 	26122 	11 	21 	21 	57 	812 	56 	1807 	276 	74 	15 	24 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50732 	9516 	3270 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	1170 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	419 	92 	15 	7 	17 	3 	19 	11 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    207765    186457    213500    174564    195104    174010    239829    258568    264232    172828    203131    223473    212838    221996    181542 
dram[1]:    275843    172665    202559    218282    206138    246745    176283    173920    139184    324644    346879    241454    319440    293017    245492    169627 
dram[2]:    170141    122918    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    133785    174814    197131    191963    135321    218721    242230    172940    170382    140819    302813    238866    197975    174669    289035    225696 
dram[4]:    244482    179030    217728    219427    171836    277890    169815    174899    177416    163278    138146    218534    213279    234177    260522    286607 
dram[5]:    173441    174713    167239    171721    235381    286637    252915    243942    236454    169056    237218    173691    237682    170150    245704    212834 
dram[6]:    179321    225231    171657    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488     88134    236424    213254    175708    223340    178569    220911    176344    239552    239470    293878    372110    266914    168197 
dram[8]:    185013    179945    206337    219568    243244    220494    134609    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    139430    225491    174838    177530    290675    217587    219628    138745    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    173348    226119    233197    133297    178855    172470    146519    173014    137457    214463    239728    283994    171556    310801 
average row accesses per activate:
dram[0]:  2.529412  2.583333  3.181818  3.400000  2.928571  2.450000  2.764706  2.727273  4.636364  2.944444  3.812500  3.466667  4.800000  4.666667  4.700000  6.285714 
dram[1]:  3.076923  2.642857  3.700000  3.444444  2.692308  3.083333  2.857143  2.437500  3.642857  2.823529  3.916667  4.500000  7.333333  5.571429  4.818182  4.333333 
dram[2]:  2.181818  4.857143  2.437500  2.750000  3.166667  3.083333  3.166667  2.692308  2.894737  3.111111  3.222222  3.769231  6.666667  4.700000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.777778  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.363636  3.000000  3.333333  3.200000  2.733333  2.875000  3.846154  4.500000  3.600000  4.166667  4.333333  8.400000  5.222222  4.888889 
dram[5]:  2.687500  2.687500  2.315789  4.444445  2.785714  3.444444  3.250000  2.900000  3.615385  3.352941  3.210526  3.769231  6.142857  3.000000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.533333  2.583333  2.636364  2.714286  2.681818  3.600000  4.700000  3.250000  3.666667  4.900000  6.125000  4.090909 
dram[7]:  3.000000  3.076923  3.714286  3.200000  2.500000  3.444444  2.600000  2.928571  4.666667  3.666667  4.214286  3.857143  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.900000  4.333333  2.916667  3.500000  2.769231  2.642857  5.750000  4.100000  3.400000  3.928571  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  3.166667  2.846154  2.733333  3.181818  3.400000  3.875000  3.538461  4.000000  4.000000  4.800000  5.875000  4.454545  5.666667  4.166667 
dram[10]:  4.125000  2.800000  2.263158  3.222222  2.928571  2.625000  2.611111  2.789474  2.842105  3.111111  4.181818  4.333333  5.555555  5.000000  4.250000  6.833333 
average row locality = 7596/2157 = 3.521558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         9         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       1904      9004      2753      3984      2606      3274      3483      2972      6512      9382     10012     14766      7831     13181      7716      7517
dram[1]:       1890      2623      4156      3496      8194      3397      2050      1598     12795      9146     13938     14830      7121     10517      7308      7062
dram[2]:       2141      2642      2036      2188      4351      1748      5479      1538      6087      6858     10044     11993     10005      7057      8928      7910
dram[3]:       4171      1726      2800      2046      9050      1698      1657      2409      7306      9318     12490     11785      8183      6804      8287      6858
dram[4]:       1717      2229      3124      3204      3449      1921      1458      1209      6654     10675     13607     11621      5360      6441      7379      7891
dram[5]:       1347      2380      1806      1386      4147      1593      4990      1998      8221      6809     11352     12802      8745      7929      8519     11643
dram[6]:       1667      2132      4374      3139      7557      3506      9959      1773      6264      7536     12929     14828      6893      5549      7202      7136
dram[7]:       1898      1434      2208      4383      2319      4443      1409      1563      8454      8095     11402     11483      5633      6936      5507      6630
dram[8]:       2640      4276      2566      1755      6817      1722      7586      4650      7965     10240     14309     11093      6018      5750      5274      7444
dram[9]:       2062      8097      2352      2092      4028      2928      1593      1611     11575     11991     11857     14074      5818      8630      6681      9289
dram[10]:       1731      1421      3244      2075      3090      4818      1433      1159     11754      6873     18374     11761      5635      6242      6560      7971
maximum mf latency per bank:
dram[0]:       8423    147991     38467     45300     45345     85709     51208     32210     10608     90161     11335    148034     30053    148027     24474     18826
dram[1]:       8113     36759     97268     51334    148201     51320     26747      3806    148089     72276     11935     42390     11160     51189     51206     33875
dram[2]:      31209     35428     10596     35031     59411      5483    147983       560     10607     33805     11325     11222     51293     11216     18835     18844
dram[3]:     147739      4239     31409     17000    148070      5874       440     51298     27729    148094     11182     25029     64042     11188     18835     24475
dram[4]:       7929     17000     51403     35228     51393      7321      1616       515     10603    147973    148019     11182     11178     11182     18844     18849
dram[5]:       1417     32807      5842       370     88401       442     51214      4791     51173     51300    101680     51156     51248     86570     34632    147986
dram[6]:       6174     10689     87532     31610     88126     50195    147950      7307     34199     72280     11386    147830     51207     11168     48540     49826
dram[7]:      10614       360      2782     86397     25972     51319      1625      1816     10616     10646     51212     11225     11166     11178     18849     18821
dram[8]:      16839     51627     38482      5735    147933       848    148075     57366     10633     51387     64040     11372     11165     11166     18831     36928
dram[9]:       5531    147778     15391     17006     85537     51429      1890       507    148103     51211     11364     66259     11171    148031     18829     99322
dram[10]:       1890       847     34000      3007     51325    147897      8730      5535    148051     10662    148127     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467867 n_act=209 n_pre=193 n_req=708 n_rd=2396 n_write=109 bw_util=0.003406
n_activity=14013 dram_eff=0.3575
bk0: 136a 1470041i bk1: 112a 1470237i bk2: 116a 1470257i bk3: 116a 1470208i bk4: 132a 1470113i bk5: 144a 1469800i bk6: 156a 1469818i bk7: 108a 1470023i bk8: 172a 1470114i bk9: 172a 1469817i bk10: 200a 1469855i bk11: 188a 1469767i bk12: 168a 1470130i bk13: 156a 1470034i bk14: 168a 1470151i bk15: 152a 1470177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00596693
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0957280, atomic=0 1 entries : 0x7f361a5ae300 :  mf: uid=1063670, sid17:w49, part=1, addr=0xc0957280, load , size=32, unknown  status = IN_PARTITION_DRAM (2364885), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467994 n_act=190 n_pre=174 n_req=675 n_rd=2322 n_write=94 bw_util=0.003285
n_activity=13115 dram_eff=0.3684
bk0: 136a 1470169i bk1: 124a 1470134i bk2: 116a 1470237i bk3: 112a 1470226i bk4: 116a 1470156i bk5: 132a 1470101i bk6: 124a 1469958i bk7: 128a 1469861i bk8: 168a 1470050i bk9: 180a 1469875i bk10: 176a 1470066i bk11: 172a 1469972i bk12: 152a 1470280i bk13: 148a 1470131i bk14: 172a 1470111i bk15: 166a 1470046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00572284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467857 n_act=207 n_pre=191 n_req=698 n_rd=2428 n_write=91 bw_util=0.003425
n_activity=14216 dram_eff=0.3544
bk0: 156a 1469920i bk1: 124a 1470342i bk2: 132a 1470108i bk3: 144a 1469980i bk4: 124a 1470163i bk5: 128a 1470081i bk6: 128a 1470025i bk7: 124a 1469956i bk8: 188a 1469910i bk9: 192a 1469776i bk10: 200a 1469773i bk11: 176a 1469795i bk12: 148a 1470283i bk13: 164a 1469998i bk14: 140a 1470376i bk15: 160a 1470166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00643403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467859 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.003434
n_activity=13883 dram_eff=0.3638
bk0: 152a 1469957i bk1: 128a 1470166i bk2: 128a 1470283i bk3: 120a 1470156i bk4: 148a 1470006i bk5: 132a 1469975i bk6: 128a 1470072i bk7: 140a 1469807i bk8: 172a 1469987i bk9: 176a 1469747i bk10: 164a 1470100i bk11: 180a 1469787i bk12: 164a 1470171i bk13: 160a 1470035i bk14: 148a 1470292i bk15: 176a 1469997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00553994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467990 n_act=186 n_pre=170 n_req=682 n_rd=2328 n_write=100 bw_util=0.003302
n_activity=12944 dram_eff=0.3752
bk0: 128a 1470112i bk1: 136a 1470109i bk2: 132a 1470194i bk3: 104a 1470229i bk4: 104a 1470324i bk5: 120a 1470211i bk6: 132a 1469910i bk7: 140a 1469758i bk8: 168a 1470081i bk9: 164a 1470025i bk10: 184a 1469898i bk11: 180a 1469837i bk12: 172a 1470062i bk13: 148a 1470146i bk14: 160a 1470194i bk15: 156a 1470118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00598324
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467808 n_act=216 n_pre=200 n_req=720 n_rd=2440 n_write=110 bw_util=0.003468
n_activity=14295 dram_eff=0.3568
bk0: 140a 1470075i bk1: 136a 1470045i bk2: 140a 1469964i bk3: 128a 1470143i bk4: 124a 1470108i bk5: 104a 1470218i bk6: 96a 1470200i bk7: 108a 1470081i bk8: 164a 1470118i bk9: 188a 1469791i bk10: 212a 1469802i bk11: 180a 1469828i bk12: 156a 1470252i bk13: 216a 1469557i bk14: 172a 1470135i bk15: 176a 1469970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00589825
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467902 n_act=205 n_pre=189 n_req=687 n_rd=2388 n_write=90 bw_util=0.00337
n_activity=13653 dram_eff=0.363
bk0: 144a 1470114i bk1: 112a 1470311i bk2: 128a 1470205i bk3: 108a 1470275i bk4: 128a 1470059i bk5: 112a 1470132i bk6: 112a 1470097i bk7: 128a 1469896i bk8: 192a 1469775i bk9: 180a 1469813i bk10: 172a 1470086i bk11: 188a 1469737i bk12: 188a 1469950i bk13: 164a 1469972i bk14: 168a 1470194i bk15: 164a 1470006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00545835
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1468002 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.003288
n_activity=13024 dram_eff=0.3713
bk0: 136a 1470179i bk1: 136a 1470156i bk2: 92a 1470424i bk3: 104a 1470265i bk4: 144a 1470022i bk5: 108a 1470227i bk6: 132a 1470009i bk7: 136a 1469860i bk8: 148a 1470196i bk9: 148a 1469958i bk10: 204a 1469874i bk11: 192a 1469778i bk12: 172a 1470102i bk13: 144a 1470160i bk14: 172a 1470085i bk15: 156a 1470139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00488042
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1468061 n_act=172 n_pre=156 n_req=660 n_rd=2300 n_write=85 bw_util=0.003243
n_activity=12358 dram_eff=0.386
bk0: 100a 1470359i bk1: 124a 1470262i bk2: 128a 1470235i bk3: 140a 1470183i bk4: 116a 1470209i bk5: 96a 1470231i bk6: 124a 1470025i bk7: 124a 1469901i bk8: 164a 1470193i bk9: 152a 1470073i bk10: 188a 1470016i bk11: 188a 1469831i bk12: 172a 1470087i bk13: 164a 1469976i bk14: 172a 1470118i bk15: 148a 1470152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00509596
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1468094 n_act=171 n_pre=155 n_req=653 n_rd=2268 n_write=86 bw_util=0.003201
n_activity=12146 dram_eff=0.3876
bk0: 104a 1470357i bk1: 96a 1470358i bk2: 132a 1470195i bk3: 128a 1470139i bk4: 136a 1470058i bk5: 120a 1470106i bk6: 112a 1470123i bk7: 108a 1470118i bk8: 164a 1470103i bk9: 148a 1470085i bk10: 184a 1469999i bk11: 176a 1469920i bk12: 160a 1470214i bk13: 164a 1469966i bk14: 168a 1470147i bk15: 168a 1470001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00509324
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467825 n_act=214 n_pre=198 n_req=725 n_rd=2416 n_write=121 bw_util=0.00345
n_activity=14462 dram_eff=0.3509
bk0: 116a 1470336i bk1: 132a 1470103i bk2: 148a 1470011i bk3: 104a 1470265i bk4: 128a 1470113i bk5: 132a 1469917i bk6: 140a 1469826i bk7: 160a 1469705i bk8: 188a 1469897i bk9: 192a 1469730i bk10: 164a 1470071i bk11: 176a 1469826i bk12: 164a 1470144i bk13: 156a 1470041i bk14: 172a 1470046i bk15: 144a 1470168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00579627

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12059
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.05161
	minimum = 6
	maximum = 33
Network latency average = 7.04671
	minimum = 6
	maximum = 33
Slowest packet = 123710
Flit latency average = 6.59646
	minimum = 6
	maximum = 32
Slowest flit = 185942
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000704331
	minimum = 0.000516555 (at node 3)
	maximum = 0.000904822 (at node 38)
Accepted packet rate average = 0.000704331
	minimum = 0.000516555 (at node 3)
	maximum = 0.000904822 (at node 38)
Injected flit rate average = 0.00105763
	minimum = 0.000568778 (at node 3)
	maximum = 0.00173926 (at node 38)
Accepted flit rate average= 0.00105763
	minimum = 0.000848058 (at node 43)
	maximum = 0.00162232 (at node 15)
Injected packet length average = 1.50161
Accepted packet length average = 1.50161
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1111 (7 samples)
	minimum = 6 (7 samples)
	maximum = 56.4286 (7 samples)
Network latency average = 9.133 (7 samples)
	minimum = 6 (7 samples)
	maximum = 45.5714 (7 samples)
Flit latency average = 8.92804 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0153466 (7 samples)
	minimum = 0.0128221 (7 samples)
	maximum = 0.021319 (7 samples)
Accepted packet rate average = 0.0153466 (7 samples)
	minimum = 0.0128221 (7 samples)
	maximum = 0.021319 (7 samples)
Injected flit rate average = 0.0230303 (7 samples)
	minimum = 0.01323 (7 samples)
	maximum = 0.0383097 (7 samples)
Accepted flit rate average = 0.0230303 (7 samples)
	minimum = 0.0173676 (7 samples)
	maximum = 0.0305613 (7 samples)
Injected packet size average = 1.50068 (7 samples)
Accepted packet size average = 1.50068 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 11 sec (671 sec)
gpgpu_simulation_rate = 49558 (inst/sec)
gpgpu_simulation_rate = 3524 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3911
gpu_sim_insn = 4456084
gpu_ipc =    1139.3721
gpu_tot_sim_cycle = 2590947
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      14.5546
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12467
partiton_reqs_in_parallel = 86042
partiton_reqs_in_parallel_total    = 17425458
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7587
partiton_reqs_in_parallel_util = 86042
partiton_reqs_in_parallel_util_total    = 17425458
gpu_sim_cycle_parition_util = 3911
gpu_tot_sim_cycle_parition_util    = 792084
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     284.3035 GB/Sec
L2_BW_total  =       2.8892 GB/Sec
gpu_total_sim_rate=55131

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
985, 1364, 999, 970, 969, 985, 984, 970, 970, 970, 970, 985, 970, 985, 1000, 985, 880, 910, 895, 880, 895, 895, 895, 880, 880, 910, 1077, 1050, 1014, 880, 895, 880, 761, 761, 746, 838, 776, 761, 746, 746, 746, 746, 761, 791, 761, 761, 761, 746, 652, 637, 637, 652, 652, 652, 667, 652, 652, 652, 637, 637, 637, 637, 637, 667, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 6936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1646
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 404
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172653	W0_Idle:32224691	W0_Scoreboard:9521858	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 148201 
averagemflatency = 649 
max_icnt2mem_latency = 147941 
max_icnt2sh_latency = 2590946 
mrq_lat_table:4637 	323 	302 	1343 	589 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64195 	11434 	46 	65 	812 	59 	1809 	274 	76 	15 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	45313 	1591 	401 	208 	28201 	85 	36 	21 	57 	812 	56 	1807 	276 	74 	15 	24 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57950 	10395 	3344 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	4730 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	427 	92 	15 	7 	17 	3 	19 	11 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    207765    186457    213500    174564    195104    174010    239829    258568    264232    172828    203131    223473    212838    221996    181542 
dram[1]:    275843    172665    202559    218282    206138    246745    176283    173920    139184    324644    346879    241454    319440    293017    245492    169627 
dram[2]:    170141    122918    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    133785    174814    197131    191963    135321    218721    242230    172940    170382    140819    302813    238866    197975    174669    289035    225696 
dram[4]:    244482    179030    217728    219427    171836    277890    169815    174899    177416    163278    138146    218534    213279    234177    260522    286607 
dram[5]:    173441    174713    167239    171721    235381    286637    252915    243942    236454    169056    237218    173691    237682    170150    245704    212834 
dram[6]:    179321    225231    171657    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488     88134    236424    213254    175708    223340    178569    220911    176344    239552    239470    293878    372110    266914    168197 
dram[8]:    185013    179945    206337    219568    243244    220494    134609    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    139430    225491    174838    177530    290675    217587    219628    138745    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    173348    226119    233197    133297    178855    172470    146519    173014    137457    214463    239728    283994    171556    310801 
average row accesses per activate:
dram[0]:  2.529412  2.583333  3.181818  3.400000  2.928571  2.450000  2.764706  2.727273  4.636364  2.944444  3.812500  3.466667  4.800000  4.666667  4.700000  6.285714 
dram[1]:  3.076923  2.642857  3.700000  3.444444  2.692308  3.083333  2.857143  2.437500  3.642857  2.823529  3.916667  4.500000  7.333333  5.571429  4.818182  4.333333 
dram[2]:  2.181818  4.857143  2.437500  2.750000  3.166667  3.083333  3.166667  2.692308  2.894737  3.111111  3.222222  3.769231  6.666667  4.700000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.777778  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.363636  3.000000  3.333333  3.200000  2.733333  2.875000  3.846154  4.500000  3.600000  4.166667  4.333333  8.400000  5.222222  4.888889 
dram[5]:  2.687500  2.687500  2.315789  4.444445  2.785714  3.444444  3.250000  2.900000  3.615385  3.352941  3.210526  3.769231  6.142857  3.000000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.533333  2.583333  2.636364  2.714286  2.681818  3.600000  4.700000  3.250000  3.666667  4.900000  6.125000  4.090909 
dram[7]:  3.000000  3.076923  3.714286  3.200000  2.500000  3.444444  2.600000  2.928571  4.666667  3.666667  4.214286  3.857143  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.900000  4.333333  2.916667  3.500000  2.769231  2.642857  5.750000  4.100000  3.400000  3.928571  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  3.166667  2.846154  2.733333  3.181818  3.400000  3.875000  3.538461  4.000000  4.000000  4.800000  5.875000  4.454545  5.666667  4.166667 
dram[10]:  4.125000  2.800000  2.263158  3.222222  2.928571  2.625000  2.611111  2.789474  2.842105  3.111111  4.181818  4.333333  5.555555  5.000000  4.250000  6.833333 
average row locality = 7596/2157 = 3.521558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         9         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       1945      9074      2807      4050      2881      3476      3758      3376      6745      9629     10219     15013      8082     13490      7944      7791
dram[1]:       1989      2665      4205      3580      8462      3725      2352      1906     13021      9406     14197     15115      7406     10812      7534      7285
dram[2]:       2201      2752      2087      2256      4611      2019      5807      1870      6304      7075     10276     12234     10306      7299      9214      8188
dram[3]:       4208      1780      2884      2078      9308      1947      2020      2688      7567      9542     12748     12034      8419      7058      8547      7057
dram[4]:       1756      2312      3201      3255      3809      2276      1746      1479      6890     10947     13838     11906      5597      6727      7608      8115
dram[5]:       1419      2420      1858      1450      4400      1908      5417      2411      8496      7020     11578     13064      9010      8107      8762     11860
dram[6]:       1734      2213      4448      3213      7859      3847     10331      2061      6471      7779     13203     15071      7076      5756      7466      7394
dram[7]:       1982      1505      2263      4430      2528      4778      1729      1867      8749      8358     11633     11720      5889      7239      5748      6924
dram[8]:       2734      4383      2616      1814      7087      2040      7966      5000      8282     10542     14560     11315      8679      5999      5499      7708
dram[9]:       2166      8169      2413      2168      4270      3205      1958      1991     11853     12282     12075     14323      6099      8893      6900      9496
dram[10]:       1815      1477      3312      2159      3343      5064      1672      1402     11998      7094     18626     11962      5871      6527      6790      8264
maximum mf latency per bank:
dram[0]:       8423    147991     38467     45300     45345     85709     51208     32210     10608     90161     11335    148034     30053    148027     24474     18826
dram[1]:       8113     36759     97268     51334    148201     51320     26747      3806    148089     72276     11935     42390     11160     51189     51206     33875
dram[2]:      31209     35428     10596     35031     59411      5483    147983       560     10607     33805     11325     11222     51293     11216     18835     18844
dram[3]:     147739      4239     31409     17000    148070      5874       440     51298     27729    148094     11182     25029     64042     11188     18835     24475
dram[4]:       7929     17000     51403     35228     51393      7321      1616       515     10603    147973    148019     11182     11178     11182     18844     18849
dram[5]:       1417     32807      5842       370     88401       442     51214      4791     51173     51300    101680     51156     51248     86570     34632    147986
dram[6]:       6174     10689     87532     31610     88126     50195    147950      7307     34199     72280     11386    147830     51207     11168     48540     49826
dram[7]:      10614       412      2782     86397     25972     51319      1625      1816     10616     10646     51212     11225     11166     11178     18849     18821
dram[8]:      16839     51627     38482      5735    147933       848    148075     57366     10633     51387     64040     11372     11165     11166     18831     36928
dram[9]:       5531    147778     15391     17006     85537     51429      1890       507    148103     51211     11364     66259     11171    148031     18829     99322
dram[10]:       1890       847     34000      3007     51325    147897      8730      5535    148051     10662    148127     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475128 n_act=209 n_pre=193 n_req=708 n_rd=2396 n_write=109 bw_util=0.00339
n_activity=14013 dram_eff=0.3575
bk0: 136a 1477302i bk1: 112a 1477498i bk2: 116a 1477518i bk3: 116a 1477469i bk4: 132a 1477374i bk5: 144a 1477061i bk6: 156a 1477079i bk7: 108a 1477284i bk8: 172a 1477375i bk9: 172a 1477078i bk10: 200a 1477116i bk11: 188a 1477028i bk12: 168a 1477391i bk13: 156a 1477295i bk14: 168a 1477412i bk15: 152a 1477438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00593761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475253 n_act=190 n_pre=174 n_req=675 n_rd=2324 n_write=94 bw_util=0.003272
n_activity=13133 dram_eff=0.3682
bk0: 136a 1477430i bk1: 124a 1477395i bk2: 116a 1477498i bk3: 112a 1477487i bk4: 116a 1477417i bk5: 132a 1477362i bk6: 124a 1477219i bk7: 128a 1477122i bk8: 168a 1477311i bk9: 180a 1477136i bk10: 176a 1477327i bk11: 172a 1477233i bk12: 152a 1477541i bk13: 148a 1477392i bk14: 172a 1477372i bk15: 168a 1477304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00569472
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475118 n_act=207 n_pre=191 n_req=698 n_rd=2428 n_write=91 bw_util=0.003409
n_activity=14216 dram_eff=0.3544
bk0: 156a 1477181i bk1: 124a 1477603i bk2: 132a 1477369i bk3: 144a 1477241i bk4: 124a 1477424i bk5: 128a 1477342i bk6: 128a 1477286i bk7: 124a 1477217i bk8: 188a 1477171i bk9: 192a 1477037i bk10: 200a 1477034i bk11: 176a 1477056i bk12: 148a 1477544i bk13: 164a 1477259i bk14: 140a 1477637i bk15: 160a 1477427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00640242
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475120 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.003417
n_activity=13883 dram_eff=0.3638
bk0: 152a 1477218i bk1: 128a 1477427i bk2: 128a 1477544i bk3: 120a 1477417i bk4: 148a 1477267i bk5: 132a 1477236i bk6: 128a 1477333i bk7: 140a 1477068i bk8: 172a 1477248i bk9: 176a 1477008i bk10: 164a 1477361i bk11: 180a 1477048i bk12: 164a 1477432i bk13: 160a 1477296i bk14: 148a 1477553i bk15: 176a 1477258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00551272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475251 n_act=186 n_pre=170 n_req=682 n_rd=2328 n_write=100 bw_util=0.003285
n_activity=12944 dram_eff=0.3752
bk0: 128a 1477373i bk1: 136a 1477370i bk2: 132a 1477455i bk3: 104a 1477490i bk4: 104a 1477585i bk5: 120a 1477472i bk6: 132a 1477171i bk7: 140a 1477019i bk8: 168a 1477342i bk9: 164a 1477286i bk10: 184a 1477159i bk11: 180a 1477098i bk12: 172a 1477323i bk13: 148a 1477407i bk14: 160a 1477455i bk15: 156a 1477379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00595385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475069 n_act=216 n_pre=200 n_req=720 n_rd=2440 n_write=110 bw_util=0.003451
n_activity=14295 dram_eff=0.3568
bk0: 140a 1477336i bk1: 136a 1477306i bk2: 140a 1477225i bk3: 128a 1477404i bk4: 124a 1477369i bk5: 104a 1477479i bk6: 96a 1477461i bk7: 108a 1477342i bk8: 164a 1477379i bk9: 188a 1477052i bk10: 212a 1477063i bk11: 180a 1477089i bk12: 156a 1477513i bk13: 216a 1476818i bk14: 172a 1477396i bk15: 176a 1477231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00586928
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475163 n_act=205 n_pre=189 n_req=687 n_rd=2388 n_write=90 bw_util=0.003353
n_activity=13653 dram_eff=0.363
bk0: 144a 1477375i bk1: 112a 1477572i bk2: 128a 1477466i bk3: 108a 1477536i bk4: 128a 1477320i bk5: 112a 1477393i bk6: 112a 1477358i bk7: 128a 1477157i bk8: 192a 1477036i bk9: 180a 1477074i bk10: 172a 1477347i bk11: 188a 1476998i bk12: 188a 1477211i bk13: 164a 1477233i bk14: 168a 1477455i bk15: 164a 1477267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00543154
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475263 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.003272
n_activity=13024 dram_eff=0.3713
bk0: 136a 1477440i bk1: 136a 1477417i bk2: 92a 1477685i bk3: 104a 1477526i bk4: 144a 1477283i bk5: 108a 1477488i bk6: 132a 1477270i bk7: 136a 1477121i bk8: 148a 1477457i bk9: 148a 1477219i bk10: 204a 1477135i bk11: 192a 1477039i bk12: 172a 1477363i bk13: 144a 1477421i bk14: 172a 1477346i bk15: 156a 1477400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00485645
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475322 n_act=172 n_pre=156 n_req=660 n_rd=2300 n_write=85 bw_util=0.003227
n_activity=12358 dram_eff=0.386
bk0: 100a 1477620i bk1: 124a 1477523i bk2: 128a 1477496i bk3: 140a 1477444i bk4: 116a 1477470i bk5: 96a 1477492i bk6: 124a 1477286i bk7: 124a 1477162i bk8: 164a 1477454i bk9: 152a 1477334i bk10: 188a 1477277i bk11: 188a 1477092i bk12: 172a 1477348i bk13: 164a 1477237i bk14: 172a 1477379i bk15: 148a 1477413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00507092
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475355 n_act=171 n_pre=155 n_req=653 n_rd=2268 n_write=86 bw_util=0.003185
n_activity=12146 dram_eff=0.3876
bk0: 104a 1477618i bk1: 96a 1477619i bk2: 132a 1477456i bk3: 128a 1477400i bk4: 136a 1477319i bk5: 120a 1477367i bk6: 112a 1477384i bk7: 108a 1477379i bk8: 164a 1477364i bk9: 148a 1477346i bk10: 184a 1477260i bk11: 176a 1477181i bk12: 160a 1477475i bk13: 164a 1477227i bk14: 168a 1477408i bk15: 168a 1477262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00506822
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475086 n_act=214 n_pre=198 n_req=725 n_rd=2416 n_write=121 bw_util=0.003433
n_activity=14462 dram_eff=0.3509
bk0: 116a 1477597i bk1: 132a 1477364i bk2: 148a 1477272i bk3: 104a 1477526i bk4: 128a 1477374i bk5: 132a 1477178i bk6: 140a 1477087i bk7: 160a 1476966i bk8: 188a 1477158i bk9: 192a 1476991i bk10: 164a 1477332i bk11: 176a 1477087i bk12: 164a 1477405i bk13: 156a 1477302i bk14: 172a 1477307i bk15: 144a 1477429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00576779

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12059
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1246
	minimum = 6
	maximum = 348
Network latency average = 9.94617
	minimum = 6
	maximum = 263
Slowest packet = 137549
Flit latency average = 9.7412
	minimum = 6
	maximum = 262
Slowest flit = 206805
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0600051
	minimum = 0.0460358 (at node 22)
	maximum = 0.177749 (at node 44)
Accepted packet rate average = 0.0600051
	minimum = 0.0460358 (at node 22)
	maximum = 0.177749 (at node 44)
Injected flit rate average = 0.0900077
	minimum = 0.059335 (at node 22)
	maximum = 0.225192 (at node 44)
Accepted flit rate average= 0.0900077
	minimum = 0.0746803 (at node 47)
	maximum = 0.308056 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2377 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.875 (8 samples)
Network latency average = 9.23465 (8 samples)
	minimum = 6 (8 samples)
	maximum = 72.75 (8 samples)
Flit latency average = 9.02968 (8 samples)
	minimum = 6 (8 samples)
	maximum = 71.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0209289 (8 samples)
	minimum = 0.0169739 (8 samples)
	maximum = 0.0408728 (8 samples)
Accepted packet rate average = 0.0209289 (8 samples)
	minimum = 0.0169739 (8 samples)
	maximum = 0.0408728 (8 samples)
Injected flit rate average = 0.0314025 (8 samples)
	minimum = 0.0189931 (8 samples)
	maximum = 0.06167 (8 samples)
Accepted flit rate average = 0.0314025 (8 samples)
	minimum = 0.0245317 (8 samples)
	maximum = 0.0652482 (8 samples)
Injected packet size average = 1.50044 (8 samples)
Accepted packet size average = 1.50044 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 24 sec (684 sec)
gpgpu_simulation_rate = 55131 (inst/sec)
gpgpu_simulation_rate = 3787 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 906631
gpu_sim_insn = 5111858
gpu_ipc =       5.6383
gpu_tot_sim_cycle = 3724800
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      11.4964
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12467
partiton_reqs_in_parallel = 19945882
partiton_reqs_in_parallel_total    = 17511500
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.0562
partiton_reqs_in_parallel_util = 19945882
partiton_reqs_in_parallel_util_total    = 17511500
gpu_sim_cycle_parition_util = 906631
gpu_tot_sim_cycle_parition_util    = 795995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       5.1110 GB/Sec
L2_BW_total  =       3.2537 GB/Sec
gpu_total_sim_rate=30370

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1352, 1456, 1091, 1284, 1061, 1445, 1076, 1062, 1062, 1062, 1259, 1274, 1062, 1274, 1211, 1077, 972, 1002, 987, 972, 1236, 1157, 987, 972, 972, 1199, 1470, 1142, 1329, 1194, 987, 1117, 876, 876, 980, 953, 891, 876, 1162, 861, 1058, 1058, 876, 906, 1150, 1046, 1072, 861, 744, 848, 729, 914, 744, 1190, 878, 967, 967, 940, 729, 1031, 729, 900, 729, 930, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 7727
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2437
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 404
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197992	W0_Idle:46924466	W0_Scoreboard:45068741	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1103 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 3724532 
mrq_lat_table:11538 	343 	346 	3968 	769 	346 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108105 	15878 	46 	65 	816 	69 	1822 	328 	167 	151 	132 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	87129 	1647 	401 	208 	34683 	85 	36 	21 	57 	819 	63 	1820 	330 	165 	151 	132 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95342 	10567 	3344 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	16054 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	989 	100 	16 	7 	21 	5 	25 	16 	21 	18 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    174564    297000    326022    284008    319845    264232    227990    203131    223473    262189    315393    231180 
dram[1]:    275843    301595    202559    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    171211    234422    221217    217499    241603    307204    276583    248265    245108    179192    261540    260073    241464    307807    367802    302935 
dram[3]:    180029    242607    212408    194317    189489    218721    242230    332191    173535    309110    302813    310659    305049    224454    309979    256167 
dram[4]:    297132    256678    246710    222831    181133    277890    305858    221142    303482    304422    307436    219315    563382    234177    352026    322584 
dram[5]:    257145    221080    190653    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    225598 
dram[6]:    236860    225231    242672    354583    309090    222583    304517    258800    239674    275448    302559    243152    223083    238246    286128    309828 
dram[7]:    262746    197488    260900    236424    275641    219910    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    198522    280488    212984    240684    280571    230498    275217    252139    287823    285208    243602    186879    325560    274662    272862    263385 
dram[9]:    282854    205980    225491    178258    253279    308912    309007    353034    176266    228077    307372    233244    243126    311813    253161    284140 
dram[10]:    227736    241597    182213    306098    308607    243075    240384    241588    239738    253540    260910    214463    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.148936  2.289474  2.302325  2.733333  2.152174  2.104167  2.222222  2.139535  2.465116  2.129630  2.384615  2.458333  2.750000  2.944444  2.705882  3.000000 
dram[1]:  2.315789  2.045455  2.444444  2.289474  2.000000  2.047619  2.538461  2.086957  2.477273  2.326087  2.404255  2.787879  3.031250  2.823529  3.181818  2.909091 
dram[2]:  1.872727  2.562500  2.095238  2.066667  2.166667  2.357143  2.187500  2.142857  2.166667  2.361702  2.511111  2.648649  3.161290  3.032258  2.857143  2.968750 
dram[3]:  2.102041  2.285714  2.194444  2.153846  2.020000  2.039216  2.268293  2.416667  2.454545  2.320755  3.055556  2.380952  2.631579  2.800000  2.634146  2.487180 
dram[4]:  2.400000  2.270270  2.085106  2.073171  2.078947  2.350000  2.238095  2.080000  2.552632  2.309524  2.428571  2.642857  3.384615  3.129032  2.641026  2.787879 
dram[5]:  2.139535  2.191489  1.960000  2.781250  2.000000  2.641026  2.166667  2.024390  2.577778  2.384615  2.408163  2.525000  2.878788  2.431818  2.659091  2.944444 
dram[6]:  2.300000  2.142857  2.244444  2.333333  2.214286  2.187500  2.000000  2.111111  2.017544  2.630435  2.500000  2.156863  2.756098  2.937500  3.105263  2.969697 
dram[7]:  2.200000  2.155555  2.162162  2.394737  1.983607  2.277778  2.150000  2.333333  2.617647  2.386364  2.500000  2.466667  2.888889  3.125000  2.815789  2.611111 
dram[8]:  2.042553  2.136364  2.225000  2.645161  1.891304  2.083333  2.125000  2.065217  2.857143  2.468085  2.700000  3.176471  3.000000  2.564103  3.187500  3.322581 
dram[9]:  2.315789  2.065217  2.350000  2.042553  2.239130  2.285714  2.575758  2.457143  2.234043  2.325581  2.463415  3.000000  3.172414  3.029412  2.944444  2.837838 
dram[10]:  2.750000  2.139535  1.975000  2.146342  2.200000  2.311111  2.413043  2.318182  2.304348  2.288461  2.340909  2.434783  3.310345  2.848485  3.250000  3.344828 
average row locality = 17371/7186 = 2.417339
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        27 
dram[1]:        24        22        24        23        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        27        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4460
bank skew: 34/15 = 2.27
chip skew: 436/372 = 1.17
average mf latency per bank:
dram[0]:       8448      3623      5384      2156      8383      6956      7898      1889      8840      7014     11678     10137      7925     11432      9490      8371
dram[1]:       1899     13149      6560      4559     19027      5594      4002     13075      6945      7736      6644     11325     11695      8414      6458      7695
dram[2]:       2096      5100     10288      3175     14137      6198      8167      4005     12864      5856      9173      6728     12872      5845     18241      8042
dram[3]:       8884      2266     11505      4860     11576      7724      3255      4925      6714     12886     12638     11088      7607      4345      6694      8080
dram[4]:       4698      1530     11514      7171      4899      8737      2676      3803      8167     10125      8971     16289      3767      6178     11382      4610
dram[5]:       3998      3715      6255      2642     26707      3685      5229      1296      9293     10251     12336      8762      4555     11635      9292      6004
dram[6]:       4943      4735      6221      9961      4784      5787      6980      2635      9169      4830     11138     12439      7502     10921     11559      7407
dram[7]:       9257      5138     10629      8861      6512     14130      2665      4568      9731      8766      9823      9280      4446      5382      6023      8880
dram[8]:      12304      2235     12920      2661     12242     11621      6771      6213      7650     14641     11651      8176      7776      6800      8072      8165
dram[9]:       3159      9106      9402      6514      4515      7942      4534      8359      7115     10940     12516      8388      4680      9651      8489      8430
dram[10]:       1113      8583     16114      9007      6981     13064      6016      3313     10824      8618     13185      6700      8908     12435     22231      9233
maximum mf latency per bank:
dram[0]:     352560    147991    284866     45300    319201    352446    319441     38094    285668    110091    237196    322845    242910    352475    232544    267770
dram[1]:      51828    352350    352518    104859    352382    105215    126129    319761    148089    276433     38123    323226    303567    231586    232507    260391
dram[2]:      61692    285227    319380     86475    319629    126178    261581    104770    261793    110114    323220     18628    242583    109902    351936    149368
dram[3]:     284381     51768    352131    221531    319897    285304    110155    254102    262007    276529    303577    303442    109972    105098    232550    149319
dram[4]:     267903     17000    319331    352427    215111    319120    126142    285392    276281    261820    215845    352363     11178    105134    260615     32179
dram[5]:     267714    104841    352442    126117    352453    285561    257531      4791    285396    261692    303540    105235     51248    242786    352442    147986
dram[6]:     221205    285137    319198    285079    104788    215331    253908    126141    276557    110085    352446    239123    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    126109    261700    276337    285618    303244    110106    109930    109923    149447    236350
dram[8]:     285237     51627    352354    104815    352500    352465    222758    319324    262008    303586    303155    215908    247213    225922    231465    235705
dram[9]:      86527    284543    352257    352437    253911    285334    285325    257458    148103    302908    303623     77762     61560    242901    352388    232468
dram[10]:       1890    345748    352209    352438    285265    285233    276447    104731    261778    276103    352424     77706    352411    352178    352452    246618
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3155005 n_act=677 n_pre=661 n_req=1620 n_rd=4736 n_write=436 bw_util=0.003272
n_activity=37232 dram_eff=0.2778
bk0: 296a 3159584i bk1: 252a 3159913i bk2: 288a 3159712i bk3: 244a 3160061i bk4: 280a 3159559i bk5: 288a 3159461i bk6: 288a 3159455i bk7: 268a 3159459i bk8: 320a 3159635i bk9: 332a 3159194i bk10: 360a 3159219i bk11: 352a 3159172i bk12: 292a 3159822i bk13: 312a 3159542i bk14: 276a 3159937i bk15: 288a 3159830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00436025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3155321 n_act=630 n_pre=614 n_req=1539 n_rd=4548 n_write=402 bw_util=0.003131
n_activity=35240 dram_eff=0.2809
bk0: 256a 3159951i bk1: 272a 3159766i bk2: 256a 3159954i bk3: 256a 3159802i bk4: 272a 3159692i bk5: 260a 3159713i bk6: 288a 3159624i bk7: 280a 3159449i bk8: 324a 3159589i bk9: 324a 3159386i bk10: 340a 3159433i bk11: 288a 3159740i bk12: 280a 3159952i bk13: 288a 3159752i bk14: 292a 3159896i bk15: 272a 3159881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0042777
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3155177 n_act=647 n_pre=631 n_req=1544 n_rd=4688 n_write=372 bw_util=0.003201
n_activity=36323 dram_eff=0.2786
bk0: 304a 3159453i bk1: 248a 3160102i bk2: 268a 3159861i bk3: 292a 3159647i bk4: 268a 3159773i bk5: 300a 3159620i bk6: 300a 3159320i bk7: 272a 3159575i bk8: 324a 3159544i bk9: 336a 3159319i bk10: 344a 3159385i bk11: 308a 3159569i bk12: 292a 3159935i bk13: 284a 3159815i bk14: 256a 3160211i bk15: 292a 3159913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00445609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3155032 n_act=670 n_pre=654 n_req=1589 n_rd=4760 n_write=399 bw_util=0.003264
n_activity=36640 dram_eff=0.2816
bk0: 304a 3159541i bk1: 244a 3160052i bk2: 256a 3159980i bk3: 264a 3159860i bk4: 300a 3159455i bk5: 308a 3159338i bk6: 276a 3159603i bk7: 252a 3159661i bk8: 316a 3159516i bk9: 372a 3159039i bk10: 328a 3159672i bk11: 316a 3159396i bk12: 300a 3159734i bk13: 320a 3159530i bk14: 308a 3159653i bk15: 296a 3159755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00413599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3155258 n_act=635 n_pre=619 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003165
n_activity=35266 dram_eff=0.2837
bk0: 288a 3159816i bk1: 256a 3159988i bk2: 300a 3159588i bk3: 272a 3159753i bk4: 236a 3159945i bk5: 292a 3159714i bk6: 272a 3159554i bk7: 288a 3159229i bk8: 292a 3159840i bk9: 300a 3159595i bk10: 368a 3159319i bk11: 340a 3159278i bk12: 260a 3160140i bk13: 280a 3159833i bk14: 304a 3159784i bk15: 272a 3159896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00419799
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3154930 n_act=681 n_pre=665 n_req=1627 n_rd=4816 n_write=423 bw_util=0.003314
n_activity=37247 dram_eff=0.2813
bk0: 268a 3159801i bk1: 296a 3159592i bk2: 292a 3159467i bk3: 264a 3159915i bk4: 304a 3159454i bk5: 276a 3159631i bk6: 300a 3159300i bk7: 256a 3159596i bk8: 352a 3159483i bk9: 292a 3159666i bk10: 360a 3159324i bk11: 316a 3159459i bk12: 280a 3159937i bk13: 316a 3159502i bk14: 336a 3159529i bk15: 308a 3159719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0043476
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3154859 n_act=690 n_pre=674 n_req=1638 n_rd=4872 n_write=420 bw_util=0.003348
n_activity=37756 dram_eff=0.2803
bk0: 276a 3159863i bk1: 272a 3159800i bk2: 288a 3159682i bk3: 244a 3160092i bk4: 276a 3159778i bk5: 304a 3159458i bk6: 276a 3159460i bk7: 332a 3159051i bk8: 340a 3159208i bk9: 356a 3159221i bk10: 332a 3159569i bk11: 344a 3159114i bk12: 328a 3159552i bk13: 276a 3159778i bk14: 340a 3159616i bk15: 288a 3159785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00430015
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3155186 n_act=645 n_pre=629 n_req=1557 n_rd=4664 n_write=391 bw_util=0.003198
n_activity=35622 dram_eff=0.2838
bk0: 232a 3160038i bk1: 284a 3159659i bk2: 244a 3159976i bk3: 268a 3159853i bk4: 352a 3159030i bk5: 252a 3159842i bk6: 264a 3159719i bk7: 284a 3159473i bk8: 276a 3159932i bk9: 316a 3159438i bk10: 356a 3159408i bk11: 340a 3159306i bk12: 300a 3159815i bk13: 288a 3159743i bk14: 312a 3159709i bk15: 296a 3159806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00385891
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3155163 n_act=640 n_pre=624 n_req=1578 n_rd=4680 n_write=408 bw_util=0.003219
n_activity=35460 dram_eff=0.287
bk0: 292a 3159613i bk1: 284a 3159678i bk2: 268a 3159865i bk3: 248a 3160051i bk4: 268a 3159712i bk5: 284a 3159370i bk6: 296a 3159363i bk7: 288a 3159361i bk8: 304a 3159819i bk9: 348a 3159288i bk10: 324a 3159623i bk11: 316a 3159599i bk12: 284a 3159981i bk13: 292a 3159653i bk14: 292a 3159953i bk15: 292a 3159823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0040022
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3155263 n_act=629 n_pre=613 n_req=1560 n_rd=4600 n_write=410 bw_util=0.003169
n_activity=35172 dram_eff=0.2849
bk0: 264a 3159904i bk1: 284a 3159641i bk2: 280a 3159796i bk3: 288a 3159542i bk4: 292a 3159574i bk5: 276a 3159561i bk6: 244a 3159843i bk7: 252a 3159799i bk8: 328a 3159499i bk9: 304a 3159518i bk10: 312a 3159659i bk11: 312a 3159578i bk12: 272a 3160058i bk13: 296a 3159658i bk14: 300a 3159769i bk15: 296a 3159711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00412935
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161515 n_nop=3155169 n_act=643 n_pre=627 n_req=1581 n_rd=4660 n_write=416 bw_util=0.003211
n_activity=35822 dram_eff=0.2834
bk0: 248a 3160063i bk1: 276a 3159794i bk2: 252a 3159925i bk3: 268a 3159734i bk4: 280a 3159623i bk5: 288a 3159426i bk6: 328a 3159379i bk7: 288a 3159396i bk8: 328a 3159584i bk9: 356a 3159162i bk10: 312a 3159541i bk11: 336a 3159275i bk12: 280a 3159968i bk13: 272a 3159783i bk14: 268a 3160045i bk15: 280a 3159858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00427105

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 539, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 536, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 533, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 548, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12074
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.89482
	minimum = 6
	maximum = 23
Network latency average = 6.89304
	minimum = 6
	maximum = 23
Slowest packet = 186195
Flit latency average = 6.38593
	minimum = 6
	maximum = 22
Slowest flit = 279816
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00107846
	minimum = 0.000796356 (at node 25)
	maximum = 0.00131145 (at node 40)
Accepted packet rate average = 0.00107846
	minimum = 0.000796356 (at node 25)
	maximum = 0.00131145 (at node 40)
Injected flit rate average = 0.00162507
	minimum = 0.000970627 (at node 10)
	maximum = 0.00236646 (at node 35)
Accepted flit rate average= 0.00162507
	minimum = 0.00135612 (at node 31)
	maximum = 0.00215579 (at node 6)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.86631 (9 samples)
	minimum = 6 (9 samples)
	maximum = 85.1111 (9 samples)
Network latency average = 8.97447 (9 samples)
	minimum = 6 (9 samples)
	maximum = 67.2222 (9 samples)
Flit latency average = 8.73593 (9 samples)
	minimum = 6 (9 samples)
	maximum = 66.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0187233 (9 samples)
	minimum = 0.0151764 (9 samples)
	maximum = 0.0364771 (9 samples)
Accepted packet rate average = 0.0187233 (9 samples)
	minimum = 0.0151764 (9 samples)
	maximum = 0.0364771 (9 samples)
Injected flit rate average = 0.0280939 (9 samples)
	minimum = 0.0169906 (9 samples)
	maximum = 0.0550807 (9 samples)
Accepted flit rate average = 0.0280939 (9 samples)
	minimum = 0.0219567 (9 samples)
	maximum = 0.0582379 (9 samples)
Injected packet size average = 1.50048 (9 samples)
Accepted packet size average = 1.50048 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 30 sec (1410 sec)
gpgpu_simulation_rate = 30370 (inst/sec)
gpgpu_simulation_rate = 2641 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7723
gpu_sim_insn = 4498644
gpu_ipc =     582.4996
gpu_tot_sim_cycle = 3954673
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      11.9657
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12515
partiton_reqs_in_parallel = 169906
partiton_reqs_in_parallel_total    = 37457382
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5146
partiton_reqs_in_parallel_util = 169906
partiton_reqs_in_parallel_util_total    = 37457382
gpu_sim_cycle_parition_util = 7723
gpu_tot_sim_cycle_parition_util    = 1702626
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     290.9058 GB/Sec
L2_BW_total  =       3.6327 GB/Sec
gpu_total_sim_rate=32953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1487, 1591, 1241, 1404, 1181, 1565, 1241, 1242, 1212, 1197, 1409, 1409, 1182, 1379, 1346, 1242, 1122, 1107, 1137, 1107, 1386, 1307, 1137, 1137, 1107, 1334, 1605, 1277, 1449, 1314, 1122, 1267, 1005, 975, 1079, 1067, 1020, 975, 1276, 975, 1187, 1157, 990, 1035, 1264, 1160, 1186, 1005, 858, 947, 858, 1028, 843, 1304, 1007, 1081, 1081, 1054, 858, 1160, 858, 1014, 843, 1029, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 125180
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1267
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:386087	W0_Idle:46960835	W0_Scoreboard:45112117	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 961 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 3954672 
mrq_lat_table:11538 	343 	346 	3968 	769 	346 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130043 	17523 	154 	77 	816 	69 	1822 	328 	167 	151 	132 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	91292 	2717 	2055 	5442 	44381 	1800 	121 	102 	60 	819 	63 	1820 	330 	165 	151 	132 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102471 	11572 	3381 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	31586 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1005 	100 	16 	7 	21 	5 	25 	16 	21 	18 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    174564    297000    326022    284008    319845    264232    227990    203131    223473    262189    315393    231180 
dram[1]:    275843    301595    202559    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    171211    234422    221217    217499    241603    307204    276583    248265    245108    179192    261540    260073    241464    307807    367802    302935 
dram[3]:    180029    242607    212408    194317    189489    218721    242230    332191    173535    309110    302813    310659    305049    224454    309979    256167 
dram[4]:    297132    256678    246710    222831    181133    277890    305858    221142    303482    304422    307436    219315    563382    234177    352026    322584 
dram[5]:    257145    221080    190653    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    225598 
dram[6]:    236860    225231    242672    354583    309090    222583    304517    258800    239674    275448    302559    243152    223083    238246    286128    309828 
dram[7]:    262746    197488    260900    236424    275641    219910    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    198522    280488    212984    240684    280571    230498    275217    252139    287823    285208    243602    186879    325560    274662    272862    263385 
dram[9]:    282854    205980    225491    178258    253279    308912    309007    353034    176266    228077    307372    233244    243126    311813    253161    284140 
dram[10]:    227736    241597    182213    306098    308607    243075    240384    241588    239738    253540    260910    214463    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.148936  2.289474  2.302325  2.733333  2.152174  2.104167  2.222222  2.139535  2.465116  2.129630  2.384615  2.458333  2.750000  2.944444  2.705882  3.000000 
dram[1]:  2.315789  2.045455  2.444444  2.289474  2.000000  2.047619  2.538461  2.086957  2.477273  2.326087  2.404255  2.787879  3.031250  2.823529  3.181818  2.909091 
dram[2]:  1.872727  2.562500  2.095238  2.066667  2.166667  2.357143  2.187500  2.142857  2.166667  2.361702  2.511111  2.648649  3.161290  3.032258  2.857143  2.968750 
dram[3]:  2.102041  2.285714  2.194444  2.153846  2.020000  2.039216  2.268293  2.416667  2.454545  2.320755  3.055556  2.380952  2.631579  2.800000  2.634146  2.487180 
dram[4]:  2.400000  2.270270  2.085106  2.073171  2.078947  2.350000  2.238095  2.080000  2.552632  2.309524  2.428571  2.642857  3.384615  3.129032  2.641026  2.787879 
dram[5]:  2.139535  2.191489  1.960000  2.781250  2.000000  2.641026  2.166667  2.024390  2.577778  2.384615  2.408163  2.525000  2.878788  2.431818  2.659091  2.944444 
dram[6]:  2.300000  2.142857  2.244444  2.333333  2.214286  2.187500  2.000000  2.111111  2.017544  2.630435  2.500000  2.156863  2.756098  2.937500  3.105263  2.969697 
dram[7]:  2.200000  2.155555  2.162162  2.394737  1.983607  2.277778  2.150000  2.333333  2.617647  2.386364  2.500000  2.466667  2.888889  3.125000  2.815789  2.611111 
dram[8]:  2.042553  2.136364  2.225000  2.645161  1.891304  2.083333  2.125000  2.065217  2.857143  2.468085  2.700000  3.176471  3.000000  2.564103  3.187500  3.322581 
dram[9]:  2.315789  2.065217  2.350000  2.042553  2.239130  2.285714  2.575758  2.457143  2.234043  2.325581  2.463415  3.000000  3.172414  3.029412  2.944444  2.837838 
dram[10]:  2.750000  2.139535  1.975000  2.146342  2.200000  2.311111  2.413043  2.318182  2.304348  2.288461  2.340909  2.434783  3.310345  2.848485  3.250000  3.344828 
average row locality = 17371/7186 = 2.417339
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        27 
dram[1]:        24        22        24        23        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        27        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4460
bank skew: 34/15 = 2.27
chip skew: 436/372 = 1.17
average mf latency per bank:
dram[0]:       8564      3778      5486      2299      8577      7160      8124      2124      9068      7229     11905     10365      8157     11643      9733      8610
dram[1]:       2042     13297      6706      4703     19228      5784      4230     13295      7181      8007      6904     11664     11933      8658      6696      7944
dram[2]:       2211      5227     10403      3292     14343      6415      8373      4262     13111      6092      9444      7016     13107      6080     18504      8297
dram[3]:       9008      2417     11636      5015     11763      7897      3507      5161      6949     13104     12866     11385      7833      4553      6885      8320
dram[4]:       4827      1640     11626      7302      5144      8945      2880      4016      8437     10401      9193     16533      4015      6389     11597      4859
dram[5]:       4119      3834      6371      2794     26908      3866      5438      1560      9503     10514     12560      9045      4816     11832      9485      6231
dram[6]:       5079      4885      6328     10102      4981      5967      7221      2844      9396      5025     11394     12683      7721     11189     11752      7650
dram[7]:       9417      5269     10783      8985      6669     14350      2917      4789     10040      9020     10078      9554      4700      5613      6261      9136
dram[8]:      12452      2361     13085      2836     12455     11814      7017      6466      7973     14922     11985      8495     16649      7084      8341      8397
dram[9]:       3269      9248      9545      6634      4708      8158      4829      8643      7394     11222     12821      8655      4951      9886      8718      8655
dram[10]:       1278      8730     16273      9162      7187     13263      6213      3533     11082      8865     13467      6952      9125     12693     22503      9478
maximum mf latency per bank:
dram[0]:     352560    147991    284866     45300    319201    352446    319441     38094    285668    110091    237196    322845    242910    352475    232544    267770
dram[1]:      51828    352350    352518    104859    352382    105215    126129    319761    148089    276433     38123    323226    303567    231586    232507    260391
dram[2]:      61692    285227    319380     86475    319629    126178    261581    104770    261793    110114    323220     18628    242583    109902    351936    149368
dram[3]:     284381     51768    352131    221531    319897    285304    110155    254102    262007    276529    303577    303442    109972    105098    232550    149319
dram[4]:     267903     17000    319331    352427    215111    319120    126142    285392    276281    261820    215845    352363     11178    105134    260615     32179
dram[5]:     267714    104841    352442    126117    352453    285561    257531      4791    285396    261692    303540    105235     51248    242786    352442    147986
dram[6]:     221205    285137    319198    285079    104788    215331    253908    126141    276557    110085    352446    239123    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    126109    261700    276337    285618    303244    110106    109930    109923    149447    236350
dram[8]:     285237     51627    352354    104815    352500    352465    222758    319324    262008    303586    303155    215908    247213    225922    231465    235705
dram[9]:      86527    284543    352257    352437    253911    285334    285325    257458    148103    302908    303623     77762     61560    242901    352388    232468
dram[10]:       1890    345748    352209    352438    285265    285233    276447    104731    261778    276103    352424     77706    352411    352178    352452    246618
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169344 n_act=677 n_pre=661 n_req=1620 n_rd=4736 n_write=436 bw_util=0.003257
n_activity=37232 dram_eff=0.2778
bk0: 296a 3173923i bk1: 252a 3174252i bk2: 288a 3174051i bk3: 244a 3174400i bk4: 280a 3173898i bk5: 288a 3173800i bk6: 288a 3173794i bk7: 268a 3173798i bk8: 320a 3173974i bk9: 332a 3173533i bk10: 360a 3173558i bk11: 352a 3173511i bk12: 292a 3174161i bk13: 312a 3173881i bk14: 276a 3174276i bk15: 288a 3174169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00434056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169660 n_act=630 n_pre=614 n_req=1539 n_rd=4548 n_write=402 bw_util=0.003117
n_activity=35240 dram_eff=0.2809
bk0: 256a 3174290i bk1: 272a 3174105i bk2: 256a 3174293i bk3: 256a 3174141i bk4: 272a 3174031i bk5: 260a 3174052i bk6: 288a 3173963i bk7: 280a 3173788i bk8: 324a 3173928i bk9: 324a 3173725i bk10: 340a 3173772i bk11: 288a 3174079i bk12: 280a 3174291i bk13: 288a 3174091i bk14: 292a 3174235i bk15: 272a 3174220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00425838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169516 n_act=647 n_pre=631 n_req=1544 n_rd=4688 n_write=372 bw_util=0.003187
n_activity=36323 dram_eff=0.2786
bk0: 304a 3173792i bk1: 248a 3174441i bk2: 268a 3174200i bk3: 292a 3173986i bk4: 268a 3174112i bk5: 300a 3173959i bk6: 300a 3173659i bk7: 272a 3173914i bk8: 324a 3173883i bk9: 336a 3173658i bk10: 344a 3173724i bk11: 308a 3173908i bk12: 292a 3174274i bk13: 284a 3174154i bk14: 256a 3174550i bk15: 292a 3174252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00443597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169371 n_act=670 n_pre=654 n_req=1589 n_rd=4760 n_write=399 bw_util=0.003249
n_activity=36640 dram_eff=0.2816
bk0: 304a 3173880i bk1: 244a 3174391i bk2: 256a 3174319i bk3: 264a 3174199i bk4: 300a 3173794i bk5: 308a 3173677i bk6: 276a 3173942i bk7: 252a 3174000i bk8: 316a 3173855i bk9: 372a 3173378i bk10: 328a 3174011i bk11: 316a 3173735i bk12: 300a 3174073i bk13: 320a 3173869i bk14: 308a 3173992i bk15: 296a 3174094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00411732
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169597 n_act=635 n_pre=619 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003151
n_activity=35266 dram_eff=0.2837
bk0: 288a 3174155i bk1: 256a 3174327i bk2: 300a 3173927i bk3: 272a 3174092i bk4: 236a 3174284i bk5: 292a 3174053i bk6: 272a 3173893i bk7: 288a 3173568i bk8: 292a 3174179i bk9: 300a 3173934i bk10: 368a 3173658i bk11: 340a 3173617i bk12: 260a 3174479i bk13: 280a 3174172i bk14: 304a 3174123i bk15: 272a 3174235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00417903
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169269 n_act=681 n_pre=665 n_req=1627 n_rd=4816 n_write=423 bw_util=0.003299
n_activity=37247 dram_eff=0.2813
bk0: 268a 3174140i bk1: 296a 3173931i bk2: 292a 3173806i bk3: 264a 3174254i bk4: 304a 3173793i bk5: 276a 3173970i bk6: 300a 3173639i bk7: 256a 3173935i bk8: 352a 3173822i bk9: 292a 3174005i bk10: 360a 3173663i bk11: 316a 3173798i bk12: 280a 3174276i bk13: 316a 3173841i bk14: 336a 3173868i bk15: 308a 3174058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00432797
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169198 n_act=690 n_pre=674 n_req=1638 n_rd=4872 n_write=420 bw_util=0.003333
n_activity=37756 dram_eff=0.2803
bk0: 276a 3174202i bk1: 272a 3174139i bk2: 288a 3174021i bk3: 244a 3174431i bk4: 276a 3174117i bk5: 304a 3173797i bk6: 276a 3173799i bk7: 332a 3173390i bk8: 340a 3173547i bk9: 356a 3173560i bk10: 332a 3173908i bk11: 344a 3173453i bk12: 328a 3173891i bk13: 276a 3174117i bk14: 340a 3173955i bk15: 288a 3174124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00428074
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169525 n_act=645 n_pre=629 n_req=1557 n_rd=4664 n_write=391 bw_util=0.003183
n_activity=35622 dram_eff=0.2838
bk0: 232a 3174377i bk1: 284a 3173998i bk2: 244a 3174315i bk3: 268a 3174192i bk4: 352a 3173369i bk5: 252a 3174181i bk6: 264a 3174058i bk7: 284a 3173812i bk8: 276a 3174271i bk9: 316a 3173777i bk10: 356a 3173747i bk11: 340a 3173645i bk12: 300a 3174154i bk13: 288a 3174082i bk14: 312a 3174048i bk15: 296a 3174145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00384149
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169502 n_act=640 n_pre=624 n_req=1578 n_rd=4680 n_write=408 bw_util=0.003204
n_activity=35460 dram_eff=0.287
bk0: 292a 3173952i bk1: 284a 3174017i bk2: 268a 3174204i bk3: 248a 3174390i bk4: 268a 3174051i bk5: 284a 3173709i bk6: 296a 3173702i bk7: 288a 3173700i bk8: 304a 3174158i bk9: 348a 3173627i bk10: 324a 3173962i bk11: 316a 3173938i bk12: 284a 3174320i bk13: 292a 3173992i bk14: 292a 3174292i bk15: 292a 3174162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00398413
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169602 n_act=629 n_pre=613 n_req=1560 n_rd=4600 n_write=410 bw_util=0.003155
n_activity=35172 dram_eff=0.2849
bk0: 264a 3174243i bk1: 284a 3173980i bk2: 280a 3174135i bk3: 288a 3173881i bk4: 292a 3173913i bk5: 276a 3173900i bk6: 244a 3174182i bk7: 252a 3174138i bk8: 328a 3173838i bk9: 304a 3173857i bk10: 312a 3173998i bk11: 312a 3173917i bk12: 272a 3174397i bk13: 296a 3173997i bk14: 300a 3174108i bk15: 296a 3174050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00411071
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175854 n_nop=3169508 n_act=643 n_pre=627 n_req=1581 n_rd=4660 n_write=416 bw_util=0.003197
n_activity=35822 dram_eff=0.2834
bk0: 248a 3174402i bk1: 276a 3174133i bk2: 252a 3174264i bk3: 268a 3174073i bk4: 280a 3173962i bk5: 288a 3173765i bk6: 328a 3173718i bk7: 288a 3173735i bk8: 328a 3173923i bk9: 356a 3173501i bk10: 312a 3173880i bk11: 336a 3173614i bk12: 280a 3174307i bk13: 272a 3174122i bk14: 268a 3174384i bk15: 280a 3174197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00425177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 539, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 536, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 533, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 548, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12074
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4579
	minimum = 6
	maximum = 576
Network latency average = 36.0654
	minimum = 6
	maximum = 382
Slowest packet = 258501
Flit latency average = 40.8339
	minimum = 6
	maximum = 382
Slowest flit = 451390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0613869
	minimum = 0.0486889 (at node 6)
	maximum = 0.310068 (at node 44)
Accepted packet rate average = 0.0613869
	minimum = 0.0486889 (at node 6)
	maximum = 0.310068 (at node 44)
Injected flit rate average = 0.0920803
	minimum = 0.0808028 (at node 6)
	maximum = 0.334089 (at node 44)
Accepted flit rate average= 0.0920803
	minimum = 0.0652638 (at node 6)
	maximum = 0.596115 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3255 (10 samples)
	minimum = 6 (10 samples)
	maximum = 134.2 (10 samples)
Network latency average = 11.6836 (10 samples)
	minimum = 6 (10 samples)
	maximum = 98.7 (10 samples)
Flit latency average = 11.9457 (10 samples)
	minimum = 6 (10 samples)
	maximum = 97.9 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0229896 (10 samples)
	minimum = 0.0185276 (10 samples)
	maximum = 0.0638362 (10 samples)
Accepted packet rate average = 0.0229896 (10 samples)
	minimum = 0.0185276 (10 samples)
	maximum = 0.0638362 (10 samples)
Injected flit rate average = 0.0344925 (10 samples)
	minimum = 0.0233718 (10 samples)
	maximum = 0.0829815 (10 samples)
Accepted flit rate average = 0.0344925 (10 samples)
	minimum = 0.0262874 (10 samples)
	maximum = 0.112026 (10 samples)
Injected packet size average = 1.50035 (10 samples)
Accepted packet size average = 1.50035 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 56 sec (1436 sec)
gpgpu_simulation_rate = 32953 (inst/sec)
gpgpu_simulation_rate = 2753 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 812181
gpu_sim_insn = 5750033
gpu_ipc =       7.0797
gpu_tot_sim_cycle = 4994076
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      10.6267
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 2463
gpu_stall_icnt2sh    = 36786
partiton_reqs_in_parallel = 17865909
partiton_reqs_in_parallel_total    = 37627288
partiton_level_parallism =      21.9974
partiton_level_parallism_total  =      11.1118
partiton_reqs_in_parallel_util = 17865909
partiton_reqs_in_parallel_util_total    = 37627288
gpu_sim_cycle_parition_util = 812181
gpu_tot_sim_cycle_parition_util    = 1710349
partiton_level_parallism_util =      21.9974
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      25.5234 GB/Sec
L2_BW_total  =       7.0275 GB/Sec
gpu_total_sim_rate=23692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1994, 1955, 1801, 1844, 1700, 1968, 2065, 1816, 2007, 1854, 1669, 2258, 1783, 2281, 2133, 1829, 1515, 1722, 1737, 1866, 1913, 1808, 1690, 1593, 1607, 1845, 2028, 1983, 1881, 1692, 1697, 1545, 1242, 2006, 1342, 1159, 1372, 1447, 1605, 1501, 2032, 1249, 1554, 1324, 1527, 1811, 1278, 1097, 1422, 1406, 1437, 1519, 1418, 1788, 1296, 1478, 1396, 1382, 1355, 1698, 1173, 1736, 1277, 1719, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 167454
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 161115
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1453
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:427433	W0_Idle:63798090	W0_Scoreboard:72951635	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 382 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1256 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 4994038 
mrq_lat_table:23502 	587 	697 	7426 	2061 	1213 	818 	468 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337305 	26108 	206 	77 	820 	69 	1890 	691 	698 	1374 	748 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	274663 	17261 	9213 	6871 	53304 	2245 	149 	102 	60 	823 	63 	1888 	693 	696 	1374 	748 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	231785 	32094 	11595 	375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	56813 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1260 	100 	17 	8 	23 	9 	29 	20 	24 	22 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    174564    297000    326022    284008    319845    264232    227990    221340    223473    262189    315393    231180 
dram[1]:    275843    301595    202559    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    171211    234422    221217    217499    241603    307204    276583    248265    245108    179192    261540    260073    241464    307807    367802    302935 
dram[3]:    203537    242607    212408    194317    189489    218721    242230    332191    173535    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    222831    181133    277890    305858    221142    303482    304422    307436    219315    563382    234177    352026    322584 
dram[5]:    257145    221080    203274    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    225598 
dram[6]:    236860    225231    242672    354583    309090    222583    304517    258800    239674    275448    302559    243152    223083    238246    286128    309828 
dram[7]:    262746    203675    260900    236424    275641    219910    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    198522    280488    212984    240684    280571    230498    275217    252139    287823    285208    243602    186879    325560    274662    272862    263385 
dram[9]:    282854    205980    225491    242317    253279    308912    309007    353034    176266    228077    307372    233244    243126    311813    253161    284140 
dram[10]:    227736    241597    182213    306098    308607    243075    240384    241588    239738    253540    260910    214463    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.159091  2.219780  2.244186  2.252874  2.208791  2.058824  2.138298  2.295455  2.300000  2.000000  2.130000  2.160714  2.488372  2.625000  2.364706  2.511628 
dram[1]:  2.202128  2.066667  2.197675  2.279070  2.211111  2.366667  2.206897  2.293478  2.101852  2.211539  2.206186  2.552941  2.506667  2.488095  2.740260  2.372093 
dram[2]:  2.118812  2.402299  1.936842  2.140000  2.236559  2.288660  2.301075  2.263736  2.087379  2.233645  2.208333  2.270000  2.532468  2.703704  2.679487  2.512500 
dram[3]:  2.207547  2.147727  2.552941  2.042553  2.212121  2.064516  2.500000  2.131868  2.209524  2.240000  2.549451  2.312500  2.500000  2.487180  2.487180  2.505882 
dram[4]:  2.150538  2.137500  2.195402  2.168539  2.197802  2.292135  2.271739  2.094737  2.302325  2.303371  2.145833  2.322222  2.756410  2.475610  2.488372  2.455555 
dram[5]:  2.153846  2.361446  2.166667  2.620253  2.168317  2.392857  2.146067  1.990099  2.326531  2.285714  2.268041  2.234694  2.621951  2.414894  2.493827  2.647059 
dram[6]:  2.309278  2.171429  2.268817  2.250000  2.094737  2.054945  2.201923  2.166667  1.933884  2.323232  2.196262  2.140187  2.457831  2.658537  2.602564  2.511628 
dram[7]:  2.122222  2.063158  2.100000  2.311111  2.131313  2.304348  2.303371  2.416667  2.195876  2.192308  2.304348  2.247619  2.356322  2.539326  2.637500  2.586667 
dram[8]:  2.072165  2.200000  2.188119  2.493506  2.168317  2.090909  2.282609  2.117647  2.528090  2.326531  2.219048  2.662338  2.361702  2.409091  2.482759  2.661972 
dram[9]:  2.387500  2.157895  2.191011  2.166667  2.265957  2.048544  2.787500  2.379310  2.178947  2.140000  2.433333  2.453488  2.613636  2.483146  2.449438  2.595238 
dram[10]:  2.526316  2.144444  2.268293  2.072917  2.213483  2.122222  2.390805  2.387097  2.152381  2.273684  2.340909  2.351648  2.684932  2.578313  2.621951  2.753425 
average row locality = 36853/16017 = 2.300868
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       143       147       150       154       148       152       153       156       157       171       157       156       146       157 
dram[1]:       154       164       142       148       150       160       140       155       161       164       157       159       138       153       157       148 
dram[2]:       162       157       140       158       154       167       158       157       153       173       157       167       143       161       157       152 
dram[3]:       176       141       165       146       167       142       160       141       167       166       171       160       149       144       141       158 
dram[4]:       150       129       146       150       145       157       156       146       143       149       152       153       160       149       159       165 
dram[5]:       149       151       147       157       163       150       142       153       168       161       161       155       156       168       152       169 
dram[6]:       173       170       159       157       143       138       172       165       167       166       172       166       152       161       149       160 
dram[7]:       143       147       140       156       160       157       153       155       160       168       158       170       152       166       157       145 
dram[8]:       152       159       167       145       167       155       156       160       170       165       166       150       161       155       157       140 
dram[9]:       147       152       147       134       161       161       163       153       147       156       162       155       165       163       162       159 
dram[10]:       146       145       140       151       147       140       158       164       164       159       152       157       146       156       157       148 
total reads: 27309
bank skew: 176/129 = 1.36
chip skew: 2570/2409 = 1.07
number of total write accesses:
dram[0]:        48        52        50        49        51        56        53        50        54        64        56        71        57        54        55        59 
dram[1]:        53        53        47        48        49        53        52        56        66        66        57        58        50        56        54        56 
dram[2]:        52        52        44        56        54        55        56        49        62        66        55        60        52        58        52        49 
dram[3]:        58        48        52        46        52        50        50        53        65        58        61        62        51        50        53        55 
dram[4]:        50        42        45        43        55        47        53        53        55        56        54        56        55        54        55        56 
dram[5]:        47        45        48        50        56        51        49        48        60        63        59        64        59        59        50        56 
dram[6]:        51        58        52        50        56        49        57        56        67        64        63        63        52        57        54        56 
dram[7]:        48        49        49        52        51        55        52        48        53        60        54        66        53        60        54        49 
dram[8]:        49        50        54        47        52        52        54        56        55        63        67        55        61        57        59        49 
dram[9]:        44        53        48        48        52        50        60        54        60        58        57        56        65        58        56        59 
dram[10]:        46        48        46        48        50        51        50        58        62        57        54        57        50        58        58        53 
total reads: 9544
bank skew: 71/42 = 1.69
chip skew: 905/829 = 1.09
average mf latency per bank:
dram[0]:      11099      9663     10708     11112     13643     11780     16765      9922     16776     10222     16970     12262     10248     13523     15062     11953
dram[1]:       6100     13381     13813     10221     13848     12327      6731     18365     11382     11192     10896     13418     12749      9786     12325     10887
dram[2]:       9005     10173     12392     11412     17324     13948     17739     14746     17849     13354     14067     12475     12824      9893     15650     12097
dram[3]:      11445      7343     12653     10836     15952     12875     11899     13362     10627     18470     13876     12636      9328      8202     11349     10746
dram[4]:      10042      8426     14755     14677     13555     12959     11610     14587     15436     12770     12294     17789     15146     10359     12775     11429
dram[5]:      12285     10845     15819      8268     20565     14706      9492     11695     15475     13538     12373     11912      8077     12241     10132     10251
dram[6]:      10967     12061     13536     12465     12045      9231     13127      8934     15123     10494     14258     13224     10923     15103     17892      9734
dram[7]:      11985     10874     10710     13598     10887     14677     10727     14313     12745     11231     13740     10842     10669     12504      9378      9047
dram[8]:      12205     12488     15011     10028     17440     15389     13140     13955     14999     15086     12310      9074     14534     11823     10197     11399
dram[9]:      10634     10031     12723     12835     14773     14393      7105     17218     13364     16264     17597      9605      8954     12314     12395     13685
dram[10]:      11105     11098     12850      8348      9956     16295     13655     12616     14959     15446     18221     10870     10045     14897     19328     14189
maximum mf latency per bank:
dram[0]:     352560    185269    284866    185246    319201    352446    319441    185219    285668    185304    237196    322845    242910    352475    232544    267770
dram[1]:     185298    352350    352518    185275    352382    185258    185308    319761    185298    276433    185217    323226    303567    231586    232507    260391
dram[2]:     185250    285227    319380    185230    319629    185393    261581    185546    261793    185357    323220    185465    242583    185397    351936    185288
dram[3]:     284381    185287    352131    221531    319897    285304    185374    254102    262007    276529    303577    303442    185275    185207    232550    185209
dram[4]:     267903    185189    319331    352427    215111    319120    185285    285392    276281    261820    215845    352363    185470    185324    260615    185270
dram[5]:     267714    185304    352442    185269    352453    285561    257531    185416    285396    261692    303540    185344    185229    242786    352442    185227
dram[6]:     221205    285137    319198    285079    185551    215331    253908    185185    276557    185427    352446    239123    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    185382    261700    276337    285618    303244    185302    185320    185294    185131    236350
dram[8]:     285237    185276    352354    185297    352500    352465    222758    319324    262008    303586    303155    215908    247213    225922    231465    235705
dram[9]:     185168    284543    352257    352437    253911    285334    285325    257458    185469    302908    303623    185441    185429    242901    352388    232468
dram[10]:     185235    345748    352209    352438    285265    285233    276447    185348    261778    276103    352424    185172    352411    352178    352452    246618
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4670090 n_act=1477 n_pre=1461 n_req=3318 n_rd=9756 n_write=1170 bw_util=0.004665
n_activity=65731 dram_eff=0.3324
bk0: 568a 4678721i bk1: 600a 4678356i bk2: 572a 4679151i bk3: 588a 4678537i bk4: 600a 4678344i bk5: 616a 4678194i bk6: 592a 4678813i bk7: 608a 4678749i bk8: 612a 4678592i bk9: 624a 4677292i bk10: 628a 4677750i bk11: 684a 4677297i bk12: 628a 4678319i bk13: 624a 4678409i bk14: 584a 4678525i bk15: 628a 4678103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0127194
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4670077 n_act=1446 n_pre=1430 n_req=3324 n_rd=9800 n_write=1201 bw_util=0.004697
n_activity=64996 dram_eff=0.3385
bk0: 616a 4678662i bk1: 656a 4677807i bk2: 568a 4677962i bk3: 592a 4678381i bk4: 600a 4678945i bk5: 640a 4678322i bk6: 560a 4679194i bk7: 620a 4678514i bk8: 644a 4677091i bk9: 656a 4677470i bk10: 628a 4678024i bk11: 636a 4678219i bk12: 552a 4679033i bk13: 612a 4678232i bk14: 628a 4678600i bk15: 592a 4678178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0118161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4669779 n_act=1479 n_pre=1463 n_req=3388 n_rd=10064 n_write=1169 bw_util=0.004796
n_activity=67076 dram_eff=0.3349
bk0: 648a 4678478i bk1: 628a 4678279i bk2: 560a 4678692i bk3: 632a 4677817i bk4: 616a 4677826i bk5: 668a 4677479i bk6: 632a 4678213i bk7: 628a 4678404i bk8: 612a 4677886i bk9: 692a 4676846i bk10: 628a 4678106i bk11: 668a 4677302i bk12: 572a 4678928i bk13: 644a 4678076i bk14: 628a 4679007i bk15: 608a 4678526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0152751
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4669939 n_act=1453 n_pre=1437 n_req=3358 n_rd=9976 n_write=1149 bw_util=0.00475
n_activity=65611 dram_eff=0.3391
bk0: 704a 4677668i bk1: 564a 4679168i bk2: 660a 4678580i bk3: 584a 4678316i bk4: 668a 4677947i bk5: 568a 4678545i bk6: 640a 4678867i bk7: 564a 4678279i bk8: 668a 4676903i bk9: 664a 4677049i bk10: 684a 4677518i bk11: 640a 4677021i bk12: 596a 4678611i bk13: 576a 4678969i bk14: 564a 4678914i bk15: 632a 4678847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0129175
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4670463 n_act=1413 n_pre=1397 n_req=3238 n_rd=9636 n_write=1045 bw_util=0.004561
n_activity=63584 dram_eff=0.336
bk0: 600a 4678552i bk1: 516a 4679720i bk2: 584a 4679414i bk3: 600a 4679063i bk4: 580a 4678205i bk5: 628a 4678557i bk6: 624a 4678403i bk7: 584a 4678278i bk8: 572a 4678350i bk9: 596a 4678785i bk10: 608a 4678104i bk11: 612a 4678355i bk12: 640a 4678560i bk13: 596a 4678365i bk14: 636a 4678636i bk15: 660a 4678125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0125386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4669923 n_act=1451 n_pre=1435 n_req=3366 n_rd=10008 n_write=1137 bw_util=0.004759
n_activity=66209 dram_eff=0.3367
bk0: 596a 4678706i bk1: 604a 4679072i bk2: 588a 4678783i bk3: 628a 4678523i bk4: 652a 4678097i bk5: 600a 4678859i bk6: 568a 4679098i bk7: 612a 4678510i bk8: 672a 4677795i bk9: 644a 4677796i bk10: 644a 4678768i bk11: 620a 4677505i bk12: 624a 4678322i bk13: 672a 4677792i bk14: 608a 4679249i bk15: 676a 4677893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0132973
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4669359 n_act=1542 n_pre=1526 n_req=3475 n_rd=10280 n_write=1247 bw_util=0.004922
n_activity=68794 dram_eff=0.3351
bk0: 692a 4678096i bk1: 680a 4677104i bk2: 636a 4678038i bk3: 628a 4677639i bk4: 572a 4678728i bk5: 552a 4679049i bk6: 688a 4677915i bk7: 660a 4677917i bk8: 668a 4676911i bk9: 664a 4677451i bk10: 688a 4677386i bk11: 664a 4677152i bk12: 608a 4678833i bk13: 644a 4678020i bk14: 596a 4678901i bk15: 640a 4678076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0137493
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4669983 n_act=1458 n_pre=1442 n_req=3340 n_rd=9948 n_write=1123 bw_util=0.004727
n_activity=65796 dram_eff=0.3365
bk0: 572a 4678414i bk1: 588a 4678129i bk2: 560a 4678804i bk3: 624a 4678503i bk4: 640a 4678425i bk5: 628a 4677997i bk6: 612a 4678753i bk7: 620a 4678213i bk8: 640a 4678132i bk9: 672a 4677377i bk10: 632a 4678425i bk11: 680a 4677170i bk12: 608a 4678633i bk13: 664a 4677251i bk14: 628a 4678343i bk15: 580a 4679019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0117401
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4669732 n_act=1473 n_pre=1457 n_req=3405 n_rd=10100 n_write=1192 bw_util=0.004822
n_activity=66675 dram_eff=0.3387
bk0: 608a 4678423i bk1: 636a 4678463i bk2: 668a 4677453i bk3: 580a 4678687i bk4: 668a 4678182i bk5: 620a 4677852i bk6: 624a 4678449i bk7: 640a 4677567i bk8: 680a 4678012i bk9: 660a 4677713i bk10: 664a 4677711i bk11: 600a 4678984i bk12: 644a 4677886i bk13: 620a 4678299i bk14: 628a 4678724i bk15: 560a 4678504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0129777
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4669978 n_act=1433 n_pre=1417 n_req=3365 n_rd=9948 n_write=1178 bw_util=0.004751
n_activity=64399 dram_eff=0.3455
bk0: 588a 4678550i bk1: 608a 4677910i bk2: 588a 4678284i bk3: 536a 4677942i bk4: 644a 4678332i bk5: 644a 4677721i bk6: 652a 4678632i bk7: 612a 4678632i bk8: 588a 4678261i bk9: 624a 4677944i bk10: 648a 4678389i bk11: 620a 4678446i bk12: 660a 4677623i bk13: 652a 4677628i bk14: 648a 4677952i bk15: 636a 4677863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0141722
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4683954 n_nop=4670369 n_act=1393 n_pre=1377 n_req=3276 n_rd=9720 n_write=1095 bw_util=0.004618
n_activity=64136 dram_eff=0.3373
bk0: 584a 4679300i bk1: 580a 4679055i bk2: 560a 4679311i bk3: 604a 4678656i bk4: 588a 4678808i bk5: 560a 4677889i bk6: 632a 4678730i bk7: 656a 4678024i bk8: 656a 4677178i bk9: 636a 4678028i bk10: 608a 4677995i bk11: 628a 4678315i bk12: 584a 4678855i bk13: 624a 4678439i bk14: 628a 4678619i bk15: 592a 4679042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0114937

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1196, Miss_rate = 0.073, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1243, Miss_rate = 0.075, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1199, Miss_rate = 0.073, Pending_hits = 567, Reservation_fails = 1
L2_cache_bank[3]: Access = 16534, Miss = 1251, Miss_rate = 0.076, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1224, Miss_rate = 0.075, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1292, Miss_rate = 0.077, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1296, Miss_rate = 0.076, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1198, Miss_rate = 0.073, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1211, Miss_rate = 0.074, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1198, Miss_rate = 0.073, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1238, Miss_rate = 0.074, Pending_hits = 563, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1264, Miss_rate = 0.074, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1287, Miss_rate = 0.076, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1283, Miss_rate = 0.076, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1223, Miss_rate = 0.074, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1264, Miss_rate = 0.076, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1296, Miss_rate = 0.059, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1229, Miss_rate = 0.075, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1254, Miss_rate = 0.075, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1233, Miss_rate = 0.076, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1210, Miss_rate = 0.074, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1220, Miss_rate = 0.073, Pending_hits = 568, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27309
L2_total_cache_miss_rate = 0.0738
L2_total_cache_pending_hits = 12636
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85765
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0328
	minimum = 6
	maximum = 411
Network latency average = 9.79867
	minimum = 6
	maximum = 404
Slowest packet = 517859
Flit latency average = 9.18287
	minimum = 6
	maximum = 404
Slowest flit = 789805
Fragmentation average = 0.00091905
	minimum = 0
	maximum = 347
Injected packet rate average = 0.0053856
	minimum = 0.00409454 (at node 5)
	maximum = 0.00642468 (at node 34)
Accepted packet rate average = 0.0053856
	minimum = 0.00409454 (at node 5)
	maximum = 0.00642468 (at node 34)
Injected flit rate average = 0.00836455
	minimum = 0.00524145 (at node 5)
	maximum = 0.0119567 (at node 34)
Accepted flit rate average= 0.00836455
	minimum = 0.00751065 (at node 8)
	maximum = 0.00981802 (at node 10)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9352 (11 samples)
	minimum = 6 (11 samples)
	maximum = 159.364 (11 samples)
Network latency average = 11.5122 (11 samples)
	minimum = 6 (11 samples)
	maximum = 126.455 (11 samples)
Flit latency average = 11.6946 (11 samples)
	minimum = 6 (11 samples)
	maximum = 125.727 (11 samples)
Fragmentation average = 8.355e-05 (11 samples)
	minimum = 0 (11 samples)
	maximum = 31.5455 (11 samples)
Injected packet rate average = 0.0213893 (11 samples)
	minimum = 0.0172155 (11 samples)
	maximum = 0.058617 (11 samples)
Accepted packet rate average = 0.0213893 (11 samples)
	minimum = 0.0172155 (11 samples)
	maximum = 0.058617 (11 samples)
Injected flit rate average = 0.0321173 (11 samples)
	minimum = 0.0217236 (11 samples)
	maximum = 0.0765247 (11 samples)
Accepted flit rate average = 0.0321173 (11 samples)
	minimum = 0.0245804 (11 samples)
	maximum = 0.102734 (11 samples)
Injected packet size average = 1.50156 (11 samples)
Accepted packet size average = 1.50156 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 20 sec (2240 sec)
gpgpu_simulation_rate = 23692 (inst/sec)
gpgpu_simulation_rate = 2229 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14577
gpu_sim_insn = 4715414
gpu_ipc =     323.4832
gpu_tot_sim_cycle = 5230803
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      11.0473
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 2579
gpu_stall_icnt2sh    = 36979
partiton_reqs_in_parallel = 320578
partiton_reqs_in_parallel_total    = 55493197
partiton_level_parallism =      21.9920
partiton_level_parallism_total  =      10.6702
partiton_reqs_in_parallel_util = 320578
partiton_reqs_in_parallel_util_total    = 55493197
gpu_sim_cycle_parition_util = 14577
gpu_tot_sim_cycle_parition_util    = 2522530
partiton_level_parallism_util =      21.9920
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     258.3948 GB/Sec
L2_BW_total  =       7.4295 GB/Sec
gpu_total_sim_rate=25190

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2174, 2135, 1981, 2024, 1880, 2148, 2245, 1981, 2187, 2034, 1849, 2438, 1963, 2461, 2313, 2009, 1695, 1902, 1917, 2046, 2093, 1988, 1870, 1773, 1787, 2025, 2193, 2163, 2046, 1872, 1877, 1725, 1386, 2150, 1486, 1303, 1516, 1591, 1734, 1645, 2176, 1393, 1698, 1468, 1671, 1955, 1422, 1241, 1566, 1550, 1581, 1663, 1562, 1932, 1440, 1622, 1540, 1511, 1499, 1842, 1317, 1880, 1421, 1863, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 461311
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 454595
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1830
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:919652	W0_Idle:63873237	W0_Scoreboard:73008280	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 382 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1155 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 5230802 
mrq_lat_table:24186 	593 	740 	7641 	2175 	1344 	982 	499 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372352 	30719 	277 	87 	820 	69 	1890 	691 	698 	1374 	748 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	278374 	18666 	10669 	14938 	74073 	6317 	362 	142 	66 	823 	63 	1888 	693 	696 	1374 	748 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	239121 	32909 	11615 	375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	88381 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1290 	100 	17 	8 	23 	9 	29 	20 	24 	22 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        24        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        20        17        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        18        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        18        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        49        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    174564    297000    326022    284008    319845    264232    227990    221340    223473    262189    315393    231180 
dram[1]:    275843    301595    202559    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    171211    234422    221217    217499    241603    307204    276583    248265    245108    179192    261540    260073    241464    307807    367802    302935 
dram[3]:    203537    242607    212408    194317    189489    218721    242230    332191    173535    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    222831    181133    277890    305858    221142    303482    304422    307436    219315    563382    234177    352026    322584 
dram[5]:    257145    221080    203274    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    225598 
dram[6]:    236860    225231    242672    354583    309090    222583    304517    258800    239674    275448    302559    243152    223083    238246    286128    309828 
dram[7]:    262746    203675    260900    236424    275641    219910    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    198522    280488    212984    240684    280571    230498    275217    252139    287823    285208    243602    186879    325560    274662    272862    263385 
dram[9]:    282854    205980    225491    242317    253279    308912    309007    353034    176266    228077    307372    233244    243126    311813    253161    284140 
dram[10]:    227736    241597    182213    306098    308607    243075    240384    241588    239738    253540    260910    214463    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.159091  2.252747  2.215909  2.238636  2.208791  2.048544  2.138298  2.295455  2.433333  2.126126  2.237624  2.362832  2.551724  2.765432  2.372093  2.551724 
dram[1]:  2.210526  2.066667  2.197675  2.279070  2.211111  2.366667  2.193182  2.293478  2.290909  2.432692  2.346939  2.767442  2.500000  2.569767  2.743590  2.402299 
dram[2]:  2.118812  2.370786  1.927083  2.140000  2.236559  2.288660  2.287234  2.263736  2.259615  2.453704  2.353535  2.485148  2.675325  2.876543  2.721519  2.518518 
dram[3]:  2.207547  2.147727  2.552941  2.053191  2.212121  2.053191  2.500000  2.119565  2.457944  2.336634  2.708333  2.525253  2.580247  2.594937  2.493671  2.540230 
dram[4]:  2.161290  2.137500  2.195402  2.168539  2.184783  2.277778  2.271739  2.083333  2.465909  2.471910  2.242424  2.516484  2.848101  2.590361  2.546512  2.521739 
dram[5]:  2.153846  2.361446  2.166667  2.580247  2.156863  2.376471  2.133333  2.000000  2.545455  2.380000  2.414141  2.484848  2.807229  2.494737  2.500000  2.752941 
dram[6]:  2.346939  2.179245  2.268817  2.223404  2.094737  2.054945  2.201923  2.166667  2.090164  2.500000  2.390909  2.309091  2.488095  2.776471  2.653846  2.540230 
dram[7]:  2.122222  2.052083  2.100000  2.311111  2.131313  2.304348  2.303371  2.416667  2.316327  2.333333  2.434783  2.490566  2.400000  2.730337  2.666667  2.592105 
dram[8]:  2.072165  2.210526  2.188119  2.474359  2.156863  2.090909  2.293478  2.117647  2.688889  2.474747  2.429907  2.846154  3.255102  2.483516  2.574713  2.666667 
dram[9]:  2.387500  2.177083  2.191011  2.166667  2.265957  2.048544  2.787500  2.379310  2.375000  2.297030  2.559140  2.574713  2.747253  2.494737  2.466667  2.600000 
dram[10]:  2.552632  2.144444  2.268293  2.072917  2.186813  2.122222  2.390805  2.387097  2.320755  2.437500  2.419355  2.532609  2.729730  2.674699  2.626506  2.783784 
average row locality = 38241/16168 = 2.365228
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       143       147       150       154       148       152       157       161       162       180       160       161       147       159 
dram[1]:       155       164       142       148       150       160       140       155       170       172       164       167       139       157       158       150 
dram[2]:       162       157       140       158       154       167       158       157       160       182       164       176       147       166       159       153 
dram[3]:       176       141       165       146       167       142       160       141       177       170       182       169       152       148       142       161 
dram[4]:       150       129       146       150       145       157       156       146       149       154       157       161       164       153       161       169 
dram[5]:       149       151       147       157       163       150       142       153       176       166       168       166       162       172       153       172 
dram[6]:       175       171       159       157       143       138       172       165       174       173       182       176       154       167       151       162 
dram[7]:       143       147       140       156       160       157       153       155       165       174       163       180       156       172       159       146 
dram[8]:       152       159       167       145       167       155       156       160       176       171       176       156       168       160       160       141 
dram[9]:       147       153       147       134       161       161       163       153       154       162       168       160       172       168       164       160 
dram[10]:       146       145       140       151       147       140       158       164       171       165       159       164       149       159       158       150 
total reads: 27765
bank skew: 182/129 = 1.41
chip skew: 2619/2447 = 1.07
number of total write accesses:
dram[0]:        48        54        52        50        51        57        53        50        62        75        64        87        62        63        57        63 
dram[1]:        55        53        47        48        49        53        53        56        82        81        66        71        51        64        56        59 
dram[2]:        52        54        45        56        54        55        57        49        75        83        69        75        59        67        56        51 
dram[3]:        58        48        52        47        52        51        50        54        86        66        78        81        57        57        55        60 
dram[4]:        51        42        45        43        56        48        53        54        68        66        65        68        61        62        58        63 
dram[5]:        47        45        48        52        57        52        50        49        76        72        71        80        71        65        52        62 
dram[6]:        55        60        52        52        56        49        57        56        81        77        81        78        55        69        56        59 
dram[7]:        48        50        49        52        51        55        52        48        62        71        61        84        60        71        57        51 
dram[8]:        49        51        54        48        53        52        55        56        66        74        84        66       151        66        64        51 
dram[9]:        44        56        48        48        52        50        60        54        74        70        70        64        78        69        58        61 
dram[10]:        48        48        46        48        52        51        50        58        75        69        66        69        53        63        60        56 
total reads: 10476
bank skew: 151/42 = 3.60
chip skew: 1040/903 = 1.15
average mf latency per bank:
dram[0]:      11224      9639     10727     11180     13801     11877     16937     10095     16061      9718     16200     11290     10043     12849     15018     11791
dram[1]:       6137     13500     13941     10350     14012     12476      6873     18532     10432     10361     10341     12435     12808      9425     12318     10798
dram[2]:       9125     10194     12452     11526     17476     14093     17822     14925     16520     12219     13008     11471     12321      9465     15393     12095
dram[3]:      11555      7486     12764     10901     16097     12966     12065     13484      9559     17728     12580     11429      9107      7943     11361     10524
dram[4]:      10122      8573     14870     14801     13647     13055     11783     14690     14289     12104     11632     16447     14638      9957     12649     11044
dram[5]:      12431     10978     15948      8309     20625     14792      9627     11815     14187     12931     11581     10799      7614     11886     10160     10016
dram[6]:      10795     12020     13652     12475     12210      9405     13281      9097     14054      9842     12927     12116     10845     14118     17727      9689
dram[7]:      12126     10949     10844     13716     11041     14826     10918     14496     12165     10642     13236      9892     10312     11798      9342      9105
dram[8]:      12361     12561     15147     10115     17529     15561     13290     14151     14174     14259     11264      8637     15945     11287     10028     11433
dram[9]:      10769      9970     12854     12982     14932     14555      7275     17409     12348     15207     16399      9263      8403     11651     12337     13664
dram[10]:      11128     11230     12987      8468     10029     16473     13838     12775     13939     14460     16897     10190      9936     14527     19231     14020
maximum mf latency per bank:
dram[0]:     352560    185269    284866    185246    319201    352446    319441    185219    285668    185304    237196    322845    242910    352475    232544    267770
dram[1]:     185298    352350    352518    185275    352382    185258    185308    319761    185298    276433    185217    323226    303567    231586    232507    260391
dram[2]:     185250    285227    319380    185230    319629    185393    261581    185546    261793    185357    323220    185465    242583    185397    351936    185288
dram[3]:     284381    185287    352131    221531    319897    285304    185374    254102    262007    276529    303577    303442    185275    185207    232550    185209
dram[4]:     267903    185189    319331    352427    215111    319120    185285    285392    276281    261820    215845    352363    185470    185324    260615    185270
dram[5]:     267714    185304    352442    185269    352453    285561    257531    185416    285396    261692    303540    185344    185229    242786    352442    185227
dram[6]:     221205    285137    319198    285079    185551    215331    253908    185185    276557    185427    352446    239123    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    185382    261700    276337    285618    303244    185302    185320    185294    185131    236350
dram[8]:     285237    185276    352354    185297    352500    352465    222758    319324    262008    303586    303155    215908    247213    225922    231465    235705
dram[9]:     185168    284543    352257    352437    253911    285334    285325    257458    185469    302908    303623    185441    185429    242901    352388    232468
dram[10]:     185235    345748    352209    352438    285265    285233    276447    185348    261778    276103    352424    185172    352411    352178    352452    246618
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4696910 n_act=1488 n_pre=1472 n_req=3422 n_rd=9896 n_write=1254 bw_util=0.004734
n_activity=67141 dram_eff=0.3321
bk0: 568a 4705783i bk1: 604a 4705392i bk2: 572a 4706139i bk3: 588a 4705567i bk4: 600a 4705407i bk5: 616a 4705226i bk6: 592a 4705877i bk7: 608a 4705816i bk8: 628a 4705505i bk9: 644a 4704111i bk10: 648a 4704655i bk11: 720a 4704092i bk12: 640a 4705287i bk13: 644a 4705322i bk14: 588a 4705541i bk15: 636a 4705098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0130674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4696878 n_act=1457 n_pre=1441 n_req=3435 n_rd=9964 n_write=1280 bw_util=0.004773
n_activity=66487 dram_eff=0.3382
bk0: 620a 4705687i bk1: 656a 4704871i bk2: 568a 4705027i bk3: 592a 4705446i bk4: 600a 4706011i bk5: 640a 4705390i bk6: 560a 4706233i bk7: 620a 4705581i bk8: 680a 4703743i bk9: 688a 4704208i bk10: 656a 4704912i bk11: 668a 4705057i bk12: 556a 4706059i bk13: 628a 4705178i bk14: 632a 4705602i bk15: 600a 4705176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0129125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4696545 n_act=1491 n_pre=1475 n_req=3517 n_rd=10240 n_write=1269 bw_util=0.004886
n_activity=68612 dram_eff=0.3355
bk0: 648a 4705545i bk1: 628a 4705235i bk2: 560a 4705719i bk3: 632a 4704882i bk4: 616a 4704891i bk5: 668a 4704544i bk6: 632a 4705250i bk7: 628a 4705471i bk8: 640a 4704624i bk9: 728a 4703533i bk10: 656a 4704854i bk11: 704a 4704104i bk12: 588a 4705871i bk13: 664a 4704977i bk14: 636a 4705982i bk15: 612a 4705553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0163812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4696677 n_act=1471 n_pre=1455 n_req=3491 n_rd=10156 n_write=1261 bw_util=0.004847
n_activity=67540 dram_eff=0.3381
bk0: 704a 4704727i bk1: 564a 4706231i bk2: 660a 4705646i bk3: 584a 4705377i bk4: 668a 4705017i bk5: 568a 4705580i bk6: 640a 4705938i bk7: 564a 4705322i bk8: 708a 4703548i bk9: 680a 4703923i bk10: 728a 4704193i bk11: 676a 4703762i bk12: 608a 4705575i bk13: 592a 4705906i bk14: 568a 4705924i bk15: 644a 4705769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0143483
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4697256 n_act=1426 n_pre=1410 n_req=3350 n_rd=9788 n_write=1140 bw_util=0.004639
n_activity=65142 dram_eff=0.3355
bk0: 600a 4705583i bk1: 516a 4706785i bk2: 584a 4706479i bk3: 600a 4706130i bk4: 580a 4705238i bk5: 628a 4705589i bk6: 624a 4705470i bk7: 584a 4705312i bk8: 596a 4705114i bk9: 616a 4705608i bk10: 628a 4704905i bk11: 644a 4705176i bk12: 656a 4705522i bk13: 612a 4705311i bk14: 644a 4705653i bk15: 676a 4705033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.01325
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4696672 n_act=1465 n_pre=1449 n_req=3496 n_rd=10188 n_write=1246 bw_util=0.004854
n_activity=67922 dram_eff=0.3367
bk0: 596a 4705772i bk1: 604a 4706138i bk2: 588a 4705850i bk3: 628a 4705524i bk4: 652a 4705129i bk5: 600a 4705892i bk6: 568a 4706134i bk7: 612a 4705567i bk8: 704a 4704529i bk9: 664a 4704571i bk10: 672a 4705626i bk11: 664a 4704313i bk12: 648a 4705230i bk13: 688a 4704746i bk14: 612a 4706252i bk15: 688a 4704872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0142878
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4696089 n_act=1559 n_pre=1543 n_req=3612 n_rd=10476 n_write=1353 bw_util=0.005022
n_activity=70662 dram_eff=0.3348
bk0: 700a 4705095i bk1: 684a 4704095i bk2: 636a 4705102i bk3: 628a 4704625i bk4: 572a 4705789i bk5: 552a 4706113i bk6: 688a 4704979i bk7: 660a 4704985i bk8: 696a 4703649i bk9: 692a 4704186i bk10: 728a 4704071i bk11: 704a 4703887i bk12: 616a 4705831i bk13: 668a 4704833i bk14: 604a 4705930i bk15: 648a 4705087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0151052
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4696800 n_act=1467 n_pre=1451 n_req=3448 n_rd=10104 n_write=1198 bw_util=0.004798
n_activity=67228 dram_eff=0.3362
bk0: 572a 4705477i bk1: 588a 4705165i bk2: 560a 4705868i bk3: 624a 4705569i bk4: 640a 4705491i bk5: 628a 4705063i bk6: 612a 4705819i bk7: 620a 4705281i bk8: 660a 4704959i bk9: 696a 4704186i bk10: 652a 4705395i bk11: 720a 4703950i bk12: 624a 4705535i bk13: 688a 4704157i bk14: 636a 4705341i bk15: 584a 4706044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0123958
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4696411 n_act=1488 n_pre=1472 n_req=3609 n_rd=10276 n_write=1373 bw_util=0.004945
n_activity=68549 dram_eff=0.3399
bk0: 608a 4705483i bk1: 636a 4705518i bk2: 668a 4704516i bk3: 580a 4705720i bk4: 668a 4705220i bk5: 620a 4704921i bk6: 624a 4705511i bk7: 640a 4704638i bk8: 704a 4704661i bk9: 684a 4704422i bk10: 704a 4704551i bk11: 624a 4705894i bk12: 672a 4704486i bk13: 640a 4705152i bk14: 640a 4705717i bk15: 564a 4705513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0145537
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4696752 n_act=1451 n_pre=1435 n_req=3483 n_rd=10108 n_write=1274 bw_util=0.004832
n_activity=66114 dram_eff=0.3443
bk0: 588a 4705609i bk1: 612a 4704914i bk2: 588a 4705346i bk3: 536a 4705006i bk4: 644a 4705398i bk5: 644a 4704790i bk6: 652a 4705702i bk7: 612a 4705703i bk8: 616a 4705021i bk9: 648a 4704733i bk10: 672a 4705208i bk11: 640a 4705363i bk12: 688a 4704456i bk13: 672a 4704440i bk14: 656a 4704953i bk15: 640a 4704871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0151882
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4711020 n_nop=4697181 n_act=1406 n_pre=1390 n_req=3378 n_rd=9864 n_write=1179 bw_util=0.004688
n_activity=65526 dram_eff=0.3371
bk0: 584a 4706343i bk1: 580a 4706119i bk2: 560a 4706377i bk3: 604a 4705723i bk4: 588a 4705814i bk5: 560a 4704953i bk6: 632a 4705796i bk7: 656a 4705091i bk8: 684a 4703935i bk9: 660a 4704820i bk10: 636a 4704799i bk11: 656a 4705186i bk12: 596a 4705833i bk13: 636a 4705434i bk14: 632a 4705635i bk15: 600a 4706050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0123701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1209, Miss_rate = 0.068, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1265, Miss_rate = 0.070, Pending_hits = 588, Reservation_fails = 1
L2_cache_bank[2]: Access = 17835, Miss = 1218, Miss_rate = 0.068, Pending_hits = 577, Reservation_fails = 2
L2_cache_bank[3]: Access = 17995, Miss = 1273, Miss_rate = 0.071, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1244, Miss_rate = 0.070, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1316, Miss_rate = 0.072, Pending_hits = 595, Reservation_fails = 2
L2_cache_bank[6]: Access = 18466, Miss = 1321, Miss_rate = 0.072, Pending_hits = 606, Reservation_fails = 2
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1228, Miss_rate = 0.069, Pending_hits = 608, Reservation_fails = 4
L2_cache_bank[9]: Access = 17963, Miss = 1219, Miss_rate = 0.068, Pending_hits = 595, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1260, Miss_rate = 0.069, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1287, Miss_rate = 0.070, Pending_hits = 601, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1310, Miss_rate = 0.072, Pending_hits = 615, Reservation_fails = 2
L2_cache_bank[13]: Access = 18389, Miss = 1309, Miss_rate = 0.071, Pending_hits = 586, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1239, Miss_rate = 0.069, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1287, Miss_rate = 0.071, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[16]: Access = 31380, Miss = 1322, Miss_rate = 0.042, Pending_hits = 676, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1247, Miss_rate = 0.070, Pending_hits = 585, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1276, Miss_rate = 0.071, Pending_hits = 587, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1251, Miss_rate = 0.071, Pending_hits = 582, Reservation_fails = 2
L2_cache_bank[20]: Access = 17795, Miss = 1228, Miss_rate = 0.069, Pending_hits = 576, Reservation_fails = 1
L2_cache_bank[21]: Access = 18074, Miss = 1238, Miss_rate = 0.068, Pending_hits = 582, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27765
L2_total_cache_miss_rate = 0.0677
L2_total_cache_pending_hits = 13049
L2_total_cache_reservation_fails = 21
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.5281
	minimum = 6
	maximum = 765
Network latency average = 43.4783
	minimum = 6
	maximum = 514
Slowest packet = 743473
Flit latency average = 51.9533
	minimum = 6
	maximum = 513
Slowest flit = 1141542
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0545266
	minimum = 0.0443194 (at node 9)
	maximum = 0.320012 (at node 44)
Accepted packet rate average = 0.0545266
	minimum = 0.0443194 (at node 9)
	maximum = 0.320012 (at node 44)
Injected flit rate average = 0.0817899
	minimum = 0.0618482 (at node 46)
	maximum = 0.332739 (at node 44)
Accepted flit rate average= 0.0817899
	minimum = 0.0536498 (at node 9)
	maximum = 0.627298 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4013 (12 samples)
	minimum = 6 (12 samples)
	maximum = 209.833 (12 samples)
Network latency average = 14.1761 (12 samples)
	minimum = 6 (12 samples)
	maximum = 158.75 (12 samples)
Flit latency average = 15.0495 (12 samples)
	minimum = 6 (12 samples)
	maximum = 158 (12 samples)
Fragmentation average = 7.65875e-05 (12 samples)
	minimum = 0 (12 samples)
	maximum = 28.9167 (12 samples)
Injected packet rate average = 0.0241507 (12 samples)
	minimum = 0.0194742 (12 samples)
	maximum = 0.0803999 (12 samples)
Accepted packet rate average = 0.0241507 (12 samples)
	minimum = 0.0194742 (12 samples)
	maximum = 0.0803999 (12 samples)
Injected flit rate average = 0.0362566 (12 samples)
	minimum = 0.0250673 (12 samples)
	maximum = 0.0978759 (12 samples)
Accepted flit rate average = 0.0362566 (12 samples)
	minimum = 0.0270029 (12 samples)
	maximum = 0.146448 (12 samples)
Injected packet size average = 1.50127 (12 samples)
Accepted packet size average = 1.50127 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 14 sec (2294 sec)
gpgpu_simulation_rate = 25190 (inst/sec)
gpgpu_simulation_rate = 2280 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 811314
gpu_sim_insn = 8878634
gpu_ipc =      10.9435
gpu_tot_sim_cycle = 6269339
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      10.6334
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 353822
gpu_stall_icnt2sh    = 1372941
partiton_reqs_in_parallel = 17497665
partiton_reqs_in_parallel_total    = 55813775
partiton_level_parallism =      21.5671
partiton_level_parallism_total  =      11.6936
partiton_reqs_in_parallel_util = 17497665
partiton_reqs_in_parallel_util_total    = 55813775
gpu_sim_cycle_parition_util = 811106
gpu_tot_sim_cycle_parition_util    = 2537107
partiton_level_parallism_util =      21.5726
partiton_level_parallism_util_total  =      21.8957
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     100.8269 GB/Sec
L2_BW_total  =      19.2468 GB/Sec
gpu_total_sim_rate=19052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3722, 3636, 3308, 3416, 3155, 3612, 3574, 3438, 3543, 3440, 3425, 3964, 3372, 4010, 3684, 3293, 2424, 2865, 2947, 2988, 3147, 3032, 2795, 2790, 2694, 3136, 3234, 3184, 3008, 2821, 2875, 2712, 2500, 3177, 2435, 2443, 2455, 2656, 2405, 2497, 3048, 2429, 2540, 2444, 2840, 3018, 2438, 2120, 2563, 2606, 2506, 2713, 2744, 2962, 2304, 2682, 2481, 2669, 2487, 2720, 2156, 2884, 2418, 2895, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 2281477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2267081
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9510
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3174810	W0_Idle:80229413	W0_Scoreboard:98213450	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1408 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 6269301 
mrq_lat_table:54404 	1438 	1726 	13981 	6436 	4283 	4917 	6513 	6327 	1780 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1101210 	138255 	10803 	4129 	1504 	510 	3430 	1477 	2254 	4390 	4802 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	530926 	87387 	283264 	143505 	126501 	73783 	6103 	2255 	1033 	1351 	512 	3427 	1440 	2252 	4390 	4802 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	422450 	188740 	246735 	15314 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	362087 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1713 	143 	27 	11 	30 	12 	33 	24 	29 	27 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        25        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        24        25        16        21        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        20        26        17        24        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        20        17        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        20        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        18        27        18        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        18        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        28        16        18        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        17        22        17        49        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        18        16        19        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221340    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    221217    234623    241603    307204    276583    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    220962    231934    235411    233230    242230    332191    220936    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221283    563382    237344    352026    322584 
dram[5]:    257145    240746    216867    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    225598 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    220428    240684    280571    233105    275217    252139    287823    285208    243602    221274    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    221134    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.313559  2.285714  2.324675  2.574163  2.204167  2.170139  2.250980  2.383260  2.411505  2.262745  2.427928  2.306452  2.425781  2.579365  2.162791  2.301370 
dram[1]:  2.286765  2.266667  2.384279  2.350000  2.250000  2.243590  2.265560  2.138462  2.207143  2.345528  2.302128  2.437500  2.456621  2.420168  2.334615  2.215548 
dram[2]:  2.281853  2.368644  2.472362  2.453744  2.151852  2.090909  2.226191  2.265625  2.431035  2.391837  2.310638  2.312268  2.373494  2.629032  2.321569  2.383142 
dram[3]:  2.326772  2.351598  2.628572  2.422018  2.118812  2.112360  2.187266  2.277108  2.453782  2.330317  2.517391  2.476793  2.345865  2.351779  2.230216  2.218750 
dram[4]:  2.355805  2.338912  2.331915  2.458515  2.286885  2.398230  2.219917  2.166023  2.393443  2.460870  2.181132  2.440529  2.413386  2.465587  2.153061  2.417624 
dram[5]:  2.224719  2.265560  2.362832  2.431035  2.145455  2.298319  2.215139  2.217228  2.479675  2.310345  2.334783  2.463203  2.364312  2.363971  2.311284  2.264706 
dram[6]:  2.288889  2.381679  2.382353  2.490654  2.151639  2.263393  2.173145  2.379845  2.211321  2.442553  2.199288  2.348548  2.290566  2.488095  2.348485  2.333333 
dram[7]:  2.245614  2.275194  2.385892  2.381974  2.224000  2.187500  2.223048  2.349794  2.201581  2.293436  2.344538  2.431452  2.341085  2.477733  2.247588  2.389344 
dram[8]:  2.289683  2.366935  2.151852  2.470046  2.260504  2.188524  2.264228  2.330769  2.531532  2.511111  2.466667  2.472222  2.596226  2.418699  2.225000  2.342629 
dram[9]:  2.352941  2.415323  2.414286  2.391752  2.241107  2.174242  2.394958  2.276860  2.479070  2.367089  2.415254  2.448431  2.440476  2.393574  2.324528  2.383142 
dram[10]:  2.530702  2.354086  2.366516  2.397380  2.280000  2.091270  2.343478  2.286822  2.458678  2.405738  2.547511  2.411215  2.408696  2.400778  2.495935  2.340659 
average row locality = 101844/43636 = 2.333945
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       408       416       403       412       397       453       423       410       398       422       400       407       448       466       452       470 
dram[1]:       450       437       410       417       404       399       400       413       431       404       394       419       398       419       445       453 
dram[2]:       436       411       386       426       428       440       418       429       400       421       400       442       423       468       433       451 
dram[3]:       441       399       426       401       457       413       425       415       416       383       423       418       449       430       441       456 
dram[4]:       455       413       410       427       410       416       396       407       407       403       418       412       435       430       456       454 
dram[5]:       435       412       408       419       436       405       413       428       435       392       392       405       445       454       435       486 
dram[6]:       463       463       427       406       393       388       450       453       416       415       441       423       439       451       444       462 
dram[7]:       388       425       429       410       423       442       425       424       408       429       405       428       444       437       486       425 
dram[8]:       429       438       435       414       409       400       408       440       415       404       422       389       440       431       452       430 
dram[9]:       423       440       389       363       421       431       427       417       378       403       416       399       443       430       455       441 
dram[10]:       431       440       397       425       401       394       413       436       408       426       409       374       404       438       435       457 
total reads: 74514
bank skew: 486/363 = 1.34
chip skew: 6934/6676 = 1.04
number of total write accesses:
dram[0]:       138       160       134       126       132       172       151       131       147       155       139       165       173       184       199       202 
dram[1]:       172       141       136       147       127       126       146       143       187       173       147       166       140       157       162       174 
dram[2]:       155       148       106       131       153       158       143       151       164       165       143       180       168       184       159       171 
dram[3]:       150       116       126       127       185       151       159       152       168       132       156       169       175       165       179       183 
dram[4]:       174       146       138       136       148       126       139       154       177       163       160       142       178       179       177       177 
dram[5]:       159       134       126       145       154       142       143       164       175       144       145       164       191       189       159       207 
dram[6]:       155       161       140       127       132       119       165       161       170       159       177       143       168       176       176       189 
dram[7]:       124       162       146       145       133       153       173       147       149       165       153       175       160       175       213       158 
dram[8]:       148       149       146       122       129       134       149       166       147       161       170       145       248       164       171       158 
dram[9]:       137       159       118       101       146       143       143       134       155       158       154       147       172       166       161       181 
dram[10]:       146       165       126       124       112       133       126       154       187       161       154       142       150       179       179       182 
total reads: 27330
bank skew: 248/101 = 2.46
chip skew: 2541/2375 = 1.07
average mf latency per bank:
dram[0]:      15900     14522     18366     19305     20595     17659     22601     21166     18887     16914     21494     14826     15446     15766     14560     15028
dram[1]:      14092     19489     18068     17579     19130     18696     21856     21308     17692     15636     16133     16160     18711     16017     15817     15819
dram[2]:      15279     15764     18270     18854     19294     16789     22766     22121     20070     17424     16844     15930     16252     16921     17759     15642
dram[3]:      16441     15377     20192     18670     17029     19200     17176     23953     14492     18934     17404     17247     15132     15798     16232     15547
dram[4]:      14202     15723     17593     19196     19288     21340     18643     19750     19917     18381     16813     19387     14407     14927     15268     15117
dram[5]:      15810     16281     18804     15635     21158     19061     21099     19712     17449     16912     17174     16199     12938     15884     16791     14371
dram[6]:      15739     16349     17487     17159     19555     19081     20008     21154     18668     15919     16702     17535     14903     18824     16732     13285
dram[7]:      16548     15956     18665     17280     21354     18175     18358     23872     17200     15917     16390     16239     15389     16502     12507     14265
dram[8]:      16964     16347     18306     17890     23461     18678     18895     23014     17235     19056     18422     15991     17887     17650     14882     15767
dram[9]:      17266     17080     17602     18859     19485     19221     19884     26563     17244     19663     19706     17009     14493     16329     16063     16127
dram[10]:      15952     15996     19469     17642     20621     22255     23608     21384     15345     18984     19613     14544     14491     16774     17162     15539
maximum mf latency per bank:
dram[0]:     352560    235589    284866    235732    319201    352446    319441    259301    285668    259411    237196    322845    242910    352475    235813    267770
dram[1]:     235632    352350    352518    235761    352382    259254    259286    319761    259359    276433    235966    323226    303567    235864    235834    260391
dram[2]:     235725    285227    319380    235953    319629    235952    261581    259993    261793    259390    323220    235941    242583    235816    351936    235896
dram[3]:     284381    235655    352131    235817    319897    285304    259817    259842    262007    276529    303577    303442    235741    235690    235768    235692
dram[4]:     267903    235694    319331    352427    259236    319120    259479    285392    276281    261820    235841    352363    235598    235732    260615    235739
dram[5]:     267714    235549    352442    235697    352453    285561    259589    259610    285396    261692    303540    235912    235804    242786    352442    235804
dram[6]:     235809    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    239123    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    235825    236033    235556    235715    236350
dram[8]:     285237    235491    352354    235779    352500    352465    259385    319324    262008    303586    303155    235728    247213    235833    235730    235791
dram[9]:     235634    284543    352257    352437    259172    285334    285325    259361    235891    302908    303623    235938    235737    242901    352388    235732
dram[10]:     235653    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    236013    352411    352178    352452    246618
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6176869 n_act=3991 n_pre=3975 n_req=9293 n_rd=27140 n_write=5535 bw_util=0.01051
n_activity=158926 dram_eff=0.4112
bk0: 1632a 6190349i bk1: 1664a 6190712i bk2: 1612a 6193505i bk3: 1648a 6193217i bk4: 1588a 6192277i bk5: 1812a 6190599i bk6: 1692a 6193986i bk7: 1640a 6196382i bk8: 1592a 6195810i bk9: 1688a 6192621i bk10: 1600a 6192808i bk11: 1628a 6192605i bk12: 1792a 6192754i bk13: 1864a 6190629i bk14: 1808a 6187649i bk15: 1880a 6187554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157747
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6177431 n_act=3968 n_pre=3952 n_req=9137 n_rd=26772 n_write=5387 bw_util=0.01034
n_activity=157685 dram_eff=0.4079
bk0: 1800a 6189481i bk1: 1748a 6191493i bk2: 1640a 6193694i bk3: 1668a 6191903i bk4: 1616a 6193902i bk5: 1596a 6195314i bk6: 1600a 6194974i bk7: 1652a 6192569i bk8: 1724a 6190744i bk9: 1616a 6192760i bk10: 1576a 6193161i bk11: 1676a 6191504i bk12: 1592a 6193367i bk13: 1676a 6191395i bk14: 1780a 6190680i bk15: 1812a 6188391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15322
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6176898 n_act=3979 n_pre=3963 n_req=9291 n_rd=27248 n_write=5422 bw_util=0.01051
n_activity=159140 dram_eff=0.4106
bk0: 1744a 6191462i bk1: 1644a 6192748i bk2: 1544a 6196593i bk3: 1704a 6193530i bk4: 1712a 6191748i bk5: 1760a 6191295i bk6: 1672a 6194194i bk7: 1716a 6191433i bk8: 1600a 6192634i bk9: 1684a 6191824i bk10: 1600a 6194278i bk11: 1768a 6193526i bk12: 1692a 6192854i bk13: 1872a 6190621i bk14: 1732a 6191514i bk15: 1804a 6190041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151551
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6176859 n_act=3998 n_pre=3982 n_req=9286 n_rd=27172 n_write=5499 bw_util=0.01051
n_activity=160016 dram_eff=0.4083
bk0: 1764a 6191789i bk1: 1596a 6195717i bk2: 1704a 6194573i bk3: 1604a 6194883i bk4: 1828a 6191051i bk5: 1652a 6190876i bk6: 1700a 6194173i bk7: 1660a 6194386i bk8: 1664a 6193290i bk9: 1532a 6195316i bk10: 1692a 6193438i bk11: 1672a 6191340i bk12: 1796a 6192232i bk13: 1720a 6192382i bk14: 1764a 6190946i bk15: 1824a 6188755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6177071 n_act=3962 n_pre=3946 n_req=9263 n_rd=26996 n_write=5535 bw_util=0.01046
n_activity=157542 dram_eff=0.413
bk0: 1820a 6190499i bk1: 1652a 6190858i bk2: 1640a 6192646i bk3: 1708a 6193106i bk4: 1640a 6191122i bk5: 1664a 6194585i bk6: 1584a 6194562i bk7: 1628a 6193962i bk8: 1628a 6189926i bk9: 1612a 6194988i bk10: 1672a 6193649i bk11: 1648a 6193081i bk12: 1740a 6190032i bk13: 1720a 6190075i bk14: 1824a 6188369i bk15: 1816a 6188201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6176657 n_act=4040 n_pre=4024 n_req=9341 n_rd=27200 n_write=5589 bw_util=0.01055
n_activity=159547 dram_eff=0.411
bk0: 1740a 6192584i bk1: 1648a 6194074i bk2: 1632a 6193810i bk3: 1676a 6193236i bk4: 1744a 6192037i bk5: 1620a 6194506i bk6: 1652a 6194951i bk7: 1712a 6192778i bk8: 1740a 6192246i bk9: 1568a 6193010i bk10: 1568a 6195039i bk11: 1620a 6192869i bk12: 1780a 6190266i bk13: 1816a 6190058i bk14: 1740a 6189818i bk15: 1944a 6186255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6176076 n_act=4075 n_pre=4059 n_req=9452 n_rd=27736 n_write=5564 bw_util=0.01071
n_activity=161679 dram_eff=0.4119
bk0: 1852a 6190000i bk1: 1852a 6189232i bk2: 1708a 6191075i bk3: 1624a 6191429i bk4: 1572a 6196270i bk5: 1552a 6194794i bk6: 1800a 6191104i bk7: 1812a 6193347i bk8: 1664a 6191583i bk9: 1660a 6194821i bk10: 1764a 6190967i bk11: 1692a 6193399i bk12: 1756a 6191532i bk13: 1804a 6192170i bk14: 1776a 6188888i bk15: 1848a 6186772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156517
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6176510 n_act=4052 n_pre=4036 n_req=9359 n_rd=27312 n_write=5600 bw_util=0.01059
n_activity=159081 dram_eff=0.4138
bk0: 1552a 6192639i bk1: 1700a 6190419i bk2: 1716a 6191812i bk3: 1640a 6193318i bk4: 1692a 6192064i bk5: 1768a 6191670i bk6: 1700a 6193093i bk7: 1696a 6195996i bk8: 1632a 6192974i bk9: 1716a 6192610i bk10: 1620a 6191841i bk11: 1712a 6191861i bk12: 1776a 6190254i bk13: 1748a 6189269i bk14: 1944a 6186969i bk15: 1700a 6190260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154393
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6177266 n_act=3920 n_pre=3904 n_req=9263 n_rd=27024 n_write=5396 bw_util=0.01043
n_activity=158539 dram_eff=0.409
bk0: 1716a 6192321i bk1: 1752a 6191813i bk2: 1740a 6192276i bk3: 1656a 6194344i bk4: 1636a 6194278i bk5: 1600a 6193411i bk6: 1632a 6196667i bk7: 1760a 6192902i bk8: 1660a 6193212i bk9: 1616a 6193063i bk10: 1688a 6193418i bk11: 1556a 6194695i bk12: 1760a 6191656i bk13: 1724a 6192565i bk14: 1808a 6190263i bk15: 1720a 6190589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146238
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6177995 n_act=3825 n_pre=3809 n_req=9051 n_rd=26704 n_write=5177 bw_util=0.01026
n_activity=153745 dram_eff=0.4147
bk0: 1692a 6192911i bk1: 1760a 6192107i bk2: 1556a 6194398i bk3: 1452a 6194321i bk4: 1684a 6193557i bk5: 1724a 6192960i bk6: 1708a 6194861i bk7: 1668a 6195489i bk8: 1512a 6194737i bk9: 1612a 6192153i bk10: 1664a 6193076i bk11: 1596a 6193224i bk12: 1772a 6193300i bk13: 1720a 6191944i bk14: 1820a 6190968i bk15: 1764a 6188898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148437
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6217510 n_nop=6177814 n_act=3827 n_pre=3811 n_req=9108 n_rd=26752 n_write=5306 bw_util=0.01031
n_activity=155391 dram_eff=0.4126
bk0: 1724a 6191532i bk1: 1760a 6191725i bk2: 1588a 6193436i bk3: 1700a 6193746i bk4: 1604a 6195601i bk5: 1576a 6191439i bk6: 1652a 6197514i bk7: 1744a 6194248i bk8: 1632a 6192457i bk9: 1704a 6193448i bk10: 1636a 6193292i bk11: 1496a 6195666i bk12: 1616a 6193781i bk13: 1752a 6191095i bk14: 1740a 6191165i bk15: 1828a 6189631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148367

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3329, Miss_rate = 0.058, Pending_hits = 737, Reservation_fails = 2
L2_cache_bank[1]: Access = 57563, Miss = 3456, Miss_rate = 0.060, Pending_hits = 731, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3332, Miss_rate = 0.058, Pending_hits = 716, Reservation_fails = 2
L2_cache_bank[3]: Access = 57114, Miss = 3361, Miss_rate = 0.059, Pending_hits = 716, Reservation_fails = 0
L2_cache_bank[4]: Access = 56785, Miss = 3324, Miss_rate = 0.059, Pending_hits = 709, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3488, Miss_rate = 0.060, Pending_hits = 739, Reservation_fails = 2
L2_cache_bank[6]: Access = 57935, Miss = 3478, Miss_rate = 0.060, Pending_hits = 738, Reservation_fails = 2
L2_cache_bank[7]: Access = 57130, Miss = 3315, Miss_rate = 0.058, Pending_hits = 712, Reservation_fails = 1
L2_cache_bank[8]: Access = 57418, Miss = 3387, Miss_rate = 0.059, Pending_hits = 732, Reservation_fails = 5
L2_cache_bank[9]: Access = 57604, Miss = 3362, Miss_rate = 0.058, Pending_hits = 721, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3399, Miss_rate = 0.059, Pending_hits = 704, Reservation_fails = 1
L2_cache_bank[11]: Access = 57727, Miss = 3401, Miss_rate = 0.059, Pending_hits = 726, Reservation_fails = 1
L2_cache_bank[12]: Access = 57590, Miss = 3473, Miss_rate = 0.060, Pending_hits = 746, Reservation_fails = 2
L2_cache_bank[13]: Access = 58054, Miss = 3461, Miss_rate = 0.060, Pending_hits = 716, Reservation_fails = 1
L2_cache_bank[14]: Access = 57323, Miss = 3408, Miss_rate = 0.059, Pending_hits = 721, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3420, Miss_rate = 0.060, Pending_hits = 714, Reservation_fails = 0
L2_cache_bank[16]: Access = 70240, Miss = 3410, Miss_rate = 0.049, Pending_hits = 795, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3346, Miss_rate = 0.059, Pending_hits = 712, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3352, Miss_rate = 0.059, Pending_hits = 710, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3324, Miss_rate = 0.059, Pending_hits = 708, Reservation_fails = 2
L2_cache_bank[20]: Access = 56661, Miss = 3298, Miss_rate = 0.058, Pending_hits = 693, Reservation_fails = 1
L2_cache_bank[21]: Access = 57158, Miss = 3390, Miss_rate = 0.059, Pending_hits = 701, Reservation_fails = 1
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74514
L2_total_cache_miss_rate = 0.0585
L2_total_cache_pending_hits = 15897
L2_total_cache_reservation_fails = 27
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 621
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.98
	minimum = 6
	maximum = 1288
Network latency average = 27.0558
	minimum = 6
	maximum = 1148
Slowest packet = 1196500
Flit latency average = 23.42
	minimum = 6
	maximum = 1148
Slowest flit = 1889861
Fragmentation average = 0.0337731
	minimum = 0
	maximum = 423
Injected packet rate average = 0.0212751
	minimum = 0.0175629 (at node 22)
	maximum = 0.0244449 (at node 41)
Accepted packet rate average = 0.0212751
	minimum = 0.0175629 (at node 22)
	maximum = 0.0244449 (at node 41)
Injected flit rate average = 0.0358587
	minimum = 0.0231458 (at node 22)
	maximum = 0.0507283 (at node 37)
Accepted flit rate average= 0.0358587
	minimum = 0.0314848 (at node 46)
	maximum = 0.0412005 (at node 15)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3689 (13 samples)
	minimum = 6 (13 samples)
	maximum = 292.769 (13 samples)
Network latency average = 15.1668 (13 samples)
	minimum = 6 (13 samples)
	maximum = 234.846 (13 samples)
Flit latency average = 15.6933 (13 samples)
	minimum = 6 (13 samples)
	maximum = 234.154 (13 samples)
Fragmentation average = 0.00266863 (13 samples)
	minimum = 0 (13 samples)
	maximum = 59.2308 (13 samples)
Injected packet rate average = 0.0239295 (13 samples)
	minimum = 0.0193271 (13 samples)
	maximum = 0.0760957 (13 samples)
Accepted packet rate average = 0.0239295 (13 samples)
	minimum = 0.0193271 (13 samples)
	maximum = 0.0760957 (13 samples)
Injected flit rate average = 0.036226 (13 samples)
	minimum = 0.0249195 (13 samples)
	maximum = 0.0942491 (13 samples)
Accepted flit rate average = 0.036226 (13 samples)
	minimum = 0.0273476 (13 samples)
	maximum = 0.138352 (13 samples)
Injected packet size average = 1.51386 (13 samples)
Accepted packet size average = 1.51386 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 19 sec (3499 sec)
gpgpu_simulation_rate = 19052 (inst/sec)
gpgpu_simulation_rate = 1791 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15182
gpu_sim_insn = 5472444
gpu_ipc =     360.4561
gpu_tot_sim_cycle = 6506671
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      11.0866
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 353984
gpu_stall_icnt2sh    = 1373170
partiton_reqs_in_parallel = 333842
partiton_reqs_in_parallel_total    = 73311440
partiton_level_parallism =      21.9893
partiton_level_parallism_total  =      11.3184
partiton_reqs_in_parallel_util = 333842
partiton_reqs_in_parallel_util_total    = 73311440
gpu_sim_cycle_parition_util = 15182
gpu_tot_sim_cycle_parition_util    = 3348213
partiton_level_parallism_util =      21.9893
partiton_level_parallism_util_total  =      21.8961
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     255.0652 GB/Sec
L2_BW_total  =      19.1399 GB/Sec
gpu_total_sim_rate=20274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3902, 3816, 3488, 3596, 3335, 3792, 3754, 3618, 3723, 3620, 3605, 4144, 3552, 4190, 3864, 3473, 2604, 3045, 3127, 3168, 3327, 3212, 2975, 2970, 2874, 3316, 3414, 3364, 3188, 3001, 3055, 2892, 2680, 3357, 2615, 2623, 2635, 2836, 2585, 2677, 3228, 2609, 2720, 2624, 3020, 3198, 2618, 2300, 2707, 2750, 2650, 2857, 2888, 3106, 2448, 2826, 2625, 2813, 2631, 2864, 2300, 3028, 2562, 3039, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2589900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2575224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9790
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3691323	W0_Idle:80305516	W0_Scoreboard:98273206	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1371 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 6506670 
mrq_lat_table:57692 	1500 	1953 	14776 	6735 	4407 	5115 	6749 	6341 	1780 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1135435 	144772 	10884 	4161 	1504 	510 	3430 	1477 	2254 	4390 	4802 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	534418 	88852 	284754 	151463 	148704 	77714 	6370 	2281 	1056 	1351 	512 	3427 	1440 	2252 	4390 	4802 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	429798 	189549 	246749 	15314 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	394771 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1743 	144 	27 	11 	30 	12 	33 	24 	29 	27 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        20        22        16        16        16        16        30        27        16        25        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        29        30        16        26        42        16        17        29 
dram[2]:        16        16        16        16        16        16        16        16        30        29        17        24        16        44        16        30 
dram[3]:        16        16        16        16        17        16        16        16        30        27        20        17        16        20        16        16 
dram[4]:        33        16        16        27        16        16        16        16        18        30        16        43        16        16        16        16 
dram[5]:        16        24        16        28        16        16        16        16        24        16        26        31        18        16        30        43 
dram[6]:        16        24        16        22        16        16        17        16        30        21        25        23        16        16        16        16 
dram[7]:        22        16        16        16        16        15        16        16        30        17        40        28        16        24        16        16 
dram[8]:        16        29        16        16        15        15        17        16        29        17        44        17        91        26        16        16 
dram[9]:        43        22        16        16        15        15        16        16        21        18        16        46        28        34        32        16 
dram[10]:        18        27        16        30        17        16        16        16        20        33        22        19        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221340    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    221217    234623    241603    307204    276583    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    220962    231934    235411    233230    242230    332191    220936    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221283    563382    237344    352026    322584 
dram[5]:    257145    240746    216867    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    225598 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    220428    240684    280571    233105    275217    252139    287823    285208    243602    221274    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    221134    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.460251  2.450593  2.397436  2.660377  2.204167  2.170139  2.246094  2.383260  2.530702  2.351351  2.596413  2.485944  2.591440  2.758893  2.304636  2.450512 
dram[1]:  2.432235  2.417969  2.473913  2.470833  2.250000  2.238298  2.260331  2.138462  2.293286  2.451613  2.470339  2.596708  2.630631  2.598326  2.479087  2.343750 
dram[2]:  2.453846  2.533898  2.519802  2.526316  2.147601  2.094406  2.221344  2.265625  2.542735  2.487903  2.483051  2.466667  2.527778  2.788000  2.488281  2.545455 
dram[3]:  2.501961  2.545455  2.720379  2.520362  2.111475  2.108209  2.182836  2.272000  2.562500  2.437500  2.673820  2.647059  2.498141  2.496124  2.369176  2.366782 
dram[4]:  2.479705  2.462810  2.384937  2.551724  2.286885  2.392071  2.219917  2.169884  2.502041  2.573276  2.319549  2.604348  2.580392  2.620000  2.305085  2.583969 
dram[5]:  2.384328  2.427984  2.473451  2.551282  2.149091  2.292887  2.215139  2.212687  2.587044  2.429184  2.495727  2.619658  2.525926  2.505455  2.461539  2.392857 
dram[6]:  2.450185  2.498127  2.464730  2.592592  2.146939  2.263393  2.169014  2.374517  2.305970  2.535565  2.323944  2.497959  2.451128  2.636364  2.498113  2.478571 
dram[7]:  2.382609  2.434615  2.450820  2.476395  2.209486  2.187500  2.223048  2.353909  2.300781  2.396154  2.510373  2.582329  2.494209  2.620000  2.368590  2.555102 
dram[8]:  2.426877  2.505976  2.232472  2.596330  2.260504  2.183673  2.264228  2.330769  2.642857  2.632743  2.632231  2.668203  3.052045  2.566265  2.370107  2.503937 
dram[9]:  2.531120  2.557769  2.469194  2.525773  2.241107  2.169811  2.387500  2.276860  2.620370  2.495798  2.569038  2.635556  2.563707  2.523438  2.462687  2.549618 
dram[10]:  2.645022  2.488461  2.432432  2.513043  2.268723  2.082677  2.347826  2.281853  2.580247  2.524390  2.694690  2.604651  2.593074  2.569767  2.676113  2.496350 
average row locality = 107087/43932 = 2.437563
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       422       431       410       420       397       453       423       410       408       432       416       423       464       482       468       486 
dram[1]:       464       451       418       426       404       399       400       413       441       414       410       435       414       435       461       469 
dram[2]:       451       424       391       432       428       440       418       429       410       431       416       458       439       484       449       467 
dram[3]:       456       413       433       410       457       413       425       415       426       393       439       434       465       446       457       472 
dram[4]:       470       426       417       436       410       416       396       407       417       413       434       428       451       446       472       470 
dram[5]:       450       427       416       429       436       405       413       428       445       402       408       421       461       470       451       502 
dram[6]:       479       478       435       415       393       388       450       453       426       425       457       439       455       467       460       478 
dram[7]:       401       440       437       417       423       442       425       424       418       439       421       444       460       453       502       441 
dram[8]:       442       452       443       424       409       400       408       440       425       414       438       405       457       447       468       446 
dram[9]:       439       454       394       372       421       431       427       417       389       414       432       415       459       446       471       457 
dram[10]:       443       454       402       434       401       394       413       436       419       437       425       390       420       454       451       473 
total reads: 76280
bank skew: 502/372 = 1.35
chip skew: 7098/6838 = 1.04
number of total write accesses:
dram[0]:       166       189       151       144       132       172       152       131       169       177       163       196       202       216       228       232 
dram[1]:       200       168       151       167       127       127       147       143       208       194       173       196       170       186       191       206 
dram[2]:       187       174       118       144       154       159       144       151       185       186       170       208       198       213       188       205 
dram[3]:       182       147       141       147       187       152       160       153       189       153       184       196       207       198       204       212 
dram[4]:       202       170       153       156       148       127       139       155       196       184       183       171       207       209       208       207 
dram[5]:       189       163       143       168       155       143       143       165       194       164       176       192       221       219       189       235 
dram[6]:       185       189       159       145       133       119       166       162       192       181       203       173       197       200       202       216 
dram[7]:       147       193       161       160       136       153       173       148       171       184       184       199       186       202       237       185 
dram[8]:       172       177       162       142       129       135       149       166       167       181       199       174       364       192       198       190 
dram[9]:       171       188       127       118       146       144       146       134       177       180       182       178       205       200       189       211 
dram[10]:       168       193       138       144       114       135       127       155       208       184       184       170       179       209       210       211 
total reads: 30807
bank skew: 364/114 = 3.19
chip skew: 2897/2696 = 1.07
average mf latency per bank:
dram[0]:      14816     13540     17626     18463     20656     17711     22626     21235     17924     16106     20095     13784     14464     14741     13677     14120
dram[1]:      13250     18249     17383     16765     19193     18723     21883     21373     16923     14919     15056     15063     17307     14922     14787     14753
dram[2]:      14203     14791     17710     18278     19317     16816     22791     22184     19109     16631     15694     14954     15143     15888     16569     14542
dram[3]:      15278     14196     19462     17745     17028     19227     17208     23979     13843     17951     16254     16148     14111     14659     15288     14585
dram[4]:      13335     14794     16958     18300     19346     21362     18711     19782     19056     17509     15829     18015     13483     13941     14274     14150
dram[5]:      14742     15116     18009     14815     21178     19087     21164     19740     16734     16101     15879     15119     12126     14885     15646     13567
dram[6]:      14693     15341     16736     16380     19580     19145     20035     21179     17781     15161     15715     16302     13940     17761     15732     12522
dram[7]:      15515     14845     17993     16669     21302     18232     18424     23897     16356     15258     15206     15310     14456     15484     11888     13352
dram[8]:      16001     15308     17633     16995     23534     18711     18974     23082     16467     18194     17218     14850     17360     16509     13995     14650
dram[9]:      15908     15989     17180     17915     19546     19248     19849     26638     16334     18660     18381     15750     13490     15131     15055     15077
dram[10]:      15119     15007     18910     16803     20612     22236     23637     21411     14647     18027     18218     13492     13471     15671     16001     14573
maximum mf latency per bank:
dram[0]:     352560    235589    284866    235732    319201    352446    319441    259301    285668    259411    237196    322845    242910    352475    235813    267770
dram[1]:     235632    352350    352518    235761    352382    259254    259286    319761    259359    276433    235966    323226    303567    235864    235834    260391
dram[2]:     235725    285227    319380    235953    319629    235952    261581    259993    261793    259390    323220    235941    242583    235816    351936    235896
dram[3]:     284381    235655    352131    235817    319897    285304    259817    259842    262007    276529    303577    303442    235741    235690    235768    235692
dram[4]:     267903    235694    319331    352427    259236    319120    259479    285392    276281    261820    235841    352363    235598    235732    260615    235739
dram[5]:     267714    235549    352442    235697    352453    285561    259589    259610    285396    261692    303540    235912    235804    242786    352442    235804
dram[6]:     235809    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    239123    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    235825    236033    235556    235715    236350
dram[8]:     285237    235491    352354    235779    352500    352465    259385    319324    262008    303586    303155    235728    247213    235833    235730    235791
dram[9]:     235634    284543    352257    352437    259172    285334    285325    259361    235891    302908    303623    235938    235737    242901    352388    235732
dram[10]:     235653    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    236013    352411    352178    352452    246618
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6204018 n_act=4014 n_pre=3998 n_req=9765 n_rd=27780 n_write=5889 bw_util=0.01078
n_activity=164546 dram_eff=0.4092
bk0: 1688a 6218021i bk1: 1724a 6218470i bk2: 1640a 6221408i bk3: 1680a 6221040i bk4: 1588a 6220458i bk5: 1812a 6218783i bk6: 1692a 6222141i bk7: 1640a 6224573i bk8: 1632a 6223524i bk9: 1728a 6220232i bk10: 1664a 6220482i bk11: 1692a 6220216i bk12: 1856a 6220503i bk13: 1928a 6218290i bk14: 1872a 6215381i bk15: 1944a 6215296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6204560 n_act=3994 n_pre=3978 n_req=9608 n_rd=27416 n_write=5751 bw_util=0.01062
n_activity=163325 dram_eff=0.4061
bk0: 1856a 6217246i bk1: 1804a 6219215i bk2: 1672a 6221625i bk3: 1704a 6219817i bk4: 1616a 6222089i bk5: 1596a 6223469i bk6: 1600a 6223107i bk7: 1652a 6220761i bk8: 1764a 6218404i bk9: 1656a 6220425i bk10: 1640a 6220872i bk11: 1740a 6219050i bk12: 1656a 6220972i bk13: 1740a 6219014i bk14: 1844a 6218305i bk15: 1876a 6215914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154719
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6204059 n_act=4002 n_pre=3986 n_req=9751 n_rd=27868 n_write=5784 bw_util=0.01078
n_activity=164597 dram_eff=0.4089
bk0: 1804a 6219088i bk1: 1696a 6220459i bk2: 1564a 6224549i bk3: 1728a 6221515i bk4: 1712a 6219900i bk5: 1760a 6219476i bk6: 1672a 6222355i bk7: 1716a 6219629i bk8: 1640a 6220324i bk9: 1724a 6219424i bk10: 1664a 6222009i bk11: 1832a 6221251i bk12: 1756a 6220528i bk13: 1936a 6218259i bk14: 1796a 6219203i bk15: 1868a 6217644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152801
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6203956 n_act=4028 n_pre=4012 n_req=9766 n_rd=27816 n_write=5887 bw_util=0.01079
n_activity=165721 dram_eff=0.4067
bk0: 1824a 6219440i bk1: 1652a 6223363i bk2: 1732a 6222551i bk3: 1640a 6222687i bk4: 1828a 6219154i bk5: 1652a 6219018i bk6: 1700a 6222327i bk7: 1660a 6222528i bk8: 1704a 6220920i bk9: 1572a 6222912i bk10: 1756a 6221086i bk11: 1736a 6219079i bk12: 1860a 6219881i bk13: 1784a 6219858i bk14: 1828a 6218714i bk15: 1888a 6216427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6204212 n_act=3990 n_pre=3974 n_req=9724 n_rd=27636 n_write=5887 bw_util=0.01073
n_activity=163356 dram_eff=0.4104
bk0: 1880a 6218184i bk1: 1704a 6218631i bk2: 1668a 6220519i bk3: 1744a 6220944i bk4: 1640a 6219302i bk5: 1664a 6222723i bk6: 1584a 6222747i bk7: 1628a 6222140i bk8: 1668a 6217681i bk9: 1652a 6222724i bk10: 1736a 6221364i bk11: 1712a 6220748i bk12: 1804a 6217794i bk13: 1784a 6217694i bk14: 1888a 6216087i bk15: 1880a 6215910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6203765 n_act=4065 n_pre=4049 n_req=9823 n_rd=27856 n_write=5964 bw_util=0.01083
n_activity=165373 dram_eff=0.409
bk0: 1800a 6220315i bk1: 1708a 6221738i bk2: 1664a 6221795i bk3: 1716a 6221078i bk4: 1744a 6220211i bk5: 1620a 6222645i bk6: 1652a 6223139i bk7: 1712a 6220935i bk8: 1780a 6220000i bk9: 1608a 6220733i bk10: 1632a 6222583i bk11: 1684a 6220402i bk12: 1844a 6217955i bk13: 1880a 6217642i bk14: 1804a 6217531i bk15: 2008a 6213980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148146
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6203175 n_act=4107 n_pre=4091 n_req=9920 n_rd=28392 n_write=5934 bw_util=0.01099
n_activity=167498 dram_eff=0.4099
bk0: 1916a 6217673i bk1: 1912a 6216826i bk2: 1740a 6218944i bk3: 1660a 6219275i bk4: 1572a 6224426i bk5: 1552a 6222987i bk6: 1800a 6219264i bk7: 1812a 6221501i bk8: 1704a 6219249i bk9: 1700a 6222450i bk10: 1828a 6218590i bk11: 1756a 6220943i bk12: 1820a 6219218i bk13: 1868a 6219881i bk14: 1840a 6216693i bk15: 1912a 6214479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157874
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6203673 n_act=4076 n_pre=4060 n_req=9806 n_rd=27948 n_write=5942 bw_util=0.01085
n_activity=164474 dram_eff=0.4121
bk0: 1604a 6220461i bk1: 1760a 6218143i bk2: 1748a 6219725i bk3: 1668a 6221309i bk4: 1692a 6220150i bk5: 1768a 6219853i bk6: 1700a 6221279i bk7: 1696a 6224178i bk8: 1672a 6220622i bk9: 1756a 6220355i bk10: 1684a 6219501i bk11: 1776a 6219555i bk12: 1840a 6218082i bk13: 1812a 6216948i bk14: 2008a 6214758i bk15: 1764a 6218033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155895
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6204318 n_act=3944 n_pre=3928 n_req=9815 n_rd=27672 n_write=5837 bw_util=0.01073
n_activity=164584 dram_eff=0.4072
bk0: 1768a 6220161i bk1: 1808a 6219528i bk2: 1772a 6220260i bk3: 1696a 6222229i bk4: 1636a 6222463i bk5: 1600a 6221560i bk6: 1632a 6224853i bk7: 1760a 6221092i bk8: 1700a 6220706i bk9: 1656a 6220585i bk10: 1752a 6221206i bk11: 1620a 6222373i bk12: 1828a 6219235i bk13: 1788a 6220283i bk14: 1872a 6218069i bk15: 1784a 6218259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149265
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6205082 n_act=3860 n_pre=3844 n_req=9534 n_rd=27352 n_write=5561 bw_util=0.01054
n_activity=159834 dram_eff=0.4118
bk0: 1756a 6220570i bk1: 1816a 6219738i bk2: 1576a 6222406i bk3: 1488a 6222252i bk4: 1684a 6221746i bk5: 1724a 6221118i bk6: 1708a 6222980i bk7: 1668a 6223677i bk8: 1556a 6222431i bk9: 1656a 6219796i bk10: 1728a 6220668i bk11: 1660a 6220865i bk12: 1836a 6220959i bk13: 1784a 6219498i bk14: 1884a 6218622i bk15: 1828a 6216593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150399
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6245699 n_nop=6204959 n_act=3853 n_pre=3837 n_req=9575 n_rd=27384 n_write=5666 bw_util=0.01058
n_activity=160875 dram_eff=0.4109
bk0: 1772a 6219296i bk1: 1816a 6219421i bk2: 1608a 6221432i bk3: 1736a 6221621i bk4: 1604a 6223711i bk5: 1576a 6219549i bk6: 1652a 6225693i bk7: 1744a 6222392i bk8: 1676a 6220178i bk9: 1748a 6221134i bk10: 1700a 6220758i bk11: 1560a 6223237i bk12: 1680a 6221527i bk13: 1816a 6218795i bk14: 1804a 6218848i bk15: 1892a 6217260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149895

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3408, Miss_rate = 0.058, Pending_hits = 801, Reservation_fails = 4
L2_cache_bank[1]: Access = 59051, Miss = 3537, Miss_rate = 0.060, Pending_hits = 805, Reservation_fails = 3
L2_cache_bank[2]: Access = 58449, Miss = 3412, Miss_rate = 0.058, Pending_hits = 777, Reservation_fails = 6
L2_cache_bank[3]: Access = 58602, Miss = 3442, Miss_rate = 0.059, Pending_hits = 786, Reservation_fails = 9
L2_cache_bank[4]: Access = 58273, Miss = 3402, Miss_rate = 0.058, Pending_hits = 773, Reservation_fails = 10
L2_cache_bank[5]: Access = 59175, Miss = 3565, Miss_rate = 0.060, Pending_hits = 806, Reservation_fails = 3
L2_cache_bank[6]: Access = 59423, Miss = 3558, Miss_rate = 0.060, Pending_hits = 803, Reservation_fails = 6
L2_cache_bank[7]: Access = 58618, Miss = 3396, Miss_rate = 0.058, Pending_hits = 782, Reservation_fails = 11
L2_cache_bank[8]: Access = 58906, Miss = 3467, Miss_rate = 0.059, Pending_hits = 791, Reservation_fails = 7
L2_cache_bank[9]: Access = 59092, Miss = 3442, Miss_rate = 0.058, Pending_hits = 786, Reservation_fails = 2
L2_cache_bank[10]: Access = 59066, Miss = 3480, Miss_rate = 0.059, Pending_hits = 774, Reservation_fails = 3
L2_cache_bank[11]: Access = 59215, Miss = 3484, Miss_rate = 0.059, Pending_hits = 791, Reservation_fails = 3
L2_cache_bank[12]: Access = 59078, Miss = 3555, Miss_rate = 0.060, Pending_hits = 806, Reservation_fails = 2
L2_cache_bank[13]: Access = 59542, Miss = 3543, Miss_rate = 0.060, Pending_hits = 774, Reservation_fails = 6
L2_cache_bank[14]: Access = 58810, Miss = 3487, Miss_rate = 0.059, Pending_hits = 776, Reservation_fails = 2
L2_cache_bank[15]: Access = 58698, Miss = 3500, Miss_rate = 0.060, Pending_hits = 770, Reservation_fails = 1
L2_cache_bank[16]: Access = 79893, Miss = 3490, Miss_rate = 0.044, Pending_hits = 940, Reservation_fails = 5
L2_cache_bank[17]: Access = 58355, Miss = 3428, Miss_rate = 0.059, Pending_hits = 778, Reservation_fails = 5
L2_cache_bank[18]: Access = 58348, Miss = 3432, Miss_rate = 0.059, Pending_hits = 776, Reservation_fails = 7
L2_cache_bank[19]: Access = 58074, Miss = 3406, Miss_rate = 0.059, Pending_hits = 780, Reservation_fails = 5
L2_cache_bank[20]: Access = 58145, Miss = 3374, Miss_rate = 0.058, Pending_hits = 756, Reservation_fails = 2
L2_cache_bank[21]: Access = 58642, Miss = 3472, Miss_rate = 0.059, Pending_hits = 772, Reservation_fails = 2
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76280
L2_total_cache_miss_rate = 0.0581
L2_total_cache_pending_hits = 17403
L2_total_cache_reservation_fails = 104
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.0128
	minimum = 6
	maximum = 966
Network latency average = 44.1978
	minimum = 6
	maximum = 637
Slowest packet = 2549983
Flit latency average = 52.8575
	minimum = 6
	maximum = 636
Slowest flit = 4169618
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0538239
	minimum = 0.042158 (at node 7)
	maximum = 0.31793 (at node 44)
Accepted packet rate average = 0.0538239
	minimum = 0.042158 (at node 7)
	maximum = 0.31793 (at node 44)
Injected flit rate average = 0.0807358
	minimum = 0.0607338 (at node 45)
	maximum = 0.33015 (at node 44)
Accepted flit rate average= 0.0807358
	minimum = 0.0505896 (at node 7)
	maximum = 0.623641 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.6292 (14 samples)
	minimum = 6 (14 samples)
	maximum = 340.857 (14 samples)
Network latency average = 17.2404 (14 samples)
	minimum = 6 (14 samples)
	maximum = 263.571 (14 samples)
Flit latency average = 18.3479 (14 samples)
	minimum = 6 (14 samples)
	maximum = 262.857 (14 samples)
Fragmentation average = 0.00247801 (14 samples)
	minimum = 0 (14 samples)
	maximum = 55 (14 samples)
Injected packet rate average = 0.0260648 (14 samples)
	minimum = 0.0209579 (14 samples)
	maximum = 0.0933696 (14 samples)
Accepted packet rate average = 0.0260648 (14 samples)
	minimum = 0.0209579 (14 samples)
	maximum = 0.0933696 (14 samples)
Injected flit rate average = 0.0394053 (14 samples)
	minimum = 0.0274777 (14 samples)
	maximum = 0.111099 (14 samples)
Accepted flit rate average = 0.0394053 (14 samples)
	minimum = 0.0290078 (14 samples)
	maximum = 0.173015 (14 samples)
Injected packet size average = 1.51182 (14 samples)
Accepted packet size average = 1.51182 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 18 sec (3558 sec)
gpgpu_simulation_rate = 20274 (inst/sec)
gpgpu_simulation_rate = 1828 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 927172
gpu_sim_insn = 17757560
gpu_ipc =      19.1524
gpu_tot_sim_cycle = 7661065
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      11.7340
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1938939
gpu_stall_icnt2sh    = 7300296
partiton_reqs_in_parallel = 18812829
partiton_reqs_in_parallel_total    = 73645282
partiton_level_parallism =      20.2905
partiton_level_parallism_total  =      12.0686
partiton_reqs_in_parallel_util = 18812829
partiton_reqs_in_parallel_util_total    = 73645282
gpu_sim_cycle_parition_util = 925932
gpu_tot_sim_cycle_parition_util    = 3363395
partiton_level_parallism_util =      20.3177
partiton_level_parallism_util_total  =      21.5554
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     201.4364 GB/Sec
L2_BW_total  =      40.6345 GB/Sec
gpu_total_sim_rate=16329

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5483, 5144, 4820, 5048, 4738, 5205, 5290, 5032, 5167, 4993, 4992, 5537, 5030, 5661, 5311, 4913, 4117, 4474, 4592, 4537, 4713, 4658, 4364, 4431, 4322, 4729, 4923, 4739, 4525, 4522, 4473, 4213, 3797, 4722, 3737, 3798, 3758, 3907, 3797, 3800, 4370, 3765, 3767, 3740, 4128, 4340, 3755, 3508, 3888, 3870, 3668, 3930, 3949, 4199, 3588, 4061, 3753, 3842, 3806, 3995, 3403, 4149, 3572, 4188, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8822051
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8781634
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35531
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11606141	W0_Idle:93042513	W0_Scoreboard:127619475	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1583 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 7660696 
mrq_lat_table:118488 	2925 	3307 	24320 	13092 	7583 	9649 	14120 	14441 	3988 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2591517 	604328 	19850 	9250 	3489 	4019 	8921 	10921 	8289 	10374 	13101 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	750952 	230679 	1032353 	548134 	310298 	321885 	25560 	3186 	2621 	3197 	4000 	8836 	10832 	8218 	10374 	13101 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	615792 	547383 	926106 	138261 	18526 	479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	1000188 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2168 	380 	126 	54 	36 	17 	38 	29 	38 	32 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        44        20        22        16        16        16        16        30        27        40        47        45        48        45        46 
dram[1]:        42        41        23        30        16        16        17        16        29        30        42        26        42        45        27        29 
dram[2]:        47        40        16        19        16        16        16        16        30        29        43        44        31        44        45        30 
dram[3]:        47        45        22        27        17        16        16        16        30        27        35        43        37        20        41        45 
dram[4]:        33        32        16        27        16        16        16        16        29        30        39        43        45        29        47        46 
dram[5]:        45        24        26        28        16        16        16        16        29        30        26        31        46        37        30        43 
dram[6]:        46        24        16        22        16        16        17        16        30        21        25        23        45        40        42        43 
dram[7]:        22        45        20        23        16        16        16        16        30        29        40        40        42        24        40        43 
dram[8]:        37        29        24        30        16        16        17        16        29        30        44        45        91        26        43        41 
dram[9]:        43        22        16        27        16        16        16        16        33        33        38        46        28        34        32        46 
dram[10]:        18        27        17        30        17        16        16        16        32        33        22        44        45        46        47        45 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221709    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    221217    234623    241603    307204    276583    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    231799    231934    235411    233230    242230    332191    220936    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221283    563382    237344    352026    322584 
dram[5]:    257145    240746    218524    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    227049 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    234601    240684    280571    233105    275217    252139    287823    285208    243602    239098    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    223456    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.293103  2.492632  2.451613  2.562500  2.103571  2.080342  2.140541  2.269531  2.301848  2.286885  2.354701  2.289157  2.368705  2.415330  2.195549  2.274920 
dram[1]:  2.340265  2.401575  2.427015  2.385744  2.157795  2.139360  2.168906  2.151351  2.238889  2.271654  2.315126  2.422037  2.455102  2.401887  2.302245  2.193701 
dram[2]:  2.346591  2.360396  2.393013  2.467391  2.109319  2.116906  2.108656  2.205455  2.363257  2.304348  2.268145  2.288461  2.392308  2.439716  2.258232  2.265442 
dram[3]:  2.350674  2.411642  2.540659  2.426752  2.224719  2.078040  2.186792  2.233522  2.238274  2.246000  2.475269  2.422998  2.222037  2.345149  2.209302  2.188618 
dram[4]:  2.436399  2.380855  2.416847  2.477273  2.170778  2.159710  2.219844  2.157040  2.289575  2.284884  2.234286  2.476596  2.312391  2.338078  2.166667  2.260940 
dram[5]:  2.242754  2.324000  2.488688  2.487013  2.106643  2.192453  2.127434  2.152330  2.352251  2.280335  2.251485  2.400419  2.307692  2.325132  2.215334  2.174847 
dram[6]:  2.340225  2.386905  2.469083  2.483370  2.067642  2.128060  2.127622  2.215686  2.295775  2.372917  2.266019  2.356998  2.292387  2.353251  2.245557  2.216981 
dram[7]:  2.335417  2.378968  2.441478  2.482301  2.220884  2.118279  2.126334  2.229755  2.214145  2.329167  2.288538  2.295367  2.352190  2.385036  2.171212  2.265411 
dram[8]:  2.353414  2.331395  2.330629  2.497788  2.144737  2.156371  2.132635  2.233645  2.338057  2.372340  2.492537  2.417021  2.612100  2.264706  2.146730  2.295255 
dram[9]:  2.425926  2.455102  2.440265  2.460976  2.172285  2.114545  2.278719  2.193246  2.277666  2.297787  2.358333  2.438479  2.285962  2.254266  2.250836  2.269682 
dram[10]:  2.563596  2.391892  2.424379  2.487640  2.120301  2.104089  2.167910  2.208955  2.414784  2.344064  2.493450  2.389978  2.346864  2.331624  2.335677  2.247906 
average row locality = 212027/92413 = 2.294342
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       878       870       827       857       875       909       888       875       832       838       831       841       964       982       966       995 
dram[1]:       901       904       849       855       867       869       854       882       878       845       825       862       894       931       959       990 
dram[2]:       903       872       843       867       885       890       870       907       832       861       845       878       913       990       943       967 
dram[3]:       902       869       877       859       894       867       871       877       864       834       864       863       964       931       954       959 
dram[4]:       915       868       855       897       868       891       857       876       850       847       865       859       953       944       965       983 
dram[5]:       903       870       845       861       894       877       890       892       877       808       838       849       952       961       967      1002 
dram[6]:       923       908       877       857       853       854       911       925       842       840       875       871       955       972       973       990 
dram[7]:       841       881       888       849       859       887       884       887       840       839       854       869       949       950      1008       946 
dram[8]:       878       894       869       869       868       848       889       894       857       828       865       833       952       952       971       946 
dram[9]:       879       891       835       792       874       887       897       882       823       843       849       822       958       955       968       960 
dram[10]:       879       903       836       858       862       859       884       888       844       859       849       816       923       966       943       965 
total reads: 156606
bank skew: 1008/792 = 1.27
chip skew: 14426/14115 = 1.02
number of total write accesses:
dram[0]:       319       314       237       250       303       308       300       287       289       278       271       299       353       373       415       420 
dram[1]:       337       316       265       283       268       267       276       312       331       309       277       303       309       342       374       403 
dram[2]:       336       320       253       268       292       287       275       306       300       305       280       312       331       386       360       390 
dram[3]:       318       291       279       284       294       278       288       309       329       289       287       317       367       326       376       387 
dram[4]:       330       301       264       302       276       299       284       319       336       332       308       305       372       370       387       412 
dram[5]:       335       292       255       288       311       285       312       309       325       282       299       296       368       362       391       416 
dram[6]:       322       295       281       263       278       276       306       318       299       299       292       291       370       367       417       420 
dram[7]:       280       318       301       273       247       295       311       297       287       279       304       320       340       357       425       377 
dram[8]:       294       309       280       260       273       269       333       301       298       287       304       303       516       357       375       360 
dram[9]:       300       312       268       217       286       276       313       287       309       299       283       268       361       366       378       395 
dram[10]:       290       336       238       249       266       273       278       296       332       306       293       281       349       398       386       377 
total reads: 55421
bank skew: 516/217 = 2.38
chip skew: 5197/4918 = 1.06
average mf latency per bank:
dram[0]:      24130     24225     29304     27742     25636     25278     27765     27127     25288     25042     26512     23218     21361     21499     20016     20436
dram[1]:      22897     25838     27616     28079     26200     26366     27340     25622     25304     24566     25209     23828     24095     22226     20663     20216
dram[2]:      23811     24720     26938     28025     26825     25248     27485     27123     25785     24660     25001     23477     22606     21859     22838     20659
dram[3]:      24886     24470     28591     27284     24872     26378     25618     28831     22774     25589     25490     24159     20871     22873     21197     20341
dram[4]:      23771     25683     28020     26806     27074     26612     26321     25893     26054     23989     24330     25270     21409     21428     20752     19977
dram[5]:      23636     25275     28856     26209     26605     25650     26192     26120     24304     24823     24901     24837     19679     22520     21021     19652
dram[6]:      23200     25578     26857     26859     26577     25546     25862     26840     26224     23923     24893     24556     20386     22374     20152     18862
dram[7]:      24938     25136     27012     26985     27501     25411     25736     27175     25568     24631     24403     23051     21438     21678     19488     20653
dram[8]:      26011     25278     26935     28113     27869     27631     24580     27616     24658     26872     24593     23666     22951     22282     21350     21437
dram[9]:      25789     25118     27127     28527     25884     25299     25522     28671     23931     25282     26504     24982     20717     21620     20838     20911
dram[10]:      24651     24008     28483     27264     26723     27721     28628     27048     24161     25823     26238     23913     21771     20830     21062     20611
maximum mf latency per bank:
dram[0]:     352560    257762    284866    257636    319201    352446    319441    259301    285668    259411    258079    322845    257913    352475    257806    267770
dram[1]:     257437    352350    352518    257574    352382    259254    259286    319761    259359    276433    258165    323226    303567    257431    257422    260391
dram[2]:     257610    285227    319380    257523    319629    257590    261581    259993    261793    259390    323220    258049    257910    257463    351936    257422
dram[3]:     284381    257485    352131    257584    319897    285304    259817    259842    262007    276529    303577    303442    257481    257460    257495    257350
dram[4]:     267903    257484    319331    352427    259236    319120    259479    285392    276281    261820    258288    352363    257492    258082    260615    258026
dram[5]:     267714    257557    352442    257480    352453    285561    259589    259610    285396    261692    303540    257983    257370    257490    352442    257486
dram[6]:     257491    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    257317    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    257921    258185    257477    257470    257470
dram[8]:     285237    257662    352354    257653    352500    352465    259385    319324    262008    303586    303155    257432    257509    257753    257554    257642
dram[9]:     257545    284543    352257    352437    259172    285334    285325    259361    257922    302908    303623    258254    257427    257893    352388    257508
dram[10]:     257461    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    258177    352411    352178    352452    257736
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7881861 n_act=8385 n_pre=8369 n_req=19244 n_rd=56912 n_write=11793 bw_util=0.01725
n_activity=335577 dram_eff=0.4095
bk0: 3512a 7912256i bk1: 3480a 7914005i bk2: 3308a 7920097i bk3: 3428a 7918381i bk4: 3500a 7914839i bk5: 3636a 7914813i bk6: 3552a 7917856i bk7: 3500a 7921698i bk8: 3328a 7918624i bk9: 3352a 7917093i bk10: 3324a 7917643i bk11: 3364a 7916404i bk12: 3856a 7913985i bk13: 3928a 7912313i bk14: 3864a 7906693i bk15: 3980a 7906327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7882237 n_act=8345 n_pre=8329 n_req=19137 n_rd=56660 n_write=11749 bw_util=0.01717
n_activity=335831 dram_eff=0.4074
bk0: 3604a 7911704i bk1: 3616a 7913399i bk2: 3396a 7916966i bk3: 3420a 7914414i bk4: 3468a 7915941i bk5: 3476a 7917945i bk6: 3416a 7919319i bk7: 3528a 7914202i bk8: 3512a 7915865i bk9: 3380a 7917130i bk10: 3300a 7917209i bk11: 3448a 7915775i bk12: 3576a 7916237i bk13: 3724a 7914848i bk14: 3836a 7911685i bk15: 3960a 7906904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7881653 n_act=8419 n_pre=8403 n_req=19267 n_rd=57064 n_write=11781 bw_util=0.01728
n_activity=338687 dram_eff=0.4065
bk0: 3612a 7913397i bk1: 3488a 7914118i bk2: 3372a 7921133i bk3: 3468a 7918143i bk4: 3540a 7914605i bk5: 3560a 7916961i bk6: 3480a 7917711i bk7: 3628a 7913982i bk8: 3328a 7916559i bk9: 3444a 7917053i bk10: 3380a 7918306i bk11: 3512a 7917749i bk12: 3652a 7913758i bk13: 3960a 7909742i bk14: 3772a 7913026i bk15: 3868a 7909205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26047
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7881669 n_act=8409 n_pre=8393 n_req=19268 n_rd=56996 n_write=11853 bw_util=0.01728
n_activity=337074 dram_eff=0.4085
bk0: 3608a 7914848i bk1: 3476a 7918699i bk2: 3508a 7915839i bk3: 3436a 7916101i bk4: 3576a 7918078i bk5: 3468a 7915362i bk6: 3484a 7918863i bk7: 3508a 7916607i bk8: 3456a 7914336i bk9: 3336a 7919239i bk10: 3456a 7918912i bk11: 3452a 7915423i bk12: 3856a 7911380i bk13: 3724a 7915492i bk14: 3816a 7912171i bk15: 3836a 7908768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261025
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7880892 n_act=8500 n_pre=8484 n_req=19490 n_rd=57172 n_write=12272 bw_util=0.01743
n_activity=341798 dram_eff=0.4063
bk0: 3660a 7915597i bk1: 3472a 7915333i bk2: 3420a 7917489i bk3: 3588a 7916652i bk4: 3472a 7916752i bk5: 3564a 7916433i bk6: 3428a 7917049i bk7: 3504a 7916997i bk8: 3400a 7911721i bk9: 3388a 7915464i bk10: 3460a 7916975i bk11: 3436a 7916533i bk12: 3812a 7911319i bk13: 3776a 7909196i bk14: 3860a 7910858i bk15: 3932a 7907438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7881029 n_act=8558 n_pre=8542 n_req=19412 n_rd=57144 n_write=12047 bw_util=0.01737
n_activity=341099 dram_eff=0.4057
bk0: 3612a 7913843i bk1: 3480a 7915480i bk2: 3380a 7917087i bk3: 3444a 7918852i bk4: 3576a 7915214i bk5: 3508a 7918136i bk6: 3560a 7916716i bk7: 3568a 7916435i bk8: 3508a 7915605i bk9: 3232a 7916497i bk10: 3352a 7917128i bk11: 3396a 7916089i bk12: 3808a 7911896i bk13: 3844a 7910359i bk14: 3868a 7908918i bk15: 4008a 7904544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256888
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7880480 n_act=8554 n_pre=8538 n_req=19520 n_rd=57704 n_write=12044 bw_util=0.01751
n_activity=342730 dram_eff=0.407
bk0: 3692a 7911356i bk1: 3632a 7914950i bk2: 3508a 7914374i bk3: 3428a 7915933i bk4: 3412a 7917936i bk5: 3416a 7915722i bk6: 3644a 7914589i bk7: 3700a 7914477i bk8: 3368a 7917294i bk9: 3360a 7918496i bk10: 3500a 7915708i bk11: 3484a 7916605i bk12: 3820a 7911508i bk13: 3888a 7912242i bk14: 3892a 7906300i bk15: 3960a 7904749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263482
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7881696 n_act=8425 n_pre=8409 n_req=19242 n_rd=56924 n_write=11866 bw_util=0.01727
n_activity=338323 dram_eff=0.4067
bk0: 3364a 7917181i bk1: 3524a 7913536i bk2: 3552a 7916383i bk3: 3396a 7920059i bk4: 3436a 7917930i bk5: 3548a 7915870i bk6: 3536a 7916903i bk7: 3548a 7920500i bk8: 3360a 7917263i bk9: 3356a 7919147i bk10: 3416a 7916517i bk11: 3476a 7913987i bk12: 3796a 7910628i bk13: 3800a 7912584i bk14: 4032a 7906147i bk15: 3784a 7908730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261214
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7881945 n_act=8356 n_pre=8340 n_req=19332 n_rd=56852 n_write=11827 bw_util=0.01724
n_activity=337521 dram_eff=0.407
bk0: 3512a 7915586i bk1: 3576a 7916492i bk2: 3476a 7918338i bk3: 3476a 7917977i bk4: 3472a 7918129i bk5: 3392a 7916230i bk6: 3556a 7918848i bk7: 3576a 7916903i bk8: 3428a 7915052i bk9: 3312a 7916206i bk10: 3460a 7917802i bk11: 3332a 7917091i bk12: 3808a 7912161i bk13: 3808a 7910887i bk14: 3884a 7908458i bk15: 3784a 7908822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258464
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7882810 n_act=8265 n_pre=8249 n_req=19033 n_rd=56460 n_write=11536 bw_util=0.01707
n_activity=331273 dram_eff=0.4105
bk0: 3516a 7917231i bk1: 3564a 7915389i bk2: 3340a 7917821i bk3: 3168a 7920442i bk4: 3496a 7918797i bk5: 3548a 7915743i bk6: 3588a 7919701i bk7: 3528a 7918967i bk8: 3292a 7916997i bk9: 3372a 7913934i bk10: 3396a 7918197i bk11: 3288a 7918417i bk12: 3832a 7914116i bk13: 3820a 7910451i bk14: 3872a 7910875i bk15: 3840a 7907152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7967320 n_nop=7882772 n_act=8198 n_pre=8182 n_req=19082 n_rd=56536 n_write=11632 bw_util=0.01711
n_activity=332656 dram_eff=0.4098
bk0: 3516a 7916101i bk1: 3612a 7914131i bk2: 3344a 7917961i bk3: 3432a 7918827i bk4: 3448a 7918809i bk5: 3436a 7916491i bk6: 3536a 7922131i bk7: 3552a 7916617i bk8: 3376a 7918026i bk9: 3436a 7917668i bk10: 3396a 7917533i bk11: 3264a 7918109i bk12: 3692a 7914395i bk13: 3864a 7910006i bk14: 3772a 7911356i bk15: 3860a 7906468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258198

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7061, Miss_rate = 0.048, Pending_hits = 1167, Reservation_fails = 5
L2_cache_bank[1]: Access = 148856, Miss = 7167, Miss_rate = 0.048, Pending_hits = 1185, Reservation_fails = 3
L2_cache_bank[2]: Access = 147823, Miss = 7027, Miss_rate = 0.048, Pending_hits = 1147, Reservation_fails = 6
L2_cache_bank[3]: Access = 148284, Miss = 7138, Miss_rate = 0.048, Pending_hits = 1159, Reservation_fails = 9
L2_cache_bank[4]: Access = 147672, Miss = 7034, Miss_rate = 0.048, Pending_hits = 1138, Reservation_fails = 10
L2_cache_bank[5]: Access = 148430, Miss = 7232, Miss_rate = 0.049, Pending_hits = 1173, Reservation_fails = 3
L2_cache_bank[6]: Access = 149351, Miss = 7190, Miss_rate = 0.048, Pending_hits = 1158, Reservation_fails = 7
L2_cache_bank[7]: Access = 148038, Miss = 7059, Miss_rate = 0.048, Pending_hits = 1141, Reservation_fails = 12
L2_cache_bank[8]: Access = 148602, Miss = 7128, Miss_rate = 0.048, Pending_hits = 1179, Reservation_fails = 8
L2_cache_bank[9]: Access = 148850, Miss = 7165, Miss_rate = 0.048, Pending_hits = 1156, Reservation_fails = 2
L2_cache_bank[10]: Access = 148576, Miss = 7166, Miss_rate = 0.048, Pending_hits = 1133, Reservation_fails = 3
L2_cache_bank[11]: Access = 148852, Miss = 7120, Miss_rate = 0.048, Pending_hits = 1169, Reservation_fails = 5
L2_cache_bank[12]: Access = 148563, Miss = 7209, Miss_rate = 0.049, Pending_hits = 1168, Reservation_fails = 3
L2_cache_bank[13]: Access = 149723, Miss = 7217, Miss_rate = 0.048, Pending_hits = 1151, Reservation_fails = 7
L2_cache_bank[14]: Access = 148753, Miss = 7123, Miss_rate = 0.048, Pending_hits = 1137, Reservation_fails = 2
L2_cache_bank[15]: Access = 148540, Miss = 7108, Miss_rate = 0.048, Pending_hits = 1114, Reservation_fails = 1
L2_cache_bank[16]: Access = 169949, Miss = 7149, Miss_rate = 0.042, Pending_hits = 1314, Reservation_fails = 5
L2_cache_bank[17]: Access = 148545, Miss = 7064, Miss_rate = 0.048, Pending_hits = 1140, Reservation_fails = 6
L2_cache_bank[18]: Access = 147151, Miss = 7083, Miss_rate = 0.048, Pending_hits = 1122, Reservation_fails = 7
L2_cache_bank[19]: Access = 147135, Miss = 7032, Miss_rate = 0.048, Pending_hits = 1143, Reservation_fails = 6
L2_cache_bank[20]: Access = 147085, Miss = 7020, Miss_rate = 0.048, Pending_hits = 1139, Reservation_fails = 4
L2_cache_bank[21]: Access = 148069, Miss = 7114, Miss_rate = 0.048, Pending_hits = 1124, Reservation_fails = 3
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 156606
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 25457
L2_total_cache_reservation_fails = 117
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2095034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007197
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2311
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.3581
	minimum = 6
	maximum = 1414
Network latency average = 36.3158
	minimum = 6
	maximum = 1148
Slowest packet = 2636853
Flit latency average = 30.2923
	minimum = 6
	maximum = 1147
Slowest flit = 4300972
Fragmentation average = 0.0667468
	minimum = 0
	maximum = 687
Injected packet rate average = 0.0425043
	minimum = 0.0367154 (at node 7)
	maximum = 0.0486372 (at node 45)
Accepted packet rate average = 0.0425043
	minimum = 0.0367154 (at node 7)
	maximum = 0.0486372 (at node 45)
Injected flit rate average = 0.0758323
	minimum = 0.0479539 (at node 7)
	maximum = 0.110388 (at node 45)
Accepted flit rate average= 0.0758323
	minimum = 0.0624836 (at node 46)
	maximum = 0.0927299 (at node 15)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.1444 (15 samples)
	minimum = 6 (15 samples)
	maximum = 412.4 (15 samples)
Network latency average = 18.5121 (15 samples)
	minimum = 6 (15 samples)
	maximum = 322.533 (15 samples)
Flit latency average = 19.1442 (15 samples)
	minimum = 6 (15 samples)
	maximum = 321.8 (15 samples)
Fragmentation average = 0.00676259 (15 samples)
	minimum = 0 (15 samples)
	maximum = 97.1333 (15 samples)
Injected packet rate average = 0.0271608 (15 samples)
	minimum = 0.0220084 (15 samples)
	maximum = 0.0903874 (15 samples)
Accepted packet rate average = 0.0271608 (15 samples)
	minimum = 0.0220084 (15 samples)
	maximum = 0.0903874 (15 samples)
Injected flit rate average = 0.0418338 (15 samples)
	minimum = 0.0288428 (15 samples)
	maximum = 0.111052 (15 samples)
Accepted flit rate average = 0.0418338 (15 samples)
	minimum = 0.0312395 (15 samples)
	maximum = 0.167663 (15 samples)
Injected packet size average = 1.54023 (15 samples)
Accepted packet size average = 1.54023 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 45 sec (5505 sec)
gpgpu_simulation_rate = 16329 (inst/sec)
gpgpu_simulation_rate = 1391 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15150
gpu_sim_insn = 5617924
gpu_ipc =     370.8201
gpu_tot_sim_cycle = 7898365
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      12.0927
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1939081
gpu_stall_icnt2sh    = 7300493
partiton_reqs_in_parallel = 333158
partiton_reqs_in_parallel_total    = 92458111
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =      11.7482
partiton_reqs_in_parallel_util = 333158
partiton_reqs_in_parallel_util_total    = 92458111
gpu_sim_cycle_parition_util = 15150
gpu_tot_sim_cycle_parition_util    = 4289327
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      21.5569
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.6040 GB/Sec
L2_BW_total  =      39.9039 GB/Sec
gpu_total_sim_rate=17160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5663, 5324, 5000, 5228, 4918, 5385, 5470, 5212, 5347, 5173, 5172, 5717, 5210, 5841, 5491, 5093, 4297, 4654, 4772, 4717, 4893, 4838, 4544, 4611, 4502, 4909, 5103, 4897, 4683, 4680, 4631, 4371, 3941, 4866, 3881, 3942, 3902, 4051, 3941, 3944, 4514, 3909, 3911, 3884, 4272, 4484, 3899, 3652, 4032, 4014, 3812, 4074, 4093, 4343, 3732, 4205, 3897, 3986, 3950, 4139, 3547, 4293, 3716, 4332, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 9129077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9088532
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35659
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12120524	W0_Idle:93122148	W0_Scoreboard:127677055	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1566 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 7898364 
mrq_lat_table:122238 	2992 	3545 	25178 	13410 	7726 	9854 	14343 	14449 	3988 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625504 	611153 	19876 	9265 	3491 	4019 	8921 	10921 	8289 	10374 	13101 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	754311 	232121 	1033871 	556133 	332671 	325791 	25800 	3191 	2633 	3198 	4000 	8836 	10832 	8218 	10374 	13101 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	623020 	548296 	926136 	138261 	18526 	479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	1032872 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2198 	381 	126 	54 	36 	17 	38 	29 	38 	32 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        44        26        22        16        16        16        16        30        27        40        47        45        48        45        46 
dram[1]:        44        41        23        30        16        16        17        16        30        30        42        41        42        45        27        29 
dram[2]:        47        40        16        19        16        16        16        16        30        29        43        44        36        44        45        30 
dram[3]:        47        45        22        27        17        16        16        16        30        27        35        43        37        20        41        45 
dram[4]:        33        32        16        27        16        16        16        16        30        30        39        46        45        29        47        46 
dram[5]:        45        24        26        28        16        16        16        16        29        30        44        31        46        37        30        43 
dram[6]:        46        37        16        22        16        16        17        16        30        30        25        44        45        40        42        43 
dram[7]:        22        45        29        23        16        16        16        16        30        29        40        40        42        24        40        46 
dram[8]:        37        29        24        37        16        16        17        16        30        30        44        46        91        26        43        41 
dram[9]:        43        22        16        27        16        16        16        16        34        33        42        46        28        34        32        46 
dram[10]:        18        27        31        30        17        16        16        16        32        33        44        44        45        46        47        45 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221709    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    221217    234623    241603    307204    276583    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    231799    231934    235411    233230    242230    332191    220936    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221283    563382    237344    352026    322584 
dram[5]:    257145    240746    218524    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    227049 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    234601    240684    280571    233105    275217    252139    287823    285208    243602    239098    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    223456    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.372849  2.586134  2.530752  2.655889  2.114082  2.088737  2.138489  2.262136  2.353061  2.341513  2.437367  2.374749  2.447038  2.476950  2.261905  2.345104 
dram[1]:  2.417293  2.480392  2.494601  2.468619  2.161290  2.144195  2.168906  2.151351  2.287823  2.318982  2.402516  2.495868  2.537678  2.478343  2.375862  2.258621 
dram[2]:  2.423440  2.437870  2.481482  2.565217  2.127012  2.125673  2.108656  2.203267  2.414938  2.358974  2.348089  2.360153  2.472275  2.516814  2.317869  2.338333 
dram[3]:  2.438462  2.494824  2.639560  2.526539  2.233645  2.077338  2.180113  2.235405  2.290262  2.301397  2.566524  2.514344  2.295000  2.424581  2.280265  2.250809 
dram[4]:  2.507782  2.469512  2.514039  2.562887  2.178030  2.170290  2.217476  2.152878  2.337812  2.338491  2.313688  2.565678  2.383681  2.413854  2.235200  2.322581 
dram[5]:  2.315885  2.415170  2.583710  2.577922  2.106643  2.195857  2.125442  2.152330  2.406250  2.333333  2.331361  2.478170  2.376963  2.388112  2.280130  2.233588 
dram[6]:  2.409346  2.465483  2.543525  2.570796  2.072727  2.138318  2.125654  2.213523  2.348697  2.424431  2.346899  2.438384  2.366148  2.424562  2.312903  2.268331 
dram[7]:  2.406639  2.463366  2.507158  2.548246  2.224449  2.121646  2.126334  2.229323  2.268627  2.386694  2.368836  2.373796  2.426229  2.460838  2.228442  2.337884 
dram[8]:  2.436874  2.406189  2.397177  2.581498  2.146342  2.163776  2.132635  2.233645  2.388330  2.424947  2.572340  2.506356  2.825088  2.341969  2.201268  2.371930 
dram[9]:  2.515400  2.541752  2.537445  2.548544  2.175701  2.114545  2.276316  2.191011  2.336000  2.359438  2.437759  2.535714  2.356401  2.323680  2.308458  2.341137 
dram[10]:  2.647059  2.475915  2.519101  2.577528  2.121951  2.107607  2.167910  2.208955  2.477459  2.405622  2.580435  2.469697  2.429098  2.396259  2.415789  2.308333 
average row locality = 217837/92693 = 2.350091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       894       886       842       871       877       911       888       875       842       848       847       857       980       998       982      1011 
dram[1]:       917       920       863       869       868       871       854       882       888       855       841       878       910       947       975      1006 
dram[2]:       919       888       858       882       888       892       870       907       842       871       861       894       929      1006       959       983 
dram[3]:       918       885       892       875       896       869       871       877       874       844       880       879       980       947       970       975 
dram[4]:       931       884       870       912       870       893       857       876       860       857       881       875       969       960       981       999 
dram[5]:       919       886       860       876       894       878       890       892       887       818       854       865       968       977       983      1018 
dram[6]:       939       924       891       871       855       857       911       925       852       850       891       887       971       988       989      1006 
dram[7]:       857       897       902       863       860       888       884       887       850       849       870       885       965       966      1024       962 
dram[8]:       894       910       883       883       869       850       889       894       867       838       881       849       969       968       987       962 
dram[9]:       895       907       850       806       875       887       897       882       834       854       865       838       974       971       984       976 
dram[10]:       895       919       851       872       863       860       884       888       855       870       865       832       939       982       959       981 
total reads: 158593
bank skew: 1024/806 = 1.27
chip skew: 14607/14295 = 1.02
number of total write accesses:
dram[0]:       347       345       269       279       309       313       301       290       311       297       301       328       383       399       443       450 
dram[1]:       369       345       292       311       271       274       276       312       352       330       305       330       336       369       403       435 
dram[2]:       363       348       281       298       301       292       275       307       322       325       306       338       364       416       390       420 
dram[3]:       350       320       309       315       299       286       291       310       349       309       316       348       397       355       405       416 
dram[4]:       358       331       294       331       280       305       285       321       358       352       336       336       404       399       416       441 
dram[5]:       364       324       282       315       311       288       313       309       345       302       328       327       394       389       417       445 
dram[6]:       350       326       307       291       285       287       307       319       320       321       320       320       399       394       445       448 
dram[7]:       303       347       324       299       250       298       311       299       307       299       331       347       367       385       449       408 
dram[8]:       322       334       306       289       275       273       333       301       320       309       328       334       630       388       402       390 
dram[9]:       330       341       302       244       289       276       314       288       334       321       310       298       388       393       408       424 
dram[10]:       320       366       270       275       268       276       278       296       354       328       322       309       380       427       418       404 
total reads: 59244
bank skew: 630/244 = 2.58
chip skew: 5547/5260 = 1.05
average mf latency per bank:
dram[0]:      23298     23325     28089     26729     25492     25161     27772     27088     24628     24450     25493     22379     20671     20882     19427     19821
dram[1]:      22065     24942     26660     27104     26137     26188     27371     25653     24711     23965     24285     23022     23297     21532     20017     19571
dram[2]:      23034     23863     25945     26980     26582     25127     27517     27130     25118     24082     24146     22719     21780     21180     22090     20011
dram[3]:      23967     23579     27543     26230     24755     26178     25582     28838     22256     24966     24576     23277     20203     22113     20533     19711
dram[4]:      22980     24734     26961     25880     26961     26462     26330     25880     25411     23435     23493     24332     20690     20748     20112     19380
dram[5]:      22829     24297     27819     25308     26634     25590     26200     26151     23753     24201     23996     23902     19101     21841     20419     19076
dram[6]:      22431     24641     25983     25913     26396     25262     25870     26848     25572     23311     24031     23684     19746     21708     19563     18321
dram[7]:      24125     24251     26221     26082     27434     25353     25770     27161     24950     24031     23574     22289     20778     21004     18989     19977
dram[8]:      25100     24471     26057     27108     27830     27516     24617     27652     24044     26173     23832     22779     22280     21545     20724     20741
dram[9]:      24846     24238     25999     27442     25824     25329     25534     28681     23239     24617     25584     24018     20095     20969     20179     20268
dram[10]:      23742     23172     27316     26338     26684     27654     28661     27080     23545     25154     25286     23035     21026     20194     20357     19999
maximum mf latency per bank:
dram[0]:     352560    257762    284866    257636    319201    352446    319441    259301    285668    259411    258079    322845    257913    352475    257806    267770
dram[1]:     257437    352350    352518    257574    352382    259254    259286    319761    259359    276433    258165    323226    303567    257431    257422    260391
dram[2]:     257610    285227    319380    257523    319629    257590    261581    259993    261793    259390    323220    258049    257910    257463    351936    257422
dram[3]:     284381    257485    352131    257584    319897    285304    259817    259842    262007    276529    303577    303442    257481    257460    257495    257350
dram[4]:     267903    257484    319331    352427    259236    319120    259479    285392    276281    261820    258288    352363    257492    258082    260615    258026
dram[5]:     267714    257557    352442    257480    352453    285561    259589    259610    285396    261692    303540    257983    257370    257490    352442    257486
dram[6]:     257491    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    257317    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    257921    258185    257477    257470    257470
dram[8]:     285237    257662    352354    257653    352500    352465    259385    319324    262008    303586    303155    257432    257509    257753    257554    257642
dram[9]:     257545    284543    352257    352437    259172    285334    285325    259361    257922    302908    303623    258254    257427    257893    352388    257508
dram[10]:     257461    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    258177    352411    352178    352452    257736
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7908799 n_act=8413 n_pre=8397 n_req=19774 n_rd=57636 n_write=12205 bw_util=0.01747
n_activity=341837 dram_eff=0.4086
bk0: 3576a 7939962i bk1: 3544a 7941621i bk2: 3368a 7947720i bk3: 3484a 7946058i bk4: 3508a 7942884i bk5: 3644a 7942860i bk6: 3552a 7945952i bk7: 3500a 7949713i bk8: 3368a 7946213i bk9: 3392a 7944796i bk10: 3388a 7945132i bk11: 3428a 7944015i bk12: 3920a 7941577i bk13: 3992a 7939907i bk14: 3928a 7934343i bk15: 4044a 7933939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7909207 n_act=8374 n_pre=8358 n_req=19654 n_rd=57376 n_write=12135 bw_util=0.01739
n_activity=342049 dram_eff=0.4064
bk0: 3668a 7939298i bk1: 3680a 7941061i bk2: 3452a 7944562i bk3: 3476a 7942060i bk4: 3472a 7944005i bk5: 3484a 7945896i bk6: 3416a 7947445i bk7: 3528a 7942330i bk8: 3552a 7943511i bk9: 3420a 7944775i bk10: 3364a 7944793i bk11: 3512a 7943295i bk12: 3640a 7943885i bk13: 3788a 7942489i bk14: 3900a 7939412i bk15: 4024a 7934533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2646
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7908607 n_act=8443 n_pre=8427 n_req=19795 n_rd=57796 n_write=12177 bw_util=0.0175
n_activity=344965 dram_eff=0.4057
bk0: 3676a 7941078i bk1: 3552a 7941752i bk2: 3432a 7948777i bk3: 3528a 7945782i bk4: 3552a 7942587i bk5: 3568a 7944963i bk6: 3480a 7945843i bk7: 3628a 7942081i bk8: 3368a 7944175i bk9: 3484a 7944699i bk10: 3444a 7945895i bk11: 3576a 7945295i bk12: 3716a 7941280i bk13: 4024a 7937323i bk14: 3836a 7940587i bk15: 3932a 7936868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261241
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7908613 n_act=8431 n_pre=8415 n_req=19807 n_rd=57728 n_write=12263 bw_util=0.01751
n_activity=343221 dram_eff=0.4078
bk0: 3672a 7942467i bk1: 3540a 7946274i bk2: 3568a 7943497i bk3: 3500a 7943748i bk4: 3584a 7946141i bk5: 3476a 7943272i bk6: 3484a 7946872i bk7: 3508a 7944724i bk8: 3496a 7941998i bk9: 3376a 7946905i bk10: 3520a 7946572i bk11: 3516a 7943007i bk12: 3920a 7938954i bk13: 3788a 7943117i bk14: 3880a 7939837i bk15: 3900a 7936335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261934
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7907840 n_act=8525 n_pre=8509 n_req=20022 n_rd=57900 n_write=12676 bw_util=0.01765
n_activity=348103 dram_eff=0.4055
bk0: 3724a 7943236i bk1: 3536a 7942962i bk2: 3480a 7945137i bk3: 3648a 7944280i bk4: 3480a 7944809i bk5: 3572a 7944484i bk6: 3428a 7945147i bk7: 3504a 7945053i bk8: 3440a 7939346i bk9: 3428a 7943123i bk10: 3524a 7944535i bk11: 3500a 7944057i bk12: 3876a 7938803i bk13: 3840a 7936805i bk14: 3924a 7938510i bk15: 3996a 7935113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271906
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7908033 n_act=8580 n_pre=8564 n_req=19918 n_rd=57860 n_write=12413 bw_util=0.01758
n_activity=347275 dram_eff=0.4047
bk0: 3676a 7941480i bk1: 3544a 7943128i bk2: 3440a 7944763i bk3: 3504a 7946568i bk4: 3576a 7943341i bk5: 3512a 7946205i bk6: 3560a 7944815i bk7: 3568a 7944567i bk8: 3548a 7943304i bk9: 3272a 7944173i bk10: 3416a 7944647i bk11: 3460a 7943609i bk12: 3872a 7939526i bk13: 3908a 7937959i bk14: 3932a 7936589i bk15: 4072a 7932123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257589
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7907401 n_act=8588 n_pre=8572 n_req=20046 n_rd=58428 n_write=12461 bw_util=0.01773
n_activity=348955 dram_eff=0.4063
bk0: 3756a 7938998i bk1: 3696a 7942471i bk2: 3564a 7942062i bk3: 3484a 7943583i bk4: 3420a 7945919i bk5: 3428a 7943575i bk6: 3644a 7942670i bk7: 3700a 7942575i bk8: 3408a 7944966i bk9: 3400a 7946048i bk10: 3564a 7943246i bk11: 3548a 7944094i bk12: 3884a 7939144i bk13: 3952a 7939857i bk14: 3956a 7933963i bk15: 4024a 7932263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264117
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7908720 n_act=8446 n_pre=8430 n_req=19733 n_rd=57636 n_write=12218 bw_util=0.01747
n_activity=344304 dram_eff=0.4058
bk0: 3428a 7944892i bk1: 3588a 7941182i bk2: 3608a 7944151i bk3: 3452a 7947707i bk4: 3440a 7946003i bk5: 3552a 7943942i bk6: 3536a 7945030i bk7: 3548a 7948586i bk8: 3400a 7944956i bk9: 3396a 7946823i bk10: 3480a 7944172i bk11: 3540a 7941639i bk12: 3860a 7938383i bk13: 3864a 7940254i bk14: 4096a 7933894i bk15: 3848a 7936365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261754
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7908830 n_act=8384 n_pre=8368 n_req=19927 n_rd=57572 n_write=12296 bw_util=0.01748
n_activity=344254 dram_eff=0.4059
bk0: 3576a 7943369i bk1: 3640a 7944210i bk2: 3532a 7946080i bk3: 3532a 7945677i bk4: 3476a 7946196i bk5: 3400a 7944280i bk6: 3556a 7946977i bk7: 3576a 7945037i bk8: 3468a 7942492i bk9: 3352a 7943658i bk10: 3524a 7945565i bk11: 3396a 7944700i bk12: 3876a 7939654i bk13: 3872a 7938550i bk14: 3948a 7936180i bk15: 3848a 7936552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260113
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7909779 n_act=8289 n_pre=8273 n_req=19555 n_rd=57180 n_write=11929 bw_util=0.01729
n_activity=337435 dram_eff=0.4096
bk0: 3580a 7944944i bk1: 3628a 7943066i bk2: 3400a 7945405i bk3: 3224a 7948106i bk4: 3500a 7946873i bk5: 3548a 7943871i bk6: 3588a 7947785i bk7: 3528a 7947051i bk8: 3336a 7944551i bk9: 3416a 7941571i bk10: 3460a 7945793i bk11: 3352a 7946019i bk12: 3896a 7941810i bk13: 3884a 7938185i bk14: 3936a 7938360i bk15: 3904a 7934730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259351
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7995450 n_nop=7909738 n_act=8221 n_pre=8205 n_req=19606 n_rd=57260 n_write=12026 bw_util=0.01733
n_activity=339027 dram_eff=0.4087
bk0: 3580a 7943674i bk1: 3676a 7941828i bk2: 3404a 7945581i bk3: 3488a 7946545i bk4: 3452a 7946884i bk5: 3440a 7944557i bk6: 3536a 7950259i bk7: 3552a 7944745i bk8: 3420a 7945682i bk9: 3480a 7945281i bk10: 3460a 7945018i bk11: 3328a 7945619i bk12: 3756a 7942007i bk13: 3928a 7937570i bk14: 3836a 7938903i bk15: 3924a 7934048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7152, Miss_rate = 0.048, Pending_hits = 1240, Reservation_fails = 9
L2_cache_bank[1]: Access = 150344, Miss = 7257, Miss_rate = 0.048, Pending_hits = 1259, Reservation_fails = 6
L2_cache_bank[2]: Access = 149311, Miss = 7116, Miss_rate = 0.048, Pending_hits = 1219, Reservation_fails = 8
L2_cache_bank[3]: Access = 149772, Miss = 7228, Miss_rate = 0.048, Pending_hits = 1230, Reservation_fails = 19
L2_cache_bank[4]: Access = 149160, Miss = 7126, Miss_rate = 0.048, Pending_hits = 1211, Reservation_fails = 12
L2_cache_bank[5]: Access = 149918, Miss = 7323, Miss_rate = 0.049, Pending_hits = 1245, Reservation_fails = 4
L2_cache_bank[6]: Access = 150839, Miss = 7281, Miss_rate = 0.048, Pending_hits = 1238, Reservation_fails = 10
L2_cache_bank[7]: Access = 149526, Miss = 7151, Miss_rate = 0.048, Pending_hits = 1216, Reservation_fails = 16
L2_cache_bank[8]: Access = 150090, Miss = 7219, Miss_rate = 0.048, Pending_hits = 1253, Reservation_fails = 10
L2_cache_bank[9]: Access = 150338, Miss = 7256, Miss_rate = 0.048, Pending_hits = 1232, Reservation_fails = 3
L2_cache_bank[10]: Access = 150064, Miss = 7255, Miss_rate = 0.048, Pending_hits = 1197, Reservation_fails = 4
L2_cache_bank[11]: Access = 150340, Miss = 7210, Miss_rate = 0.048, Pending_hits = 1240, Reservation_fails = 7
L2_cache_bank[12]: Access = 150051, Miss = 7299, Miss_rate = 0.049, Pending_hits = 1238, Reservation_fails = 3
L2_cache_bank[13]: Access = 151211, Miss = 7308, Miss_rate = 0.048, Pending_hits = 1221, Reservation_fails = 13
L2_cache_bank[14]: Access = 150240, Miss = 7212, Miss_rate = 0.048, Pending_hits = 1190, Reservation_fails = 2
L2_cache_bank[15]: Access = 150024, Miss = 7197, Miss_rate = 0.048, Pending_hits = 1183, Reservation_fails = 3
L2_cache_bank[16]: Access = 179602, Miss = 7239, Miss_rate = 0.040, Pending_hits = 1458, Reservation_fails = 9
L2_cache_bank[17]: Access = 150021, Miss = 7154, Miss_rate = 0.048, Pending_hits = 1213, Reservation_fails = 8
L2_cache_bank[18]: Access = 148630, Miss = 7174, Miss_rate = 0.048, Pending_hits = 1195, Reservation_fails = 12
L2_cache_bank[19]: Access = 148611, Miss = 7121, Miss_rate = 0.048, Pending_hits = 1215, Reservation_fails = 7
L2_cache_bank[20]: Access = 148569, Miss = 7111, Miss_rate = 0.048, Pending_hits = 1216, Reservation_fails = 8
L2_cache_bank[21]: Access = 149553, Miss = 7204, Miss_rate = 0.048, Pending_hits = 1192, Reservation_fails = 4
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 158593
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 27101
L2_total_cache_reservation_fails = 177
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3955
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 177
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.9669
	minimum = 6
	maximum = 839
Network latency average = 44.2453
	minimum = 6
	maximum = 588
Slowest packet = 6571769
Flit latency average = 52.8642
	minimum = 6
	maximum = 587
Slowest flit = 11323518
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539376
	minimum = 0.042247 (at node 10)
	maximum = 0.318602 (at node 44)
Accepted packet rate average = 0.0539376
	minimum = 0.042247 (at node 10)
	maximum = 0.318602 (at node 44)
Injected flit rate average = 0.0809063
	minimum = 0.0608621 (at node 45)
	maximum = 0.330847 (at node 44)
Accepted flit rate average= 0.0809063
	minimum = 0.0506964 (at node 10)
	maximum = 0.624959 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.4458 (16 samples)
	minimum = 6 (16 samples)
	maximum = 439.062 (16 samples)
Network latency average = 20.1205 (16 samples)
	minimum = 6 (16 samples)
	maximum = 339.125 (16 samples)
Flit latency average = 21.2517 (16 samples)
	minimum = 6 (16 samples)
	maximum = 338.375 (16 samples)
Fragmentation average = 0.00633993 (16 samples)
	minimum = 0 (16 samples)
	maximum = 91.0625 (16 samples)
Injected packet rate average = 0.0288343 (16 samples)
	minimum = 0.0232733 (16 samples)
	maximum = 0.104651 (16 samples)
Accepted packet rate average = 0.0288343 (16 samples)
	minimum = 0.0232733 (16 samples)
	maximum = 0.104651 (16 samples)
Injected flit rate average = 0.0442758 (16 samples)
	minimum = 0.030844 (16 samples)
	maximum = 0.124789 (16 samples)
Accepted flit rate average = 0.0442758 (16 samples)
	minimum = 0.0324555 (16 samples)
	maximum = 0.196244 (16 samples)
Injected packet size average = 1.53552 (16 samples)
Accepted packet size average = 1.53552 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 46 sec (5566 sec)
gpgpu_simulation_rate = 17160 (inst/sec)
gpgpu_simulation_rate = 1419 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 840960
gpu_sim_insn = 15785486
gpu_ipc =      18.7708
gpu_tot_sim_cycle = 8966547
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      12.4126
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3298104
gpu_stall_icnt2sh    = 11340741
partiton_reqs_in_parallel = 17142097
partiton_reqs_in_parallel_total    = 92791269
partiton_level_parallism =      20.3840
partiton_level_parallism_total  =      12.2604
partiton_reqs_in_parallel_util = 17142097
partiton_reqs_in_parallel_util_total    = 92791269
gpu_sim_cycle_parition_util = 834563
gpu_tot_sim_cycle_parition_util    = 4304477
partiton_level_parallism_util =      20.5402
partiton_level_parallism_util_total  =      21.3918
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     135.1070 GB/Sec
L2_BW_total  =      47.8217 GB/Sec
gpu_total_sim_rate=16188

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6892, 6452, 6057, 6393, 5935, 6455, 6555, 6180, 6463, 6322, 6255, 6704, 6232, 6957, 6559, 6224, 5330, 5677, 5839, 5739, 6014, 5821, 5579, 5740, 5693, 6025, 6210, 5944, 5769, 5822, 5672, 5359, 4862, 5769, 4737, 4801, 4764, 4862, 4839, 4752, 5357, 4804, 4728, 4784, 5100, 5321, 4786, 4566, 4800, 4782, 4707, 4894, 4963, 5218, 4586, 5035, 4740, 4830, 4754, 5004, 4419, 5137, 4572, 5138, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 12809433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12736029
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 68518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16032967	W0_Idle:109328182	W0_Scoreboard:153264382	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1825 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 8966232 
mrq_lat_table:177514 	4437 	5173 	35762 	21291 	12186 	16165 	24136 	24671 	7464 	213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3324512 	1050556 	33962 	16992 	7094 	6989 	15918 	16831 	11452 	16210 	23119 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	952385 	263100 	1374053 	832200 	437910 	479215 	77467 	5855 	5300 	6327 	6876 	15817 	16621 	11345 	16210 	23119 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	766969 	845575 	1509484 	224795 	32213 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	1050071 	56284 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2477 	535 	199 	89 	43 	24 	43 	38 	46 	36 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        47        26        43        16        16        16        16        30        29        40        47        46        48        45        46 
dram[1]:        44        44        23        42        16        16        17        16        30        30        44        41        43        45        45        41 
dram[2]:        47        43        43        46        16        16        16        16        30        30        43        44        36        46        45        46 
dram[3]:        48        45        46        50        17        16        16        16        30        30        45        47        46        45        45        45 
dram[4]:        33        46        47        44        16        16        16        16        30        30        44        46        45        45        47        46 
dram[5]:        45        48        44        44        16        16        16        16        30        30        44        31        46        37        42        43 
dram[6]:        46        37        39        42        16        16        17        16        30        30        44        44        45        43        44        43 
dram[7]:        38        45        29        36        16        16        16        16        30        30        43        43        43        44        40        46 
dram[8]:        44        41        37        37        16        16        17        16        30        30        44        46        91        47        43        46 
dram[9]:        46        45        48        40        16        16        16        16        34        33        42        46        43        43        32        46 
dram[10]:        44        46        31        41        17        16        16        16        33        33        44        44        47        46        48        45 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221709    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    229062    234623    241603    307204    276583    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    231799    231934    235411    233230    242230    332191    221123    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221503    563382    237344    352026    322584 
dram[5]:    257145    240746    223839    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    227049 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    234601    240684    280571    233105    275217    252139    287823    285208    243602    239098    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    223456    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.293317  2.438503  2.472059  2.584733  2.097926  2.090803  2.127229  2.240554  2.242347  2.251276  2.293734  2.224816  2.332961  2.373864  2.187243  2.201015 
dram[1]:  2.356448  2.395466  2.427567  2.448864  2.115621  2.128114  2.112845  2.131765  2.195652  2.216687  2.302510  2.300000  2.391304  2.353151  2.193242  2.164622 
dram[2]:  2.363980  2.419060  2.460641  2.535559  2.118545  2.109654  2.086854  2.176540  2.233750  2.312011  2.239558  2.243013  2.368932  2.390817  2.202572  2.237645 
dram[3]:  2.379974  2.437247  2.534483  2.477716  2.193939  2.051462  2.150000  2.155397  2.169286  2.190715  2.344031  2.333753  2.266740  2.341260  2.176842  2.162023 
dram[4]:  2.402049  2.383091  2.456738  2.493827  2.128266  2.143541  2.184823  2.138408  2.207981  2.235220  2.246675  2.383917  2.328844  2.287140  2.134419  2.199595 
dram[5]:  2.301587  2.340206  2.544379  2.570370  2.094186  2.118064  2.094318  2.126874  2.240964  2.174782  2.232078  2.342308  2.288117  2.286339  2.138071  2.134843 
dram[6]:  2.355828  2.415243  2.446867  2.457983  2.054632  2.115291  2.101925  2.188745  2.229630  2.262626  2.246377  2.299875  2.260776  2.310306  2.181275  2.182460 
dram[7]:  2.317481  2.366879  2.445491  2.482219  2.157107  2.114793  2.155689  2.170878  2.194479  2.212608  2.267726  2.259880  2.376639  2.395884  2.138614  2.203934 
dram[8]:  2.346154  2.355932  2.382950  2.482419  2.059565  2.134422  2.129989  2.164706  2.251250  2.244025  2.311801  2.345758  2.590755  2.344548  2.093812  2.196162 
dram[9]:  2.434724  2.425166  2.532234  2.532385  2.116061  2.107399  2.206980  2.168067  2.237624  2.306701  2.270101  2.299355  2.319270  2.293660  2.126126  2.217716 
dram[10]:  2.447861  2.393401  2.490483  2.517544  2.063981  2.064593  2.128842  2.165259  2.328264  2.257251  2.376640  2.307791  2.359670  2.356195  2.232731  2.185303 
average row locality = 329012/145280 = 2.264675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1363      1347      1291      1304      1346      1355      1343      1333      1283      1302      1294      1308      1503      1502      1489      1526 
dram[1]:      1406      1401      1307      1300      1316      1343      1318      1337      1319      1294      1283      1346      1405      1442      1483      1513 
dram[2]:      1383      1360      1290      1318      1346      1338      1332      1364      1292      1309      1331      1346      1423      1519      1467      1506 
dram[3]:      1381      1349      1329      1323      1353      1318      1326      1340      1298      1288      1337      1332      1480      1435      1479      1483 
dram[4]:      1396      1345      1303      1358      1336      1344      1325      1349      1306      1291      1343      1328      1484      1466      1493      1520 
dram[5]:      1385      1349      1302      1306      1344      1338      1358      1363      1337      1268      1321      1318      1465      1493      1494      1534 
dram[6]:      1418      1378      1349      1325      1301      1306      1367      1383      1306      1305      1352      1344      1485      1481      1520      1520 
dram[7]:      1344      1369      1357      1309      1320      1337      1336      1349      1288      1306      1333      1348      1459      1445      1529      1494 
dram[8]:      1365      1357      1331      1333      1343      1294      1357      1357      1320      1297      1346      1310      1479      1462      1504      1472 
dram[9]:      1355      1362      1282      1244      1339      1337      1363      1349      1292      1303      1319      1305      1469      1479      1512      1478 
dram[10]:      1369      1382      1299      1316      1319      1306      1352      1347      1310      1305      1323      1301      1437      1499      1481      1480 
total reads: 241043
bank skew: 1534/1244 = 1.23
chip skew: 22140/21788 = 1.02
number of total write accesses:
dram[0]:       490       477       390       389       475       441       446       446       475       463       463       503       585       587       637       642 
dram[1]:       531       501       419       424       404       451       442       475       499       486       460       517       520       537       594       604 
dram[2]:       494       493       398       429       459       432       446       473       495       462       492       500       529       616       588       622 
dram[3]:       473       457       435       456       457       436       437       477       496       458       489       521       585       534       589       612 
dram[4]:       480       459       429       460       456       448       460       505       520       486       515       510       591       597       603       651 
dram[5]:       500       467       418       429       457       456       485       481       523       474       516       509       576       599       612       635 
dram[6]:       502       460       447       430       429       437       489       484       500       487       508       489       613       559       670       645 
dram[7]:       459       489       460       436       410       450       464       455       461       484       522       539       535       534       631       635 
dram[8]:       465       450       430       432       455       405       511       483       481       487       515       515       819       559       594       588 
dram[9]:       454       469       407       359       466       429       471       457       516       487       488       477       565       583       612       600 
dram[10]:       462       504       402       406       423       420       449       448       527       485       488       506       564       631       620       572 
total reads: 87969
bank skew: 819/359 = 2.28
chip skew: 8189/7840 = 1.04
average mf latency per bank:
dram[0]:      25008     24918     29201     28065     26839     27961     30558     29744     25747     25327     25766     23101     20723     21561     19857     20462
dram[1]:      23807     25448     28297     28165     28224     27987     29392     29117     26540     25129     24259     23494     23004     22302     21003     20667
dram[2]:      24841     25636     27293     28063     28609     28174     29589     29380     26042     25866     23906     23907     21850     21067     21606     21001
dram[3]:      25301     25495     28107     27118     27052     28701     28937     30246     24563     26288     24857     23414     21026     22259     21047     20219
dram[4]:      24764     26475     28004     27397     28372     28254     28214     28236     26568     25465     23917     23923     21291     21131     21286     20169
dram[5]:      24847     25891     28487     27228     28618     27647     28654     28197     24651     24929     23975     24171     20144     21670     21139     20476
dram[6]:      24432     25654     27431     27289     28370     27961     28010     29510     25811     24722     23860     23830     20423     21841     20029     19541
dram[7]:      25597     25819     27400     28141     28325     27864     28539     29031     26435     25209     23493     22547     21931     21906     20248     20224
dram[8]:      26208     26374     27175     27657     28604     29655     27182     29532     25477     26087     23869     23724     22308     22036     20855     21309
dram[9]:      26275     26170     27864     29587     27479     27915     28435     29988     24557     25249     24959     23985     20610     21645     20829     20973
dram[10]:      25142     24766     28318     27672     28059     29686     30340     29136     24528     26305     25228     23128     21754     20547     21252     20907
maximum mf latency per bank:
dram[0]:     352560    257762    284866    257636    319201    352446    319441    259301    285668    259411    258079    322845    257913    352475    257806    267770
dram[1]:     257437    352350    352518    257574    352382    259254    259286    319761    259359    276433    258165    323226    303567    257431    257422    260391
dram[2]:     257610    285227    319380    257523    319629    257590    261581    259993    261793    259390    323220    258049    257910    257463    351936    257422
dram[3]:     284381    257485    352131    257584    319897    285304    259817    259842    262007    276529    303577    303442    257481    257460    257495    257350
dram[4]:     267903    257484    319331    352427    259236    319120    259479    285392    276281    261820    258288    352363    257492    258082    260615    258026
dram[5]:     267714    257557    352442    257480    352453    285561    259589    259610    285396    261692    303540    257983    257370    257490    352442    257486
dram[6]:     257491    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    257317    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    257921    258185    257477    257470    257470
dram[8]:     285237    257662    352354    257653    352500    352465    259385    319324    262008    303586    303155    257432    257509    257753    257554    257642
dram[9]:     257545    284543    352257    352437    259172    285334    285325    259361    257922    302908    303623    258254    257427    257893    352388    257508
dram[10]:     257461    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    258177    352411    352178    352452    257736
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9423820 n_act=13134 n_pre=13118 n_req=29798 n_rd=87556 n_write=19360 bw_util=0.02237
n_activity=502313 dram_eff=0.4257
bk0: 5452a 9468519i bk1: 5388a 9471322i bk2: 5164a 9479268i bk3: 5216a 9478592i bk4: 5384a 9470750i bk5: 5420a 9473110i bk6: 5372a 9480054i bk7: 5332a 9482024i bk8: 5132a 9473885i bk9: 5208a 9473889i bk10: 5176a 9475539i bk11: 5232a 9470793i bk12: 6012a 9467312i bk13: 6008a 9464953i bk14: 5956a 9458224i bk15: 6104a 9457235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38182
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9424117 n_act=13139 n_pre=13123 n_req=29677 n_rd=87252 n_write=19357 bw_util=0.02231
n_activity=500702 dram_eff=0.4258
bk0: 5624a 9466000i bk1: 5604a 9469475i bk2: 5228a 9475780i bk3: 5200a 9475038i bk4: 5264a 9476438i bk5: 5372a 9474407i bk6: 5272a 9478484i bk7: 5348a 9471291i bk8: 5276a 9474852i bk9: 5176a 9474659i bk10: 5132a 9474747i bk11: 5384a 9469113i bk12: 5620a 9471701i bk13: 5768a 9473627i bk14: 5932a 9462989i bk15: 6052a 9461761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375359
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9423623 n_act=13126 n_pre=13110 n_req=29852 n_rd=87696 n_write=19433 bw_util=0.02242
n_activity=503662 dram_eff=0.4254
bk0: 5532a 9468725i bk1: 5440a 9472301i bk2: 5160a 9480164i bk3: 5272a 9475644i bk4: 5384a 9471644i bk5: 5352a 9474258i bk6: 5328a 9475591i bk7: 5456a 9472233i bk8: 5168a 9472251i bk9: 5236a 9474918i bk10: 5324a 9471306i bk11: 5384a 9472574i bk12: 5692a 9468619i bk13: 6076a 9461481i bk14: 5868a 9465406i bk15: 6024a 9460402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9423887 n_act=13145 n_pre=13129 n_req=29763 n_rd=87404 n_write=19423 bw_util=0.02236
n_activity=502667 dram_eff=0.425
bk0: 5524a 9472042i bk1: 5396a 9477157i bk2: 5316a 9471980i bk3: 5292a 9472523i bk4: 5412a 9474664i bk5: 5272a 9473176i bk6: 5304a 9478206i bk7: 5360a 9474799i bk8: 5192a 9470833i bk9: 5152a 9476724i bk10: 5348a 9475193i bk11: 5328a 9471507i bk12: 5920a 9465487i bk13: 5740a 9471837i bk14: 5916a 9464437i bk15: 5932a 9460067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373241
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9422412 n_act=13316 n_pre=13300 n_req=30157 n_rd=87948 n_write=20012 bw_util=0.02259
n_activity=509318 dram_eff=0.4239
bk0: 5584a 9473323i bk1: 5380a 9474120i bk2: 5212a 9474591i bk3: 5432a 9475779i bk4: 5344a 9471730i bk5: 5376a 9474999i bk6: 5300a 9473460i bk7: 5396a 9474646i bk8: 5224a 9465339i bk9: 5164a 9472010i bk10: 5372a 9472671i bk11: 5312a 9469691i bk12: 5936a 9464833i bk13: 5864a 9461227i bk14: 5972a 9462059i bk15: 6080a 9457524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390954
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9422296 n_act=13442 n_pre=13426 n_req=30112 n_rd=87900 n_write=19924 bw_util=0.02256
n_activity=509475 dram_eff=0.4233
bk0: 5540a 9469816i bk1: 5396a 9474204i bk2: 5208a 9476386i bk3: 5224a 9477935i bk4: 5376a 9473255i bk5: 5352a 9474200i bk6: 5432a 9474475i bk7: 5452a 9474817i bk8: 5348a 9470390i bk9: 5072a 9472287i bk10: 5284a 9470860i bk11: 5272a 9470542i bk12: 5860a 9464758i bk13: 5972a 9461316i bk14: 5976a 9460578i bk15: 6136a 9455294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374439
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9421526 n_act=13460 n_pre=13444 n_req=30289 n_rd=88560 n_write=19998 bw_util=0.02272
n_activity=513003 dram_eff=0.4232
bk0: 5672a 9467739i bk1: 5512a 9472892i bk2: 5396a 9473051i bk3: 5300a 9473287i bk4: 5204a 9473811i bk5: 5224a 9472292i bk6: 5468a 9473819i bk7: 5532a 9473383i bk8: 5224a 9474160i bk9: 5220a 9473075i bk10: 5408a 9469628i bk11: 5376a 9472289i bk12: 5940a 9465086i bk13: 5924a 9466784i bk14: 6080a 9455609i bk15: 6080a 9455712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380726
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9423303 n_act=13222 n_pre=13206 n_req=29887 n_rd=87692 n_write=19565 bw_util=0.02245
n_activity=507103 dram_eff=0.423
bk0: 5376a 9472659i bk1: 5476a 9469994i bk2: 5428a 9475502i bk3: 5236a 9476506i bk4: 5280a 9473947i bk5: 5348a 9472904i bk6: 5344a 9479486i bk7: 5396a 9480357i bk8: 5152a 9474247i bk9: 5224a 9473570i bk10: 5332a 9471606i bk11: 5392a 9467149i bk12: 5836a 9465946i bk13: 5780a 9470134i bk14: 6116a 9459317i bk15: 5976a 9460524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378812
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9423079 n_act=13260 n_pre=13244 n_req=30116 n_rd=87708 n_write=19697 bw_util=0.02248
n_activity=505722 dram_eff=0.4248
bk0: 5460a 9471385i bk1: 5428a 9476537i bk2: 5324a 9475754i bk3: 5332a 9475381i bk4: 5372a 9472825i bk5: 5176a 9473785i bk6: 5428a 9480721i bk7: 5428a 9474930i bk8: 5280a 9472386i bk9: 5188a 9471082i bk10: 5384a 9469906i bk11: 5240a 9471078i bk12: 5916a 9467190i bk13: 5848a 9466270i bk14: 6016a 9459917i bk15: 5888a 9459937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368421
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9424656 n_act=13020 n_pre=13004 n_req=29628 n_rd=87152 n_write=19156 bw_util=0.02225
n_activity=496819 dram_eff=0.428
bk0: 5420a 9476357i bk1: 5448a 9471821i bk2: 5128a 9477660i bk3: 4976a 9479813i bk4: 5356a 9471741i bk5: 5348a 9472318i bk6: 5452a 9481796i bk7: 5396a 9479938i bk8: 5168a 9472809i bk9: 5212a 9472039i bk10: 5276a 9471551i bk11: 5220a 9471904i bk12: 5876a 9469337i bk13: 5916a 9463720i bk14: 6048a 9461437i bk15: 5912a 9458366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377033
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9556988 n_nop=9424290 n_act=13017 n_pre=13001 n_req=29733 n_rd=87304 n_write=19376 bw_util=0.02233
n_activity=501058 dram_eff=0.4258
bk0: 5476a 9471482i bk1: 5528a 9471117i bk2: 5196a 9477641i bk3: 5264a 9476778i bk4: 5276a 9475369i bk5: 5224a 9475972i bk6: 5408a 9481159i bk7: 5388a 9474668i bk8: 5240a 9475478i bk9: 5220a 9472300i bk10: 5292a 9471517i bk11: 5204a 9472516i bk12: 5748a 9467654i bk13: 5996a 9461386i bk14: 5924a 9461512i bk15: 5920a 9460195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10912, Miss_rate = 0.054, Pending_hits = 1468, Reservation_fails = 10
L2_cache_bank[1]: Access = 204825, Miss = 10977, Miss_rate = 0.054, Pending_hits = 1480, Reservation_fails = 6
L2_cache_bank[2]: Access = 203921, Miss = 10837, Miss_rate = 0.053, Pending_hits = 1456, Reservation_fails = 9
L2_cache_bank[3]: Access = 204543, Miss = 10976, Miss_rate = 0.054, Pending_hits = 1449, Reservation_fails = 19
L2_cache_bank[4]: Access = 203926, Miss = 10864, Miss_rate = 0.053, Pending_hits = 1447, Reservation_fails = 12
L2_cache_bank[5]: Access = 205028, Miss = 11060, Miss_rate = 0.054, Pending_hits = 1473, Reservation_fails = 4
L2_cache_bank[6]: Access = 205141, Miss = 10983, Miss_rate = 0.054, Pending_hits = 1466, Reservation_fails = 10
L2_cache_bank[7]: Access = 204015, Miss = 10868, Miss_rate = 0.053, Pending_hits = 1449, Reservation_fails = 16
L2_cache_bank[8]: Access = 204756, Miss = 10986, Miss_rate = 0.054, Pending_hits = 1486, Reservation_fails = 10
L2_cache_bank[9]: Access = 204618, Miss = 11001, Miss_rate = 0.054, Pending_hits = 1450, Reservation_fails = 3
L2_cache_bank[10]: Access = 204736, Miss = 11006, Miss_rate = 0.054, Pending_hits = 1408, Reservation_fails = 5
L2_cache_bank[11]: Access = 204819, Miss = 10969, Miss_rate = 0.054, Pending_hits = 1467, Reservation_fails = 7
L2_cache_bank[12]: Access = 204923, Miss = 11098, Miss_rate = 0.054, Pending_hits = 1464, Reservation_fails = 4
L2_cache_bank[13]: Access = 205297, Miss = 11042, Miss_rate = 0.054, Pending_hits = 1428, Reservation_fails = 14
L2_cache_bank[14]: Access = 204654, Miss = 10966, Miss_rate = 0.054, Pending_hits = 1418, Reservation_fails = 4
L2_cache_bank[15]: Access = 205078, Miss = 10957, Miss_rate = 0.053, Pending_hits = 1399, Reservation_fails = 3
L2_cache_bank[16]: Access = 233916, Miss = 11045, Miss_rate = 0.047, Pending_hits = 1683, Reservation_fails = 10
L2_cache_bank[17]: Access = 204248, Miss = 10882, Miss_rate = 0.053, Pending_hits = 1438, Reservation_fails = 10
L2_cache_bank[18]: Access = 203028, Miss = 10931, Miss_rate = 0.054, Pending_hits = 1410, Reservation_fails = 13
L2_cache_bank[19]: Access = 202820, Miss = 10857, Miss_rate = 0.054, Pending_hits = 1434, Reservation_fails = 8
L2_cache_bank[20]: Access = 202456, Miss = 10890, Miss_rate = 0.054, Pending_hits = 1464, Reservation_fails = 10
L2_cache_bank[21]: Access = 203679, Miss = 10936, Miss_rate = 0.054, Pending_hits = 1404, Reservation_fails = 5
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 241043
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 32041
L2_total_cache_reservation_fails = 192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3152520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1098266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 191
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.3043
	minimum = 6
	maximum = 1862
Network latency average = 39.8523
	minimum = 6
	maximum = 1381
Slowest packet = 6659841
Flit latency average = 31.1439
	minimum = 6
	maximum = 1381
Slowest flit = 11832342
Fragmentation average = 0.0226475
	minimum = 0
	maximum = 810
Injected packet rate average = 0.0285084
	minimum = 0.0235885 (at node 25)
	maximum = 0.0327662 (at node 33)
Accepted packet rate average = 0.0285084
	minimum = 0.0235885 (at node 25)
	maximum = 0.0327662 (at node 33)
Injected flit rate average = 0.0497766
	minimum = 0.0249774 (at node 25)
	maximum = 0.0797227 (at node 33)
Accepted flit rate average= 0.0497766
	minimum = 0.0338958 (at node 48)
	maximum = 0.0652969 (at node 3)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.7904 (17 samples)
	minimum = 6 (17 samples)
	maximum = 522.765 (17 samples)
Network latency average = 21.2812 (17 samples)
	minimum = 6 (17 samples)
	maximum = 400.412 (17 samples)
Flit latency average = 21.8336 (17 samples)
	minimum = 6 (17 samples)
	maximum = 399.706 (17 samples)
Fragmentation average = 0.0072992 (17 samples)
	minimum = 0 (17 samples)
	maximum = 133.353 (17 samples)
Injected packet rate average = 0.0288152 (17 samples)
	minimum = 0.0232919 (17 samples)
	maximum = 0.100422 (17 samples)
Accepted packet rate average = 0.0288152 (17 samples)
	minimum = 0.0232919 (17 samples)
	maximum = 0.100422 (17 samples)
Injected flit rate average = 0.0445994 (17 samples)
	minimum = 0.0304989 (17 samples)
	maximum = 0.122138 (17 samples)
Accepted flit rate average = 0.0445994 (17 samples)
	minimum = 0.0325403 (17 samples)
	maximum = 0.188541 (17 samples)
Injected packet size average = 1.54777 (17 samples)
Accepted packet size average = 1.54777 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 35 sec (6875 sec)
gpgpu_simulation_rate = 16188 (inst/sec)
gpgpu_simulation_rate = 1304 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10297
gpu_sim_insn = 4532584
gpu_ipc =     440.1849
gpu_tot_sim_cycle = 9198994
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      12.5917
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3298262
gpu_stall_icnt2sh    = 11340975
partiton_reqs_in_parallel = 226376
partiton_reqs_in_parallel_total    = 109933366
partiton_level_parallism =      21.9847
partiton_level_parallism_total  =      11.9752
partiton_reqs_in_parallel_util = 226376
partiton_reqs_in_parallel_util_total    = 109933366
gpu_sim_cycle_parition_util = 10297
gpu_tot_sim_cycle_parition_util    = 5139040
partiton_level_parallism_util =      21.9847
partiton_level_parallism_util_total  =      21.3930
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.3913 GB/Sec
L2_BW_total  =      46.9171 GB/Sec
gpu_total_sim_rate=16757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7057, 6602, 6222, 6558, 6115, 6590, 6675, 6315, 6613, 6487, 6420, 6854, 6397, 7122, 6709, 6389, 5480, 5827, 6019, 5919, 6149, 6001, 5729, 5905, 5873, 6205, 6375, 6109, 5934, 6002, 5837, 5524, 4976, 5868, 4866, 4915, 4908, 4991, 4968, 4881, 5456, 4948, 4842, 4898, 5214, 5435, 4885, 4710, 4914, 4866, 4836, 5038, 5092, 5332, 4730, 5134, 4854, 4959, 4883, 5118, 4533, 5251, 4716, 5267, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 12993109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12919702
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 68521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16339958	W0_Idle:109375688	W0_Scoreboard:153312536	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1815 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 9198993 
mrq_lat_table:180725 	4514 	5383 	36415 	21595 	12335 	16335 	24211 	24671 	7464 	213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3348989 	1055536 	33988 	16992 	7094 	6989 	15918 	16831 	11452 	16210 	23119 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	956441 	264189 	1375515 	838440 	451941 	481652 	77634 	5856 	5300 	6327 	6876 	15817 	16621 	11345 	16210 	23119 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	774256 	846438 	1509505 	224795 	32213 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	1050071 	77596 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2497 	536 	199 	89 	43 	24 	43 	38 	46 	36 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        47        26        43        16        16        16        16        30        29        40        47        46        48        45        46 
dram[1]:        44        44        23        42        16        16        17        16        30        30        44        41        43        45        45        41 
dram[2]:        47        43        43        46        16        16        16        16        30        30        43        44        36        46        45        46 
dram[3]:        48        45        46        50        17        16        16        16        30        30        45        47        46        45        45        45 
dram[4]:        33        46        47        44        16        16        16        16        30        30        44        46        45        45        47        46 
dram[5]:        45        48        44        44        16        16        16        16        30        30        44        31        46        37        42        43 
dram[6]:        46        37        39        42        16        16        17        16        30        30        44        44        45        43        44        43 
dram[7]:        38        45        29        36        16        16        16        16        30        30        43        43        43        44        40        46 
dram[8]:        44        41        37        37        16        16        17        16        30        30        44        46        96        47        43        46 
dram[9]:        46        45        48        40        16        16        16        16        34        33        42        46        43        43        34        46 
dram[10]:        44        46        31        41        17        16        16        16        33        33        44        44        47        46        48        45 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221709    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    229062    234623    241603    307204    276583    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    231799    231934    235411    233230    242230    332191    221123    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221503    563382    237344    352026    322584 
dram[5]:    257145    240746    223839    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    227049 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    234601    240684    280571    233105    275217    252139    287823    285208    243602    239098    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    223456    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.328818  2.485981  2.499266  2.620427  2.097926  2.090803  2.125891  2.237437  2.266836  2.277001  2.339844  2.265031  2.377232  2.405650  2.220966  2.223116 
dram[1]:  2.403402  2.440955  2.457865  2.473833  2.111520  2.126627  2.115108  2.132785  2.222892  2.237624  2.350461  2.336609  2.431762  2.395018  2.228421  2.197556 
dram[2]:  2.405270  2.456550  2.480406  2.568116  2.117096  2.106888  2.087925  2.177725  2.254658  2.338101  2.275946  2.288485  2.404589  2.421405  2.235859  2.277020 
dram[3]:  2.420716  2.477852  2.567335  2.510431  2.191052  2.052632  2.149817  2.156398  2.195416  2.213483  2.390525  2.373585  2.303825  2.377515  2.213235  2.197328 
dram[4]:  2.443877  2.422369  2.488668  2.523288  2.126928  2.142005  2.181929  2.138249  2.234017  2.253750  2.283654  2.425615  2.372197  2.326327  2.165992  2.237854 
dram[5]:  2.350000  2.383333  2.574594  2.599113  2.092915  2.116745  2.091837  2.125287  2.259569  2.200993  2.275486  2.379618  2.329609  2.321001  2.168857  2.175835 
dram[6]:  2.397310  2.461337  2.466125  2.478382  2.053381  2.113939  2.104072  2.189474  2.255215  2.290932  2.287952  2.342072  2.296774  2.353672  2.215920  2.220322 
dram[7]:  2.360719  2.410941  2.465241  2.512784  2.159601  2.115976  2.155502  2.170878  2.220974  2.237101  2.311355  2.299881  2.416370  2.430639  2.173096  2.240702 
dram[8]:  2.384713  2.396104  2.406757  2.511236  2.057143  2.132832  2.128555  2.163337  2.276808  2.269086  2.357320  2.375796  2.732584  2.388181  2.129353  2.230851 
dram[9]:  2.486559  2.472222  2.558383  2.556426  2.117096  2.105952  2.204082  2.165072  2.263547  2.338896  2.312891  2.342308  2.356086  2.337403  2.157842  2.259851 
dram[10]:  2.486019  2.436157  2.517544  2.535662  2.063981  2.065711  2.128538  2.163855  2.359395  2.286432  2.418087  2.351969  2.401176  2.392936  2.272534  2.219979 
average row locality = 333861/145700 = 2.291428
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1378      1363      1301      1314      1346      1355      1344      1334      1295      1315      1309      1324      1519      1518      1503      1543 
dram[1]:      1422      1417      1317      1310      1317      1345      1321      1340      1329      1306      1302      1362      1421      1461      1501      1529 
dram[2]:      1398      1376      1299      1328      1348      1340      1335      1364      1304      1320      1349      1364      1440      1535      1484      1525 
dram[3]:      1397      1365      1339      1333      1354      1318      1328      1343      1308      1301      1355      1348      1500      1452      1498      1502 
dram[4]:      1412      1361      1313      1368      1337      1345      1326      1351      1317      1302      1362      1344      1500      1483      1510      1536 
dram[5]:      1401      1365      1312      1316      1345      1339      1359      1366      1348      1279      1336      1336      1484      1511      1512      1554 
dram[6]:      1433      1394      1358      1335      1302      1306      1370      1386      1319      1317      1369      1362      1501      1500      1536      1538 
dram[7]:      1360      1385      1367      1318      1322      1337      1337      1349      1300      1318      1349      1364      1478      1461      1545      1511 
dram[8]:      1381      1373      1340      1342      1343      1296      1359      1357      1330      1309      1362      1326      1497      1478      1520      1489 
dram[9]:      1371      1378      1291      1254      1342      1339      1364      1350      1304      1316      1335      1325      1485      1497      1529      1495 
dram[10]:      1385      1398      1308      1325      1319      1306      1355      1348      1323      1317      1339      1318      1453      1517      1498      1497 
total reads: 243051
bank skew: 1554/1254 = 1.24
chip skew: 22326/21975 = 1.02
number of total write accesses:
dram[0]:       513       499       401       405       475       441       446       447       489       477       488       522       611       611       658       669 
dram[1]:       556       526       433       439       406       452       443       475       516       502       482       540       539       558       616       629 
dram[2]:       519       518       410       444       460       434       446       474       511       478       515       524       551       637       611       645 
dram[3]:       496       481       453       472       458       437       437       477       512       472       512       539       608       557       609       636 
dram[4]:       504       480       444       474       456       450       461       505       535       501       538       531       616       620       630       675 
dram[5]:       526       494       431       441       457       456       486       483       541       495       539       532       601       622       633       661 
dram[6]:       528       484       462       442       429       438       490       486       519       502       530       514       635       583       691       669 
dram[7]:       479       510       477       451       410       451       465       455       479       503       544       561       559       554       652       658 
dram[8]:       491       472       441       446       457       406       512       484       496       504       538       539       935       583       620       608 
dram[9]:       479       491       418       377       466       430       472       460       534       506       513       502       586       609       631       627 
dram[10]:       482       529       414       417       423       423       450       448       548       503       506       533       588       651       645       592 
total reads: 90810
bank skew: 935/377 = 2.48
chip skew: 8532/8101 = 1.05
average mf latency per bank:
dram[0]:      24515     24420     28850     27652     26852     27975     30556     29726     25393     24965     25214     22682     20329     21171     19548     20069
dram[1]:      23324     24922     27919     27773     28190     27952     29341     29084     26171     24760     23721     23032     22607     21876     20620     20288
dram[2]:      24332     25090     26967     27677     28575     28124     29553     29379     25659     25497     23400     23394     21438     20721     21208     20609
dram[3]:      24790     24952     27678     26738     27034     28697     28920     30212     24232     25908     24330     23010     20611     21831     20671     19826
dram[4]:      24257     25952     27615     27049     28370     28220     28198     28219     26213     25117     23408     23470     20894     20743     20864     19817
dram[5]:      24316     25302     28121     26896     28616     27644     28637     28134     24291     24499     23511     23660     19733     21267     20768     20064
dram[6]:      23932     25118     27079     26960     28368     27959     27964     29446     25381     24374     23389     23303     20074     21407     19710     19184
dram[7]:      25107     25327     27008     27769     28307     27861     28522     29046     26011     24801     23042     22122     21484     21530     19921     19866
dram[8]:      25633     25843     26880     27312     28588     29619     27156     29533     25152     25692     23404     23239     21591     21626     20462     20949
dram[9]:      25703     25649     27548     29091     27447     27882     28421     29939     24177     24828     24427     23416     20257     21208     20496     20553
dram[10]:      24667     24250     27984     27364     28073     29649     30289     29137     24102     25891     24783     22600     21344     20201     20849     20550
maximum mf latency per bank:
dram[0]:     352560    257762    284866    257636    319201    352446    319441    259301    285668    259411    258079    322845    257913    352475    257806    267770
dram[1]:     257437    352350    352518    257574    352382    259254    259286    319761    259359    276433    258165    323226    303567    257431    257422    260391
dram[2]:     257610    285227    319380    257523    319629    257590    261581    259993    261793    259390    323220    258049    257910    257463    351936    257422
dram[3]:     284381    257485    352131    257584    319897    285304    259817    259842    262007    276529    303577    303442    257481    257460    257495    257350
dram[4]:     267903    257484    319331    352427    259236    319120    259479    285392    276281    261820    258288    352363    257492    258082    260615    258026
dram[5]:     267714    257557    352442    257480    352453    285561    259589    259610    285396    261692    303540    257983    257370    257490    352442    257486
dram[6]:     257491    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    257317    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    257921    258185    257477    257470    257470
dram[8]:     285237    257662    352354    257653    352500    352465    259385    319324    262008    303586    303155    257432    257509    257753    257554    257642
dram[9]:     257545    284543    352257    352437    259172    285334    285325    259361    257922    302908    303623    258254    257427    257893    352388    257508
dram[10]:     257461    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    258177    352411    352178    352452    257736
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9441900 n_act=13170 n_pre=13154 n_req=30213 n_rd=88244 n_write=19639 bw_util=0.02253
n_activity=507810 dram_eff=0.4249
bk0: 5512a 9487151i bk1: 5452a 9489976i bk2: 5204a 9498131i bk3: 5256a 9497459i bk4: 5384a 9489866i bk5: 5420a 9492231i bk6: 5376a 9499145i bk7: 5336a 9501084i bk8: 5180a 9492560i bk9: 5260a 9492592i bk10: 5236a 9494117i bk11: 5296a 9489485i bk12: 6076a 9485878i bk13: 6072a 9483486i bk14: 6012a 9477016i bk15: 6172a 9475741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9442124 n_act=13176 n_pre=13160 n_req=30112 n_rd=88000 n_write=19647 bw_util=0.02248
n_activity=506409 dram_eff=0.4251
bk0: 5688a 9484693i bk1: 5668a 9488111i bk2: 5268a 9494649i bk3: 5240a 9493795i bk4: 5268a 9495465i bk5: 5380a 9493441i bk6: 5284a 9497552i bk7: 5360a 9490348i bk8: 5316a 9493516i bk9: 5224a 9493303i bk10: 5208a 9493302i bk11: 5448a 9487591i bk12: 5684a 9490417i bk13: 5844a 9492250i bk14: 6004a 9481670i bk15: 6116a 9480335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9441608 n_act=13173 n_pre=13157 n_req=30286 n_rd=88436 n_write=19733 bw_util=0.02259
n_activity=509660 dram_eff=0.4245
bk0: 5592a 9487331i bk1: 5504a 9490809i bk2: 5196a 9498959i bk3: 5312a 9494488i bk4: 5392a 9490669i bk5: 5360a 9493266i bk6: 5340a 9494666i bk7: 5456a 9491354i bk8: 5216a 9490877i bk9: 5280a 9493615i bk10: 5396a 9489912i bk11: 5456a 9491169i bk12: 5760a 9487231i bk13: 6140a 9480133i bk14: 5936a 9484012i bk15: 6100a 9478993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9441889 n_act=13182 n_pre=13166 n_req=30197 n_rd=88164 n_write=19706 bw_util=0.02253
n_activity=508473 dram_eff=0.4243
bk0: 5588a 9490691i bk1: 5460a 9495761i bk2: 5356a 9490731i bk3: 5332a 9491311i bk4: 5416a 9493712i bk5: 5272a 9492283i bk6: 5312a 9497285i bk7: 5372a 9493874i bk8: 5232a 9489507i bk9: 5204a 9495331i bk10: 5420a 9493759i bk11: 5392a 9490175i bk12: 6000a 9484096i bk13: 5808a 9490374i bk14: 5992a 9483166i bk15: 6008a 9478666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373485
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9440452 n_act=13354 n_pre=13338 n_req=30587 n_rd=88668 n_write=20295 bw_util=0.02276
n_activity=515172 dram_eff=0.423
bk0: 5648a 9491924i bk1: 5444a 9492726i bk2: 5252a 9493399i bk3: 5472a 9494595i bk4: 5348a 9490815i bk5: 5380a 9494048i bk6: 5304a 9492520i bk7: 5404a 9493724i bk8: 5268a 9484055i bk9: 5208a 9490669i bk10: 5448a 9491182i bk11: 5376a 9488379i bk12: 6000a 9483496i bk13: 5932a 9479894i bk14: 6040a 9480622i bk15: 6144a 9476167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390765
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9440263 n_act=13486 n_pre=13470 n_req=30561 n_rd=88652 n_write=20236 bw_util=0.02274
n_activity=515525 dram_eff=0.4224
bk0: 5604a 9488485i bk1: 5460a 9492711i bk2: 5248a 9495258i bk3: 5264a 9496807i bk4: 5380a 9492344i bk5: 5356a 9493290i bk6: 5436a 9493542i bk7: 5464a 9493837i bk8: 5392a 9488939i bk9: 5116a 9490857i bk10: 5344a 9489507i bk11: 5344a 9489003i bk12: 5936a 9483346i bk13: 6044a 9479918i bk14: 6048a 9479181i bk15: 6216a 9473913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374614
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9439538 n_act=13497 n_pre=13481 n_req=30728 n_rd=89304 n_write=20287 bw_util=0.02289
n_activity=518641 dram_eff=0.4226
bk0: 5732a 9486360i bk1: 5576a 9491539i bk2: 5432a 9491773i bk3: 5340a 9492038i bk4: 5208a 9492891i bk5: 5224a 9491369i bk6: 5480a 9492888i bk7: 5544a 9492398i bk8: 5276a 9492721i bk9: 5268a 9491790i bk10: 5476a 9488229i bk11: 5448a 9490838i bk12: 6004a 9483717i bk13: 6000a 9485415i bk14: 6144a 9474294i bk15: 6152a 9474323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380789
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9441362 n_act=13253 n_pre=13237 n_req=30309 n_rd=88404 n_write=19851 bw_util=0.02261
n_activity=512609 dram_eff=0.4224
bk0: 5440a 9491369i bk1: 5540a 9488706i bk2: 5468a 9494243i bk3: 5272a 9495344i bk4: 5288a 9493048i bk5: 5348a 9492015i bk6: 5348a 9498574i bk7: 5396a 9499487i bk8: 5200a 9492883i bk9: 5272a 9492218i bk10: 5396a 9490268i bk11: 5456a 9485774i bk12: 5912a 9484527i bk13: 5844a 9488775i bk14: 6180a 9478051i bk15: 6044a 9479153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378796
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9441027 n_act=13300 n_pre=13284 n_req=30634 n_rd=88408 n_write=20088 bw_util=0.02266
n_activity=511731 dram_eff=0.424
bk0: 5524a 9489986i bk1: 5492a 9495152i bk2: 5360a 9494613i bk3: 5368a 9494247i bk4: 5372a 9491875i bk5: 5184a 9492833i bk6: 5436a 9499770i bk7: 5428a 9494020i bk8: 5320a 9490902i bk9: 5236a 9489519i bk10: 5448a 9488577i bk11: 5304a 9489639i bk12: 5988a 9485586i bk13: 5912a 9484857i bk14: 6080a 9478588i bk15: 5956a 9478646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368845
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9442643 n_act=13059 n_pre=13043 n_req=30076 n_rd=87900 n_write=19462 bw_util=0.02242
n_activity=502753 dram_eff=0.4271
bk0: 5484a 9495016i bk1: 5512a 9490497i bk2: 5164a 9496576i bk3: 5016a 9498522i bk4: 5368a 9490810i bk5: 5356a 9491344i bk6: 5456a 9500832i bk7: 5400a 9498919i bk8: 5216a 9491412i bk9: 5264a 9490672i bk10: 5340a 9490159i bk11: 5300a 9490418i bk12: 5940a 9487965i bk13: 5988a 9482298i bk14: 6116a 9480065i bk15: 5980a 9476942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377284
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9576107 n_nop=9442340 n_act=13051 n_pre=13035 n_req=30158 n_rd=88024 n_write=19657 bw_util=0.02249
n_activity=506537 dram_eff=0.4252
bk0: 5540a 9490178i bk1: 5592a 9489685i bk2: 5232a 9496550i bk3: 5300a 9495616i bk4: 5276a 9494483i bk5: 5224a 9495030i bk6: 5420a 9500201i bk7: 5392a 9493755i bk8: 5292a 9494038i bk9: 5268a 9490949i bk10: 5356a 9490260i bk11: 5272a 9491049i bk12: 5812a 9486267i bk13: 6068a 9479987i bk14: 5992a 9480110i bk15: 5988a 9478897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 10995, Miss_rate = 0.054, Pending_hits = 1509, Reservation_fails = 11
L2_cache_bank[1]: Access = 205937, Miss = 11066, Miss_rate = 0.054, Pending_hits = 1524, Reservation_fails = 6
L2_cache_bank[2]: Access = 205029, Miss = 10930, Miss_rate = 0.053, Pending_hits = 1503, Reservation_fails = 9
L2_cache_bank[3]: Access = 205636, Miss = 11070, Miss_rate = 0.054, Pending_hits = 1494, Reservation_fails = 22
L2_cache_bank[4]: Access = 205010, Miss = 10957, Miss_rate = 0.053, Pending_hits = 1487, Reservation_fails = 13
L2_cache_bank[5]: Access = 206107, Miss = 11152, Miss_rate = 0.054, Pending_hits = 1523, Reservation_fails = 4
L2_cache_bank[6]: Access = 206240, Miss = 11079, Miss_rate = 0.054, Pending_hits = 1516, Reservation_fails = 10
L2_cache_bank[7]: Access = 205089, Miss = 10962, Miss_rate = 0.053, Pending_hits = 1489, Reservation_fails = 16
L2_cache_bank[8]: Access = 205876, Miss = 11077, Miss_rate = 0.054, Pending_hits = 1533, Reservation_fails = 11
L2_cache_bank[9]: Access = 205691, Miss = 11090, Miss_rate = 0.054, Pending_hits = 1490, Reservation_fails = 3
L2_cache_bank[10]: Access = 205863, Miss = 11097, Miss_rate = 0.054, Pending_hits = 1454, Reservation_fails = 6
L2_cache_bank[11]: Access = 205901, Miss = 11066, Miss_rate = 0.054, Pending_hits = 1526, Reservation_fails = 8
L2_cache_bank[12]: Access = 206031, Miss = 11188, Miss_rate = 0.054, Pending_hits = 1513, Reservation_fails = 5
L2_cache_bank[13]: Access = 206398, Miss = 11138, Miss_rate = 0.054, Pending_hits = 1479, Reservation_fails = 15
L2_cache_bank[14]: Access = 205748, Miss = 11058, Miss_rate = 0.054, Pending_hits = 1460, Reservation_fails = 5
L2_cache_bank[15]: Access = 206195, Miss = 11043, Miss_rate = 0.054, Pending_hits = 1435, Reservation_fails = 3
L2_cache_bank[16]: Access = 240327, Miss = 11132, Miss_rate = 0.046, Pending_hits = 1817, Reservation_fails = 13
L2_cache_bank[17]: Access = 205364, Miss = 10970, Miss_rate = 0.053, Pending_hits = 1481, Reservation_fails = 10
L2_cache_bank[18]: Access = 204106, Miss = 11021, Miss_rate = 0.054, Pending_hits = 1453, Reservation_fails = 13
L2_cache_bank[19]: Access = 203935, Miss = 10954, Miss_rate = 0.054, Pending_hits = 1493, Reservation_fails = 11
L2_cache_bank[20]: Access = 203542, Miss = 10980, Miss_rate = 0.054, Pending_hits = 1505, Reservation_fails = 12
L2_cache_bank[21]: Access = 204790, Miss = 11026, Miss_rate = 0.054, Pending_hits = 1445, Reservation_fails = 5
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 243051
L2_total_cache_miss_rate = 0.0534
L2_total_cache_pending_hits = 33129
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3160283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1116890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43332
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.5521
	minimum = 6
	maximum = 959
Network latency average = 40.3055
	minimum = 6
	maximum = 625
Slowest packet = 9051457
Flit latency average = 47.0238
	minimum = 6
	maximum = 624
Slowest flit = 15631869
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.057268
	minimum = 0.0421502 (at node 27)
	maximum = 0.311319 (at node 44)
Accepted packet rate average = 0.057268
	minimum = 0.0421502 (at node 27)
	maximum = 0.311319 (at node 44)
Injected flit rate average = 0.085902
	minimum = 0.0701695 (at node 37)
	maximum = 0.329335 (at node 44)
Accepted flit rate average= 0.085902
	minimum = 0.0538047 (at node 27)
	maximum = 0.604623 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.9439 (18 samples)
	minimum = 6 (18 samples)
	maximum = 547 (18 samples)
Network latency average = 22.3381 (18 samples)
	minimum = 6 (18 samples)
	maximum = 412.889 (18 samples)
Flit latency average = 23.2331 (18 samples)
	minimum = 6 (18 samples)
	maximum = 412.167 (18 samples)
Fragmentation average = 0.00689369 (18 samples)
	minimum = 0 (18 samples)
	maximum = 125.944 (18 samples)
Injected packet rate average = 0.0303959 (18 samples)
	minimum = 0.0243396 (18 samples)
	maximum = 0.112139 (18 samples)
Accepted packet rate average = 0.0303959 (18 samples)
	minimum = 0.0243396 (18 samples)
	maximum = 0.112139 (18 samples)
Injected flit rate average = 0.046894 (18 samples)
	minimum = 0.0327028 (18 samples)
	maximum = 0.133649 (18 samples)
Accepted flit rate average = 0.046894 (18 samples)
	minimum = 0.0337216 (18 samples)
	maximum = 0.211657 (18 samples)
Injected packet size average = 1.54277 (18 samples)
Accepted packet size average = 1.54277 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 12 sec (6912 sec)
gpgpu_simulation_rate = 16757 (inst/sec)
gpgpu_simulation_rate = 1330 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 637265
gpu_sim_insn = 5569050
gpu_ipc =       8.7390
gpu_tot_sim_cycle = 10063481
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      12.0634
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3299385
gpu_stall_icnt2sh    = 11350813
partiton_reqs_in_parallel = 14018707
partiton_reqs_in_parallel_total    = 110159742
partiton_level_parallism =      21.9982
partiton_level_parallism_total  =      12.3395
partiton_reqs_in_parallel_util = 14018707
partiton_reqs_in_parallel_util_total    = 110159742
gpu_sim_cycle_parition_util = 637265
gpu_tot_sim_cycle_parition_util    = 5149337
partiton_level_parallism_util =      21.9982
partiton_level_parallism_util_total  =      21.4596
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      14.2694 GB/Sec
L2_BW_total  =      43.7903 GB/Sec
gpu_total_sim_rate=16102

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7542, 7045, 6737, 7163, 6345, 7060, 7130, 6545, 7053, 6972, 6850, 7338, 6882, 7752, 7209, 6702, 5672, 6159, 6396, 6211, 6381, 6293, 6031, 6351, 6395, 6542, 6682, 6301, 6126, 6364, 6159, 5885, 5506, 6398, 5336, 5115, 5193, 5406, 5478, 5265, 5726, 5418, 5227, 5253, 5744, 5979, 5085, 5179, 5291, 5218, 5228, 5255, 5284, 5809, 5052, 5496, 5061, 5351, 5290, 5600, 4895, 5498, 5178, 5512, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 13016498
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12942894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 68718
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16366600	W0_Idle:123680233	W0_Scoreboard:174142288	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1861 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 10060912 
mrq_lat_table:187603 	4791 	5768 	37281 	23117 	14061 	18541 	26498 	26202 	7590 	213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3430702 	1064166 	35859 	17000 	7112 	7013 	16109 	17027 	11740 	18283 	24045 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	1040942 	265517 	1375547 	838467 	458275 	481652 	77634 	5856 	5300 	6362 	6883 	16008 	16817 	11633 	18283 	24045 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	846917 	859921 	1513909 	224831 	32213 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	1050071 	82950 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2640 	539 	200 	90 	45 	29 	47 	43 	53 	37 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        47        26        43        16        16        16        16        30        29        40        47        46        48        45        46 
dram[1]:        44        44        24        42        16        16        17        16        30        30        44        41        43        45        45        41 
dram[2]:        47        43        43        46        16        16        16        16        30        30        43        44        36        46        45        46 
dram[3]:        48        45        46        50        17        16        16        16        30        30        45        47        46        45        45        45 
dram[4]:        33        46        47        44        16        16        16        16        30        30        44        46        45        45        47        46 
dram[5]:        45        48        44        44        16        16        16        16        30        30        44        31        46        37        42        43 
dram[6]:        46        39        39        42        16        16        17        16        30        30        44        44        45        43        44        43 
dram[7]:        38        45        29        36        16        16        16        16        30        30        43        43        43        44        40        46 
dram[8]:        44        41        37        37        16        16        17        16        30        30        44        46        96        47        43        46 
dram[9]:        46        45        48        40        16        16        16        16        34        33        42        46        43        43        34        46 
dram[10]:        44        46        31        41        17        16        16        16        33        33        44        44        47        46        48        45 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221709    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    229062    234623    241603    307204    276583    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    231799    231934    235411    233230    242230    332191    221123    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221503    563382    237344    352026    322584 
dram[5]:    257145    240746    223839    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    227049 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    234601    240684    280571    233105    275217    252139    287823    285208    243602    239098    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    223456    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.327907  2.506394  2.475207  2.622832  2.105780  2.095710  2.134615  2.229682  2.248810  2.254808  2.311736  2.273256  2.400428  2.389067  2.234653  2.236994 
dram[1]:  2.423926  2.448317  2.463480  2.478378  2.121387  2.121788  2.130286  2.128461  2.230241  2.227166  2.322304  2.328289  2.437352  2.397959  2.233098  2.210938 
dram[2]:  2.412396  2.474010  2.480769  2.543092  2.121816  2.107832  2.105321  2.174157  2.236811  2.308824  2.270082  2.276572  2.416667  2.423855  2.242424  2.288461 
dram[3]:  2.440781  2.472542  2.584932  2.509881  2.177143  2.054204  2.142365  2.149103  2.179977  2.211151  2.371532  2.350417  2.312435  2.363431  2.223223  2.211045 
dram[4]:  2.443237  2.426415  2.489933  2.524675  2.127109  2.149830  2.183276  2.123497  2.225256  2.257109  2.281498  2.415648  2.362963  2.321803  2.166827  2.236434 
dram[5]:  2.351916  2.387931  2.538141  2.607703  2.109272  2.131991  2.091007  2.130197  2.270548  2.196682  2.290658  2.361882  2.320337  2.318886  2.169394  2.191509 
dram[6]:  2.396752  2.459360  2.469310  2.496021  2.071991  2.115959  2.111828  2.193157  2.246843  2.282686  2.301479  2.324736  2.299180  2.356297  2.226145  2.228019 
dram[7]:  2.348668  2.410628  2.436548  2.529649  2.148760  2.120941  2.142695  2.173077  2.231405  2.226959  2.308140  2.286036  2.424658  2.422454  2.182857  2.244335 
dram[8]:  2.401709  2.395320  2.398448  2.496680  2.072368  2.139952  2.147666  2.164444  2.268464  2.274463  2.347206  2.361011  2.718446  2.396247  2.138329  2.251016 
dram[9]:  2.496183  2.440699  2.537167  2.572496  2.115894  2.117647  2.194601  2.169126  2.249711  2.322891  2.295775  2.331713  2.348862  2.337185  2.168260  2.260427 
dram[10]:  2.455458  2.442055  2.529248  2.543296  2.074745  2.083620  2.134444  2.152523  2.353081  2.264151  2.406675  2.338147  2.404894  2.394068  2.270624  2.220081 
average row locality = 351665/153488 = 2.291156
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1477      1453      1381      1403      1433      1448      1427      1426      1374      1381      1387      1406      1613      1605      1589      1635 
dram[1]:      1521      1499      1410      1386      1408      1426      1404      1428      1406      1379      1388      1443      1508      1543      1582      1625 
dram[2]:      1496      1474      1387      1404      1433      1410      1432      1445      1376      1386      1415      1448      1548      1625      1588      1603 
dram[3]:      1494      1446      1429      1421      1429      1403      1411      1420      1401      1376      1435      1416      1589      1526      1595      1594 
dram[4]:      1511      1439      1398      1459      1419      1429      1425      1421      1394      1384      1446      1419      1594      1577      1599      1620 
dram[5]:      1490      1438      1386      1383      1434      1432      1446      1447      1430      1345      1427      1412      1581      1606      1602      1648 
dram[6]:      1525      1503      1457      1426      1393      1388      1455      1485      1411      1408      1459      1447      1587      1588      1623      1624 
dram[7]:      1444      1472      1431      1415      1395      1426      1406      1444      1388      1402      1428      1441      1556      1530      1625      1602 
dram[8]:      1469      1464      1406      1423      1423      1373      1452      1440      1415      1383      1425      1406      1575      1569      1592      1590 
dram[9]:      1470      1455      1377      1337      1430      1424      1456      1436      1392      1397      1419      1404      1568      1596      1622      1581 
dram[10]:      1462      1502      1396      1400      1396      1385      1452      1415      1415      1393      1421      1385      1553      1598      1595      1580 
total reads: 257991
bank skew: 1648/1337 = 1.23
chip skew: 23779/23348 = 1.02
number of total write accesses:
dram[0]:       525       507       416       412       498       457       460       467       515       495       504       549       629       624       668       687 
dram[1]:       566       538       445       448       427       473       460       494       541       523       507       557       554       572       631       639 
dram[2]:       528       525       419       455       483       447       467       490       532       498       535       544       569       651       632       658 
dram[3]:       505       490       458       484       476       454       455       497       537       488       531       556       624       568       626       648 
dram[4]:       512       490       457       485       472       465       481       522       562       521       564       557       639       638       648       688 
dram[5]:       535       501       444       445       477       474       507       500       559       509       559       546       621       641       652       675 
dram[6]:       541       494       474       456       449       455       509       502       546       530       564       536       657       601       710       682 
dram[7]:       496       524       489       462       425       468       486       477       502       531       557       589       568       563       667       676 
dram[8]:       498       481       448       457       467       416       526       508       520       523       549       556       945       602       634       625 
dram[9]:       492       500       432       384       487       448       495       475       554       531       537       515       600       629       646       641 
dram[10]:       495       542       420       421       436       434       469       462       571       527       526       558       609       662       662       609 
total reads: 93674
bank skew: 945/384 = 2.46
chip skew: 8755/8366 = 1.05
average mf latency per bank:
dram[0]:      24149     24464     28410     27616     26458     27760     30446     29305     25176     24958     25119     22690     20049     21484     20020     20040
dram[1]:      23326     24623     27428     27700     27870     27389     29040     28977     25877     25063     23472     23070     22209     21427     20730     20555
dram[2]:      24297     25083     26711     27200     27842     27578     29829     28989     25069     25514     23553     22860     21475     20981     21218     20644
dram[3]:      24853     24990     27637     26364     26678     28296     28439     29918     23908     25698     23977     22683     20513     21987     20939     19936
dram[4]:      24207     25763     27164     26763     28084     28002     27924     27867     25888     25247     23290     23472     20715     20776     20829     19830
dram[5]:      24603     25022     27761     26726     28095     27223     28219     27686     24212     24284     23078     23442     19550     21474     21017     20329
dram[6]:      23437     24807     27189     26594     28086     27621     28126     28925     25127     24549     23357     23666     19687     21226     19891     19382
dram[7]:      24525     25250     26576     27094     27923     27203     28461     28691     25844     24461     23197     22060     21815     21497     19813     19627
dram[8]:      25522     25663     27005     26884     28216     29277     27264     29066     25059     26219     23336     23454     21524     21844     20484     20959
dram[9]:      24980     25669     27237     28149     26884     27078     28145     29527     24430     24876     23893     23052     20171     21429     20456     20445
dram[10]:      24013     24117     27307     27266     27979     29485     29807     28896     24360     25778     24705     22483     21356     20117     20738     20699
maximum mf latency per bank:
dram[0]:     352560    257762    284866    257636    319201    352446    319441    259301    285668    259411    258079    322845    257913    352475    257806    267770
dram[1]:     257437    352350    352518    257574    352382    259254    259286    319761    259359    276433    258165    323226    303567    257431    257422    260391
dram[2]:     257610    285227    319380    257523    319629    257590    261581    259993    261793    259390    323220    258049    257910    257463    351936    257422
dram[3]:     284381    257485    352131    257584    319897    285304    259817    259842    262007    276529    303577    303442    257481    257460    257495    257350
dram[4]:     267903    257484    319331    352427    259236    319120    259479    285392    276281    261820    258288    352363    257492    258082    260615    258026
dram[5]:     267714    257557    352442    257480    352453    285561    259589    259610    285396    261692    303540    257983    257370    257490    352442    257486
dram[6]:     257491    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    257317    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    257921    258185    257477    257470    257470
dram[8]:     285237    257662    352354    257653    352500    352465    259385    319324    262008    303586    303155    257432    257509    257753    257554    257642
dram[9]:     257545    284543    352257    352437    259172    285334    285325    259361    257922    302908    303623    258254    257427    257893    352388    257508
dram[10]:     257461    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    258177    352411    352178    352452    257736
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10617224 n_act=13885 n_pre=13869 n_req=31851 n_rd=93752 n_write=20683 bw_util=0.02127
n_activity=526859 dram_eff=0.4344
bk0: 5908a 10663583i bk1: 5812a 10668066i bk2: 5524a 10674334i bk3: 5612a 10675620i bk4: 5732a 10665823i bk5: 5792a 10667553i bk6: 5708a 10676022i bk7: 5704a 10676275i bk8: 5496a 10667822i bk9: 5524a 10669557i bk10: 5548a 10671936i bk11: 5624a 10664260i bk12: 6452a 10662263i bk13: 6420a 10658989i bk14: 6356a 10654171i bk15: 6540a 10651279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36022
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10617568 n_act=13869 n_pre=13853 n_req=31731 n_rd=93424 n_write=20699 bw_util=0.02121
n_activity=524661 dram_eff=0.435
bk0: 6084a 10660855i bk1: 5996a 10664506i bk2: 5640a 10670873i bk3: 5544a 10671002i bk4: 5632a 10670931i bk5: 5704a 10669332i bk6: 5616a 10674437i bk7: 5712a 10666583i bk8: 5624a 10669014i bk9: 5516a 10668523i bk10: 5552a 10668771i bk11: 5772a 10663898i bk12: 6032a 10666398i bk13: 6172a 10668754i bk14: 6328a 10657758i bk15: 6500a 10657263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10617039 n_act=13878 n_pre=13862 n_req=31903 n_rd=93880 n_write=20754 bw_util=0.02131
n_activity=528304 dram_eff=0.434
bk0: 5984a 10664363i bk1: 5896a 10667382i bk2: 5548a 10675994i bk3: 5616a 10672387i bk4: 5732a 10666133i bk5: 5640a 10670179i bk6: 5728a 10670878i bk7: 5780a 10668310i bk8: 5504a 10667528i bk9: 5544a 10671461i bk10: 5660a 10665768i bk11: 5792a 10667332i bk12: 6192a 10663755i bk13: 6500a 10655829i bk14: 6352a 10659737i bk15: 6412a 10655848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10617441 n_act=13889 n_pre=13873 n_req=31782 n_rd=93540 n_write=20670 bw_util=0.02123
n_activity=526987 dram_eff=0.4334
bk0: 5976a 10668127i bk1: 5784a 10673270i bk2: 5716a 10668769i bk3: 5684a 10668670i bk4: 5716a 10669482i bk5: 5612a 10668456i bk6: 5644a 10673969i bk7: 5680a 10669491i bk8: 5604a 10664661i bk9: 5504a 10671603i bk10: 5740a 10670551i bk11: 5664a 10666993i bk12: 6356a 10660224i bk13: 6104a 10667490i bk14: 6380a 10659400i bk15: 6376a 10655969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351171
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10615702 n_act=14086 n_pre=14070 n_req=32235 n_rd=94136 n_write=21419 bw_util=0.02148
n_activity=534610 dram_eff=0.4323
bk0: 6044a 10668416i bk1: 5756a 10670041i bk2: 5592a 10670656i bk3: 5836a 10670613i bk4: 5676a 10667172i bk5: 5716a 10669632i bk6: 5700a 10667061i bk7: 5684a 10669678i bk8: 5576a 10660078i bk9: 5536a 10667049i bk10: 5784a 10666170i bk11: 5676a 10663289i bk12: 6376a 10658383i bk13: 6308a 10656032i bk14: 6396a 10656013i bk15: 6480a 10652666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371562
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10615825 n_act=14176 n_pre=14160 n_req=32152 n_rd=94028 n_write=21224 bw_util=0.02142
n_activity=534028 dram_eff=0.4316
bk0: 5960a 10665657i bk1: 5752a 10669513i bk2: 5544a 10672351i bk3: 5532a 10676394i bk4: 5736a 10667715i bk5: 5728a 10669064i bk6: 5784a 10669346i bk7: 5788a 10669213i bk8: 5720a 10666079i bk9: 5380a 10667417i bk10: 5708a 10665541i bk11: 5648a 10665950i bk12: 6324a 10659145i bk13: 6424a 10655527i bk14: 6408a 10654749i bk15: 6592a 10650321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350382
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10614318 n_act=14246 n_pre=14230 n_req=32485 n_rd=95116 n_write=21503 bw_util=0.02168
n_activity=538512 dram_eff=0.4331
bk0: 6100a 10661936i bk1: 6012a 10667974i bk2: 5828a 10667277i bk3: 5704a 10667296i bk4: 5572a 10668026i bk5: 5552a 10667575i bk6: 5820a 10668191i bk7: 5940a 10669041i bk8: 5644a 10667271i bk9: 5632a 10665411i bk10: 5836a 10662061i bk11: 5788a 10665625i bk12: 6348a 10659513i bk13: 6352a 10660668i bk14: 6492a 10649051i bk15: 6496a 10650874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364155
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10616952 n_act=13959 n_pre=13943 n_req=31885 n_rd=93620 n_write=20939 bw_util=0.02129
n_activity=530816 dram_eff=0.4316
bk0: 5776a 10667058i bk1: 5888a 10665274i bk2: 5724a 10671691i bk3: 5660a 10672493i bk4: 5580a 10670296i bk5: 5704a 10668629i bk6: 5624a 10676335i bk7: 5776a 10675313i bk8: 5552a 10668539i bk9: 5608a 10666797i bk10: 5712a 10667647i bk11: 5764a 10660918i bk12: 6224a 10663048i bk13: 6120a 10667350i bk14: 6500a 10655532i bk15: 6408a 10654668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10616935 n_act=13947 n_pre=13931 n_req=32160 n_rd=93620 n_write=20980 bw_util=0.0213
n_activity=528760 dram_eff=0.4335
bk0: 5876a 10667379i bk1: 5856a 10672635i bk2: 5624a 10673627i bk3: 5692a 10671021i bk4: 5692a 10669389i bk5: 5492a 10670847i bk6: 5808a 10677528i bk7: 5760a 10669543i bk8: 5660a 10666625i bk9: 5532a 10666013i bk10: 5700a 10665876i bk11: 5624a 10666949i bk12: 6300a 10663600i bk13: 6276a 10661355i bk14: 6368a 10655823i bk15: 6360a 10655242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346765
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10617848 n_act=13803 n_pre=13787 n_req=31730 n_rd=93456 n_write=20519 bw_util=0.02119
n_activity=521915 dram_eff=0.4368
bk0: 5880a 10671917i bk1: 5820a 10666146i bk2: 5508a 10671842i bk3: 5348a 10675819i bk4: 5720a 10666734i bk5: 5696a 10666146i bk6: 5824a 10674958i bk7: 5744a 10675467i bk8: 5568a 10667384i bk9: 5588a 10666231i bk10: 5676a 10666118i bk11: 5616a 10667626i bk12: 6272a 10664430i bk13: 6384a 10658650i bk14: 6488a 10655483i bk15: 6324a 10652048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360134
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10759413 n_nop=10617880 n_act=13751 n_pre=13735 n_req=31751 n_rd=93392 n_write=20655 bw_util=0.0212
n_activity=524849 dram_eff=0.4346
bk0: 5848a 10667179i bk1: 6008a 10666181i bk2: 5584a 10674982i bk3: 5600a 10673815i bk4: 5584a 10671758i bk5: 5540a 10672064i bk6: 5808a 10676197i bk7: 5660a 10669852i bk8: 5660a 10670006i bk9: 5572a 10666444i bk10: 5684a 10667014i bk11: 5540a 10666007i bk12: 6212a 10661138i bk13: 6392a 10657128i bk14: 6380a 10656922i bk15: 6320a 10654993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358051

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11681, Miss_rate = 0.056, Pending_hits = 1521, Reservation_fails = 11
L2_cache_bank[1]: Access = 210322, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1535, Reservation_fails = 6
L2_cache_bank[2]: Access = 209466, Miss = 11627, Miss_rate = 0.056, Pending_hits = 1510, Reservation_fails = 9
L2_cache_bank[3]: Access = 209934, Miss = 11729, Miss_rate = 0.056, Pending_hits = 1501, Reservation_fails = 22
L2_cache_bank[4]: Access = 209540, Miss = 11675, Miss_rate = 0.056, Pending_hits = 1494, Reservation_fails = 13
L2_cache_bank[5]: Access = 210392, Miss = 11795, Miss_rate = 0.056, Pending_hits = 1530, Reservation_fails = 4
L2_cache_bank[6]: Access = 210689, Miss = 11783, Miss_rate = 0.056, Pending_hits = 1522, Reservation_fails = 10
L2_cache_bank[7]: Access = 209302, Miss = 11602, Miss_rate = 0.055, Pending_hits = 1491, Reservation_fails = 16
L2_cache_bank[8]: Access = 210327, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1540, Reservation_fails = 11
L2_cache_bank[9]: Access = 209957, Miss = 11748, Miss_rate = 0.056, Pending_hits = 1496, Reservation_fails = 3
L2_cache_bank[10]: Access = 210261, Miss = 11796, Miss_rate = 0.056, Pending_hits = 1465, Reservation_fails = 6
L2_cache_bank[11]: Access = 210055, Miss = 11711, Miss_rate = 0.056, Pending_hits = 1527, Reservation_fails = 8
L2_cache_bank[12]: Access = 210465, Miss = 11910, Miss_rate = 0.057, Pending_hits = 1524, Reservation_fails = 5
L2_cache_bank[13]: Access = 210869, Miss = 11869, Miss_rate = 0.056, Pending_hits = 1487, Reservation_fails = 15
L2_cache_bank[14]: Access = 209940, Miss = 11673, Miss_rate = 0.056, Pending_hits = 1462, Reservation_fails = 5
L2_cache_bank[15]: Access = 210618, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1442, Reservation_fails = 3
L2_cache_bank[16]: Access = 244634, Miss = 11757, Miss_rate = 0.048, Pending_hits = 1818, Reservation_fails = 13
L2_cache_bank[17]: Access = 209736, Miss = 11648, Miss_rate = 0.056, Pending_hits = 1487, Reservation_fails = 10
L2_cache_bank[18]: Access = 208560, Miss = 11734, Miss_rate = 0.056, Pending_hits = 1470, Reservation_fails = 13
L2_cache_bank[19]: Access = 208272, Miss = 11630, Miss_rate = 0.056, Pending_hits = 1498, Reservation_fails = 11
L2_cache_bank[20]: Access = 208064, Miss = 11690, Miss_rate = 0.056, Pending_hits = 1514, Reservation_fails = 12
L2_cache_bank[21]: Access = 209003, Miss = 11658, Miss_rate = 0.056, Pending_hits = 1447, Reservation_fails = 5
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 257991
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 33281
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3235779
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.2986
	minimum = 6
	maximum = 86
Network latency average = 8.72013
	minimum = 6
	maximum = 61
Slowest packet = 9109353
Flit latency average = 8.47818
	minimum = 6
	maximum = 61
Slowest flit = 15977170
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00301093
	minimum = 0.00234597 (at node 8)
	maximum = 0.00355426 (at node 32)
Accepted packet rate average = 0.00301093
	minimum = 0.00234597 (at node 8)
	maximum = 0.00355426 (at node 32)
Injected flit rate average = 0.00467338
	minimum = 0.00248484 (at node 8)
	maximum = 0.00728034 (at node 32)
Accepted flit rate average= 0.00467338
	minimum = 0.00344598 (at node 39)
	maximum = 0.00633254 (at node 25)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4889 (19 samples)
	minimum = 6 (19 samples)
	maximum = 522.737 (19 samples)
Network latency average = 21.6213 (19 samples)
	minimum = 6 (19 samples)
	maximum = 394.368 (19 samples)
Flit latency average = 22.4565 (19 samples)
	minimum = 6 (19 samples)
	maximum = 393.684 (19 samples)
Fragmentation average = 0.00653086 (19 samples)
	minimum = 0 (19 samples)
	maximum = 119.316 (19 samples)
Injected packet rate average = 0.0289546 (19 samples)
	minimum = 0.023182 (19 samples)
	maximum = 0.106424 (19 samples)
Accepted packet rate average = 0.0289546 (19 samples)
	minimum = 0.023182 (19 samples)
	maximum = 0.106424 (19 samples)
Injected flit rate average = 0.0446718 (19 samples)
	minimum = 0.0311124 (19 samples)
	maximum = 0.126998 (19 samples)
Accepted flit rate average = 0.0446718 (19 samples)
	minimum = 0.0321282 (19 samples)
	maximum = 0.20085 (19 samples)
Injected packet size average = 1.54282 (19 samples)
Accepted packet size average = 1.54282 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 39 sec (7539 sec)
gpgpu_simulation_rate = 16102 (inst/sec)
gpgpu_simulation_rate = 1334 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3264
gpu_sim_insn = 4446854
gpu_ipc =    1362.3940
gpu_tot_sim_cycle = 10288895
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      12.2313
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3299385
gpu_stall_icnt2sh    = 11351100
partiton_reqs_in_parallel = 71808
partiton_reqs_in_parallel_total    = 124178449
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0762
partiton_reqs_in_parallel_util = 71808
partiton_reqs_in_parallel_util_total    = 124178449
gpu_sim_cycle_parition_util = 3264
gpu_tot_sim_cycle_parition_util    = 5786602
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4600
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     237.8602 GB/Sec
L2_BW_total  =      42.9064 GB/Sec
gpu_total_sim_rate=16664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7647, 7150, 6842, 7268, 6450, 7165, 7235, 6650, 7158, 7077, 6955, 7443, 6987, 7857, 7314, 6807, 5777, 6264, 6501, 6316, 6486, 6398, 6136, 6456, 6500, 6647, 6787, 6406, 6231, 6469, 6264, 5990, 5590, 6482, 5420, 5199, 5277, 5490, 5562, 5349, 5810, 5502, 5311, 5337, 5828, 6063, 5169, 5263, 5375, 5302, 5312, 5339, 5368, 5893, 5136, 5580, 5145, 5435, 5374, 5684, 4979, 5582, 5262, 5596, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 13016498
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12942894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 68718
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16382957	W0_Idle:123681616	W0_Scoreboard:174175368	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1858 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 10288894 
mrq_lat_table:188253 	4837 	5788 	37323 	23143 	14072 	18542 	26498 	26202 	7590 	213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3438491 	1064568 	35859 	17000 	7112 	7013 	16109 	17027 	11740 	18283 	24045 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	1048995 	265655 	1375547 	838467 	458275 	481652 	77634 	5856 	5300 	6362 	6883 	16008 	16817 	11633 	18283 	24045 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	853385 	861347 	1514186 	224831 	32213 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	1050071 	82970 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2647 	539 	200 	90 	45 	29 	47 	43 	53 	37 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        47        26        43        16        16        16        16        30        29        40        47        46        48        45        46 
dram[1]:        44        44        24        42        16        16        17        16        30        30        44        41        43        45        45        41 
dram[2]:        47        43        43        46        16        16        16        16        30        30        43        44        36        46        45        46 
dram[3]:        48        45        46        50        17        16        16        16        30        30        45        47        46        45        45        45 
dram[4]:        33        46        47        44        16        16        16        16        30        30        44        46        45        45        47        46 
dram[5]:        45        48        44        44        16        16        16        16        30        30        44        31        46        37        42        43 
dram[6]:        46        39        39        42        16        16        17        16        30        30        44        44        45        43        44        43 
dram[7]:        38        45        29        36        16        16        16        16        30        30        43        43        43        44        40        46 
dram[8]:        44        41        37        37        16        16        17        16        30        30        44        46        96        47        43        46 
dram[9]:        46        45        48        40        16        16        16        16        34        33        42        46        43        43        34        46 
dram[10]:        44        46        31        41        17        16        16        16        33        33        44        44        47        46        48        45 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221709    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    229062    234623    241603    307204    276583    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    231799    231934    235411    233230    242230    332191    221123    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221503    563382    237344    352026    322584 
dram[5]:    257145    240746    223839    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    227049 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    234601    240684    280571    233105    275217    252139    287823    285208    243602    239098    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    223456    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.327907  2.506394  2.475207  2.622832  2.110022  2.098901  2.135593  2.232941  2.249110  2.251497  2.312195  2.270520  2.401281  2.396146  2.236400  2.242541 
dram[1]:  2.423926  2.448317  2.463480  2.478378  2.127168  2.121652  2.132420  2.133998  2.230594  2.228070  2.319951  2.321759  2.445100  2.398641  2.238143  2.215610 
dram[2]:  2.412396  2.474010  2.480769  2.543092  2.130531  2.108844  2.110742  2.177329  2.233372  2.304136  2.272093  2.277397  2.429385  2.426596  2.247225  2.296559 
dram[3]:  2.440781  2.472542  2.584932  2.509881  2.179429  2.055249  2.146789  2.150056  2.178971  2.210651  2.374699  2.346793  2.315240  2.362205  2.229000  2.213793 
dram[4]:  2.443237  2.426415  2.489933  2.524675  2.132733  2.151927  2.190149  2.124454  2.228150  2.258560  2.277652  2.414129  2.366420  2.326702  2.171484  2.238141 
dram[5]:  2.351916  2.387931  2.538141  2.607703  2.114664  2.138547  2.096360  2.133333  2.270762  2.195266  2.289323  2.360241  2.327731  2.324074  2.175000  2.195099 
dram[6]:  2.396752  2.459360  2.469310  2.496021  2.076405  2.120551  2.118279  2.196251  2.252005  2.282201  2.309091  2.322054  2.303371  2.361290  2.232824  2.230695 
dram[7]:  2.348668  2.410628  2.436548  2.529649  2.152302  2.124161  2.144796  2.179661  2.232941  2.232451  2.306620  2.290214  2.427594  2.430556  2.186489  2.253937 
dram[8]:  2.401709  2.395320  2.398448  2.496680  2.076754  2.140980  2.149675  2.170921  2.269860  2.272295  2.345606  2.358513  2.720430  2.398015  2.142035  2.258883 
dram[9]:  2.496183  2.440699  2.537167  2.572496  2.120309  2.119774  2.197753  2.168934  2.252595  2.325721  2.300117  2.331311  2.352814  2.345226  2.170965  2.260163 
dram[10]:  2.455458  2.442055  2.529248  2.543296  2.081540  2.082286  2.138735  2.153494  2.353011  2.265570  2.401720  2.335732  2.403761  2.393651  2.274372  2.220871 
average row locality = 352461/153700 = 2.293175
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1477      1453      1381      1403      1439      1453      1430      1431      1380      1384      1391      1413      1619      1611      1592      1640 
dram[1]:      1521      1499      1410      1386      1413      1428      1408      1433      1412      1382      1397      1447      1514      1545      1586      1630 
dram[2]:      1496      1474      1387      1404      1443      1413      1439      1450      1380      1393      1419      1451      1558      1629      1595      1608 
dram[3]:      1494      1446      1429      1421      1431      1406      1417      1423      1409      1379      1440      1419      1593      1529      1601      1597 
dram[4]:      1511      1439      1398      1459      1424      1433      1431      1424      1400      1390      1452      1424      1601      1582      1605      1623 
dram[5]:      1490      1438      1386      1383      1441      1440      1451      1452      1436      1346      1433      1413      1589      1614      1607      1653 
dram[6]:      1525      1503      1457      1426      1399      1392      1461      1490      1419      1417      1468      1452      1595      1593      1629      1629 
dram[7]:      1444      1472      1431      1415      1398      1431      1410      1452      1394      1408      1429      1447      1559      1535      1629      1610 
dram[8]:      1469      1464      1406      1423      1427      1376      1456      1448      1422      1387      1426      1410      1580      1573      1596      1598 
dram[9]:      1470      1455      1377      1337      1434      1428      1461      1438      1398      1402      1425      1406      1573      1603      1627      1583 
dram[10]:      1462      1502      1396      1400      1402      1387      1458      1418      1421      1400      1427      1389      1559      1600      1600      1583 
total reads: 258650
bank skew: 1653/1337 = 1.24
chip skew: 23855/23404 = 1.02
number of total write accesses:
dram[0]:       525       507       416       412       498       457       460       467       516       496       505       551       631       627       669       690 
dram[1]:       566       538       445       448       427       473       460       494       542       523       510       559       557       573       632       641 
dram[2]:       528       525       419       455       483       447       467       490       534       501       535       544       575       652       632       661 
dram[3]:       505       490       458       484       476       454       455       497       539       489       531       557       625       571       628       650 
dram[4]:       512       490       457       485       472       465       481       522       563       523       566       558       640       640       649       689 
dram[5]:       535       501       444       445       477       474       507       500       560       509       561       546       627       645       655       676 
dram[6]:       541       494       474       456       449       455       509       502       547       532       564       538       660       603       711       682 
dram[7]:       496       524       489       462       425       468       486       477       504       532       557       589       570       565       669       680 
dram[8]:       498       481       448       457       467       416       526       508       521       524       549       557       950       602       636       627 
dram[9]:       492       500       432       384       487       448       495       475       555       533       537       515       601       632       646       641 
dram[10]:       495       542       420       421       436       435       469       462       572       528       528       559       614       662       663       609 
total reads: 93811
bank skew: 950/384 = 2.47
chip skew: 8767/8373 = 1.05
average mf latency per bank:
dram[0]:      24149     24464     28410     27616     26381     27692     30403     29233     25089     24910     25058     22592     19982     21402     19989     19976
dram[1]:      23326     24623     27428     27700     27798     27364     28983     28907     25790     25029     23330     23006     22118     21401     20688     20497
dram[2]:      24297     25083     26711     27200     27703     27537     29725     28919     24995     25385     23510     22830     21319     20939     21156     20575
dram[3]:      24853     24990     27637     26364     26654     28254     28353     29876     23791     25648     23921     22641     20471     21929     20868     19895
dram[4]:      24207     25763     27164     26763     28014     27947     27842     27829     25801     25147     23203     23406     20646     20715     20769     19800
dram[5]:      24603     25022     27761     26726     27997     27114     28152     27620     24133     24276     22991     23435     19432     21365     20947     20281
dram[6]:      23437     24807     27189     26594     27999     27566     28045     28857     25018     24417     23259     23588     19596     21163     19837     19345
dram[7]:      24525     25250     26576     27094     27881     27136     28406     28578     25741     24378     23190     22000     21768     21430     19766     19529
dram[8]:      25522     25663     27005     26884     28161     29232     27213     28953     24962     26156     23328     23399     21443     21808     20433     20870
dram[9]:      24980     25669     27237     28149     26832     27025     28078     29501     24348     24792     23825     23033     20120     21338     20416     20430
dram[10]:      24013     24117     27307     27266     27892     29441     29719     28855     24280     25676     24610     22430     21253     20103     20687     20675
maximum mf latency per bank:
dram[0]:     352560    257762    284866    257636    319201    352446    319441    259301    285668    259411    258079    322845    257913    352475    257806    267770
dram[1]:     257437    352350    352518    257574    352382    259254    259286    319761    259359    276433    258165    323226    303567    257431    257422    260391
dram[2]:     257610    285227    319380    257523    319629    257590    261581    259993    261793    259390    323220    258049    257910    257463    351936    257422
dram[3]:     284381    257485    352131    257584    319897    285304    259817    259842    262007    276529    303577    303442    257481    257460    257495    257350
dram[4]:     267903    257484    319331    352427    259236    319120    259479    285392    276281    261820    258288    352363    257492    258082    260615    258026
dram[5]:     267714    257557    352442    257480    352453    285561    259589    259610    285396    261692    303540    257983    257370    257490    352442    257486
dram[6]:     257491    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    257317    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    257921    258185    257477    257470    257470
dram[8]:     285237    257662    352354    257653    352500    352465    259385    319324    262008    303586    303155    257432    257509    257753    257554    257642
dram[9]:     257545    284543    352257    352437    259172    285334    285325    259361    257922    302908    303623    258254    257427    257893    352388    257508
dram[10]:     257461    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    258177    352411    352178    352452    257736
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10622945 n_act=13908 n_pre=13892 n_req=31924 n_rd=93988 n_write=20739 bw_util=0.02131
n_activity=528214 dram_eff=0.4344
bk0: 5908a 10669639i bk1: 5812a 10674122i bk2: 5524a 10680392i bk3: 5612a 10681680i bk4: 5756a 10671812i bk5: 5812a 10673482i bk6: 5720a 10682000i bk7: 5724a 10682272i bk8: 5520a 10673745i bk9: 5536a 10675502i bk10: 5564a 10677914i bk11: 5652a 10670136i bk12: 6476a 10668144i bk13: 6444a 10664888i bk14: 6368a 10660171i bk15: 6560a 10657195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10623315 n_act=13889 n_pre=13873 n_req=31799 n_rd=93644 n_write=20751 bw_util=0.02125
n_activity=526051 dram_eff=0.4349
bk0: 6084a 10666912i bk1: 5996a 10670563i bk2: 5640a 10676930i bk3: 5544a 10677062i bk4: 5652a 10676945i bk5: 5712a 10675350i bk6: 5632a 10680443i bk7: 5732a 10672605i bk8: 5648a 10674939i bk9: 5528a 10674538i bk10: 5588a 10674581i bk11: 5788a 10669782i bk12: 6056a 10672337i bk13: 6180a 10674761i bk14: 6344a 10663753i bk15: 6520a 10663227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357211
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10622722 n_act=13898 n_pre=13882 n_req=31987 n_rd=94156 n_write=20814 bw_util=0.02136
n_activity=529904 dram_eff=0.4339
bk0: 5984a 10670419i bk1: 5896a 10673440i bk2: 5548a 10682052i bk3: 5616a 10678446i bk4: 5772a 10672091i bk5: 5652a 10676143i bk6: 5756a 10676862i bk7: 5800a 10674290i bk8: 5520a 10673450i bk9: 5572a 10677278i bk10: 5676a 10671767i bk11: 5804a 10673344i bk12: 6232a 10669549i bk13: 6516a 10661746i bk14: 6380a 10665719i bk15: 6432a 10661765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10623216 n_act=13909 n_pre=13893 n_req=31843 n_rd=93736 n_write=20718 bw_util=0.02126
n_activity=528272 dram_eff=0.4333
bk0: 5976a 10674181i bk1: 5784a 10679327i bk2: 5716a 10674828i bk3: 5684a 10674729i bk4: 5724a 10675526i bk5: 5624a 10674455i bk6: 5668a 10679954i bk7: 5692a 10675506i bk8: 5636a 10670526i bk9: 5516a 10677581i bk10: 5760a 10676553i bk11: 5676a 10672949i bk12: 6372a 10666212i bk13: 6116a 10673373i bk14: 6404a 10665304i bk15: 6388a 10661895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350995
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10621429 n_act=14106 n_pre=14090 n_req=32308 n_rd=94384 n_write=21463 bw_util=0.02152
n_activity=536097 dram_eff=0.4322
bk0: 6044a 10674474i bk1: 5756a 10676099i bk2: 5592a 10676715i bk3: 5836a 10676672i bk4: 5696a 10673177i bk5: 5732a 10675620i bk6: 5724a 10673079i bk7: 5696a 10675692i bk8: 5600a 10666045i bk9: 5560a 10672980i bk10: 5808a 10671990i bk11: 5696a 10669223i bk12: 6404a 10664293i bk13: 6328a 10661958i bk14: 6420a 10661999i bk15: 6492a 10658675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10621516 n_act=14196 n_pre=14180 n_req=32234 n_rd=94288 n_write=21292 bw_util=0.02147
n_activity=535415 dram_eff=0.4317
bk0: 5960a 10671709i bk1: 5752a 10675565i bk2: 5544a 10678408i bk3: 5532a 10682452i bk4: 5764a 10673678i bk5: 5760a 10674945i bk6: 5804a 10675364i bk7: 5808a 10675210i bk8: 5744a 10672023i bk9: 5384a 10673445i bk10: 5732a 10671441i bk11: 5652a 10671977i bk12: 6356a 10664932i bk13: 6456a 10661289i bk14: 6428a 10660683i bk15: 6612a 10656294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10619991 n_act=14265 n_pre=14249 n_req=32572 n_rd=95420 n_write=21547 bw_util=0.02173
n_activity=540070 dram_eff=0.4332
bk0: 6100a 10667992i bk1: 6012a 10674032i bk2: 5828a 10673337i bk3: 5704a 10673357i bk4: 5596a 10673997i bk5: 5568a 10673593i bk6: 5844a 10674204i bk7: 5960a 10675045i bk8: 5676a 10673183i bk9: 5668a 10671247i bk10: 5872a 10668022i bk11: 5808a 10671529i bk12: 6380a 10665384i bk13: 6372a 10666613i bk14: 6516a 10655038i bk15: 6516a 10656871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363962
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10622699 n_act=13971 n_pre=13955 n_req=31957 n_rd=93856 n_write=20991 bw_util=0.02134
n_activity=531933 dram_eff=0.4318
bk0: 5776a 10673115i bk1: 5888a 10671333i bk2: 5724a 10677751i bk3: 5660a 10678553i bk4: 5592a 10676337i bk5: 5724a 10674624i bk6: 5640a 10682321i bk7: 5808a 10681266i bk8: 5576a 10674448i bk9: 5632a 10672762i bk10: 5716a 10673672i bk11: 5788a 10666907i bk12: 6236a 10668997i bk13: 6140a 10673291i bk14: 6516a 10661481i bk15: 6440a 10660570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356577
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10622690 n_act=13966 n_pre=13950 n_req=32228 n_rd=93844 n_write=21022 bw_util=0.02134
n_activity=530061 dram_eff=0.4334
bk0: 5876a 10673435i bk1: 5856a 10678692i bk2: 5624a 10679686i bk3: 5692a 10677083i bk4: 5708a 10675421i bk5: 5504a 10676855i bk6: 5824a 10683536i bk7: 5792a 10675509i bk8: 5688a 10672521i bk9: 5548a 10671962i bk10: 5704a 10671900i bk11: 5640a 10672901i bk12: 6320a 10669446i bk13: 6292a 10667331i bk14: 6384a 10661763i bk15: 6392a 10661173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346594
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10623641 n_act=13816 n_pre=13800 n_req=31790 n_rd=93668 n_write=20547 bw_util=0.02122
n_activity=522997 dram_eff=0.4368
bk0: 5880a 10677971i bk1: 5820a 10672206i bk2: 5508a 10677902i bk3: 5348a 10681879i bk4: 5736a 10672754i bk5: 5712a 10672155i bk6: 5844a 10680960i bk7: 5752a 10681490i bk8: 5592a 10673331i bk9: 5608a 10672174i bk10: 5700a 10672107i bk11: 5624a 10673640i bk12: 6292a 10670403i bk13: 6412a 10664552i bk14: 6508a 10661479i bk15: 6332a 10658064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359955
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10765472 n_nop=10623615 n_act=13777 n_pre=13761 n_req=31819 n_rd=93616 n_write=20703 bw_util=0.02124
n_activity=526302 dram_eff=0.4344
bk0: 5848a 10673235i bk1: 6008a 10672239i bk2: 5584a 10681043i bk3: 5600a 10679877i bk4: 5608a 10677759i bk5: 5548a 10677998i bk6: 5832a 10682188i bk7: 5672a 10675865i bk8: 5684a 10675933i bk9: 5600a 10672373i bk10: 5708a 10672876i bk11: 5556a 10671925i bk12: 6236a 10666964i bk13: 6400a 10663140i bk14: 6400a 10662877i bk15: 6332a 10661003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11709, Miss_rate = 0.056, Pending_hits = 1584, Reservation_fails = 11
L2_cache_bank[1]: Access = 210694, Miss = 11788, Miss_rate = 0.056, Pending_hits = 1613, Reservation_fails = 6
L2_cache_bank[2]: Access = 209838, Miss = 11661, Miss_rate = 0.056, Pending_hits = 1600, Reservation_fails = 9
L2_cache_bank[3]: Access = 210306, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1557, Reservation_fails = 22
L2_cache_bank[4]: Access = 209912, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1597, Reservation_fails = 13
L2_cache_bank[5]: Access = 210764, Miss = 11822, Miss_rate = 0.056, Pending_hits = 1591, Reservation_fails = 4
L2_cache_bank[6]: Access = 211062, Miss = 11814, Miss_rate = 0.056, Pending_hits = 1605, Reservation_fails = 10
L2_cache_bank[7]: Access = 209674, Miss = 11620, Miss_rate = 0.055, Pending_hits = 1534, Reservation_fails = 16
L2_cache_bank[8]: Access = 210700, Miss = 11822, Miss_rate = 0.056, Pending_hits = 1634, Reservation_fails = 11
L2_cache_bank[9]: Access = 210329, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1549, Reservation_fails = 3
L2_cache_bank[10]: Access = 210637, Miss = 11833, Miss_rate = 0.056, Pending_hits = 1556, Reservation_fails = 6
L2_cache_bank[11]: Access = 210428, Miss = 11739, Miss_rate = 0.056, Pending_hits = 1595, Reservation_fails = 8
L2_cache_bank[12]: Access = 210840, Miss = 11953, Miss_rate = 0.057, Pending_hits = 1630, Reservation_fails = 5
L2_cache_bank[13]: Access = 211242, Miss = 11902, Miss_rate = 0.056, Pending_hits = 1573, Reservation_fails = 15
L2_cache_bank[14]: Access = 210315, Miss = 11694, Miss_rate = 0.056, Pending_hits = 1514, Reservation_fails = 5
L2_cache_bank[15]: Access = 210991, Miss = 11770, Miss_rate = 0.056, Pending_hits = 1532, Reservation_fails = 3
L2_cache_bank[16]: Access = 245010, Miss = 11782, Miss_rate = 0.048, Pending_hits = 1880, Reservation_fails = 13
L2_cache_bank[17]: Access = 210104, Miss = 11679, Miss_rate = 0.056, Pending_hits = 1560, Reservation_fails = 10
L2_cache_bank[18]: Access = 208928, Miss = 11765, Miss_rate = 0.056, Pending_hits = 1552, Reservation_fails = 13
L2_cache_bank[19]: Access = 208640, Miss = 11652, Miss_rate = 0.056, Pending_hits = 1552, Reservation_fails = 11
L2_cache_bank[20]: Access = 208436, Miss = 11725, Miss_rate = 0.056, Pending_hits = 1607, Reservation_fails = 12
L2_cache_bank[21]: Access = 209375, Miss = 11679, Miss_rate = 0.056, Pending_hits = 1503, Reservation_fails = 5
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 258650
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 34918
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3241656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9522
	minimum = 6
	maximum = 58
Network latency average = 8.5901
	minimum = 6
	maximum = 45
Slowest packet = 9300177
Flit latency average = 8.55284
	minimum = 6
	maximum = 44
Slowest flit = 16036452
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0502053
	minimum = 0.0441312 (at node 0)
	maximum = 0.0576157 (at node 38)
Accepted packet rate average = 0.0502053
	minimum = 0.0441312 (at node 0)
	maximum = 0.0576157 (at node 38)
Injected flit rate average = 0.075308
	minimum = 0.0441312 (at node 0)
	maximum = 0.114618 (at node 38)
Accepted flit rate average= 0.075308
	minimum = 0.0563898 (at node 45)
	maximum = 0.0943917 (at node 17)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.162 (20 samples)
	minimum = 6 (20 samples)
	maximum = 499.5 (20 samples)
Network latency average = 20.9698 (20 samples)
	minimum = 6 (20 samples)
	maximum = 376.9 (20 samples)
Flit latency average = 21.7613 (20 samples)
	minimum = 6 (20 samples)
	maximum = 376.2 (20 samples)
Fragmentation average = 0.00620432 (20 samples)
	minimum = 0 (20 samples)
	maximum = 113.35 (20 samples)
Injected packet rate average = 0.0300171 (20 samples)
	minimum = 0.0242295 (20 samples)
	maximum = 0.103983 (20 samples)
Accepted packet rate average = 0.0300171 (20 samples)
	minimum = 0.0242295 (20 samples)
	maximum = 0.103983 (20 samples)
Injected flit rate average = 0.0462036 (20 samples)
	minimum = 0.0317633 (20 samples)
	maximum = 0.126379 (20 samples)
Accepted flit rate average = 0.0462036 (20 samples)
	minimum = 0.0333412 (20 samples)
	maximum = 0.195527 (20 samples)
Injected packet size average = 1.53924 (20 samples)
Accepted packet size average = 1.53924 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 52 sec (7552 sec)
gpgpu_simulation_rate = 16664 (inst/sec)
gpgpu_simulation_rate = 1362 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 304372
gpu_sim_insn = 4970317
gpu_ipc =      16.3297
gpu_tot_sim_cycle = 10820489
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      12.0897
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3299396
gpu_stall_icnt2sh    = 11353992
partiton_reqs_in_parallel = 6696173
partiton_reqs_in_parallel_total    = 124250257
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.1017
partiton_reqs_in_parallel_util = 6696173
partiton_reqs_in_parallel_util_total    = 124250257
gpu_sim_cycle_parition_util = 304372
gpu_tot_sim_cycle_parition_util    = 5789866
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4869
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =       2.5573 GB/Sec
L2_BW_total  =      40.8704 GB/Sec
gpu_total_sim_rate=16777

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7785, 7288, 6980, 7406, 6588, 7303, 7373, 6788, 7296, 7215, 7093, 7581, 7125, 7995, 7452, 6945, 5869, 6356, 6593, 6408, 6578, 6490, 6228, 6548, 6592, 6739, 6879, 6498, 6323, 6561, 6356, 6082, 5682, 6574, 5512, 5291, 5369, 5582, 5654, 5441, 5902, 5594, 5403, 5429, 5920, 6155, 5261, 5355, 5467, 5394, 5404, 5431, 5460, 5985, 5228, 5672, 5237, 5527, 5466, 5776, 5071, 5674, 5354, 5688, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 13017035
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12942894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 69255
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16406380	W0_Idle:136904115	W0_Scoreboard:177252018	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1867 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 10809805 
mrq_lat_table:188401 	4852 	5790 	37339 	23151 	14072 	18542 	26498 	26202 	7590 	213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3443128 	1064693 	35859 	17000 	7241 	7014 	17701 	18755 	11740 	18283 	24045 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	1052457 	265695 	1375547 	838467 	459535 	481652 	77634 	5856 	5300 	6491 	6884 	17600 	18545 	11633 	18283 	24045 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	858906 	863141 	1515073 	224836 	32213 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	1050071 	82975 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2663 	539 	200 	92 	46 	30 	51 	49 	53 	37 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        47        26        43        16        16        16        16        30        29        40        47        46        48        45        46 
dram[1]:        44        44        24        42        16        16        17        16        30        30        44        41        43        45        45        41 
dram[2]:        47        43        43        46        16        16        16        16        30        30        43        44        36        46        45        46 
dram[3]:        48        45        46        50        17        16        16        16        30        30        45        47        46        45        45        45 
dram[4]:        33        46        47        44        16        16        16        16        30        30        44        46        45        45        47        46 
dram[5]:        45        48        44        44        16        16        16        16        30        30        44        31        46        37        42        43 
dram[6]:        46        39        39        42        16        16        17        16        30        30        44        44        45        43        44        43 
dram[7]:        38        45        29        36        16        16        16        16        30        30        43        43        43        44        40        46 
dram[8]:        44        41        37        37        16        16        17        16        30        30        44        46        96        47        43        46 
dram[9]:        46        45        48        40        16        16        16        16        34        33        42        46        43        43        34        46 
dram[10]:        44        46        31        41        17        16        16        16        33        33        44        44        47        46        48        45 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221709    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    229062    234623    241603    307204    293198    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    231799    231934    235411    233230    242230    332191    221123    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221503    563382    237344    352026    322584 
dram[5]:    257145    240746    223839    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    227049 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    234601    240684    280571    233105    275217    252139    287823    285208    243602    239098    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    223456    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.327907  2.506394  2.475207  2.622832  2.110022  2.098901  2.135593  2.232941  2.251185  2.251196  2.317073  2.272517  2.399787  2.394652  2.236400  2.242541 
dram[1]:  2.423926  2.448317  2.463480  2.478378  2.127168  2.121652  2.132420  2.133998  2.233752  2.228972  2.326853  2.322543  2.445100  2.398641  2.238143  2.215610 
dram[2]:  2.412396  2.474010  2.480769  2.543092  2.130531  2.108844  2.109513  2.177329  2.233993  2.310219  2.271777  2.277081  2.427759  2.425080  2.247225  2.296559 
dram[3]:  2.440781  2.472542  2.584932  2.509881  2.179429  2.055249  2.145475  2.150056  2.183240  2.211834  2.376655  2.345196  2.315240  2.360674  2.227772  2.213793 
dram[4]:  2.443237  2.426415  2.489933  2.524675  2.132733  2.151927  2.190149  2.124454  2.229025  2.263282  2.280721  2.417275  2.364979  2.326702  2.171484  2.238141 
dram[5]:  2.351916  2.387931  2.538141  2.607703  2.114664  2.137277  2.096360  2.133333  2.272727  2.195266  2.295063  2.358604  2.326338  2.322713  2.175000  2.195099 
dram[6]:  2.396752  2.459360  2.469310  2.496021  2.076405  2.120551  2.118279  2.196251  2.256293  2.286550  2.313280  2.327888  2.303061  2.361290  2.232824  2.229508 
dram[7]:  2.348668  2.410628  2.436548  2.529649  2.152302  2.124161  2.144796  2.179661  2.237647  2.239356  2.305104  2.293258  2.427594  2.430556  2.186489  2.253937 
dram[8]:  2.401709  2.395320  2.398448  2.496680  2.076754  2.140980  2.149675  2.170921  2.271879  2.273159  2.344009  2.360479  2.720430  2.398015  2.142035  2.258883 
dram[9]:  2.496183  2.440699  2.537167  2.572496  2.120309  2.119774  2.197753  2.168934  2.254608  2.327731  2.303279  2.330909  2.352814  2.345226  2.170965  2.260163 
dram[10]:  2.453634  2.442055  2.529248  2.543296  2.081540  2.082286  2.138735  2.153494  2.356132  2.267292  2.403681  2.335329  2.408186  2.393651  2.274372  2.220871 
average row locality = 352650/153752 = 2.293629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1477      1453      1381      1403      1439      1453      1430      1431      1384      1386      1395      1417      1620      1612      1592      1640 
dram[1]:      1521      1499      1410      1386      1413      1428      1408      1433      1417      1385      1405      1450      1514      1545      1586      1630 
dram[2]:      1496      1474      1387      1404      1443      1413      1440      1450      1385      1398      1421      1453      1559      1630      1595      1608 
dram[3]:      1494      1446      1429      1421      1431      1406      1418      1423      1415      1380      1444      1420      1593      1530      1602      1597 
dram[4]:      1511      1439      1398      1459      1424      1433      1431      1424      1403      1394      1457      1429      1602      1582      1605      1623 
dram[5]:      1490      1438      1386      1383      1441      1441      1451      1452      1440      1346      1438      1414      1590      1615      1607      1653 
dram[6]:      1525      1503      1457      1426      1399      1392      1461      1490      1425      1423      1474      1457      1597      1593      1629      1630 
dram[7]:      1444      1472      1431      1415      1398      1431      1410      1452      1398      1414      1430      1452      1559      1535      1629      1610 
dram[8]:      1469      1464      1406      1423      1427      1376      1456      1448      1426      1390      1427      1414      1580      1573      1596      1598 
dram[9]:      1470      1455      1377      1337      1434      1428      1461      1438      1402      1406      1430      1408      1573      1603      1627      1583 
dram[10]:      1463      1502      1396      1400      1402      1387      1458      1418      1426      1406      1431      1391      1563      1600      1600      1583 
total reads: 258839
bank skew: 1653/1337 = 1.24
chip skew: 23881/23426 = 1.02
number of total write accesses:
dram[0]:       525       507       416       412       498       457       460       467       516       496       505       551       631       627       669       690 
dram[1]:       566       538       445       448       427       473       460       494       542       523       510       559       557       573       632       641 
dram[2]:       528       525       419       455       483       447       467       490       534       501       535       544       575       652       632       661 
dram[3]:       505       490       458       484       476       454       455       497       539       489       531       557       625       571       628       650 
dram[4]:       512       490       457       485       472       465       481       522       563       523       566       558       640       640       649       689 
dram[5]:       535       501       444       445       477       474       507       500       560       509       561       546       627       645       655       676 
dram[6]:       541       494       474       456       449       455       509       502       547       532       564       538       660       603       711       682 
dram[7]:       496       524       489       462       425       468       486       477       504       532       557       589       570       565       669       680 
dram[8]:       498       481       448       457       467       416       526       508       521       524       549       557       950       602       636       627 
dram[9]:       492       500       432       384       487       448       495       475       555       533       537       515       601       632       646       641 
dram[10]:       495       542       420       421       436       435       469       462       572       528       528       559       614       662       663       609 
total reads: 93811
bank skew: 950/384 = 2.47
chip skew: 8767/8373 = 1.05
average mf latency per bank:
dram[0]:      24356     24675     28992     28192     26382     27693     30403     29233     25039     24887     25010     22551     20217     21659     20188     20168
dram[1]:      23530     24832     27991     28269     27800     27365     28983     28907     25728     24993     23238     22976     22379     21679     20891     20694
dram[2]:      24507     25295     27290     27762     27704     27539     29709     28919     24935     25322     23490     22812     21558     21204     21358     20773
dram[3]:      25066     25209     28190     26912     26655     28255     28338     29876     23721     25637     23877     22634     20730     22227     21063     20095
dram[4]:      24416     25983     27728     27300     28015     27949     27842     27829     25765     25098     23151     23352     20893     21035     20973     19998
dram[5]:      24812     25241     28333     27297     27998     27101     28152     27620     24088     24279     22939     23427     19700     21654     21151     20478
dram[6]:      23658     25035     27730     27150     28001     27567     28045     28857     24945     24345     23196     23534     19858     21488     20033     19548
dram[7]:      24783     25500     27121     27650     27882     27137     28406     28578     25690     24307     23182     21951     22043     21751     19966     19729
dram[8]:      25777     25920     27568     27439     28162     29233     27213     28953     24914     26118     23321     23356     21671     22103     20639     21076
dram[9]:      25236     25925     27814     28756     26833     27026     28078     29501     24302     24744     23770     23014     20351     21605     20633     20651
dram[10]:      24257     24361     27882     27839     27893     29442     29719     28855     24223     25600     24564     22412     21452     20373     20904     20898
maximum mf latency per bank:
dram[0]:     352560    257762    284866    257636    319201    352446    319441    259301    285668    259411    258079    322845    257913    352475    257806    267770
dram[1]:     257437    352350    352518    257574    352382    259254    259286    319761    259359    276433    258165    323226    303567    257431    257422    260391
dram[2]:     257610    285227    319380    257523    319629    257590    261581    259993    261793    259390    323220    258049    257910    257463    351936    257422
dram[3]:     284381    257485    352131    257584    319897    285304    259817    259842    262007    276529    303577    303442    257481    257460    257495    257350
dram[4]:     267903    257484    319331    352427    259236    319120    259479    285392    276281    261820    258288    352363    257492    258082    260615    258026
dram[5]:     267714    257557    352442    257480    352453    285561    259589    259610    285396    261692    303540    257983    257370    257490    352442    257486
dram[6]:     257491    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    257317    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    257921    258185    257477    257470    257470
dram[8]:     285237    257662    352354    257653    352500    352465    259385    319324    262008    303586    303155    257432    257509    257753    257554    257642
dram[9]:     257545    284543    352257    352437    259172    285334    285325    259361    257922    302908    303623    258254    257427    257893    352388    257508
dram[10]:     257461    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    258177    352411    352178    352452    257736
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11188044 n_act=13913 n_pre=13897 n_req=31940 n_rd=94052 n_write=20739 bw_util=0.02026
n_activity=528558 dram_eff=0.4344
bk0: 5908a 11234811i bk1: 5812a 11239294i bk2: 5524a 11245564i bk3: 5612a 11246852i bk4: 5756a 11236985i bk5: 5812a 11238656i bk6: 5720a 11247175i bk7: 5724a 11247447i bk8: 5536a 11238865i bk9: 5544a 11240625i bk10: 5580a 11243059i bk11: 5668a 11235243i bk12: 6480a 11233284i bk13: 6448a 11230028i bk14: 6368a 11225342i bk15: 6560a 11222367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11188404 n_act=13893 n_pre=13877 n_req=31818 n_rd=93720 n_write=20751 bw_util=0.02021
n_activity=526417 dram_eff=0.4349
bk0: 6084a 11232085i bk1: 5996a 11235736i bk2: 5640a 11242103i bk3: 5544a 11242236i bk4: 5652a 11242119i bk5: 5712a 11240524i bk6: 5632a 11245618i bk7: 5732a 11237780i bk8: 5668a 11240051i bk9: 5540a 11239663i bk10: 5620a 11239670i bk11: 5800a 11234908i bk12: 6056a 11237507i bk13: 6180a 11239932i bk14: 6344a 11228924i bk15: 6520a 11228399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339398
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11187813 n_act=13905 n_pre=13889 n_req=32004 n_rd=94224 n_write=20814 bw_util=0.02031
n_activity=530309 dram_eff=0.4339
bk0: 5984a 11235592i bk1: 5896a 11238613i bk2: 5548a 11247225i bk3: 5616a 11243620i bk4: 5772a 11237266i bk5: 5652a 11241318i bk6: 5760a 11242006i bk7: 5800a 11239465i bk8: 5540a 11238538i bk9: 5592a 11242397i bk10: 5684a 11236899i bk11: 5812a 11238476i bk12: 6236a 11234688i bk13: 6520a 11226884i bk14: 6380a 11230890i bk15: 6432a 11226937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11188317 n_act=13915 n_pre=13899 n_req=31858 n_rd=93796 n_write=20718 bw_util=0.02021
n_activity=528696 dram_eff=0.4332
bk0: 5976a 11239353i bk1: 5784a 11244500i bk2: 5716a 11240001i bk3: 5684a 11239902i bk4: 5724a 11240700i bk5: 5624a 11239629i bk6: 5672a 11245097i bk7: 5692a 11240679i bk8: 5660a 11235631i bk9: 5520a 11242748i bk10: 5776a 11241674i bk11: 5680a 11238090i bk12: 6372a 11231383i bk13: 6120a 11238513i bk14: 6408a 11230443i bk15: 6388a 11227066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333491
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11186522 n_act=14110 n_pre=14094 n_req=32326 n_rd=94456 n_write=21463 bw_util=0.02046
n_activity=536483 dram_eff=0.4321
bk0: 6044a 11239646i bk1: 5756a 11241271i bk2: 5592a 11241888i bk3: 5836a 11241845i bk4: 5696a 11238351i bk5: 5732a 11240794i bk6: 5724a 11238254i bk7: 5696a 11240868i bk8: 5612a 11231175i bk9: 5576a 11238125i bk10: 5828a 11237104i bk11: 5716a 11234335i bk12: 6408a 11229432i bk13: 6328a 11227128i bk14: 6420a 11227169i bk15: 6492a 11223846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11186627 n_act=14201 n_pre=14185 n_req=32247 n_rd=94340 n_write=21292 bw_util=0.02041
n_activity=535775 dram_eff=0.4316
bk0: 5960a 11236882i bk1: 5752a 11240738i bk2: 5544a 11243581i bk3: 5532a 11247625i bk4: 5764a 11238852i bk5: 5764a 11240088i bk6: 5804a 11240537i bk7: 5808a 11240383i bk8: 5760a 11237144i bk9: 5384a 11238618i bk10: 5752a 11236579i bk11: 5656a 11237117i bk12: 6360a 11230072i bk13: 6460a 11226428i bk14: 6428a 11225854i bk15: 6612a 11221466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332778
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11185050 n_act=14270 n_pre=14254 n_req=32598 n_rd=95524 n_write=21547 bw_util=0.02066
n_activity=540563 dram_eff=0.4331
bk0: 6100a 11233162i bk1: 6012a 11239204i bk2: 5828a 11238509i bk3: 5704a 11238529i bk4: 5596a 11239170i bk5: 5568a 11238767i bk6: 5844a 11239379i bk7: 5960a 11240220i bk8: 5700a 11238289i bk9: 5692a 11236334i bk10: 5896a 11233128i bk11: 5828a 11236666i bk12: 6388a 11230518i bk13: 6372a 11231784i bk14: 6516a 11220209i bk15: 6520a 11222011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345822
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11187804 n_act=13973 n_pre=13957 n_req=31973 n_rd=93920 n_write=20991 bw_util=0.02028
n_activity=532229 dram_eff=0.4318
bk0: 5776a 11238287i bk1: 5888a 11236506i bk2: 5724a 11242924i bk3: 5660a 11243726i bk4: 5592a 11241510i bk5: 5724a 11239798i bk6: 5640a 11247495i bk7: 5808a 11246440i bk8: 5592a 11239593i bk9: 5656a 11237884i bk10: 5720a 11238814i bk11: 5808a 11232020i bk12: 6236a 11234168i bk13: 6140a 11238463i bk14: 6516a 11226653i bk15: 6440a 11225742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338792
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11187807 n_act=13970 n_pre=13954 n_req=32240 n_rd=93892 n_write=21022 bw_util=0.02028
n_activity=530340 dram_eff=0.4334
bk0: 5876a 11238608i bk1: 5856a 11243865i bk2: 5624a 11244859i bk3: 5692a 11242257i bk4: 5708a 11240595i bk5: 5504a 11242029i bk6: 5824a 11248711i bk7: 5792a 11240684i bk8: 5704a 11237642i bk9: 5560a 11237088i bk10: 5708a 11237040i bk11: 5656a 11238020i bk12: 6320a 11234617i bk13: 6292a 11232502i bk14: 6384a 11226934i bk15: 6392a 11226345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329307
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11188746 n_act=13820 n_pre=13804 n_req=31805 n_rd=93728 n_write=20547 bw_util=0.02017
n_activity=523289 dram_eff=0.4368
bk0: 5880a 11243143i bk1: 5820a 11237379i bk2: 5508a 11243075i bk3: 5348a 11247052i bk4: 5736a 11237928i bk5: 5712a 11237330i bk6: 5844a 11246135i bk7: 5752a 11246665i bk8: 5608a 11238452i bk9: 5624a 11237283i bk10: 5720a 11237218i bk11: 5632a 11238773i bk12: 6292a 11235573i bk13: 6412a 11229722i bk14: 6508a 11226651i bk15: 6332a 11223236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342012
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11330645 n_nop=11188688 n_act=13783 n_pre=13767 n_req=31841 n_rd=93704 n_write=20703 bw_util=0.02019
n_activity=526776 dram_eff=0.4344
bk0: 5852a 11238376i bk1: 6008a 11237410i bk2: 5584a 11246214i bk3: 5600a 11245050i bk4: 5608a 11242932i bk5: 5548a 11243172i bk6: 5832a 11247362i bk7: 5672a 11241041i bk8: 5704a 11241047i bk9: 5624a 11237444i bk10: 5724a 11237994i bk11: 5564a 11237058i bk12: 6252a 11232107i bk13: 6400a 11228312i bk14: 6400a 11228049i bk15: 6332a 11226176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340033

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11718, Miss_rate = 0.056, Pending_hits = 1596, Reservation_fails = 11
L2_cache_bank[1]: Access = 211067, Miss = 11795, Miss_rate = 0.056, Pending_hits = 1626, Reservation_fails = 6
L2_cache_bank[2]: Access = 210211, Miss = 11674, Miss_rate = 0.056, Pending_hits = 1618, Reservation_fails = 9
L2_cache_bank[3]: Access = 210680, Miss = 11756, Miss_rate = 0.056, Pending_hits = 1564, Reservation_fails = 22
L2_cache_bank[4]: Access = 210288, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1607, Reservation_fails = 13
L2_cache_bank[5]: Access = 211136, Miss = 11830, Miss_rate = 0.056, Pending_hits = 1603, Reservation_fails = 4
L2_cache_bank[6]: Access = 211440, Miss = 11826, Miss_rate = 0.056, Pending_hits = 1620, Reservation_fails = 10
L2_cache_bank[7]: Access = 210047, Miss = 11623, Miss_rate = 0.055, Pending_hits = 1537, Reservation_fails = 16
L2_cache_bank[8]: Access = 211072, Miss = 11831, Miss_rate = 0.056, Pending_hits = 1643, Reservation_fails = 11
L2_cache_bank[9]: Access = 210701, Miss = 11783, Miss_rate = 0.056, Pending_hits = 1558, Reservation_fails = 3
L2_cache_bank[10]: Access = 211012, Miss = 11843, Miss_rate = 0.056, Pending_hits = 1569, Reservation_fails = 6
L2_cache_bank[11]: Access = 210803, Miss = 11742, Miss_rate = 0.056, Pending_hits = 1597, Reservation_fails = 8
L2_cache_bank[12]: Access = 211213, Miss = 11967, Miss_rate = 0.057, Pending_hits = 1651, Reservation_fails = 5
L2_cache_bank[13]: Access = 211616, Miss = 11914, Miss_rate = 0.056, Pending_hits = 1589, Reservation_fails = 15
L2_cache_bank[14]: Access = 210687, Miss = 11699, Miss_rate = 0.056, Pending_hits = 1523, Reservation_fails = 5
L2_cache_bank[15]: Access = 211362, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1545, Reservation_fails = 3
L2_cache_bank[16]: Access = 245379, Miss = 11787, Miss_rate = 0.048, Pending_hits = 1887, Reservation_fails = 13
L2_cache_bank[17]: Access = 210474, Miss = 11686, Miss_rate = 0.056, Pending_hits = 1569, Reservation_fails = 10
L2_cache_bank[18]: Access = 209302, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1564, Reservation_fails = 13
L2_cache_bank[19]: Access = 209012, Miss = 11658, Miss_rate = 0.056, Pending_hits = 1564, Reservation_fails = 11
L2_cache_bank[20]: Access = 208811, Miss = 11739, Miss_rate = 0.056, Pending_hits = 1625, Reservation_fails = 12
L2_cache_bank[21]: Access = 209749, Miss = 11687, Miss_rate = 0.056, Pending_hits = 1514, Reservation_fails = 5
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 258839
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 35169
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3249423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.5331
	minimum = 6
	maximum = 86
Network latency average = 11.9803
	minimum = 6
	maximum = 49
Slowest packet = 9315162
Flit latency average = 11.145
	minimum = 6
	maximum = 49
Slowest flit = 16056418
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000539605
	minimum = 0.000446823 (at node 23)
	maximum = 0.000620953 (at node 34)
Accepted packet rate average = 0.000539605
	minimum = 0.000446823 (at node 23)
	maximum = 0.000620953 (at node 34)
Injected flit rate average = 0.000809407
	minimum = 0.000446823 (at node 23)
	maximum = 0.00124026 (at node 34)
Accepted flit rate average= 0.000809407
	minimum = 0.000606168 (at node 44)
	maximum = 0.00105135 (at node 9)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.2749 (21 samples)
	minimum = 6 (21 samples)
	maximum = 479.81 (21 samples)
Network latency average = 20.5417 (21 samples)
	minimum = 6 (21 samples)
	maximum = 361.286 (21 samples)
Flit latency average = 21.2558 (21 samples)
	minimum = 6 (21 samples)
	maximum = 360.619 (21 samples)
Fragmentation average = 0.00590888 (21 samples)
	minimum = 0 (21 samples)
	maximum = 107.952 (21 samples)
Injected packet rate average = 0.0286134 (21 samples)
	minimum = 0.023097 (21 samples)
	maximum = 0.0990614 (21 samples)
Accepted packet rate average = 0.0286134 (21 samples)
	minimum = 0.023097 (21 samples)
	maximum = 0.0990614 (21 samples)
Injected flit rate average = 0.044042 (21 samples)
	minimum = 0.0302721 (21 samples)
	maximum = 0.12042 (21 samples)
Accepted flit rate average = 0.044042 (21 samples)
	minimum = 0.0317824 (21 samples)
	maximum = 0.186267 (21 samples)
Injected packet size average = 1.53921 (21 samples)
Accepted packet size average = 1.53921 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 57 sec (7797 sec)
gpgpu_simulation_rate = 16777 (inst/sec)
gpgpu_simulation_rate = 1387 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3176
gpu_sim_insn = 4446804
gpu_ipc =    1400.1272
gpu_tot_sim_cycle = 11045815
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      12.2457
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3299396
gpu_stall_icnt2sh    = 11353992
partiton_reqs_in_parallel = 69872
partiton_reqs_in_parallel_total    = 130946430
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8612
partiton_reqs_in_parallel_util = 69872
partiton_reqs_in_parallel_util_total    = 130946430
gpu_sim_cycle_parition_util = 3176
gpu_tot_sim_cycle_parition_util    = 6094238
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4872
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.8539 GB/Sec
L2_BW_total  =      40.1068 GB/Sec
gpu_total_sim_rate=17321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7890, 7393, 7085, 7511, 6693, 7408, 7478, 6893, 7401, 7320, 7198, 7686, 7230, 8100, 7557, 7050, 5974, 6461, 6698, 6513, 6683, 6595, 6333, 6653, 6697, 6844, 6984, 6603, 6428, 6666, 6461, 6187, 5787, 6679, 5617, 5396, 5474, 5687, 5759, 5546, 6007, 5699, 5508, 5534, 6025, 6260, 5366, 5460, 5551, 5478, 5488, 5515, 5544, 6069, 5312, 5756, 5321, 5611, 5550, 5860, 5155, 5758, 5438, 5772, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 13017035
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12942894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 69255
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16422318	W0_Idle:136906934	W0_Scoreboard:177281462	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1374 
maxdqlatency = 0 
maxmflatency = 352560 
averagemflatency = 1864 
max_icnt2mem_latency = 352400 
max_icnt2sh_latency = 10809805 
mrq_lat_table:188401 	4852 	5790 	37339 	23151 	14072 	18542 	26498 	26202 	7590 	213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3451299 	1064693 	35859 	17000 	7241 	7014 	17701 	18755 	11740 	18283 	24045 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	1060546 	265777 	1375547 	838467 	459535 	481652 	77634 	5856 	5300 	6491 	6884 	17600 	18545 	11633 	18283 	24045 	118 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	866160 	864026 	1515105 	224836 	32213 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	35284 	1050071 	82975 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2669 	539 	200 	92 	46 	30 	51 	49 	53 	37 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        47        26        43        16        16        16        16        30        29        40        47        46        48        45        46 
dram[1]:        44        44        24        42        16        16        17        16        30        30        44        41        43        45        45        41 
dram[2]:        47        43        43        46        16        16        16        16        30        30        43        44        36        46        45        46 
dram[3]:        48        45        46        50        17        16        16        16        30        30        45        47        46        45        45        45 
dram[4]:        33        46        47        44        16        16        16        16        30        30        44        46        45        45        47        46 
dram[5]:        45        48        44        44        16        16        16        16        30        30        44        31        46        37        42        43 
dram[6]:        46        39        39        42        16        16        17        16        30        30        44        44        45        43        44        43 
dram[7]:        38        45        29        36        16        16        16        16        30        30        43        43        43        44        40        46 
dram[8]:        44        41        37        37        16        16        17        16        30        30        44        46        96        47        43        46 
dram[9]:        46        45        48        40        16        16        16        16        34        33        42        46        43        43        34        46 
dram[10]:        44        46        31        41        17        16        16        16        33        33        44        44        47        46        48        45 
maximum service time to same row:
dram[0]:    241602    332981    235008    353661    237325    297000    326022    284008    319845    264232    227990    221709    239062    262189    315393    231180 
dram[1]:    275843    301595    234011    281014    271719    255046    307889    333964    243760    335565    346879    241630    319440    293017    267367    352961 
dram[2]:    236825    234422    229062    234623    241603    307204    293198    248265    245108    231425    261540    260073    241464    307807    367802    302935 
dram[3]:    236834    242607    231799    231934    235411    233230    242230    332191    221123    309110    302813    310659    305049    239719    309979    256167 
dram[4]:    297132    256678    246710    231643    238151    277890    305858    231565    303482    304422    307436    221503    563382    237344    352026    322584 
dram[5]:    257145    240746    223839    352982    235381    309243    252915    243942    236454    242985    260089    261521    238571    320821    309290    227049 
dram[6]:    236860    231843    242672    354583    309090    234102    304517    258800    239674    275448    302559    243152    233589    238246    286128    309828 
dram[7]:    262746    230436    260900    236424    275641    236563    244155    249561    248946    232431    239552    239470    293878    372110    353282    282150 
dram[8]:    232196    280488    234601    240684    280571    233105    275217    252139    287823    285208    243602    239098    325560    274662    272862    263385 
dram[9]:    282854    242066    238876    242317    253279    308912    309007    353034    229154    231948    307372    233244    243126    311813    253161    284140 
dram[10]:    232719    241597    235193    306098    308607    243075    240384    241588    239738    253540    260910    223456    333864    297302    229992    348842 
average row accesses per activate:
dram[0]:  2.327907  2.506394  2.475207  2.622832  2.110022  2.098901  2.135593  2.232941  2.251185  2.251196  2.317073  2.272517  2.399787  2.394652  2.236400  2.242541 
dram[1]:  2.423926  2.448317  2.463480  2.478378  2.127168  2.121652  2.132420  2.133998  2.233752  2.228972  2.326853  2.322543  2.445100  2.398641  2.238143  2.215610 
dram[2]:  2.412396  2.474010  2.480769  2.543092  2.130531  2.108844  2.109513  2.177329  2.233993  2.310219  2.271777  2.277081  2.427759  2.425080  2.247225  2.296559 
dram[3]:  2.440781  2.472542  2.584932  2.509881  2.179429  2.055249  2.145475  2.150056  2.183240  2.211834  2.376655  2.345196  2.315240  2.360674  2.227772  2.213793 
dram[4]:  2.443237  2.426415  2.489933  2.524675  2.132733  2.151927  2.190149  2.124454  2.229025  2.263282  2.280721  2.417275  2.364979  2.326702  2.171484  2.238141 
dram[5]:  2.351916  2.387931  2.538141  2.607703  2.114664  2.137277  2.096360  2.133333  2.272727  2.195266  2.295063  2.358604  2.326338  2.322713  2.175000  2.195099 
dram[6]:  2.396752  2.459360  2.469310  2.496021  2.076405  2.120551  2.118279  2.196251  2.256293  2.286550  2.313280  2.327888  2.303061  2.361290  2.232824  2.229508 
dram[7]:  2.348668  2.410628  2.436548  2.529649  2.152302  2.124161  2.144796  2.179661  2.237647  2.239356  2.305104  2.293258  2.427594  2.430556  2.186489  2.253937 
dram[8]:  2.401709  2.395320  2.398448  2.496680  2.076754  2.140980  2.149675  2.170921  2.271879  2.273159  2.344009  2.360479  2.720430  2.398015  2.142035  2.258883 
dram[9]:  2.496183  2.440699  2.537167  2.572496  2.120309  2.119774  2.197753  2.168934  2.254608  2.327731  2.303279  2.330909  2.352814  2.345226  2.170965  2.260163 
dram[10]:  2.453634  2.442055  2.529248  2.543296  2.081540  2.082286  2.138735  2.153494  2.356132  2.267292  2.403681  2.335329  2.408186  2.393651  2.274372  2.220871 
average row locality = 352650/153752 = 2.293629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1477      1453      1381      1403      1439      1453      1430      1431      1384      1386      1395      1417      1620      1612      1592      1640 
dram[1]:      1521      1499      1410      1386      1413      1428      1408      1433      1417      1385      1405      1450      1514      1545      1586      1630 
dram[2]:      1496      1474      1387      1404      1443      1413      1440      1450      1385      1398      1421      1453      1559      1630      1595      1608 
dram[3]:      1494      1446      1429      1421      1431      1406      1418      1423      1415      1380      1444      1420      1593      1530      1602      1597 
dram[4]:      1511      1439      1398      1459      1424      1433      1431      1424      1403      1394      1457      1429      1602      1582      1605      1623 
dram[5]:      1490      1438      1386      1383      1441      1441      1451      1452      1440      1346      1438      1414      1590      1615      1607      1653 
dram[6]:      1525      1503      1457      1426      1399      1392      1461      1490      1425      1423      1474      1457      1597      1593      1629      1630 
dram[7]:      1444      1472      1431      1415      1398      1431      1410      1452      1398      1414      1430      1452      1559      1535      1629      1610 
dram[8]:      1469      1464      1406      1423      1427      1376      1456      1448      1426      1390      1427      1414      1580      1573      1596      1598 
dram[9]:      1470      1455      1377      1337      1434      1428      1461      1438      1402      1406      1430      1408      1573      1603      1627      1583 
dram[10]:      1463      1502      1396      1400      1402      1387      1458      1418      1426      1406      1431      1391      1563      1600      1600      1583 
total reads: 258839
bank skew: 1653/1337 = 1.24
chip skew: 23881/23426 = 1.02
number of total write accesses:
dram[0]:       525       507       416       412       498       457       460       467       516       496       505       551       631       627       669       690 
dram[1]:       566       538       445       448       427       473       460       494       542       523       510       559       557       573       632       641 
dram[2]:       528       525       419       455       483       447       467       490       534       501       535       544       575       652       632       661 
dram[3]:       505       490       458       484       476       454       455       497       539       489       531       557       625       571       628       650 
dram[4]:       512       490       457       485       472       465       481       522       563       523       566       558       640       640       649       689 
dram[5]:       535       501       444       445       477       474       507       500       560       509       561       546       627       645       655       676 
dram[6]:       541       494       474       456       449       455       509       502       547       532       564       538       660       603       711       682 
dram[7]:       496       524       489       462       425       468       486       477       504       532       557       589       570       565       669       680 
dram[8]:       498       481       448       457       467       416       526       508       521       524       549       557       950       602       636       627 
dram[9]:       492       500       432       384       487       448       495       475       555       533       537       515       601       632       646       641 
dram[10]:       495       542       420       421       436       435       469       462       572       528       528       559       614       662       663       609 
total reads: 93811
bank skew: 950/384 = 2.47
chip skew: 8767/8373 = 1.05
average mf latency per bank:
dram[0]:      24356     24675     28992     28192     26386     27697     30407     29237     25044     24891     25015     22555     20221     21663     20191     20172
dram[1]:      23530     24832     27991     28269     27804     27369     28988     28912     25732     24997     23242     22980     22383     21683     20894     20698
dram[2]:      24507     25295     27290     27762     27707     27542     29714     28924     24939     25326     23495     22816     21562     21207     21362     20777
dram[3]:      25066     25209     28190     26912     26659     28259     28343     29881     23726     25642     23882     22639     20734     22231     21067     20099
dram[4]:      24416     25983     27728     27300     28019     27952     27846     27833     25769     25102     23155     23357     20897     21038     20977     20002
dram[5]:      24812     25241     28333     27297     28002     27105     28157     27625     24092     24284     22943     23431     19704     21657     21154     20482
dram[6]:      23658     25035     27730     27150     28004     27571     28049     28862     24950     24350     23200     23538     19862     21492     20037     19551
dram[7]:      24783     25500     27121     27650     27886     27140     28411     28582     25695     24311     23187     21955     22047     21755     19970     19733
dram[8]:      25777     25920     27568     27439     28165     29237     27218     28957     24918     26122     23325     23361     21674     22107     20643     21079
dram[9]:      25236     25925     27814     28756     26836     27029     28082     29505     24306     24749     23774     23018     20355     21609     20636     20655
dram[10]:      24257     24361     27882     27839     27897     29446     29724     28859     24227     25605     24569     22416     21456     20377     20908     20902
maximum mf latency per bank:
dram[0]:     352560    257762    284866    257636    319201    352446    319441    259301    285668    259411    258079    322845    257913    352475    257806    267770
dram[1]:     257437    352350    352518    257574    352382    259254    259286    319761    259359    276433    258165    323226    303567    257431    257422    260391
dram[2]:     257610    285227    319380    257523    319629    257590    261581    259993    261793    259390    323220    258049    257910    257463    351936    257422
dram[3]:     284381    257485    352131    257584    319897    285304    259817    259842    262007    276529    303577    303442    257481    257460    257495    257350
dram[4]:     267903    257484    319331    352427    259236    319120    259479    285392    276281    261820    258288    352363    257492    258082    260615    258026
dram[5]:     267714    257557    352442    257480    352453    285561    259589    259610    285396    261692    303540    257983    257370    257490    352442    257486
dram[6]:     257491    285137    319198    285079    259381    259364    259581    259629    276557    259609    352446    257317    352128    352460    352457    352200
dram[7]:     345643    285658    352527    319247    352468    319784    259178    261700    276337    285618    303244    257921    258185    257477    257470    257470
dram[8]:     285237    257662    352354    257653    352500    352465    259385    319324    262008    303586    303155    257432    257509    257753    257554    257642
dram[9]:     257545    284543    352257    352437    259172    285334    285325    259361    257922    302908    303623    258254    257427    257893    352388    257508
dram[10]:     257461    345748    352209    352438    285265    285233    276447    259536    261778    276103    352424    258177    352411    352178    352452    257736
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11193940 n_act=13913 n_pre=13897 n_req=31940 n_rd=94052 n_write=20739 bw_util=0.02025
n_activity=528558 dram_eff=0.4344
bk0: 5908a 11240707i bk1: 5812a 11245190i bk2: 5524a 11251460i bk3: 5612a 11252748i bk4: 5756a 11242881i bk5: 5812a 11244552i bk6: 5720a 11253071i bk7: 5724a 11253343i bk8: 5536a 11244761i bk9: 5544a 11246521i bk10: 5580a 11248955i bk11: 5668a 11241139i bk12: 6480a 11239180i bk13: 6448a 11235924i bk14: 6368a 11231238i bk15: 6560a 11228263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341912
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11194300 n_act=13893 n_pre=13877 n_req=31818 n_rd=93720 n_write=20751 bw_util=0.0202
n_activity=526417 dram_eff=0.4349
bk0: 6084a 11237981i bk1: 5996a 11241632i bk2: 5640a 11247999i bk3: 5544a 11248132i bk4: 5652a 11248015i bk5: 5712a 11246420i bk6: 5632a 11251514i bk7: 5732a 11243676i bk8: 5668a 11245947i bk9: 5540a 11245559i bk10: 5620a 11245566i bk11: 5800a 11240804i bk12: 6056a 11243403i bk13: 6180a 11245828i bk14: 6344a 11234820i bk15: 6520a 11234295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11193709 n_act=13905 n_pre=13889 n_req=32004 n_rd=94224 n_write=20814 bw_util=0.0203
n_activity=530309 dram_eff=0.4339
bk0: 5984a 11241488i bk1: 5896a 11244509i bk2: 5548a 11253121i bk3: 5616a 11249516i bk4: 5772a 11243162i bk5: 5652a 11247214i bk6: 5760a 11247902i bk7: 5800a 11245361i bk8: 5540a 11244434i bk9: 5592a 11248293i bk10: 5684a 11242795i bk11: 5812a 11244372i bk12: 6236a 11240584i bk13: 6520a 11232780i bk14: 6380a 11236786i bk15: 6432a 11232833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338823
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11194213 n_act=13915 n_pre=13899 n_req=31858 n_rd=93796 n_write=20718 bw_util=0.0202
n_activity=528696 dram_eff=0.4332
bk0: 5976a 11245249i bk1: 5784a 11250396i bk2: 5716a 11245897i bk3: 5684a 11245798i bk4: 5724a 11246596i bk5: 5624a 11245525i bk6: 5672a 11250993i bk7: 5692a 11246575i bk8: 5660a 11241527i bk9: 5520a 11248644i bk10: 5776a 11247570i bk11: 5680a 11243986i bk12: 6372a 11237279i bk13: 6120a 11244409i bk14: 6408a 11236339i bk15: 6388a 11232962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333318
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11192418 n_act=14110 n_pre=14094 n_req=32326 n_rd=94456 n_write=21463 bw_util=0.02045
n_activity=536483 dram_eff=0.4321
bk0: 6044a 11245542i bk1: 5756a 11247167i bk2: 5592a 11247784i bk3: 5836a 11247741i bk4: 5696a 11244247i bk5: 5732a 11246690i bk6: 5724a 11244150i bk7: 5696a 11246764i bk8: 5612a 11237071i bk9: 5576a 11244021i bk10: 5828a 11243000i bk11: 5716a 11240231i bk12: 6408a 11235328i bk13: 6328a 11233024i bk14: 6420a 11233065i bk15: 6492a 11229742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352664
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11192523 n_act=14201 n_pre=14185 n_req=32247 n_rd=94340 n_write=21292 bw_util=0.0204
n_activity=535775 dram_eff=0.4316
bk0: 5960a 11242778i bk1: 5752a 11246634i bk2: 5544a 11249477i bk3: 5532a 11253521i bk4: 5764a 11244748i bk5: 5764a 11245984i bk6: 5804a 11246433i bk7: 5808a 11246279i bk8: 5760a 11243040i bk9: 5384a 11244514i bk10: 5752a 11242475i bk11: 5656a 11243013i bk12: 6360a 11235968i bk13: 6460a 11232324i bk14: 6428a 11231750i bk15: 6612a 11227362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11190946 n_act=14270 n_pre=14254 n_req=32598 n_rd=95524 n_write=21547 bw_util=0.02065
n_activity=540563 dram_eff=0.4331
bk0: 6100a 11239058i bk1: 6012a 11245100i bk2: 5828a 11244405i bk3: 5704a 11244425i bk4: 5596a 11245066i bk5: 5568a 11244663i bk6: 5844a 11245275i bk7: 5960a 11246116i bk8: 5700a 11244185i bk9: 5692a 11242230i bk10: 5896a 11239024i bk11: 5828a 11242562i bk12: 6388a 11236414i bk13: 6372a 11237680i bk14: 6516a 11226105i bk15: 6520a 11227907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345642
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11193700 n_act=13973 n_pre=13957 n_req=31973 n_rd=93920 n_write=20991 bw_util=0.02027
n_activity=532229 dram_eff=0.4318
bk0: 5776a 11244183i bk1: 5888a 11242402i bk2: 5724a 11248820i bk3: 5660a 11249622i bk4: 5592a 11247406i bk5: 5724a 11245694i bk6: 5640a 11253391i bk7: 5808a 11252336i bk8: 5592a 11245489i bk9: 5656a 11243780i bk10: 5720a 11244710i bk11: 5808a 11237916i bk12: 6236a 11240064i bk13: 6140a 11244359i bk14: 6516a 11232549i bk15: 6440a 11231638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338616
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11193703 n_act=13970 n_pre=13954 n_req=32240 n_rd=93892 n_write=21022 bw_util=0.02027
n_activity=530340 dram_eff=0.4334
bk0: 5876a 11244504i bk1: 5856a 11249761i bk2: 5624a 11250755i bk3: 5692a 11248153i bk4: 5708a 11246491i bk5: 5504a 11247925i bk6: 5824a 11254607i bk7: 5792a 11246580i bk8: 5704a 11243538i bk9: 5560a 11242984i bk10: 5708a 11242936i bk11: 5656a 11243916i bk12: 6320a 11240513i bk13: 6292a 11238398i bk14: 6384a 11232830i bk15: 6392a 11232241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329136
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11194642 n_act=13820 n_pre=13804 n_req=31805 n_rd=93728 n_write=20547 bw_util=0.02016
n_activity=523289 dram_eff=0.4368
bk0: 5880a 11249039i bk1: 5820a 11243275i bk2: 5508a 11248971i bk3: 5348a 11252948i bk4: 5736a 11243824i bk5: 5712a 11243226i bk6: 5844a 11252031i bk7: 5752a 11252561i bk8: 5608a 11244348i bk9: 5624a 11243179i bk10: 5720a 11243114i bk11: 5632a 11244669i bk12: 6292a 11241469i bk13: 6412a 11235618i bk14: 6508a 11232547i bk15: 6332a 11229132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341834
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11336541 n_nop=11194584 n_act=13783 n_pre=13767 n_req=31841 n_rd=93704 n_write=20703 bw_util=0.02018
n_activity=526776 dram_eff=0.4344
bk0: 5852a 11244272i bk1: 6008a 11243306i bk2: 5584a 11252110i bk3: 5600a 11250946i bk4: 5608a 11248828i bk5: 5548a 11249068i bk6: 5832a 11253258i bk7: 5672a 11246937i bk8: 5704a 11246943i bk9: 5624a 11243340i bk10: 5724a 11243890i bk11: 5564a 11242954i bk12: 6252a 11238003i bk13: 6400a 11234208i bk14: 6400a 11233945i bk15: 6332a 11232072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11718, Miss_rate = 0.056, Pending_hits = 1596, Reservation_fails = 11
L2_cache_bank[1]: Access = 211439, Miss = 11795, Miss_rate = 0.056, Pending_hits = 1626, Reservation_fails = 6
L2_cache_bank[2]: Access = 210583, Miss = 11674, Miss_rate = 0.055, Pending_hits = 1618, Reservation_fails = 9
L2_cache_bank[3]: Access = 211052, Miss = 11756, Miss_rate = 0.056, Pending_hits = 1564, Reservation_fails = 22
L2_cache_bank[4]: Access = 210660, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1607, Reservation_fails = 13
L2_cache_bank[5]: Access = 211508, Miss = 11830, Miss_rate = 0.056, Pending_hits = 1603, Reservation_fails = 4
L2_cache_bank[6]: Access = 211812, Miss = 11826, Miss_rate = 0.056, Pending_hits = 1620, Reservation_fails = 10
L2_cache_bank[7]: Access = 210419, Miss = 11623, Miss_rate = 0.055, Pending_hits = 1537, Reservation_fails = 16
L2_cache_bank[8]: Access = 211444, Miss = 11831, Miss_rate = 0.056, Pending_hits = 1643, Reservation_fails = 11
L2_cache_bank[9]: Access = 211073, Miss = 11783, Miss_rate = 0.056, Pending_hits = 1558, Reservation_fails = 3
L2_cache_bank[10]: Access = 211384, Miss = 11843, Miss_rate = 0.056, Pending_hits = 1569, Reservation_fails = 6
L2_cache_bank[11]: Access = 211175, Miss = 11742, Miss_rate = 0.056, Pending_hits = 1597, Reservation_fails = 8
L2_cache_bank[12]: Access = 211585, Miss = 11967, Miss_rate = 0.057, Pending_hits = 1651, Reservation_fails = 5
L2_cache_bank[13]: Access = 211988, Miss = 11914, Miss_rate = 0.056, Pending_hits = 1589, Reservation_fails = 15
L2_cache_bank[14]: Access = 211059, Miss = 11699, Miss_rate = 0.055, Pending_hits = 1523, Reservation_fails = 5
L2_cache_bank[15]: Access = 211734, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1545, Reservation_fails = 3
L2_cache_bank[16]: Access = 245750, Miss = 11787, Miss_rate = 0.048, Pending_hits = 1887, Reservation_fails = 13
L2_cache_bank[17]: Access = 210842, Miss = 11686, Miss_rate = 0.055, Pending_hits = 1569, Reservation_fails = 10
L2_cache_bank[18]: Access = 209670, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1564, Reservation_fails = 13
L2_cache_bank[19]: Access = 209380, Miss = 11658, Miss_rate = 0.056, Pending_hits = 1564, Reservation_fails = 11
L2_cache_bank[20]: Access = 209183, Miss = 11739, Miss_rate = 0.056, Pending_hits = 1625, Reservation_fails = 12
L2_cache_bank[21]: Access = 210121, Miss = 11687, Miss_rate = 0.056, Pending_hits = 1514, Reservation_fails = 5
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 258839
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 35169
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3257594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.05691
	minimum = 6
	maximum = 42
Network latency average = 8.02313
	minimum = 6
	maximum = 38
Slowest packet = 9338334
Flit latency average = 7.82324
	minimum = 6
	maximum = 37
Slowest flit = 16071437
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0514709
	minimum = 0.0453543 (at node 2)
	maximum = 0.0585827 (at node 28)
Accepted packet rate average = 0.0514709
	minimum = 0.0453543 (at node 2)
	maximum = 0.0585827 (at node 28)
Injected flit rate average = 0.0772063
	minimum = 0.0453543 (at node 2)
	maximum = 0.117165 (at node 28)
Accepted flit rate average= 0.0772063
	minimum = 0.0579528 (at node 45)
	maximum = 0.095748 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1287 (22 samples)
	minimum = 6 (22 samples)
	maximum = 459.909 (22 samples)
Network latency average = 19.9727 (22 samples)
	minimum = 6 (22 samples)
	maximum = 346.591 (22 samples)
Flit latency average = 20.6452 (22 samples)
	minimum = 6 (22 samples)
	maximum = 345.909 (22 samples)
Fragmentation average = 0.00564029 (22 samples)
	minimum = 0 (22 samples)
	maximum = 103.045 (22 samples)
Injected packet rate average = 0.0296524 (22 samples)
	minimum = 0.0241087 (22 samples)
	maximum = 0.0972215 (22 samples)
Accepted packet rate average = 0.0296524 (22 samples)
	minimum = 0.0241087 (22 samples)
	maximum = 0.0972215 (22 samples)
Injected flit rate average = 0.0455495 (22 samples)
	minimum = 0.0309576 (22 samples)
	maximum = 0.120272 (22 samples)
Accepted flit rate average = 0.0455495 (22 samples)
	minimum = 0.032972 (22 samples)
	maximum = 0.182152 (22 samples)
Injected packet size average = 1.53611 (22 samples)
Accepted packet size average = 1.53611 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 9 sec (7809 sec)
gpgpu_simulation_rate = 17321 (inst/sec)
gpgpu_simulation_rate = 1414 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 164213 Tlb_hit: 157588 Tlb_miss: 6625 Tlb_hit_rate: 0.959656
Shader1: Tlb_access: 165689 Tlb_hit: 158961 Tlb_miss: 6728 Tlb_hit_rate: 0.959394
Shader2: Tlb_access: 164347 Tlb_hit: 157664 Tlb_miss: 6683 Tlb_hit_rate: 0.959336
Shader3: Tlb_access: 171138 Tlb_hit: 164326 Tlb_miss: 6812 Tlb_hit_rate: 0.960196
Shader4: Tlb_access: 163934 Tlb_hit: 157598 Tlb_miss: 6336 Tlb_hit_rate: 0.961350
Shader5: Tlb_access: 162686 Tlb_hit: 156087 Tlb_miss: 6599 Tlb_hit_rate: 0.959437
Shader6: Tlb_access: 167382 Tlb_hit: 160755 Tlb_miss: 6627 Tlb_hit_rate: 0.960408
Shader7: Tlb_access: 161209 Tlb_hit: 154616 Tlb_miss: 6593 Tlb_hit_rate: 0.959103
Shader8: Tlb_access: 160817 Tlb_hit: 154299 Tlb_miss: 6518 Tlb_hit_rate: 0.959469
Shader9: Tlb_access: 161882 Tlb_hit: 155345 Tlb_miss: 6537 Tlb_hit_rate: 0.959619
Shader10: Tlb_access: 167093 Tlb_hit: 160522 Tlb_miss: 6571 Tlb_hit_rate: 0.960675
Shader11: Tlb_access: 163007 Tlb_hit: 156538 Tlb_miss: 6469 Tlb_hit_rate: 0.960315
Shader12: Tlb_access: 165581 Tlb_hit: 158946 Tlb_miss: 6635 Tlb_hit_rate: 0.959929
Shader13: Tlb_access: 166812 Tlb_hit: 159867 Tlb_miss: 6945 Tlb_hit_rate: 0.958366
Shader14: Tlb_access: 166360 Tlb_hit: 159488 Tlb_miss: 6872 Tlb_hit_rate: 0.958692
Shader15: Tlb_access: 173407 Tlb_hit: 166737 Tlb_miss: 6670 Tlb_hit_rate: 0.961536
Shader16: Tlb_access: 171233 Tlb_hit: 164603 Tlb_miss: 6630 Tlb_hit_rate: 0.961281
Shader17: Tlb_access: 170746 Tlb_hit: 164125 Tlb_miss: 6621 Tlb_hit_rate: 0.961223
Shader18: Tlb_access: 169932 Tlb_hit: 163140 Tlb_miss: 6792 Tlb_hit_rate: 0.960031
Shader19: Tlb_access: 168657 Tlb_hit: 162081 Tlb_miss: 6576 Tlb_hit_rate: 0.961010
Shader20: Tlb_access: 166123 Tlb_hit: 159430 Tlb_miss: 6693 Tlb_hit_rate: 0.959711
Shader21: Tlb_access: 163499 Tlb_hit: 156898 Tlb_miss: 6601 Tlb_hit_rate: 0.959627
Shader22: Tlb_access: 163103 Tlb_hit: 156634 Tlb_miss: 6469 Tlb_hit_rate: 0.960338
Shader23: Tlb_access: 167117 Tlb_hit: 160580 Tlb_miss: 6537 Tlb_hit_rate: 0.960884
Shader24: Tlb_access: 163514 Tlb_hit: 157000 Tlb_miss: 6514 Tlb_hit_rate: 0.960162
Shader25: Tlb_access: 161282 Tlb_hit: 154711 Tlb_miss: 6571 Tlb_hit_rate: 0.959258
Shader26: Tlb_access: 164103 Tlb_hit: 157605 Tlb_miss: 6498 Tlb_hit_rate: 0.960403
Shader27: Tlb_access: 164305 Tlb_hit: 157862 Tlb_miss: 6443 Tlb_hit_rate: 0.960786
Tlb_tot_access: 4639171 Tlb_tot_hit: 4454006, Tlb_tot_miss: 185165, Tlb_tot_hit_rate: 0.960087
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 932 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader1: Tlb_validate: 949 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader2: Tlb_validate: 942 Tlb_invalidate: 723 Tlb_evict: 0 Tlb_page_evict: 723
Shader3: Tlb_validate: 940 Tlb_invalidate: 727 Tlb_evict: 0 Tlb_page_evict: 727
Shader4: Tlb_validate: 924 Tlb_invalidate: 702 Tlb_evict: 0 Tlb_page_evict: 702
Shader5: Tlb_validate: 931 Tlb_invalidate: 704 Tlb_evict: 0 Tlb_page_evict: 704
Shader6: Tlb_validate: 928 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader7: Tlb_validate: 936 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader8: Tlb_validate: 927 Tlb_invalidate: 700 Tlb_evict: 0 Tlb_page_evict: 700
Shader9: Tlb_validate: 922 Tlb_invalidate: 708 Tlb_evict: 0 Tlb_page_evict: 708
Shader10: Tlb_validate: 937 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader11: Tlb_validate: 945 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader12: Tlb_validate: 950 Tlb_invalidate: 722 Tlb_evict: 0 Tlb_page_evict: 722
Shader13: Tlb_validate: 960 Tlb_invalidate: 728 Tlb_evict: 0 Tlb_page_evict: 728
Shader14: Tlb_validate: 934 Tlb_invalidate: 701 Tlb_evict: 0 Tlb_page_evict: 701
Shader15: Tlb_validate: 945 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader16: Tlb_validate: 948 Tlb_invalidate: 726 Tlb_evict: 0 Tlb_page_evict: 726
Shader17: Tlb_validate: 963 Tlb_invalidate: 724 Tlb_evict: 0 Tlb_page_evict: 724
Shader18: Tlb_validate: 959 Tlb_invalidate: 726 Tlb_evict: 0 Tlb_page_evict: 726
Shader19: Tlb_validate: 949 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader20: Tlb_validate: 936 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader21: Tlb_validate: 953 Tlb_invalidate: 718 Tlb_evict: 0 Tlb_page_evict: 718
Shader22: Tlb_validate: 934 Tlb_invalidate: 716 Tlb_evict: 0 Tlb_page_evict: 716
Shader23: Tlb_validate: 939 Tlb_invalidate: 717 Tlb_evict: 0 Tlb_page_evict: 717
Shader24: Tlb_validate: 936 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader25: Tlb_validate: 931 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader26: Tlb_validate: 934 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader27: Tlb_validate: 944 Tlb_invalidate: 722 Tlb_evict: 0 Tlb_page_evict: 722
Tlb_tot_valiate: 26328 Tlb_invalidate: 19999, Tlb_tot_evict: 0, Tlb_tot_evict page: 19999
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787577 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787879 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788591 Trashed: 1 | Total 30
Shader1: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788594 Trashed: 1 | Total 32
Shader2: Page: 786966 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788513 Trashed: 1 | Total 31
Shader3: Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Total 36
Shader4: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788626 Trashed: 1 | Total 30
Shader5: Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788244 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Total 32
Shader6: Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Total 29
Shader7: Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787512 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788528 Trashed: 1 | Total 31
Shader8: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787921 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788558 Trashed: 1 | Total 34
Shader9: Page: 786968 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788534 Trashed: 1 | Total 30
Shader10: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788647 Trashed: 1 | Total 26
Shader11: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788288 Trashed: 2 | Page: 788372 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788623 Trashed: 1 | Total 40
Shader12: Page: 786967 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 787934 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 2 | Page: 788291 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788543 Trashed: 1 | Total 33
Shader13: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788629 Trashed: 1 | Total 32
Shader14: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788549 Trashed: 1 | Total 29
Shader15: Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787894 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787943 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788635 Trashed: 1 | Total 32
Shader16: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788221 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788638 Trashed: 1 | Total 40
Shader17: Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787627 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Page: 788641 Trashed: 1 | Total 38
Shader18: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788644 Trashed: 1 | Total 34
Shader19: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788647 Trashed: 1 | Total 27
Shader20: Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788650 Trashed: 1 | Total 29
Shader21: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788237 Trashed: 2 | Page: 788291 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788653 Trashed: 1 | Total 37
Shader22: Page: 786968 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788656 Trashed: 1 | Total 33
Shader23: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787561 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 787645 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787966 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788659 Trashed: 1 | Total 33
Shader24: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787564 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788662 Trashed: 1 | Total 25
Shader25: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788180 Trashed: 2 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788582 Trashed: 1 | Total 34
Shader26: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788585 Trashed: 1 | Total 31
Shader27: Page: 786967 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788444 Trashed: 1 | Total 26
Tlb_tot_thrash: 894
========================================Page fault statistics==============================
Shader0: Page_table_access:6625 Page_hit: 4162 Page_miss: 2463 Page_hit_rate: 0.628226
Shader1: Page_table_access:6728 Page_hit: 4337 Page_miss: 2391 Page_hit_rate: 0.644620
Shader2: Page_table_access:6683 Page_hit: 4259 Page_miss: 2424 Page_hit_rate: 0.637289
Shader3: Page_table_access:6812 Page_hit: 4203 Page_miss: 2609 Page_hit_rate: 0.616999
Shader4: Page_table_access:6336 Page_hit: 4005 Page_miss: 2331 Page_hit_rate: 0.632102
Shader5: Page_table_access:6599 Page_hit: 4192 Page_miss: 2407 Page_hit_rate: 0.635248
Shader6: Page_table_access:6627 Page_hit: 4324 Page_miss: 2303 Page_hit_rate: 0.652482
Shader7: Page_table_access:6593 Page_hit: 4245 Page_miss: 2348 Page_hit_rate: 0.643865
Shader8: Page_table_access:6518 Page_hit: 4209 Page_miss: 2309 Page_hit_rate: 0.645750
Shader9: Page_table_access:6537 Page_hit: 4176 Page_miss: 2361 Page_hit_rate: 0.638825
Shader10: Page_table_access:6571 Page_hit: 4175 Page_miss: 2396 Page_hit_rate: 0.635368
Shader11: Page_table_access:6469 Page_hit: 4032 Page_miss: 2437 Page_hit_rate: 0.623280
Shader12: Page_table_access:6635 Page_hit: 4101 Page_miss: 2534 Page_hit_rate: 0.618086
Shader13: Page_table_access:6945 Page_hit: 4584 Page_miss: 2361 Page_hit_rate: 0.660043
Shader14: Page_table_access:6872 Page_hit: 4631 Page_miss: 2241 Page_hit_rate: 0.673894
Shader15: Page_table_access:6670 Page_hit: 4395 Page_miss: 2275 Page_hit_rate: 0.658921
Shader16: Page_table_access:6630 Page_hit: 4121 Page_miss: 2509 Page_hit_rate: 0.621569
Shader17: Page_table_access:6621 Page_hit: 4200 Page_miss: 2421 Page_hit_rate: 0.634345
Shader18: Page_table_access:6792 Page_hit: 4195 Page_miss: 2597 Page_hit_rate: 0.617638
Shader19: Page_table_access:6576 Page_hit: 4278 Page_miss: 2298 Page_hit_rate: 0.650547
Shader20: Page_table_access:6693 Page_hit: 4336 Page_miss: 2357 Page_hit_rate: 0.647841
Shader21: Page_table_access:6601 Page_hit: 4235 Page_miss: 2366 Page_hit_rate: 0.641569
Shader22: Page_table_access:6469 Page_hit: 4136 Page_miss: 2333 Page_hit_rate: 0.639357
Shader23: Page_table_access:6537 Page_hit: 4136 Page_miss: 2401 Page_hit_rate: 0.632706
Shader24: Page_table_access:6514 Page_hit: 4162 Page_miss: 2352 Page_hit_rate: 0.638932
Shader25: Page_table_access:6571 Page_hit: 4146 Page_miss: 2425 Page_hit_rate: 0.630954
Shader26: Page_table_access:6498 Page_hit: 4007 Page_miss: 2491 Page_hit_rate: 0.616651
Shader27: Page_table_access:6443 Page_hit: 4029 Page_miss: 2414 Page_hit_rate: 0.625330
Page_table_tot_access: 185165 Page_tot_hit: 118011, Page_tot_miss 67154, Page_tot_hit_rate: 0.637329 Page_tot_fault: 130 Page_tot_pending: 66815
Total_memory_access_page_fault: 130, Average_latency: 7507665.500000
========================================Page thrashing statistics==============================
Page_validate: 8240 Page_evict_dirty: 64 Page_evict_not_dirty: 6656
Page: 786944 Thrashed: 1
Page: 786945 Thrashed: 1
Page: 786946 Thrashed: 1
Page: 786947 Thrashed: 1
Page: 786948 Thrashed: 1
Page: 786949 Thrashed: 1
Page: 786950 Thrashed: 1
Page: 786951 Thrashed: 1
Page: 786952 Thrashed: 1
Page: 786953 Thrashed: 1
Page: 786954 Thrashed: 1
Page: 786955 Thrashed: 1
Page: 786956 Thrashed: 1
Page: 786957 Thrashed: 1
Page: 786958 Thrashed: 1
Page: 786959 Thrashed: 1
Page: 786960 Thrashed: 1
Page: 786961 Thrashed: 1
Page: 786962 Thrashed: 1
Page: 786963 Thrashed: 1
Page: 786964 Thrashed: 1
Page: 786965 Thrashed: 1
Page: 786966 Thrashed: 1
Page: 786967 Thrashed: 1
Page: 786968 Thrashed: 1
Page: 786969 Thrashed: 1
Page: 786970 Thrashed: 1
Page: 786971 Thrashed: 1
Page: 786972 Thrashed: 1
Page: 786973 Thrashed: 1
Page: 786974 Thrashed: 1
Page: 786975 Thrashed: 1
Page: 786976 Thrashed: 1
Page: 786977 Thrashed: 1
Page: 786978 Thrashed: 1
Page: 786979 Thrashed: 1
Page: 786980 Thrashed: 1
Page: 786981 Thrashed: 1
Page: 786982 Thrashed: 1
Page: 786983 Thrashed: 1
Page: 786984 Thrashed: 1
Page: 786985 Thrashed: 1
Page: 786986 Thrashed: 1
Page: 786987 Thrashed: 1
Page: 786988 Thrashed: 1
Page: 786989 Thrashed: 1
Page: 786990 Thrashed: 1
Page: 786991 Thrashed: 1
Page: 786992 Thrashed: 1
Page: 786993 Thrashed: 1
Page: 786994 Thrashed: 1
Page: 786995 Thrashed: 1
Page: 786996 Thrashed: 1
Page: 786997 Thrashed: 1
Page: 786998 Thrashed: 1
Page: 786999 Thrashed: 1
Page: 787000 Thrashed: 1
Page: 787001 Thrashed: 1
Page: 787002 Thrashed: 1
Page: 787003 Thrashed: 1
Page: 787004 Thrashed: 1
Page: 787005 Thrashed: 1
Page: 787006 Thrashed: 1
Page: 787007 Thrashed: 1
Page: 787136 Thrashed: 5
Page: 787137 Thrashed: 5
Page: 787138 Thrashed: 5
Page: 787139 Thrashed: 5
Page: 787140 Thrashed: 5
Page: 787141 Thrashed: 5
Page: 787142 Thrashed: 5
Page: 787143 Thrashed: 5
Page: 787144 Thrashed: 5
Page: 787145 Thrashed: 5
Page: 787146 Thrashed: 5
Page: 787147 Thrashed: 5
Page: 787148 Thrashed: 5
Page: 787149 Thrashed: 5
Page: 787150 Thrashed: 5
Page: 787151 Thrashed: 5
Page: 787152 Thrashed: 5
Page: 787153 Thrashed: 5
Page: 787154 Thrashed: 5
Page: 787155 Thrashed: 5
Page: 787156 Thrashed: 5
Page: 787157 Thrashed: 5
Page: 787158 Thrashed: 5
Page: 787159 Thrashed: 5
Page: 787160 Thrashed: 5
Page: 787161 Thrashed: 5
Page: 787162 Thrashed: 5
Page: 787163 Thrashed: 5
Page: 787164 Thrashed: 5
Page: 787165 Thrashed: 5
Page: 787166 Thrashed: 5
Page: 787167 Thrashed: 5
Page: 787168 Thrashed: 5
Page: 787169 Thrashed: 5
Page: 787170 Thrashed: 5
Page: 787171 Thrashed: 5
Page: 787172 Thrashed: 5
Page: 787173 Thrashed: 5
Page: 787174 Thrashed: 5
Page: 787175 Thrashed: 5
Page: 787176 Thrashed: 5
Page: 787177 Thrashed: 5
Page: 787178 Thrashed: 5
Page: 787179 Thrashed: 5
Page: 787180 Thrashed: 5
Page: 787181 Thrashed: 5
Page: 787182 Thrashed: 5
Page: 787183 Thrashed: 5
Page: 787184 Thrashed: 5
Page: 787185 Thrashed: 5
Page: 787186 Thrashed: 5
Page: 787187 Thrashed: 5
Page: 787188 Thrashed: 5
Page: 787189 Thrashed: 5
Page: 787190 Thrashed: 5
Page: 787191 Thrashed: 5
Page: 787192 Thrashed: 5
Page: 787193 Thrashed: 5
Page: 787194 Thrashed: 5
Page: 787195 Thrashed: 5
Page: 787196 Thrashed: 5
Page: 787197 Thrashed: 5
Page: 787198 Thrashed: 5
Page: 787199 Thrashed: 5
Page: 787200 Thrashed: 5
Page: 787201 Thrashed: 5
Page: 787202 Thrashed: 5
Page: 787203 Thrashed: 5
Page: 787204 Thrashed: 5
Page: 787205 Thrashed: 5
Page: 787206 Thrashed: 5
Page: 787207 Thrashed: 5
Page: 787208 Thrashed: 5
Page: 787209 Thrashed: 5
Page: 787210 Thrashed: 5
Page: 787211 Thrashed: 5
Page: 787212 Thrashed: 5
Page: 787213 Thrashed: 5
Page: 787214 Thrashed: 5
Page: 787215 Thrashed: 5
Page: 787216 Thrashed: 5
Page: 787217 Thrashed: 5
Page: 787218 Thrashed: 5
Page: 787219 Thrashed: 5
Page: 787220 Thrashed: 5
Page: 787221 Thrashed: 5
Page: 787222 Thrashed: 5
Page: 787223 Thrashed: 5
Page: 787224 Thrashed: 5
Page: 787225 Thrashed: 5
Page: 787226 Thrashed: 5
Page: 787227 Thrashed: 5
Page: 787228 Thrashed: 5
Page: 787229 Thrashed: 5
Page: 787230 Thrashed: 5
Page: 787231 Thrashed: 5
Page: 787232 Thrashed: 5
Page: 787233 Thrashed: 5
Page: 787234 Thrashed: 5
Page: 787235 Thrashed: 5
Page: 787236 Thrashed: 5
Page: 787237 Thrashed: 5
Page: 787238 Thrashed: 5
Page: 787239 Thrashed: 5
Page: 787240 Thrashed: 5
Page: 787241 Thrashed: 5
Page: 787242 Thrashed: 5
Page: 787243 Thrashed: 5
Page: 787244 Thrashed: 5
Page: 787245 Thrashed: 5
Page: 787246 Thrashed: 5
Page: 787247 Thrashed: 5
Page: 787248 Thrashed: 5
Page: 787249 Thrashed: 5
Page: 787250 Thrashed: 5
Page: 787251 Thrashed: 5
Page: 787252 Thrashed: 5
Page: 787253 Thrashed: 5
Page: 787254 Thrashed: 5
Page: 787255 Thrashed: 5
Page: 787256 Thrashed: 5
Page: 787257 Thrashed: 5
Page: 787258 Thrashed: 5
Page: 787259 Thrashed: 5
Page: 787260 Thrashed: 5
Page: 787261 Thrashed: 5
Page: 787262 Thrashed: 5
Page: 787263 Thrashed: 5
Page: 787264 Thrashed: 5
Page: 787265 Thrashed: 5
Page: 787266 Thrashed: 5
Page: 787267 Thrashed: 5
Page: 787268 Thrashed: 5
Page: 787269 Thrashed: 5
Page: 787270 Thrashed: 5
Page: 787271 Thrashed: 5
Page: 787272 Thrashed: 5
Page: 787273 Thrashed: 5
Page: 787274 Thrashed: 5
Page: 787275 Thrashed: 5
Page: 787276 Thrashed: 5
Page: 787277 Thrashed: 5
Page: 787278 Thrashed: 5
Page: 787279 Thrashed: 5
Page: 787280 Thrashed: 5
Page: 787281 Thrashed: 5
Page: 787282 Thrashed: 5
Page: 787283 Thrashed: 5
Page: 787284 Thrashed: 5
Page: 787285 Thrashed: 5
Page: 787286 Thrashed: 5
Page: 787287 Thrashed: 5
Page: 787288 Thrashed: 5
Page: 787289 Thrashed: 5
Page: 787290 Thrashed: 5
Page: 787291 Thrashed: 5
Page: 787292 Thrashed: 5
Page: 787293 Thrashed: 5
Page: 787294 Thrashed: 5
Page: 787295 Thrashed: 5
Page: 787296 Thrashed: 6
Page: 787297 Thrashed: 6
Page: 787298 Thrashed: 6
Page: 787299 Thrashed: 6
Page: 787300 Thrashed: 6
Page: 787301 Thrashed: 6
Page: 787302 Thrashed: 6
Page: 787303 Thrashed: 6
Page: 787304 Thrashed: 6
Page: 787305 Thrashed: 6
Page: 787306 Thrashed: 6
Page: 787307 Thrashed: 6
Page: 787308 Thrashed: 6
Page: 787309 Thrashed: 6
Page: 787310 Thrashed: 6
Page: 787311 Thrashed: 6
Page: 787312 Thrashed: 5
Page: 787313 Thrashed: 5
Page: 787314 Thrashed: 5
Page: 787315 Thrashed: 5
Page: 787316 Thrashed: 5
Page: 787317 Thrashed: 5
Page: 787318 Thrashed: 5
Page: 787319 Thrashed: 5
Page: 787320 Thrashed: 5
Page: 787321 Thrashed: 5
Page: 787322 Thrashed: 5
Page: 787323 Thrashed: 5
Page: 787324 Thrashed: 5
Page: 787325 Thrashed: 5
Page: 787326 Thrashed: 5
Page: 787327 Thrashed: 5
Page: 787328 Thrashed: 6
Page: 787329 Thrashed: 6
Page: 787330 Thrashed: 6
Page: 787331 Thrashed: 6
Page: 787332 Thrashed: 6
Page: 787333 Thrashed: 6
Page: 787334 Thrashed: 6
Page: 787335 Thrashed: 6
Page: 787336 Thrashed: 6
Page: 787337 Thrashed: 6
Page: 787338 Thrashed: 6
Page: 787339 Thrashed: 6
Page: 787340 Thrashed: 6
Page: 787341 Thrashed: 6
Page: 787342 Thrashed: 6
Page: 787343 Thrashed: 6
Page: 787344 Thrashed: 5
Page: 787345 Thrashed: 5
Page: 787346 Thrashed: 5
Page: 787347 Thrashed: 5
Page: 787348 Thrashed: 5
Page: 787349 Thrashed: 5
Page: 787350 Thrashed: 5
Page: 787351 Thrashed: 5
Page: 787352 Thrashed: 5
Page: 787353 Thrashed: 5
Page: 787354 Thrashed: 5
Page: 787355 Thrashed: 5
Page: 787356 Thrashed: 5
Page: 787357 Thrashed: 5
Page: 787358 Thrashed: 5
Page: 787359 Thrashed: 5
Page: 787360 Thrashed: 5
Page: 787361 Thrashed: 5
Page: 787362 Thrashed: 5
Page: 787363 Thrashed: 5
Page: 787364 Thrashed: 5
Page: 787365 Thrashed: 5
Page: 787366 Thrashed: 5
Page: 787367 Thrashed: 5
Page: 787368 Thrashed: 5
Page: 787369 Thrashed: 5
Page: 787370 Thrashed: 5
Page: 787371 Thrashed: 5
Page: 787372 Thrashed: 5
Page: 787373 Thrashed: 5
Page: 787374 Thrashed: 5
Page: 787375 Thrashed: 5
Page: 787376 Thrashed: 5
Page: 787377 Thrashed: 5
Page: 787378 Thrashed: 5
Page: 787379 Thrashed: 5
Page: 787380 Thrashed: 5
Page: 787381 Thrashed: 5
Page: 787382 Thrashed: 5
Page: 787383 Thrashed: 5
Page: 787384 Thrashed: 5
Page: 787385 Thrashed: 5
Page: 787386 Thrashed: 5
Page: 787387 Thrashed: 5
Page: 787388 Thrashed: 5
Page: 787389 Thrashed: 5
Page: 787390 Thrashed: 5
Page: 787391 Thrashed: 5
Page: 787392 Thrashed: 5
Page: 787393 Thrashed: 5
Page: 787394 Thrashed: 5
Page: 787395 Thrashed: 5
Page: 787396 Thrashed: 5
Page: 787397 Thrashed: 5
Page: 787398 Thrashed: 5
Page: 787399 Thrashed: 5
Page: 787400 Thrashed: 5
Page: 787401 Thrashed: 5
Page: 787402 Thrashed: 5
Page: 787403 Thrashed: 5
Page: 787404 Thrashed: 5
Page: 787405 Thrashed: 5
Page: 787406 Thrashed: 5
Page: 787407 Thrashed: 5
Page: 787408 Thrashed: 5
Page: 787409 Thrashed: 5
Page: 787410 Thrashed: 5
Page: 787411 Thrashed: 5
Page: 787412 Thrashed: 5
Page: 787413 Thrashed: 5
Page: 787414 Thrashed: 5
Page: 787415 Thrashed: 5
Page: 787416 Thrashed: 5
Page: 787417 Thrashed: 5
Page: 787418 Thrashed: 5
Page: 787419 Thrashed: 5
Page: 787420 Thrashed: 5
Page: 787421 Thrashed: 5
Page: 787422 Thrashed: 5
Page: 787423 Thrashed: 5
Page: 787424 Thrashed: 5
Page: 787425 Thrashed: 5
Page: 787426 Thrashed: 5
Page: 787427 Thrashed: 5
Page: 787428 Thrashed: 5
Page: 787429 Thrashed: 5
Page: 787430 Thrashed: 5
Page: 787431 Thrashed: 5
Page: 787432 Thrashed: 5
Page: 787433 Thrashed: 5
Page: 787434 Thrashed: 5
Page: 787435 Thrashed: 5
Page: 787436 Thrashed: 5
Page: 787437 Thrashed: 5
Page: 787438 Thrashed: 5
Page: 787439 Thrashed: 5
Page: 787440 Thrashed: 5
Page: 787441 Thrashed: 5
Page: 787442 Thrashed: 5
Page: 787443 Thrashed: 5
Page: 787444 Thrashed: 5
Page: 787445 Thrashed: 5
Page: 787446 Thrashed: 5
Page: 787447 Thrashed: 5
Page: 787448 Thrashed: 5
Page: 787449 Thrashed: 5
Page: 787450 Thrashed: 5
Page: 787451 Thrashed: 5
Page: 787452 Thrashed: 5
Page: 787453 Thrashed: 5
Page: 787454 Thrashed: 5
Page: 787455 Thrashed: 5
Page: 787456 Thrashed: 5
Page: 787457 Thrashed: 5
Page: 787458 Thrashed: 5
Page: 787459 Thrashed: 5
Page: 787460 Thrashed: 5
Page: 787461 Thrashed: 5
Page: 787462 Thrashed: 5
Page: 787463 Thrashed: 5
Page: 787464 Thrashed: 5
Page: 787465 Thrashed: 5
Page: 787466 Thrashed: 5
Page: 787467 Thrashed: 5
Page: 787468 Thrashed: 5
Page: 787469 Thrashed: 5
Page: 787470 Thrashed: 5
Page: 787471 Thrashed: 5
Page: 787472 Thrashed: 5
Page: 787473 Thrashed: 5
Page: 787474 Thrashed: 5
Page: 787475 Thrashed: 5
Page: 787476 Thrashed: 5
Page: 787477 Thrashed: 5
Page: 787478 Thrashed: 5
Page: 787479 Thrashed: 5
Page: 787480 Thrashed: 5
Page: 787481 Thrashed: 5
Page: 787482 Thrashed: 5
Page: 787483 Thrashed: 5
Page: 787484 Thrashed: 5
Page: 787485 Thrashed: 5
Page: 787486 Thrashed: 5
Page: 787487 Thrashed: 5
Page: 787488 Thrashed: 5
Page: 787489 Thrashed: 5
Page: 787490 Thrashed: 5
Page: 787491 Thrashed: 5
Page: 787492 Thrashed: 5
Page: 787493 Thrashed: 5
Page: 787494 Thrashed: 5
Page: 787495 Thrashed: 5
Page: 787496 Thrashed: 5
Page: 787497 Thrashed: 5
Page: 787498 Thrashed: 5
Page: 787499 Thrashed: 5
Page: 787500 Thrashed: 5
Page: 787501 Thrashed: 5
Page: 787502 Thrashed: 5
Page: 787503 Thrashed: 5
Page: 787504 Thrashed: 5
Page: 787505 Thrashed: 5
Page: 787506 Thrashed: 5
Page: 787507 Thrashed: 5
Page: 787508 Thrashed: 5
Page: 787509 Thrashed: 5
Page: 787510 Thrashed: 5
Page: 787511 Thrashed: 5
Page: 787512 Thrashed: 5
Page: 787513 Thrashed: 5
Page: 787514 Thrashed: 5
Page: 787515 Thrashed: 5
Page: 787516 Thrashed: 5
Page: 787517 Thrashed: 5
Page: 787518 Thrashed: 5
Page: 787519 Thrashed: 5
Page: 787520 Thrashed: 5
Page: 787521 Thrashed: 5
Page: 787522 Thrashed: 5
Page: 787523 Thrashed: 5
Page: 787524 Thrashed: 5
Page: 787525 Thrashed: 5
Page: 787526 Thrashed: 5
Page: 787527 Thrashed: 5
Page: 787528 Thrashed: 5
Page: 787529 Thrashed: 5
Page: 787530 Thrashed: 5
Page: 787531 Thrashed: 5
Page: 787532 Thrashed: 5
Page: 787533 Thrashed: 5
Page: 787534 Thrashed: 5
Page: 787535 Thrashed: 5
Page: 787536 Thrashed: 5
Page: 787537 Thrashed: 5
Page: 787538 Thrashed: 5
Page: 787539 Thrashed: 5
Page: 787540 Thrashed: 5
Page: 787541 Thrashed: 5
Page: 787542 Thrashed: 5
Page: 787543 Thrashed: 5
Page: 787544 Thrashed: 5
Page: 787545 Thrashed: 5
Page: 787546 Thrashed: 5
Page: 787547 Thrashed: 5
Page: 787548 Thrashed: 5
Page: 787549 Thrashed: 5
Page: 787550 Thrashed: 5
Page: 787551 Thrashed: 5
Page: 787552 Thrashed: 5
Page: 787553 Thrashed: 5
Page: 787554 Thrashed: 5
Page: 787555 Thrashed: 5
Page: 787556 Thrashed: 5
Page: 787557 Thrashed: 5
Page: 787558 Thrashed: 5
Page: 787559 Thrashed: 5
Page: 787560 Thrashed: 5
Page: 787561 Thrashed: 5
Page: 787562 Thrashed: 5
Page: 787563 Thrashed: 5
Page: 787564 Thrashed: 5
Page: 787565 Thrashed: 5
Page: 787566 Thrashed: 5
Page: 787567 Thrashed: 5
Page: 787568 Thrashed: 5
Page: 787569 Thrashed: 5
Page: 787570 Thrashed: 5
Page: 787571 Thrashed: 5
Page: 787572 Thrashed: 5
Page: 787573 Thrashed: 5
Page: 787574 Thrashed: 5
Page: 787575 Thrashed: 5
Page: 787576 Thrashed: 5
Page: 787577 Thrashed: 5
Page: 787578 Thrashed: 5
Page: 787579 Thrashed: 5
Page: 787580 Thrashed: 5
Page: 787581 Thrashed: 5
Page: 787582 Thrashed: 5
Page: 787583 Thrashed: 5
Page: 787584 Thrashed: 5
Page: 787585 Thrashed: 5
Page: 787586 Thrashed: 5
Page: 787587 Thrashed: 5
Page: 787588 Thrashed: 5
Page: 787589 Thrashed: 5
Page: 787590 Thrashed: 5
Page: 787591 Thrashed: 5
Page: 787592 Thrashed: 5
Page: 787593 Thrashed: 5
Page: 787594 Thrashed: 5
Page: 787595 Thrashed: 5
Page: 787596 Thrashed: 5
Page: 787597 Thrashed: 5
Page: 787598 Thrashed: 5
Page: 787599 Thrashed: 5
Page: 787600 Thrashed: 5
Page: 787601 Thrashed: 5
Page: 787602 Thrashed: 5
Page: 787603 Thrashed: 5
Page: 787604 Thrashed: 5
Page: 787605 Thrashed: 5
Page: 787606 Thrashed: 5
Page: 787607 Thrashed: 5
Page: 787608 Thrashed: 5
Page: 787609 Thrashed: 5
Page: 787610 Thrashed: 5
Page: 787611 Thrashed: 5
Page: 787612 Thrashed: 5
Page: 787613 Thrashed: 5
Page: 787614 Thrashed: 5
Page: 787615 Thrashed: 5
Page: 787616 Thrashed: 5
Page: 787617 Thrashed: 5
Page: 787618 Thrashed: 5
Page: 787619 Thrashed: 5
Page: 787620 Thrashed: 5
Page: 787621 Thrashed: 5
Page: 787622 Thrashed: 5
Page: 787623 Thrashed: 5
Page: 787624 Thrashed: 5
Page: 787625 Thrashed: 5
Page: 787626 Thrashed: 5
Page: 787627 Thrashed: 5
Page: 787628 Thrashed: 5
Page: 787629 Thrashed: 5
Page: 787630 Thrashed: 5
Page: 787631 Thrashed: 5
Page: 787632 Thrashed: 5
Page: 787633 Thrashed: 5
Page: 787634 Thrashed: 5
Page: 787635 Thrashed: 5
Page: 787636 Thrashed: 5
Page: 787637 Thrashed: 5
Page: 787638 Thrashed: 5
Page: 787639 Thrashed: 5
Page: 787640 Thrashed: 5
Page: 787641 Thrashed: 5
Page: 787642 Thrashed: 5
Page: 787643 Thrashed: 5
Page: 787644 Thrashed: 5
Page: 787645 Thrashed: 5
Page: 787646 Thrashed: 5
Page: 787647 Thrashed: 5
Page: 787648 Thrashed: 1
Page: 787649 Thrashed: 1
Page: 787650 Thrashed: 1
Page: 787651 Thrashed: 1
Page: 787652 Thrashed: 1
Page: 787653 Thrashed: 1
Page: 787654 Thrashed: 1
Page: 787655 Thrashed: 1
Page: 787656 Thrashed: 1
Page: 787657 Thrashed: 1
Page: 787658 Thrashed: 1
Page: 787659 Thrashed: 1
Page: 787660 Thrashed: 1
Page: 787661 Thrashed: 1
Page: 787662 Thrashed: 1
Page: 787663 Thrashed: 1
Page: 787664 Thrashed: 1
Page: 787665 Thrashed: 1
Page: 787666 Thrashed: 1
Page: 787667 Thrashed: 1
Page: 787668 Thrashed: 1
Page: 787669 Thrashed: 1
Page: 787670 Thrashed: 1
Page: 787671 Thrashed: 1
Page: 787672 Thrashed: 1
Page: 787673 Thrashed: 1
Page: 787674 Thrashed: 1
Page: 787675 Thrashed: 1
Page: 787676 Thrashed: 1
Page: 787677 Thrashed: 1
Page: 787678 Thrashed: 1
Page: 787679 Thrashed: 1
Page: 787680 Thrashed: 1
Page: 787681 Thrashed: 1
Page: 787682 Thrashed: 1
Page: 787683 Thrashed: 1
Page: 787684 Thrashed: 1
Page: 787685 Thrashed: 1
Page: 787686 Thrashed: 1
Page: 787687 Thrashed: 1
Page: 787688 Thrashed: 1
Page: 787689 Thrashed: 1
Page: 787690 Thrashed: 1
Page: 787691 Thrashed: 1
Page: 787692 Thrashed: 1
Page: 787693 Thrashed: 1
Page: 787694 Thrashed: 1
Page: 787695 Thrashed: 1
Page: 787696 Thrashed: 1
Page: 787697 Thrashed: 1
Page: 787698 Thrashed: 1
Page: 787699 Thrashed: 1
Page: 787700 Thrashed: 1
Page: 787701 Thrashed: 1
Page: 787702 Thrashed: 1
Page: 787703 Thrashed: 1
Page: 787704 Thrashed: 1
Page: 787705 Thrashed: 1
Page: 787706 Thrashed: 1
Page: 787707 Thrashed: 1
Page: 787708 Thrashed: 1
Page: 787709 Thrashed: 1
Page: 787710 Thrashed: 1
Page: 787711 Thrashed: 1
Page: 787712 Thrashed: 1
Page: 787713 Thrashed: 1
Page: 787714 Thrashed: 1
Page: 787715 Thrashed: 1
Page: 787716 Thrashed: 1
Page: 787717 Thrashed: 1
Page: 787718 Thrashed: 1
Page: 787719 Thrashed: 1
Page: 787720 Thrashed: 1
Page: 787721 Thrashed: 1
Page: 787722 Thrashed: 1
Page: 787723 Thrashed: 1
Page: 787724 Thrashed: 1
Page: 787725 Thrashed: 1
Page: 787726 Thrashed: 1
Page: 787727 Thrashed: 1
Page: 787728 Thrashed: 1
Page: 787729 Thrashed: 1
Page: 787730 Thrashed: 1
Page: 787731 Thrashed: 1
Page: 787732 Thrashed: 1
Page: 787733 Thrashed: 1
Page: 787734 Thrashed: 1
Page: 787735 Thrashed: 1
Page: 787736 Thrashed: 1
Page: 787737 Thrashed: 1
Page: 787738 Thrashed: 1
Page: 787739 Thrashed: 1
Page: 787740 Thrashed: 1
Page: 787741 Thrashed: 1
Page: 787742 Thrashed: 1
Page: 787743 Thrashed: 1
Page: 787744 Thrashed: 1
Page: 787745 Thrashed: 1
Page: 787746 Thrashed: 1
Page: 787747 Thrashed: 1
Page: 787748 Thrashed: 1
Page: 787749 Thrashed: 1
Page: 787750 Thrashed: 1
Page: 787751 Thrashed: 1
Page: 787752 Thrashed: 1
Page: 787753 Thrashed: 1
Page: 787754 Thrashed: 1
Page: 787755 Thrashed: 1
Page: 787756 Thrashed: 1
Page: 787757 Thrashed: 1
Page: 787758 Thrashed: 1
Page: 787759 Thrashed: 1
Page: 787760 Thrashed: 1
Page: 787761 Thrashed: 1
Page: 787762 Thrashed: 1
Page: 787763 Thrashed: 1
Page: 787764 Thrashed: 1
Page: 787765 Thrashed: 1
Page: 787766 Thrashed: 1
Page: 787767 Thrashed: 1
Page: 787768 Thrashed: 1
Page: 787769 Thrashed: 1
Page: 787770 Thrashed: 1
Page: 787771 Thrashed: 1
Page: 787772 Thrashed: 1
Page: 787773 Thrashed: 1
Page: 787774 Thrashed: 1
Page: 787775 Thrashed: 1
Page: 787776 Thrashed: 1
Page: 787777 Thrashed: 1
Page: 787778 Thrashed: 1
Page: 787779 Thrashed: 1
Page: 787780 Thrashed: 1
Page: 787781 Thrashed: 1
Page: 787782 Thrashed: 1
Page: 787783 Thrashed: 1
Page: 787784 Thrashed: 1
Page: 787785 Thrashed: 1
Page: 787786 Thrashed: 1
Page: 787787 Thrashed: 1
Page: 787788 Thrashed: 1
Page: 787789 Thrashed: 1
Page: 787790 Thrashed: 1
Page: 787791 Thrashed: 1
Page: 787792 Thrashed: 1
Page: 787793 Thrashed: 1
Page: 787794 Thrashed: 1
Page: 787795 Thrashed: 1
Page: 787796 Thrashed: 1
Page: 787797 Thrashed: 1
Page: 787798 Thrashed: 1
Page: 787799 Thrashed: 1
Page: 787800 Thrashed: 1
Page: 787801 Thrashed: 1
Page: 787802 Thrashed: 1
Page: 787803 Thrashed: 1
Page: 787804 Thrashed: 1
Page: 787805 Thrashed: 1
Page: 787806 Thrashed: 1
Page: 787807 Thrashed: 1
Page: 787808 Thrashed: 1
Page: 787809 Thrashed: 1
Page: 787810 Thrashed: 1
Page: 787811 Thrashed: 1
Page: 787812 Thrashed: 1
Page: 787813 Thrashed: 1
Page: 787814 Thrashed: 1
Page: 787815 Thrashed: 1
Page: 787816 Thrashed: 1
Page: 787817 Thrashed: 1
Page: 787818 Thrashed: 1
Page: 787819 Thrashed: 1
Page: 787820 Thrashed: 1
Page: 787821 Thrashed: 1
Page: 787822 Thrashed: 1
Page: 787823 Thrashed: 1
Page: 787824 Thrashed: 1
Page: 787825 Thrashed: 1
Page: 787826 Thrashed: 1
Page: 787827 Thrashed: 1
Page: 787828 Thrashed: 1
Page: 787829 Thrashed: 1
Page: 787830 Thrashed: 1
Page: 787831 Thrashed: 1
Page: 787832 Thrashed: 1
Page: 787833 Thrashed: 1
Page: 787834 Thrashed: 1
Page: 787835 Thrashed: 1
Page: 787836 Thrashed: 1
Page: 787837 Thrashed: 1
Page: 787838 Thrashed: 1
Page: 787839 Thrashed: 1
Page: 787840 Thrashed: 1
Page: 787841 Thrashed: 1
Page: 787842 Thrashed: 1
Page: 787843 Thrashed: 1
Page: 787844 Thrashed: 1
Page: 787845 Thrashed: 1
Page: 787846 Thrashed: 1
Page: 787847 Thrashed: 1
Page: 787848 Thrashed: 1
Page: 787849 Thrashed: 1
Page: 787850 Thrashed: 1
Page: 787851 Thrashed: 1
Page: 787852 Thrashed: 1
Page: 787853 Thrashed: 1
Page: 787854 Thrashed: 1
Page: 787855 Thrashed: 1
Page: 787856 Thrashed: 1
Page: 787857 Thrashed: 1
Page: 787858 Thrashed: 1
Page: 787859 Thrashed: 1
Page: 787860 Thrashed: 1
Page: 787861 Thrashed: 1
Page: 787862 Thrashed: 1
Page: 787863 Thrashed: 1
Page: 787864 Thrashed: 1
Page: 787865 Thrashed: 1
Page: 787866 Thrashed: 1
Page: 787867 Thrashed: 1
Page: 787868 Thrashed: 1
Page: 787869 Thrashed: 1
Page: 787870 Thrashed: 1
Page: 787871 Thrashed: 1
Page: 787872 Thrashed: 1
Page: 787873 Thrashed: 1
Page: 787874 Thrashed: 1
Page: 787875 Thrashed: 1
Page: 787876 Thrashed: 1
Page: 787877 Thrashed: 1
Page: 787878 Thrashed: 1
Page: 787879 Thrashed: 1
Page: 787880 Thrashed: 1
Page: 787881 Thrashed: 1
Page: 787882 Thrashed: 1
Page: 787883 Thrashed: 1
Page: 787884 Thrashed: 1
Page: 787885 Thrashed: 1
Page: 787886 Thrashed: 1
Page: 787887 Thrashed: 1
Page: 787888 Thrashed: 1
Page: 787889 Thrashed: 1
Page: 787890 Thrashed: 1
Page: 787891 Thrashed: 1
Page: 787892 Thrashed: 1
Page: 787893 Thrashed: 1
Page: 787894 Thrashed: 1
Page: 787895 Thrashed: 1
Page: 787896 Thrashed: 1
Page: 787897 Thrashed: 1
Page: 787898 Thrashed: 1
Page: 787899 Thrashed: 1
Page: 787900 Thrashed: 1
Page: 787901 Thrashed: 1
Page: 787902 Thrashed: 1
Page: 787903 Thrashed: 1
Page: 787904 Thrashed: 1
Page: 787905 Thrashed: 1
Page: 787906 Thrashed: 1
Page: 787907 Thrashed: 1
Page: 787908 Thrashed: 1
Page: 787909 Thrashed: 1
Page: 787910 Thrashed: 1
Page: 787911 Thrashed: 1
Page: 787912 Thrashed: 1
Page: 787913 Thrashed: 1
Page: 787914 Thrashed: 1
Page: 787915 Thrashed: 1
Page: 787916 Thrashed: 1
Page: 787917 Thrashed: 1
Page: 787918 Thrashed: 1
Page: 787919 Thrashed: 1
Page: 787920 Thrashed: 1
Page: 787921 Thrashed: 1
Page: 787922 Thrashed: 1
Page: 787923 Thrashed: 1
Page: 787924 Thrashed: 1
Page: 787925 Thrashed: 1
Page: 787926 Thrashed: 1
Page: 787927 Thrashed: 1
Page: 787928 Thrashed: 1
Page: 787929 Thrashed: 1
Page: 787930 Thrashed: 1
Page: 787931 Thrashed: 1
Page: 787932 Thrashed: 1
Page: 787933 Thrashed: 1
Page: 787934 Thrashed: 1
Page: 787935 Thrashed: 1
Page: 787936 Thrashed: 1
Page: 787937 Thrashed: 1
Page: 787938 Thrashed: 1
Page: 787939 Thrashed: 1
Page: 787940 Thrashed: 1
Page: 787941 Thrashed: 1
Page: 787942 Thrashed: 1
Page: 787943 Thrashed: 1
Page: 787944 Thrashed: 1
Page: 787945 Thrashed: 1
Page: 787946 Thrashed: 1
Page: 787947 Thrashed: 1
Page: 787948 Thrashed: 1
Page: 787949 Thrashed: 1
Page: 787950 Thrashed: 1
Page: 787951 Thrashed: 1
Page: 787952 Thrashed: 1
Page: 787953 Thrashed: 1
Page: 787954 Thrashed: 1
Page: 787955 Thrashed: 1
Page: 787956 Thrashed: 1
Page: 787957 Thrashed: 1
Page: 787958 Thrashed: 1
Page: 787959 Thrashed: 1
Page: 787960 Thrashed: 1
Page: 787961 Thrashed: 1
Page: 787962 Thrashed: 1
Page: 787963 Thrashed: 1
Page: 787964 Thrashed: 1
Page: 787965 Thrashed: 1
Page: 787966 Thrashed: 1
Page: 787967 Thrashed: 1
Page: 787968 Thrashed: 1
Page: 787969 Thrashed: 1
Page: 787970 Thrashed: 1
Page: 787971 Thrashed: 1
Page: 787972 Thrashed: 1
Page: 787973 Thrashed: 1
Page: 787974 Thrashed: 1
Page: 787975 Thrashed: 1
Page: 787976 Thrashed: 1
Page: 787977 Thrashed: 1
Page: 787978 Thrashed: 1
Page: 787979 Thrashed: 1
Page: 787980 Thrashed: 1
Page: 787981 Thrashed: 1
Page: 787982 Thrashed: 1
Page: 787983 Thrashed: 1
Page: 787984 Thrashed: 1
Page: 787985 Thrashed: 1
Page: 787986 Thrashed: 1
Page: 787987 Thrashed: 1
Page: 787988 Thrashed: 1
Page: 787989 Thrashed: 1
Page: 787990 Thrashed: 1
Page: 787991 Thrashed: 1
Page: 787992 Thrashed: 1
Page: 787993 Thrashed: 1
Page: 787994 Thrashed: 1
Page: 787995 Thrashed: 1
Page: 787996 Thrashed: 1
Page: 787997 Thrashed: 1
Page: 787998 Thrashed: 1
Page: 787999 Thrashed: 1
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 1
Page: 788002 Thrashed: 1
Page: 788003 Thrashed: 1
Page: 788004 Thrashed: 1
Page: 788005 Thrashed: 1
Page: 788006 Thrashed: 1
Page: 788007 Thrashed: 1
Page: 788008 Thrashed: 1
Page: 788009 Thrashed: 1
Page: 788010 Thrashed: 1
Page: 788011 Thrashed: 1
Page: 788012 Thrashed: 1
Page: 788013 Thrashed: 1
Page: 788014 Thrashed: 1
Page: 788015 Thrashed: 1
Page: 788016 Thrashed: 1
Page: 788017 Thrashed: 1
Page: 788018 Thrashed: 1
Page: 788019 Thrashed: 1
Page: 788020 Thrashed: 1
Page: 788021 Thrashed: 1
Page: 788022 Thrashed: 1
Page: 788023 Thrashed: 1
Page: 788024 Thrashed: 1
Page: 788025 Thrashed: 1
Page: 788026 Thrashed: 1
Page: 788027 Thrashed: 1
Page: 788028 Thrashed: 1
Page: 788029 Thrashed: 1
Page: 788030 Thrashed: 1
Page: 788031 Thrashed: 1
Page: 788032 Thrashed: 1
Page: 788033 Thrashed: 1
Page: 788034 Thrashed: 1
Page: 788035 Thrashed: 1
Page: 788036 Thrashed: 1
Page: 788037 Thrashed: 1
Page: 788038 Thrashed: 1
Page: 788039 Thrashed: 1
Page: 788040 Thrashed: 1
Page: 788041 Thrashed: 1
Page: 788042 Thrashed: 1
Page: 788043 Thrashed: 1
Page: 788044 Thrashed: 1
Page: 788045 Thrashed: 1
Page: 788046 Thrashed: 1
Page: 788047 Thrashed: 1
Page: 788048 Thrashed: 1
Page: 788049 Thrashed: 1
Page: 788050 Thrashed: 1
Page: 788051 Thrashed: 1
Page: 788052 Thrashed: 1
Page: 788053 Thrashed: 1
Page: 788054 Thrashed: 1
Page: 788055 Thrashed: 1
Page: 788056 Thrashed: 1
Page: 788057 Thrashed: 1
Page: 788058 Thrashed: 1
Page: 788059 Thrashed: 1
Page: 788060 Thrashed: 1
Page: 788061 Thrashed: 1
Page: 788062 Thrashed: 1
Page: 788063 Thrashed: 1
Page: 788064 Thrashed: 1
Page: 788065 Thrashed: 1
Page: 788066 Thrashed: 1
Page: 788067 Thrashed: 1
Page: 788068 Thrashed: 1
Page: 788069 Thrashed: 1
Page: 788070 Thrashed: 1
Page: 788071 Thrashed: 1
Page: 788072 Thrashed: 1
Page: 788073 Thrashed: 1
Page: 788074 Thrashed: 1
Page: 788075 Thrashed: 1
Page: 788076 Thrashed: 1
Page: 788077 Thrashed: 1
Page: 788078 Thrashed: 1
Page: 788079 Thrashed: 1
Page: 788080 Thrashed: 1
Page: 788081 Thrashed: 1
Page: 788082 Thrashed: 1
Page: 788083 Thrashed: 1
Page: 788084 Thrashed: 1
Page: 788085 Thrashed: 1
Page: 788086 Thrashed: 1
Page: 788087 Thrashed: 1
Page: 788088 Thrashed: 1
Page: 788089 Thrashed: 1
Page: 788090 Thrashed: 1
Page: 788091 Thrashed: 1
Page: 788092 Thrashed: 1
Page: 788093 Thrashed: 1
Page: 788094 Thrashed: 1
Page: 788095 Thrashed: 1
Page: 788096 Thrashed: 1
Page: 788097 Thrashed: 1
Page: 788098 Thrashed: 1
Page: 788099 Thrashed: 1
Page: 788100 Thrashed: 1
Page: 788101 Thrashed: 1
Page: 788102 Thrashed: 1
Page: 788103 Thrashed: 1
Page: 788104 Thrashed: 1
Page: 788105 Thrashed: 1
Page: 788106 Thrashed: 1
Page: 788107 Thrashed: 1
Page: 788108 Thrashed: 1
Page: 788109 Thrashed: 1
Page: 788110 Thrashed: 1
Page: 788111 Thrashed: 1
Page: 788112 Thrashed: 1
Page: 788113 Thrashed: 1
Page: 788114 Thrashed: 1
Page: 788115 Thrashed: 1
Page: 788116 Thrashed: 1
Page: 788117 Thrashed: 1
Page: 788118 Thrashed: 1
Page: 788119 Thrashed: 1
Page: 788120 Thrashed: 1
Page: 788121 Thrashed: 1
Page: 788122 Thrashed: 1
Page: 788123 Thrashed: 1
Page: 788124 Thrashed: 1
Page: 788125 Thrashed: 1
Page: 788126 Thrashed: 1
Page: 788127 Thrashed: 1
Page: 788128 Thrashed: 1
Page: 788129 Thrashed: 1
Page: 788130 Thrashed: 1
Page: 788131 Thrashed: 1
Page: 788132 Thrashed: 1
Page: 788133 Thrashed: 1
Page: 788134 Thrashed: 1
Page: 788135 Thrashed: 1
Page: 788136 Thrashed: 1
Page: 788137 Thrashed: 1
Page: 788138 Thrashed: 1
Page: 788139 Thrashed: 1
Page: 788140 Thrashed: 1
Page: 788141 Thrashed: 1
Page: 788142 Thrashed: 1
Page: 788143 Thrashed: 1
Page: 788144 Thrashed: 1
Page: 788145 Thrashed: 1
Page: 788146 Thrashed: 1
Page: 788147 Thrashed: 1
Page: 788148 Thrashed: 1
Page: 788149 Thrashed: 1
Page: 788150 Thrashed: 1
Page: 788151 Thrashed: 1
Page: 788152 Thrashed: 1
Page: 788153 Thrashed: 1
Page: 788154 Thrashed: 1
Page: 788155 Thrashed: 1
Page: 788156 Thrashed: 1
Page: 788157 Thrashed: 1
Page: 788158 Thrashed: 1
Page: 788159 Thrashed: 1
Page: 788160 Thrashed: 5
Page: 788161 Thrashed: 5
Page: 788162 Thrashed: 5
Page: 788163 Thrashed: 5
Page: 788164 Thrashed: 5
Page: 788165 Thrashed: 5
Page: 788166 Thrashed: 5
Page: 788167 Thrashed: 5
Page: 788168 Thrashed: 5
Page: 788169 Thrashed: 5
Page: 788170 Thrashed: 5
Page: 788171 Thrashed: 5
Page: 788172 Thrashed: 5
Page: 788173 Thrashed: 5
Page: 788174 Thrashed: 5
Page: 788175 Thrashed: 5
Page: 788176 Thrashed: 5
Page: 788177 Thrashed: 5
Page: 788178 Thrashed: 5
Page: 788179 Thrashed: 5
Page: 788180 Thrashed: 5
Page: 788181 Thrashed: 5
Page: 788182 Thrashed: 5
Page: 788183 Thrashed: 5
Page: 788184 Thrashed: 5
Page: 788185 Thrashed: 5
Page: 788186 Thrashed: 5
Page: 788187 Thrashed: 5
Page: 788188 Thrashed: 5
Page: 788189 Thrashed: 5
Page: 788190 Thrashed: 5
Page: 788191 Thrashed: 5
Page: 788192 Thrashed: 5
Page: 788193 Thrashed: 5
Page: 788194 Thrashed: 5
Page: 788195 Thrashed: 5
Page: 788196 Thrashed: 5
Page: 788197 Thrashed: 5
Page: 788198 Thrashed: 5
Page: 788199 Thrashed: 5
Page: 788200 Thrashed: 5
Page: 788201 Thrashed: 5
Page: 788202 Thrashed: 5
Page: 788203 Thrashed: 5
Page: 788204 Thrashed: 5
Page: 788205 Thrashed: 5
Page: 788206 Thrashed: 5
Page: 788207 Thrashed: 5
Page: 788208 Thrashed: 5
Page: 788209 Thrashed: 5
Page: 788210 Thrashed: 5
Page: 788211 Thrashed: 5
Page: 788212 Thrashed: 5
Page: 788213 Thrashed: 5
Page: 788214 Thrashed: 5
Page: 788215 Thrashed: 5
Page: 788216 Thrashed: 5
Page: 788217 Thrashed: 5
Page: 788218 Thrashed: 5
Page: 788219 Thrashed: 5
Page: 788220 Thrashed: 5
Page: 788221 Thrashed: 5
Page: 788222 Thrashed: 5
Page: 788223 Thrashed: 5
Page: 788224 Thrashed: 5
Page: 788225 Thrashed: 5
Page: 788226 Thrashed: 5
Page: 788227 Thrashed: 5
Page: 788228 Thrashed: 5
Page: 788229 Thrashed: 5
Page: 788230 Thrashed: 5
Page: 788231 Thrashed: 5
Page: 788232 Thrashed: 5
Page: 788233 Thrashed: 5
Page: 788234 Thrashed: 5
Page: 788235 Thrashed: 5
Page: 788236 Thrashed: 5
Page: 788237 Thrashed: 5
Page: 788238 Thrashed: 5
Page: 788239 Thrashed: 5
Page: 788240 Thrashed: 5
Page: 788241 Thrashed: 5
Page: 788242 Thrashed: 5
Page: 788243 Thrashed: 5
Page: 788244 Thrashed: 5
Page: 788245 Thrashed: 5
Page: 788246 Thrashed: 5
Page: 788247 Thrashed: 5
Page: 788248 Thrashed: 5
Page: 788249 Thrashed: 5
Page: 788250 Thrashed: 5
Page: 788251 Thrashed: 5
Page: 788252 Thrashed: 5
Page: 788253 Thrashed: 5
Page: 788254 Thrashed: 5
Page: 788255 Thrashed: 5
Page: 788256 Thrashed: 5
Page: 788257 Thrashed: 5
Page: 788258 Thrashed: 5
Page: 788259 Thrashed: 5
Page: 788260 Thrashed: 5
Page: 788261 Thrashed: 5
Page: 788262 Thrashed: 5
Page: 788263 Thrashed: 5
Page: 788264 Thrashed: 5
Page: 788265 Thrashed: 5
Page: 788266 Thrashed: 5
Page: 788267 Thrashed: 5
Page: 788268 Thrashed: 5
Page: 788269 Thrashed: 5
Page: 788270 Thrashed: 5
Page: 788271 Thrashed: 5
Page: 788272 Thrashed: 5
Page: 788273 Thrashed: 5
Page: 788274 Thrashed: 5
Page: 788275 Thrashed: 5
Page: 788276 Thrashed: 5
Page: 788277 Thrashed: 5
Page: 788278 Thrashed: 5
Page: 788279 Thrashed: 5
Page: 788280 Thrashed: 5
Page: 788281 Thrashed: 5
Page: 788282 Thrashed: 5
Page: 788283 Thrashed: 5
Page: 788284 Thrashed: 5
Page: 788285 Thrashed: 5
Page: 788286 Thrashed: 5
Page: 788287 Thrashed: 5
Page: 788288 Thrashed: 5
Page: 788289 Thrashed: 5
Page: 788290 Thrashed: 5
Page: 788291 Thrashed: 5
Page: 788292 Thrashed: 5
Page: 788293 Thrashed: 5
Page: 788294 Thrashed: 5
Page: 788295 Thrashed: 5
Page: 788296 Thrashed: 5
Page: 788297 Thrashed: 5
Page: 788298 Thrashed: 5
Page: 788299 Thrashed: 5
Page: 788300 Thrashed: 5
Page: 788301 Thrashed: 5
Page: 788302 Thrashed: 5
Page: 788303 Thrashed: 5
Page: 788304 Thrashed: 5
Page: 788305 Thrashed: 5
Page: 788306 Thrashed: 5
Page: 788307 Thrashed: 5
Page: 788308 Thrashed: 5
Page: 788309 Thrashed: 5
Page: 788310 Thrashed: 5
Page: 788311 Thrashed: 5
Page: 788312 Thrashed: 5
Page: 788313 Thrashed: 5
Page: 788314 Thrashed: 5
Page: 788315 Thrashed: 5
Page: 788316 Thrashed: 5
Page: 788317 Thrashed: 5
Page: 788318 Thrashed: 5
Page: 788319 Thrashed: 5
Page: 788320 Thrashed: 5
Page: 788321 Thrashed: 5
Page: 788322 Thrashed: 5
Page: 788323 Thrashed: 5
Page: 788324 Thrashed: 5
Page: 788325 Thrashed: 5
Page: 788326 Thrashed: 5
Page: 788327 Thrashed: 5
Page: 788328 Thrashed: 5
Page: 788329 Thrashed: 5
Page: 788330 Thrashed: 5
Page: 788331 Thrashed: 5
Page: 788332 Thrashed: 5
Page: 788333 Thrashed: 5
Page: 788334 Thrashed: 5
Page: 788335 Thrashed: 5
Page: 788336 Thrashed: 5
Page: 788337 Thrashed: 5
Page: 788338 Thrashed: 5
Page: 788339 Thrashed: 5
Page: 788340 Thrashed: 5
Page: 788341 Thrashed: 5
Page: 788342 Thrashed: 5
Page: 788343 Thrashed: 5
Page: 788344 Thrashed: 5
Page: 788345 Thrashed: 5
Page: 788346 Thrashed: 5
Page: 788347 Thrashed: 5
Page: 788348 Thrashed: 5
Page: 788349 Thrashed: 5
Page: 788350 Thrashed: 5
Page: 788351 Thrashed: 5
Page: 788352 Thrashed: 5
Page: 788353 Thrashed: 5
Page: 788354 Thrashed: 5
Page: 788355 Thrashed: 5
Page: 788356 Thrashed: 5
Page: 788357 Thrashed: 5
Page: 788358 Thrashed: 5
Page: 788359 Thrashed: 5
Page: 788360 Thrashed: 5
Page: 788361 Thrashed: 5
Page: 788362 Thrashed: 5
Page: 788363 Thrashed: 5
Page: 788364 Thrashed: 5
Page: 788365 Thrashed: 5
Page: 788366 Thrashed: 5
Page: 788367 Thrashed: 5
Page: 788368 Thrashed: 5
Page: 788369 Thrashed: 5
Page: 788370 Thrashed: 5
Page: 788371 Thrashed: 5
Page: 788372 Thrashed: 5
Page: 788373 Thrashed: 5
Page: 788374 Thrashed: 5
Page: 788375 Thrashed: 5
Page: 788376 Thrashed: 5
Page: 788377 Thrashed: 5
Page: 788378 Thrashed: 5
Page: 788379 Thrashed: 5
Page: 788380 Thrashed: 5
Page: 788381 Thrashed: 5
Page: 788382 Thrashed: 5
Page: 788383 Thrashed: 5
Page: 788384 Thrashed: 5
Page: 788385 Thrashed: 5
Page: 788386 Thrashed: 5
Page: 788387 Thrashed: 5
Page: 788388 Thrashed: 5
Page: 788389 Thrashed: 5
Page: 788390 Thrashed: 5
Page: 788391 Thrashed: 5
Page: 788392 Thrashed: 5
Page: 788393 Thrashed: 5
Page: 788394 Thrashed: 5
Page: 788395 Thrashed: 5
Page: 788396 Thrashed: 5
Page: 788397 Thrashed: 5
Page: 788398 Thrashed: 5
Page: 788399 Thrashed: 5
Page: 788400 Thrashed: 5
Page: 788401 Thrashed: 5
Page: 788402 Thrashed: 5
Page: 788403 Thrashed: 5
Page: 788404 Thrashed: 5
Page: 788405 Thrashed: 5
Page: 788406 Thrashed: 5
Page: 788407 Thrashed: 5
Page: 788408 Thrashed: 5
Page: 788409 Thrashed: 5
Page: 788410 Thrashed: 5
Page: 788411 Thrashed: 5
Page: 788412 Thrashed: 5
Page: 788413 Thrashed: 5
Page: 788414 Thrashed: 5
Page: 788415 Thrashed: 5
Page: 788416 Thrashed: 5
Page: 788417 Thrashed: 5
Page: 788418 Thrashed: 5
Page: 788419 Thrashed: 5
Page: 788420 Thrashed: 5
Page: 788421 Thrashed: 5
Page: 788422 Thrashed: 5
Page: 788423 Thrashed: 5
Page: 788424 Thrashed: 5
Page: 788425 Thrashed: 5
Page: 788426 Thrashed: 5
Page: 788427 Thrashed: 5
Page: 788428 Thrashed: 5
Page: 788429 Thrashed: 5
Page: 788430 Thrashed: 5
Page: 788431 Thrashed: 5
Page: 788432 Thrashed: 5
Page: 788433 Thrashed: 5
Page: 788434 Thrashed: 5
Page: 788435 Thrashed: 5
Page: 788436 Thrashed: 5
Page: 788437 Thrashed: 5
Page: 788438 Thrashed: 5
Page: 788439 Thrashed: 5
Page: 788440 Thrashed: 5
Page: 788441 Thrashed: 5
Page: 788442 Thrashed: 5
Page: 788443 Thrashed: 5
Page: 788444 Thrashed: 5
Page: 788445 Thrashed: 5
Page: 788446 Thrashed: 5
Page: 788447 Thrashed: 5
Page: 788448 Thrashed: 5
Page: 788449 Thrashed: 5
Page: 788450 Thrashed: 5
Page: 788451 Thrashed: 5
Page: 788452 Thrashed: 5
Page: 788453 Thrashed: 5
Page: 788454 Thrashed: 5
Page: 788455 Thrashed: 5
Page: 788456 Thrashed: 5
Page: 788457 Thrashed: 5
Page: 788458 Thrashed: 5
Page: 788459 Thrashed: 5
Page: 788460 Thrashed: 5
Page: 788461 Thrashed: 5
Page: 788462 Thrashed: 5
Page: 788463 Thrashed: 5
Page: 788464 Thrashed: 5
Page: 788465 Thrashed: 5
Page: 788466 Thrashed: 5
Page: 788467 Thrashed: 5
Page: 788468 Thrashed: 5
Page: 788469 Thrashed: 5
Page: 788470 Thrashed: 5
Page: 788471 Thrashed: 5
Page: 788472 Thrashed: 5
Page: 788473 Thrashed: 5
Page: 788474 Thrashed: 5
Page: 788475 Thrashed: 5
Page: 788476 Thrashed: 5
Page: 788477 Thrashed: 5
Page: 788478 Thrashed: 5
Page: 788479 Thrashed: 5
Page: 788480 Thrashed: 5
Page: 788481 Thrashed: 5
Page: 788482 Thrashed: 5
Page: 788483 Thrashed: 5
Page: 788484 Thrashed: 5
Page: 788485 Thrashed: 5
Page: 788486 Thrashed: 5
Page: 788487 Thrashed: 5
Page: 788488 Thrashed: 5
Page: 788489 Thrashed: 5
Page: 788490 Thrashed: 5
Page: 788491 Thrashed: 5
Page: 788492 Thrashed: 5
Page: 788493 Thrashed: 5
Page: 788494 Thrashed: 5
Page: 788495 Thrashed: 5
Page: 788496 Thrashed: 5
Page: 788497 Thrashed: 5
Page: 788498 Thrashed: 5
Page: 788499 Thrashed: 5
Page: 788500 Thrashed: 5
Page: 788501 Thrashed: 5
Page: 788502 Thrashed: 5
Page: 788503 Thrashed: 5
Page: 788504 Thrashed: 5
Page: 788505 Thrashed: 5
Page: 788506 Thrashed: 5
Page: 788507 Thrashed: 5
Page: 788508 Thrashed: 5
Page: 788509 Thrashed: 5
Page: 788510 Thrashed: 5
Page: 788511 Thrashed: 5
Page: 788512 Thrashed: 5
Page: 788513 Thrashed: 5
Page: 788514 Thrashed: 5
Page: 788515 Thrashed: 5
Page: 788516 Thrashed: 5
Page: 788517 Thrashed: 5
Page: 788518 Thrashed: 5
Page: 788519 Thrashed: 5
Page: 788520 Thrashed: 5
Page: 788521 Thrashed: 5
Page: 788522 Thrashed: 5
Page: 788523 Thrashed: 5
Page: 788524 Thrashed: 5
Page: 788525 Thrashed: 5
Page: 788526 Thrashed: 5
Page: 788527 Thrashed: 5
Page: 788528 Thrashed: 5
Page: 788529 Thrashed: 5
Page: 788530 Thrashed: 5
Page: 788531 Thrashed: 5
Page: 788532 Thrashed: 5
Page: 788533 Thrashed: 5
Page: 788534 Thrashed: 5
Page: 788535 Thrashed: 5
Page: 788536 Thrashed: 5
Page: 788537 Thrashed: 5
Page: 788538 Thrashed: 5
Page: 788539 Thrashed: 5
Page: 788540 Thrashed: 5
Page: 788541 Thrashed: 5
Page: 788542 Thrashed: 5
Page: 788543 Thrashed: 5
Page: 788544 Thrashed: 5
Page: 788545 Thrashed: 5
Page: 788546 Thrashed: 5
Page: 788547 Thrashed: 5
Page: 788548 Thrashed: 5
Page: 788549 Thrashed: 5
Page: 788550 Thrashed: 5
Page: 788551 Thrashed: 5
Page: 788552 Thrashed: 5
Page: 788553 Thrashed: 5
Page: 788554 Thrashed: 5
Page: 788555 Thrashed: 5
Page: 788556 Thrashed: 5
Page: 788557 Thrashed: 5
Page: 788558 Thrashed: 5
Page: 788559 Thrashed: 5
Page: 788560 Thrashed: 5
Page: 788561 Thrashed: 5
Page: 788562 Thrashed: 5
Page: 788563 Thrashed: 5
Page: 788564 Thrashed: 5
Page: 788565 Thrashed: 5
Page: 788566 Thrashed: 5
Page: 788567 Thrashed: 5
Page: 788568 Thrashed: 5
Page: 788569 Thrashed: 5
Page: 788570 Thrashed: 5
Page: 788571 Thrashed: 5
Page: 788572 Thrashed: 5
Page: 788573 Thrashed: 5
Page: 788574 Thrashed: 5
Page: 788575 Thrashed: 5
Page: 788576 Thrashed: 5
Page: 788577 Thrashed: 5
Page: 788578 Thrashed: 5
Page: 788579 Thrashed: 5
Page: 788580 Thrashed: 5
Page: 788581 Thrashed: 5
Page: 788582 Thrashed: 5
Page: 788583 Thrashed: 5
Page: 788584 Thrashed: 5
Page: 788585 Thrashed: 5
Page: 788586 Thrashed: 5
Page: 788587 Thrashed: 5
Page: 788588 Thrashed: 5
Page: 788589 Thrashed: 5
Page: 788590 Thrashed: 5
Page: 788591 Thrashed: 5
Page: 788592 Thrashed: 5
Page: 788593 Thrashed: 5
Page: 788594 Thrashed: 5
Page: 788595 Thrashed: 5
Page: 788596 Thrashed: 5
Page: 788597 Thrashed: 5
Page: 788598 Thrashed: 5
Page: 788599 Thrashed: 5
Page: 788600 Thrashed: 5
Page: 788601 Thrashed: 5
Page: 788602 Thrashed: 5
Page: 788603 Thrashed: 5
Page: 788604 Thrashed: 5
Page: 788605 Thrashed: 5
Page: 788606 Thrashed: 5
Page: 788607 Thrashed: 5
Page: 788608 Thrashed: 5
Page: 788609 Thrashed: 5
Page: 788610 Thrashed: 5
Page: 788611 Thrashed: 5
Page: 788612 Thrashed: 5
Page: 788613 Thrashed: 5
Page: 788614 Thrashed: 5
Page: 788615 Thrashed: 5
Page: 788616 Thrashed: 5
Page: 788617 Thrashed: 5
Page: 788618 Thrashed: 5
Page: 788619 Thrashed: 5
Page: 788620 Thrashed: 5
Page: 788621 Thrashed: 5
Page: 788622 Thrashed: 5
Page: 788623 Thrashed: 5
Page: 788624 Thrashed: 5
Page: 788625 Thrashed: 5
Page: 788626 Thrashed: 5
Page: 788627 Thrashed: 5
Page: 788628 Thrashed: 5
Page: 788629 Thrashed: 5
Page: 788630 Thrashed: 5
Page: 788631 Thrashed: 5
Page: 788632 Thrashed: 5
Page: 788633 Thrashed: 5
Page: 788634 Thrashed: 5
Page: 788635 Thrashed: 5
Page: 788636 Thrashed: 5
Page: 788637 Thrashed: 5
Page: 788638 Thrashed: 5
Page: 788639 Thrashed: 5
Page: 788640 Thrashed: 6
Page: 788641 Thrashed: 6
Page: 788642 Thrashed: 6
Page: 788643 Thrashed: 6
Page: 788644 Thrashed: 6
Page: 788645 Thrashed: 6
Page: 788646 Thrashed: 6
Page: 788647 Thrashed: 6
Page: 788648 Thrashed: 6
Page: 788649 Thrashed: 6
Page: 788650 Thrashed: 6
Page: 788651 Thrashed: 6
Page: 788652 Thrashed: 6
Page: 788653 Thrashed: 6
Page: 788654 Thrashed: 6
Page: 788655 Thrashed: 6
Page: 788656 Thrashed: 5
Page: 788657 Thrashed: 5
Page: 788658 Thrashed: 5
Page: 788659 Thrashed: 5
Page: 788660 Thrashed: 5
Page: 788661 Thrashed: 5
Page: 788662 Thrashed: 5
Page: 788663 Thrashed: 5
Page: 788664 Thrashed: 5
Page: 788665 Thrashed: 5
Page: 788666 Thrashed: 5
Page: 788667 Thrashed: 5
Page: 788668 Thrashed: 5
Page: 788669 Thrashed: 5
Page: 788670 Thrashed: 5
Page: 788671 Thrashed: 5
Page_tot_thrash: 5744
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 209
dma_migration_read 121
dma_migration_write 11
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.981661
[0-25]: 0.017157, [26-50]: 0.005928, [51-75]: 0.026462, [76-100]: 0.950453
Pcie_write_utilization: 1.078976
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   348828 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(83.823090)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   236104 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   236302----T:   238907 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238907----T:   239107 	 St: c02c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   239107----T:   247347 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   247347----T:   247547 	 St: c0280000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   247920----T:   248120 	 St: c08c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   248144----T:   250749 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   250749----T:   250949 	 St: c028c800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   250949----T:   266644 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   266644----T:   266844 	 St: c028da00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   266844----T:   269449 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269449----T:   269649 	 St: c02b67e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   269649----T:   277889 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277889----T:   278089 	 St: c0282500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   278089----T:   281175 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   281175----T:   281375 	 St: c028ee40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   281375----T:   288697 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   288697----T:   288897 	 St: c029e5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   288897----T:   294858 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   294858----T:   299077 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   299077----T:   303718 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   303718----T:   309233 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   309233----T:   315194 	 St: c08c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   315194----T:   319413 	 St: c08ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   319413----T:   325374 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   325374----T:   329593 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   329593----T:   337833 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   337833----T:   346997 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   570978----T:   612797 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.237001)
F:   572424----T:   575510 	 St: c0280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   575510----T:   582832 	 St: c0283000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   583466----T:   591706 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   591706----T:   594311 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595327----T:   607281 	 St: c02a0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   607281----T:   612796 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   612797----T:   615332 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   615333----T:   617868 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   840019----T:   967350 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(85.976364)
F:   840652----T:   840852 	 St: c0012800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   840852----T:   843457 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843457----T:   843657 	 St: c006d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   843657----T:   843857 	 St: c0064020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   843857----T:   844057 	 St: c00772a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   844057----T:   844257 	 St: c02f7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   844257----T:   852497 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   852497----T:   852697 	 St: c0407d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   852697----T:   852897 	 St: c03ecc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   852897----T:   853097 	 St: c04264a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   853097----T:   855702 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   855702----T:   863942 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   863942----T:   868161 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   868161----T:   881516 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   881516----T:   905188 	 St: c0900000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:   905188----T:   943907 	 St: c0940000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:   943907----T:   960070 	 St: c09a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   961046----T:   961246 	 St: c00f2e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   962014----T:   962214 	 St: c0599c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   962467----T:   962667 	 St: c01b3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   963337----T:   963537 	 St: c07dc720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1189500----T:  1193005 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.366644)
F:  1193005----T:  1195540 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1195541----T:  1198076 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1420227----T:  1471482 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(34.608372)
F:  1420966----T:  1421166 	 St: c002c1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421166----T:  1421366 	 St: c002ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421366----T:  1421566 	 St: c0041080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421566----T:  1421766 	 St: c0044ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421766----T:  1421966 	 St: c003ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421966----T:  1422166 	 St: c003efc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422166----T:  1422366 	 St: c008ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422366----T:  1422566 	 St: c02e7460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422566----T:  1422766 	 St: c02e57e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422766----T:  1422966 	 St: c0344e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422966----T:  1423166 	 St: c03412e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423166----T:  1423366 	 St: c0383aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423366----T:  1423566 	 St: c038f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423566----T:  1423766 	 St: c03711e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423766----T:  1423966 	 St: c037d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423966----T:  1424166 	 St: c0466d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1424166----T:  1429240 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1429240----T:  1434314 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1434314----T:  1434514 	 St: c0419260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1434514----T:  1438733 	 St: c0420000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1438733----T:  1444694 	 St: c0426000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1445308----T:  1445508 	 St: c00ae560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1445508----T:  1445708 	 St: c00cf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1445708----T:  1445908 	 St: c00cb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1445908----T:  1446108 	 St: c00eba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446108----T:  1446308 	 St: c00d2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446308----T:  1446508 	 St: c0103660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446508----T:  1446708 	 St: c0123c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446708----T:  1446908 	 St: c011a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446908----T:  1447108 	 St: c04cc100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447108----T:  1447308 	 St: c052fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447308----T:  1447508 	 St: c0523900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447508----T:  1447708 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447708----T:  1447908 	 St: c0539be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447908----T:  1448108 	 St: c05cb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448108----T:  1448308 	 St: c062c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448308----T:  1448508 	 St: c060fd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449099----T:  1449299 	 St: c0158500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449308----T:  1449508 	 St: c0162880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449508----T:  1449708 	 St: c0170c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449708----T:  1449908 	 St: c0170e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449908----T:  1450108 	 St: c0168a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450108----T:  1450308 	 St: c0181c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450308----T:  1450508 	 St: c0172fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450508----T:  1450708 	 St: c01ab880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450708----T:  1450908 	 St: c019d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450908----T:  1451108 	 St: c06c9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451108----T:  1451308 	 St: c01c08e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451308----T:  1451508 	 St: c01aef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451508----T:  1451708 	 St: c06e86c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451708----T:  1451908 	 St: c07130a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451908----T:  1452108 	 St: c0713740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452108----T:  1452308 	 St: c06fab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452308----T:  1452508 	 St: c07461a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452508----T:  1452708 	 St: c0719960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452708----T:  1452908 	 St: c07c3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452908----T:  1453108 	 St: c0799480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1453108----T:  1453308 	 St: c0802140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1453308----T:  1453508 	 St: c07cd840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1453508----T:  1456594 	 St: c01b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1456594----T:  1463916 	 St: c01b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1463916----T:  1464116 	 St: c07d8040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1464680----T:  1464880 	 St: c01fa100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1464880----T:  1465080 	 St: c01ed1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1465422----T:  1465622 	 St: c08ae1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1465623----T:  1465823 	 St: c08875a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1693632----T:  1697245 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.439568)
F:  1697245----T:  1699780 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1699781----T:  1702316 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1924467----T:  2364886 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(297.379486)
F:  1925017----T:  1930978 	 St: c0010000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1930978----T:  1931178 	 St: c02dfae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1931178----T:  1935397 	 St: c001a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1935397----T:  1935597 	 St: c02fcde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1935597----T:  1935797 	 St: c030bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1935797----T:  1941758 	 St: c0020000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1941758----T:  1941958 	 St: c031c3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1941958----T:  1942158 	 St: c030fca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1942158----T:  1976173 	 St: c002a000 Sz: 286720 	 Sm: 0 	 T: memcpy_h2d(22.967590)
F:  1976173----T:  1976373 	 St: c0321ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1976373----T:  1976573 	 St: c0328c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1976573----T:  1976773 	 St: c0339ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1976773----T:  1976973 	 St: c033bda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1976973----T:  1977173 	 St: c033cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977173----T:  1977373 	 St: c0339cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977373----T:  1977573 	 St: c03cf300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977573----T:  1977773 	 St: c0392a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977773----T:  1977973 	 St: c0356c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977973----T:  1978173 	 St: c03aefe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978173----T:  1978373 	 St: c03b3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978373----T:  1978573 	 St: c0361d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978573----T:  1978773 	 St: c03682c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978773----T:  1978973 	 St: c03a3240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978973----T:  1979173 	 St: c036ae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979173----T:  1979373 	 St: c03dc500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979373----T:  1979573 	 St: c03527c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979573----T:  1979773 	 St: c03a04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979773----T:  1979973 	 St: c036a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979973----T:  1980173 	 St: c03ab2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1980173----T:  1980373 	 St: c03dd7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1980373----T:  1980573 	 St: c03c38c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1980573----T:  1980773 	 St: c03d5f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1980773----T:  1980973 	 St: c03dc0c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1980973----T:  1981173 	 St: c04015c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981173----T:  1981373 	 St: c0355140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981373----T:  1981573 	 St: c03aa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981573----T:  1981773 	 St: c036e340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981773----T:  1981973 	 St: c03fe6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981973----T:  1986614 	 St: c0410000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1986614----T:  1992129 	 St: c0417000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1992129----T:  2000831 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2000831----T:  2008611 	 St: c03e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2008611----T:  2011411 	 St: c03ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2011411----T:  2014841 	 St: c0340000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2014841----T:  2021706 	 St: c0344000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2021706----T:  2028118 	 St: c0380000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2028118----T:  2031930 	 St: c038b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2031930----T:  2040632 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2041175----T:  2046690 	 St: c0080000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2046690----T:  2046890 	 St: c043c060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2046890----T:  2047090 	 St: c043d920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047090----T:  2047290 	 St: c043fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047290----T:  2047490 	 St: c0439c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047490----T:  2047690 	 St: c043a720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047690----T:  2047890 	 St: c0446100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047890----T:  2048090 	 St: c0459cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048090----T:  2048290 	 St: c045b220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048290----T:  2048490 	 St: c044fa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048490----T:  2048690 	 St: c0454a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048690----T:  2048890 	 St: c0441380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048890----T:  2049090 	 St: c0449720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2049090----T:  2189010 	 St: c0089000 Sz: 1208320 	 Sm: 0 	 T: memcpy_h2d(94.476707)
F:  2189010----T:  2220203 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2220203----T:  2220403 	 St: c0497060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220403----T:  2220603 	 St: c049be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220603----T:  2220803 	 St: c049f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220803----T:  2221003 	 St: c04a8740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221003----T:  2221203 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221203----T:  2221403 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221403----T:  2221603 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221603----T:  2221803 	 St: c048b1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221803----T:  2222003 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222003----T:  2222203 	 St: c047b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222203----T:  2222403 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222403----T:  2222603 	 St: c0481ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222603----T:  2222803 	 St: c0497680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222803----T:  2223003 	 St: c04bc2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223003----T:  2223203 	 St: c04a5400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223203----T:  2223403 	 St: c04bc640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223403----T:  2223603 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223603----T:  2223803 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223803----T:  2231583 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2231583----T:  2234383 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2234383----T:  2239024 	 St: c0530000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2239024----T:  2244539 	 St: c0537000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2244539----T:  2253241 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2253241----T:  2261481 	 St: c0460000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2261481----T:  2264086 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2265109----T:  2265309 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2265309----T:  2265509 	 St: c058db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2265509----T:  2265709 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2265709----T:  2265909 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2265909----T:  2266109 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266109----T:  2266309 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266309----T:  2266509 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266509----T:  2266709 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266709----T:  2266909 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266909----T:  2267109 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267109----T:  2267309 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267309----T:  2267509 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267509----T:  2267709 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267709----T:  2267909 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267909----T:  2268109 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268109----T:  2268309 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268309----T:  2268509 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268509----T:  2268709 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268709----T:  2268909 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268909----T:  2269109 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269109----T:  2269309 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269309----T:  2269509 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269509----T:  2269709 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269709----T:  2269909 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269909----T:  2270109 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270109----T:  2270309 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270309----T:  2270509 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270509----T:  2270709 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270709----T:  2270909 	 St: c06c88a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270909----T:  2271109 	 St: c06d4300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271109----T:  2271309 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271309----T:  2271509 	 St: c06d4120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271509----T:  2271709 	 St: c0732280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271709----T:  2271909 	 St: c072d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271909----T:  2272109 	 St: c070a420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272109----T:  2272309 	 St: c078e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272309----T:  2272509 	 St: c079f8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272509----T:  2272709 	 St: c0749b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272709----T:  2272909 	 St: c07687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272909----T:  2273109 	 St: c0767ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2273109----T:  2273309 	 St: c0775a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2273309----T:  2278383 	 St: c0600000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2278383----T:  2283457 	 St: c0608000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2283457----T:  2288972 	 St: c05c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2288972----T:  2293613 	 St: c05c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2293613----T:  2302315 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2302315----T:  2308727 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2308727----T:  2312539 	 St: c06eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2312539----T:  2315625 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2315625----T:  2322947 	 St: c0713000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2323962----T:  2324162 	 St: c07a7860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324162----T:  2324362 	 St: c07a9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324362----T:  2324562 	 St: c07e10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324562----T:  2324762 	 St: c0822ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324762----T:  2324962 	 St: c0830380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324962----T:  2325162 	 St: c07ebd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325162----T:  2325362 	 St: c08318c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325362----T:  2325562 	 St: c07addc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325562----T:  2325762 	 St: c0898220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325762----T:  2325962 	 St: c082d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325962----T:  2326162 	 St: c088fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326162----T:  2326362 	 St: c0837d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326362----T:  2326562 	 St: c07a6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326562----T:  2326762 	 St: c07bf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326762----T:  2326962 	 St: c0826a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326962----T:  2327162 	 St: c0865780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327162----T:  2327362 	 St: c0853020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327362----T:  2327562 	 St: c0867120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327562----T:  2327762 	 St: c0858400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327762----T:  2327962 	 St: c0876d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327962----T:  2328162 	 St: c0849620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2328162----T:  2328362 	 St: c08b66a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2328362----T:  2330967 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2330967----T:  2339207 	 St: c07d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2339207----T:  2342007 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2342007----T:  2349787 	 St: c07c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2349787----T:  2354428 	 St: c08a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2354428----T:  2359943 	 St: c08a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2587036----T:  2590947 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.640783)
F:  2590947----T:  2593482 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2593483----T:  2596018 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2818169----T:  3724800 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(612.174866)
F:  2819207----T:  2823019 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2823019----T:  2829431 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2829431----T:  2833650 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2833650----T:  2839611 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2839611----T:  2848313 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2848313----T:  2857015 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2857015----T:  2880687 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2880687----T:  2896850 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2896850----T:  2905552 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2905552----T:  2929224 	 St: c03b0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2929224----T:  2945387 	 St: c03f0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2945387----T:  2969059 	 St: c0430000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2969059----T:  3007778 	 St: c0470000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  3008946----T:  3015358 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3009116----T:  3251196 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3015358----T:  3019170 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3019170----T:  3040963 	 St: c04e0000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F:  3040963----T:  3051519 	 St: c050c000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  3051519----T:  3060683 	 St: c0540000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  3060683----T:  3113989 	 St: c0551000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F:  3113989----T:  3137661 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3137661----T:  3221561 	 St: c0610000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  3221561----T:  3224647 	 St: c0450000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3224647----T:  3231969 	 St: c0453000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3231969----T:  3235399 	 St: c0480000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3235399----T:  3242264 	 St: c0484000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3242264----T:  3246905 	 St: c0470000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3246905----T:  3252420 	 St: c0477000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3252420----T:  3256639 	 St: c0440000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3256639----T:  3262600 	 St: c0446000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3262600----T:  3271302 	 St: c0460000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3271302----T:  3294974 	 St: c0490000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3294974----T:  3355339 	 St: c03c0000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  3355339----T:  3358139 	 St: c043e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3359429----T:  3362034 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360155----T:  3602235 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3362034----T:  3377729 	 St: c06c1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3377729----T:  3386431 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3386431----T:  3402594 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3402594----T:  3405394 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3405394----T:  3465759 	 St: c0742000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  3465759----T:  3557191 	 St: c07e0000 Sz: 786432 	 Sm: 0 	 T: memcpy_h2d(61.736664)
F:  3557191----T:  3565893 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3565893----T:  3570112 	 St: c0620000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3570112----T:  3576073 	 St: c0626000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3576073----T:  3582034 	 St: c0650000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3582034----T:  3586253 	 St: c065a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3586253----T:  3592214 	 St: c05e0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3592214----T:  3596433 	 St: c05ea000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3596433----T:  3599038 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3599038----T:  3607278 	 St: c0631000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3607278----T:  3614143 	 St: c0660000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3614143----T:  3617573 	 St: c066c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3617573----T:  3620659 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3620659----T:  3627981 	 St: c0643000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3627981----T:  3636683 	 St: c0670000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3636683----T:  3644923 	 St: c05f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3644923----T:  3647528 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3647528----T:  3663691 	 St: c05c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3663691----T:  3679854 	 St: c0600000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3679854----T:  3683284 	 St: c0680000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3683284----T:  3712596 	 St: c0684000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:  3946950----T:  3954673 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.214720)
F:  3954673----T:  3957208 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3957209----T:  3959744 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4181895----T:  4994076 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(548.400391)
F:  4182869----T:  4207011 	 St: c02c0000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  4182869----T:  4424949 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4207011----T:  4305504 	 St: c02f1000 Sz: 847872 	 Sm: 0 	 T: memcpy_h2d(66.504387)
F:  4426085----T:  4459630 	 St: c04c0000 Sz: 282624 	 Sm: 0 	 T: memcpy_h2d(22.650236)
F:  4459630----T:  4548708 	 St: c0505000 Sz: 765952 	 Sm: 0 	 T: memcpy_h2d(60.147198)
F:  4557071----T:  4559676 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4557071----T:  4799151 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4559676----T:  4567916 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4567916----T:  4571728 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4571728----T:  4578140 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4578140----T:  4582781 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4582781----T:  4595669 	 St: c06e7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  4595669----T:  4598469 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4598469----T:  4628722 	 St: c0702000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  4800106----T:  4825188 	 St: c0740000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  4825188----T:  4862496 	 St: c0773000 Sz: 315392 	 Sm: 0 	 T: memcpy_h2d(25.191088)
F:  4862496----T:  4868457 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4868457----T:  4985309 	 St: c07ca000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  5216226----T:  5230803 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.842674)
F:  5230803----T:  5233338 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5233339----T:  5235874 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5458025----T:  6269339 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(547.815002)
F:  5459044----T:  5465005 	 St: c02d0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5459044----T:  5701124 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5465005----T:  5469224 	 St: c02da000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5469224----T:  5473443 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5473443----T:  5479404 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5479404----T:  5482834 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5482834----T:  5489699 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5489699----T:  5498401 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5498401----T:  5502213 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5502213----T:  5506854 	 St: c02e5000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5506854----T:  5510284 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5510284----T:  5533956 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5533956----T:  5547311 	 St: c0340000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  5547311----T:  5596381 	 St: c035a000 Sz: 417792 	 Sm: 0 	 T: memcpy_h2d(33.133018)
F:  5596381----T:  5626164 	 St: c03c0000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  5626164----T:  5719008 	 St: c03fd000 Sz: 798720 	 Sm: 0 	 T: memcpy_h2d(62.690075)
F:  5766870----T:  5769475 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5766870----T:  6008950 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5769475----T:  5777715 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5777715----T:  5780515 	 St: c06d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5780515----T:  5788295 	 St: c06d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6010157----T:  6018859 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6018859----T:  6021464 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6021464----T:  6052187 	 St: c06e1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  6052187----T:  6060889 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6060889----T:  6083622 	 St: c0740000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  6083622----T:  6123282 	 St: c076e000 Sz: 335872 	 Sm: 0 	 T: memcpy_h2d(26.779203)
F:  6123282----T:  6127501 	 St: c07c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6127501----T:  6246236 	 St: c07c6000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F:  6491489----T:  6506671 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.251182)
F:  6506671----T:  6509206 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6509207----T:  6511742 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6733893----T:  7661065 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(626.044556)
F:  6735209----T:  6742074 	 St: c02d0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6735209----T:  6977289 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6742074----T:  6745504 	 St: c02dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6745504----T:  6754206 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6754206----T:  6756811 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6756811----T:  6765051 	 St: c0321000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6765051----T:  6771463 	 St: c0330000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6771463----T:  6775275 	 St: c033b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6775275----T:  6794252 	 St: c02e0000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  6794252----T:  6807607 	 St: c0306000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6807607----T:  6825177 	 St: c0340000 Sz: 143360 	 Sm: 0 	 T: memcpy_h2d(11.863605)
F:  6825177----T:  6870012 	 St: c0363000 Sz: 380928 	 Sm: 0 	 T: memcpy_h2d(30.273464)
F:  6870012----T:  6873442 	 St: c03c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6873442----T:  6993119 	 St: c03c4000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F:  7118302----T:  7121388 	 St: c06c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7118302----T:  7360382 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7121388----T:  7128710 	 St: c06c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7361713----T:  7366787 	 St: c0710000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7366787----T:  7371861 	 St: c0718000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7371861----T:  7375673 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7375673----T:  7382085 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7382085----T:  7385515 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7385515----T:  7407308 	 St: c06e4000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F:  7407308----T:  7423471 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7423471----T:  7432173 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7432173----T:  7485949 	 St: c0750000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  7485949----T:  7489035 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7489035----T:  7609183 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  7883215----T:  7898365 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.229574)
F:  7898365----T:  7900900 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7900901----T:  7903436 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8125587----T:  8966547 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(567.832520)
F:  8126943----T:  8129743 	 St: c02c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8126943----T:  8369023 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8129743----T:  8137523 	 St: c02c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8137523----T:  8140609 	 St: c02d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8140609----T:  8147931 	 St: c02d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8147931----T:  8155711 	 St: c02e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8155711----T:  8165338 	 St: c02ee000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  8165338----T:  8172203 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8172203----T:  8176422 	 St: c030c000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8176422----T:  8199155 	 St: c0312000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  8199155----T:  8201955 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8201955----T:  8262320 	 St: c0342000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  8262320----T:  8293043 	 St: c03c0000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  8293043----T:  8384946 	 St: c03ff000 Sz: 790528 	 Sm: 0 	 T: memcpy_h2d(62.054691)
F:  8453477----T:  8456082 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8453477----T:  8695557 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8456082----T:  8464322 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8464322----T:  8467752 	 St: c06d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8467752----T:  8474617 	 St: c06d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8696979----T:  8700791 	 St: c0710000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8700791----T:  8707203 	 St: c0715000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8707203----T:  8719157 	 St: c06e0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  8719157----T:  8732045 	 St: c06f7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  8732045----T:  8748208 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8748208----T:  8770941 	 St: c0740000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  8770941----T:  8810601 	 St: c076e000 Sz: 335872 	 Sm: 0 	 T: memcpy_h2d(26.779203)
F:  8810601----T:  8813687 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8813687----T:  8933835 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  9188697----T:  9198994 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.952734)
F:  9198994----T:  9201529 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9201530----T:  9204065 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9426216----T: 10063481 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(430.293732)
F:  9427263----T:  9429868 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9427263----T:  9669343 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9429868----T:  9438108 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9438108----T:  9440713 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9440713----T:  9448953 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9448953----T:  9452039 	 St: c02d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9452039----T:  9466797 	 St: c02d3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  9466797----T:  9469402 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9469402----T:  9500125 	 St: c0301000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  9500125----T:  9518164 	 St: c0340000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  9518164----T:  9562529 	 St: c0364000 Sz: 376832 	 Sm: 0 	 T: memcpy_h2d(29.956110)
F:  9562529----T:  9598896 	 St: c03c0000 Sz: 307200 	 Sm: 0 	 T: memcpy_h2d(24.555706)
F:  9598896----T:  9685150 	 St: c040b000 Sz: 741376 	 Sm: 0 	 T: memcpy_h2d(58.240379)
F:  9693211----T:  9695816 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9693211----T:  9935291 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9695816----T:  9704056 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9704056----T:  9709130 	 St: c06d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9709130----T:  9714204 	 St: c06d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9714204----T:  9719719 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9719719----T:  9731673 	 St: c06e9000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  9731673----T:  9734278 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9734278----T:  9765001 	 St: c0701000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  9765001----T:  9769642 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9769642----T:  9827654 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  9936301----T:  9940520 	 St: c07c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9940520----T: 10059255 	 St: c07c6000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F: 10285631----T: 10288895 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.203916)
F: 10288895----T: 10291430 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10291431----T: 10293966 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10516117----T: 10820489 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(205.517899)
F: 10517380----T: 10519985 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10517380----T: 10548573 	 St: c0200000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10519985----T: 10528225 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10528225----T: 10532866 	 St: c0210000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10532866----T: 10535952 	 St: c0217000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10535952----T: 10538557 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10538557----T: 10541162 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10541162----T: 10544592 	 St: c021c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10544592----T: 10547197 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10547197----T: 10555437 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10555729----T: 10558334 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10558334----T: 10566574 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10567141----T: 10575843 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10567141----T: 10809221 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10575843----T: 10578448 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10578448----T: 10581053 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10581053----T: 10588833 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10810340----T: 10815414 	 St: c08a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10815414----T: 10820488 	 St: c08a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11042639----T: 11045815 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.144497)
F: 11045815----T: 11048350 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11048351----T: 11050956 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11048351----T: 11056591 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11059196----T: 11061801 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11059196----T: 11067436 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11070041----T: 11072646 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11070041----T: 11085736 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11088341----T: 11090946 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11088341----T: 11119064 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11121669----T: 11124274 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11121669----T: 11182505 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11185110----T: 11187715 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11185110----T: 11246887 	 St: 0 Sz: 528384 	 Sm: 0 	 T: device_sync(41.713032)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 6105259(cycle), 4122.389648(us)
Tot_kernel_exec_time_and_fault_time: 14769109(cycle), 9972.389648(us)
Tot_memcpy_h2d_time: 4279223(cycle), 2889.414551(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 4307108(cycle), 2908.243164(us)
Tot_devicesync_time: 201141(cycle), 135.814316(us)
Tot_writeback_time: 3178233(cycle), 2146.004639(us)
Tot_dma_time: 41800(cycle), 28.224173(us)
Tot_memcpy_d2h_sync_wb_time: 3407259(cycle), 2300.647461(us)
GPGPU-Sim: *** exit detected ***
