
STM32F746Z_SAKHY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000153d4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000d0e4  080155a4  080155a4  000165a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022688  08022688  000240b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08022688  08022688  00023688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022690  08022690  000240b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022690  08022690  00023690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08022694  08022694  00023694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b0  20000000  08022698  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00018b1c  200000c0  08022748  000240c0  2**5
                  ALLOC
 10 ._user_heap_stack 00006004  20018bdc  08022748  00024bdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000240b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00031b37  00000000  00000000  000240e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007714  00000000  00000000  00055c17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002ac0  00000000  00000000  0005d330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000020c5  00000000  00000000  0005fdf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031096  00000000  00000000  00061eb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000387a5  00000000  00000000  00092f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112f85  00000000  00000000  000cb6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001de675  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b320  00000000  00000000  001de6b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001e99d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000c0 	.word	0x200000c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801558c 	.word	0x0801558c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000c4 	.word	0x200000c4
 800020c:	0801558c 	.word	0x0801558c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <mix_pcm_samples>:
 * @param a First PCM sample (signed 16-bit)
 * @param b Second PCM sample (signed 16-bit)
 * @return Mixed PCM sample (signed 16-bit)
 */
int16_t mix_pcm_samples(int16_t a, int16_t b)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	460a      	mov	r2, r1
 80005e6:	80fb      	strh	r3, [r7, #6]
 80005e8:	4613      	mov	r3, r2
 80005ea:	80bb      	strh	r3, [r7, #4]
  int16_t res;

  /* Shift samples into unsigned range */
  a += PCM_OFFSET;
 80005ec:	88fb      	ldrh	r3, [r7, #6]
 80005ee:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	80fb      	strh	r3, [r7, #6]
  b += PCM_OFFSET;
 80005f6:	88bb      	ldrh	r3, [r7, #4]
 80005f8:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	80bb      	strh	r3, [r7, #4]

  if ((a < PCM_OFFSET) || (b < PCM_OFFSET))
 8000600:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000604:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000608:	4293      	cmp	r3, r2
 800060a:	dd05      	ble.n	8000618 <mix_pcm_samples+0x3c>
 800060c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000610:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000614:	4293      	cmp	r3, r2
 8000616:	dc0e      	bgt.n	8000636 <mix_pcm_samples+0x5a>
  {
    /* Case: both samples below midpoint */
    res = (int16_t)((a * b) / PCM_OFFSET);
 8000618:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800061c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000620:	fb02 f303 	mul.w	r3, r2, r3
 8000624:	4a1b      	ldr	r2, [pc, #108]	@ (8000694 <mix_pcm_samples+0xb8>)
 8000626:	fb82 1203 	smull	r1, r2, r2, r3
 800062a:	441a      	add	r2, r3
 800062c:	12d2      	asrs	r2, r2, #11
 800062e:	17db      	asrs	r3, r3, #31
 8000630:	1ad3      	subs	r3, r2, r3
 8000632:	81fb      	strh	r3, [r7, #14]
 8000634:	e01b      	b.n	800066e <mix_pcm_samples+0x92>
  }
  else
  {
    /* Case: both samples above midpoint */
    res = (int16_t)(2 * (a + b) - (a * b) / PCM_OFFSET - PCM_MAX_VALUE);
 8000636:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800063a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800063e:	4413      	add	r3, r2
 8000640:	b29b      	uxth	r3, r3
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	b29a      	uxth	r2, r3
 8000646:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800064a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800064e:	fb01 f303 	mul.w	r3, r1, r3
 8000652:	4910      	ldr	r1, [pc, #64]	@ (8000694 <mix_pcm_samples+0xb8>)
 8000654:	fb81 0103 	smull	r0, r1, r1, r3
 8000658:	4419      	add	r1, r3
 800065a:	12c9      	asrs	r1, r1, #11
 800065c:	17db      	asrs	r3, r3, #31
 800065e:	1acb      	subs	r3, r1, r3
 8000660:	b29b      	uxth	r3, r3
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	b29a      	uxth	r2, r3
 8000666:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <mix_pcm_samples+0xbc>)
 8000668:	4413      	add	r3, r2
 800066a:	b29b      	uxth	r3, r3
 800066c:	81fb      	strh	r3, [r7, #14]
  }

  /* Prevent overflow beyond PCM_MAX_VALUE */
  if (res > PCM_MAX_VALUE)
 800066e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000672:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000676:	db02      	blt.n	800067e <mix_pcm_samples+0xa2>
  {
    res = PCM_MAX_VALUE;
 8000678:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 800067c:	81fb      	strh	r3, [r7, #14]
  }

  /* Convert back to signed range */
  return (int16_t)(res - PCM_OFFSET);
 800067e:	89fb      	ldrh	r3, [r7, #14]
 8000680:	f6a3 73ff 	subw	r3, r3, #4095	@ 0xfff
 8000684:	b29b      	uxth	r3, r3
 8000686:	b21b      	sxth	r3, r3
}
 8000688:	4618      	mov	r0, r3
 800068a:	3714      	adds	r7, #20
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr
 8000694:	80080081 	.word	0x80080081
 8000698:	ffffe001 	.word	0xffffe001

0800069c <multisamples_mixing>:
 *
 * @note All buffers must contain at least @p sample_length samples.
 * @note The output buffer may overlap with one of the inputs.
 */
void multisamples_mixing(const int16_t *buf_in_a, const int16_t *buf_in_b, int16_t *buf_out, int16_t sample_length)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b087      	sub	sp, #28
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	60f8      	str	r0, [r7, #12]
 80006a4:	60b9      	str	r1, [r7, #8]
 80006a6:	607a      	str	r2, [r7, #4]
 80006a8:	807b      	strh	r3, [r7, #2]
  for (uint16_t i = 0; i < sample_length; i++)
 80006aa:	2300      	movs	r3, #0
 80006ac:	82fb      	strh	r3, [r7, #22]
 80006ae:	e016      	b.n	80006de <multisamples_mixing+0x42>
  {
    buf_out[i] = mix_pcm_samples(buf_in_a[i], buf_in_b[i]);
 80006b0:	8afb      	ldrh	r3, [r7, #22]
 80006b2:	005b      	lsls	r3, r3, #1
 80006b4:	68fa      	ldr	r2, [r7, #12]
 80006b6:	4413      	add	r3, r2
 80006b8:	f9b3 0000 	ldrsh.w	r0, [r3]
 80006bc:	8afb      	ldrh	r3, [r7, #22]
 80006be:	005b      	lsls	r3, r3, #1
 80006c0:	68ba      	ldr	r2, [r7, #8]
 80006c2:	4413      	add	r3, r2
 80006c4:	f9b3 1000 	ldrsh.w	r1, [r3]
 80006c8:	8afb      	ldrh	r3, [r7, #22]
 80006ca:	005b      	lsls	r3, r3, #1
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	18d4      	adds	r4, r2, r3
 80006d0:	f7ff ff84 	bl	80005dc <mix_pcm_samples>
 80006d4:	4603      	mov	r3, r0
 80006d6:	8023      	strh	r3, [r4, #0]
  for (uint16_t i = 0; i < sample_length; i++)
 80006d8:	8afb      	ldrh	r3, [r7, #22]
 80006da:	3301      	adds	r3, #1
 80006dc:	82fb      	strh	r3, [r7, #22]
 80006de:	8afa      	ldrh	r2, [r7, #22]
 80006e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	dbe3      	blt.n	80006b0 <multisamples_mixing+0x14>
  }
}
 80006e8:	bf00      	nop
 80006ea:	bf00      	nop
 80006ec:	371c      	adds	r7, #28
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd90      	pop	{r4, r7, pc}
	...

080006f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <MX_DMA_Init+0x68>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a17      	ldr	r2, [pc, #92]	@ (800075c <MX_DMA_Init+0x68>)
 8000700:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
 8000706:	4b15      	ldr	r3, [pc, #84]	@ (800075c <MX_DMA_Init+0x68>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8000712:	2200      	movs	r2, #0
 8000714:	2105      	movs	r1, #5
 8000716:	2039      	movs	r0, #57	@ 0x39
 8000718:	f003 f9de 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800071c:	2039      	movs	r0, #57	@ 0x39
 800071e:	f003 f9f7 	bl	8003b10 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000722:	2200      	movs	r2, #0
 8000724:	2105      	movs	r1, #5
 8000726:	203b      	movs	r0, #59	@ 0x3b
 8000728:	f003 f9d6 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800072c:	203b      	movs	r0, #59	@ 0x3b
 800072e:	f003 f9ef 	bl	8003b10 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	2105      	movs	r1, #5
 8000736:	203c      	movs	r0, #60	@ 0x3c
 8000738:	f003 f9ce 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800073c:	203c      	movs	r0, #60	@ 0x3c
 800073e:	f003 f9e7 	bl	8003b10 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000742:	2200      	movs	r2, #0
 8000744:	2105      	movs	r1, #5
 8000746:	2045      	movs	r0, #69	@ 0x45
 8000748:	f003 f9c6 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800074c:	2045      	movs	r0, #69	@ 0x45
 800074e:	f003 f9df 	bl	8003b10 <HAL_NVIC_EnableIRQ>

}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40023800 	.word	0x40023800

08000760 <fs_check_fat32>:
 * @retval FR_DISK_ERR      Disk I/O error.
 * @retval FR_NOT_READY     SD card not ready.
 * @retval Other FatFs error codes.
 */
FRESULT fs_check_fat32(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b086      	sub	sp, #24
 8000764:	af02      	add	r7, sp, #8
  FRESULT res;
  FATFS *pfs;
  DWORD free_clusters;

  // 1) Try to mount the filesystem
  res = f_mount(&fs, "", 1);
 8000766:	2201      	movs	r2, #1
 8000768:	491e      	ldr	r1, [pc, #120]	@ (80007e4 <fs_check_fat32+0x84>)
 800076a:	481f      	ldr	r0, [pc, #124]	@ (80007e8 <fs_check_fat32+0x88>)
 800076c:	f00e fb2a 	bl	800edc4 <f_mount>
 8000770:	4603      	mov	r3, r0
 8000772:	73fb      	strb	r3, [r7, #15]
  if (res == FR_OK)
 8000774:	7bfb      	ldrb	r3, [r7, #15]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d113      	bne.n	80007a2 <fs_check_fat32+0x42>
  {
    // Query filesystem info
    res = f_getfree("", &free_clusters, &pfs);
 800077a:	f107 0208 	add.w	r2, r7, #8
 800077e:	1d3b      	adds	r3, r7, #4
 8000780:	4619      	mov	r1, r3
 8000782:	4818      	ldr	r0, [pc, #96]	@ (80007e4 <fs_check_fat32+0x84>)
 8000784:	f00f fc08 	bl	800ff98 <f_getfree>
 8000788:	4603      	mov	r3, r0
 800078a:	73fb      	strb	r3, [r7, #15]
    if (res != FR_OK) return res;
 800078c:	7bfb      	ldrb	r3, [r7, #15]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <fs_check_fat32+0x36>
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	e022      	b.n	80007dc <fs_check_fat32+0x7c>

    // If already FAT32 -> OK
    if (pfs->fs_type == FS_FAT32) return FR_OK;
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2b03      	cmp	r3, #3
 800079c:	d106      	bne.n	80007ac <fs_check_fat32+0x4c>
 800079e:	2300      	movs	r3, #0
 80007a0:	e01c      	b.n	80007dc <fs_check_fat32+0x7c>

    // Otherwise: format to FAT32
  }
  else if (res != FR_NO_FILESYSTEM)
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	2b0d      	cmp	r3, #13
 80007a6:	d001      	beq.n	80007ac <fs_check_fat32+0x4c>
  {
    // Other error (disk not ready, etc.)
    return res;
 80007a8:	7bfb      	ldrb	r3, [r7, #15]
 80007aa:	e017      	b.n	80007dc <fs_check_fat32+0x7c>
  }

  // 2) Format the card as FAT32
  res = f_mkfs("", FM_FAT32, 0, workbuf, sizeof(workbuf));
 80007ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b0:	9300      	str	r3, [sp, #0]
 80007b2:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <fs_check_fat32+0x8c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	2102      	movs	r1, #2
 80007b8:	480a      	ldr	r0, [pc, #40]	@ (80007e4 <fs_check_fat32+0x84>)
 80007ba:	f00f fca9 	bl	8010110 <f_mkfs>
 80007be:	4603      	mov	r3, r0
 80007c0:	73fb      	strb	r3, [r7, #15]
  if (res != FR_OK) return res;
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <fs_check_fat32+0x6c>
 80007c8:	7bfb      	ldrb	r3, [r7, #15]
 80007ca:	e007      	b.n	80007dc <fs_check_fat32+0x7c>

  // 3) Remount after formatting
  res = f_mount(&fs, "", 1);
 80007cc:	2201      	movs	r2, #1
 80007ce:	4905      	ldr	r1, [pc, #20]	@ (80007e4 <fs_check_fat32+0x84>)
 80007d0:	4805      	ldr	r0, [pc, #20]	@ (80007e8 <fs_check_fat32+0x88>)
 80007d2:	f00e faf7 	bl	800edc4 <f_mount>
 80007d6:	4603      	mov	r3, r0
 80007d8:	73fb      	strb	r3, [r7, #15]
  return res;
 80007da:	7bfb      	ldrb	r3, [r7, #15]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	080155a4 	.word	0x080155a4
 80007e8:	200000dc 	.word	0x200000dc
 80007ec:	20001114 	.word	0x20001114

080007f0 <wav_write_header>:

FRESULT wav_write_header(FIL *file, uint32_t data_size)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b090      	sub	sp, #64	@ 0x40
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	6039      	str	r1, [r7, #0]
  wav_header_t header;
  const uint32_t sample_rate = 8000;
 80007fa:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80007fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const uint16_t num_channels = 1;
 8000800:	2301      	movs	r3, #1
 8000802:	877b      	strh	r3, [r7, #58]	@ 0x3a
  const uint16_t bits_per_sample = 16;
 8000804:	2310      	movs	r3, #16
 8000806:	873b      	strh	r3, [r7, #56]	@ 0x38

  memcpy(header.RIFF, "RIFF", 4);
 8000808:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <wav_write_header+0x88>)
 800080a:	60fb      	str	r3, [r7, #12]
  header.ChunkSize = 36 + data_size;
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	3324      	adds	r3, #36	@ 0x24
 8000810:	613b      	str	r3, [r7, #16]
  memcpy(header.WAVE, "WAVE", 4);
 8000812:	4b1a      	ldr	r3, [pc, #104]	@ (800087c <wav_write_header+0x8c>)
 8000814:	617b      	str	r3, [r7, #20]
  memcpy(header.fmt, "fmt ", 4);
 8000816:	4b1a      	ldr	r3, [pc, #104]	@ (8000880 <wav_write_header+0x90>)
 8000818:	61bb      	str	r3, [r7, #24]
  header.Subchunk1Size = 16;
 800081a:	2310      	movs	r3, #16
 800081c:	61fb      	str	r3, [r7, #28]
  header.AudioFormat = 1;
 800081e:	2301      	movs	r3, #1
 8000820:	843b      	strh	r3, [r7, #32]
  header.NumChannels = num_channels;
 8000822:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000824:	847b      	strh	r3, [r7, #34]	@ 0x22
  header.SampleRate = sample_rate;
 8000826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000828:	627b      	str	r3, [r7, #36]	@ 0x24
  header.BitsPerSample = bits_per_sample;
 800082a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800082c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  header.ByteRate = sample_rate * num_channels * bits_per_sample / 8;
 800082e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000830:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000832:	fb02 f303 	mul.w	r3, r2, r3
 8000836:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000838:	fb02 f303 	mul.w	r3, r2, r3
 800083c:	08db      	lsrs	r3, r3, #3
 800083e:	62bb      	str	r3, [r7, #40]	@ 0x28
  header.BlockAlign = num_channels * bits_per_sample / 8;
 8000840:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000842:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000844:	fb02 f303 	mul.w	r3, r2, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	da00      	bge.n	800084e <wav_write_header+0x5e>
 800084c:	3307      	adds	r3, #7
 800084e:	10db      	asrs	r3, r3, #3
 8000850:	b29b      	uxth	r3, r3
 8000852:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  memcpy(header.Subchunk2ID, "data", 4);
 8000854:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <wav_write_header+0x94>)
 8000856:	633b      	str	r3, [r7, #48]	@ 0x30
  header.Subchunk2Size = data_size;
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	637b      	str	r3, [r7, #52]	@ 0x34

  UINT bw;

  return f_write(file, &header, sizeof(wav_header_t), &bw);
 800085c:	f107 0308 	add.w	r3, r7, #8
 8000860:	f107 010c 	add.w	r1, r7, #12
 8000864:	222c      	movs	r2, #44	@ 0x2c
 8000866:	6878      	ldr	r0, [r7, #4]
 8000868:	f00e fe6d 	bl	800f546 <f_write>
 800086c:	4603      	mov	r3, r0
}
 800086e:	4618      	mov	r0, r3
 8000870:	3740      	adds	r7, #64	@ 0x40
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	46464952 	.word	0x46464952
 800087c:	45564157 	.word	0x45564157
 8000880:	20746d66 	.word	0x20746d66
 8000884:	61746164 	.word	0x61746164

08000888 <wav_update_header>:

FRESULT wav_update_header(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08e      	sub	sp, #56	@ 0x38
 800088c:	af00      	add	r7, sp, #0
  FRESULT res;
  wav_header_t header;
  UINT bw;

  if (!wav_file_is_open)
 800088e:	4b2e      	ldr	r3, [pc, #184]	@ (8000948 <wav_update_header+0xc0>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d101      	bne.n	800089a <wav_update_header+0x12>
  {
    return FR_INVALID_OBJECT; // файл не открыт
 8000896:	2309      	movs	r3, #9
 8000898:	e052      	b.n	8000940 <wav_update_header+0xb8>
  }

  /* Вычисляем размер данных */
  uint32_t data_size = f_size(&file_wav) - sizeof(wav_header_t);
 800089a:	4b2c      	ldr	r3, [pc, #176]	@ (800094c <wav_update_header+0xc4>)
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	3b2c      	subs	r3, #44	@ 0x2c
 80008a0:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Заполняем заголовок */
  memcpy(header.RIFF, "RIFF", 4);
 80008a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000950 <wav_update_header+0xc8>)
 80008a4:	607b      	str	r3, [r7, #4]
  header.ChunkSize = 36 + data_size;
 80008a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008a8:	3324      	adds	r3, #36	@ 0x24
 80008aa:	60bb      	str	r3, [r7, #8]

  memcpy(header.WAVE, "WAVE", 4);
 80008ac:	4b29      	ldr	r3, [pc, #164]	@ (8000954 <wav_update_header+0xcc>)
 80008ae:	60fb      	str	r3, [r7, #12]

  memcpy(header.fmt, "fmt ", 4);
 80008b0:	4b29      	ldr	r3, [pc, #164]	@ (8000958 <wav_update_header+0xd0>)
 80008b2:	613b      	str	r3, [r7, #16]
  header.Subchunk1Size = 16;
 80008b4:	2310      	movs	r3, #16
 80008b6:	617b      	str	r3, [r7, #20]
  header.AudioFormat = 1; /* PCM */
 80008b8:	2301      	movs	r3, #1
 80008ba:	833b      	strh	r3, [r7, #24]
  header.NumChannels = 1;
 80008bc:	2301      	movs	r3, #1
 80008be:	837b      	strh	r3, [r7, #26]
  header.SampleRate = 8000;
 80008c0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80008c4:	61fb      	str	r3, [r7, #28]
  header.BitsPerSample = 16;
 80008c6:	2310      	movs	r3, #16
 80008c8:	84fb      	strh	r3, [r7, #38]	@ 0x26

  header.ByteRate = header.SampleRate * header.NumChannels * header.BitsPerSample / 8;
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	8b7a      	ldrh	r2, [r7, #26]
 80008ce:	fb02 f303 	mul.w	r3, r2, r3
 80008d2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80008d4:	fb02 f303 	mul.w	r3, r2, r3
 80008d8:	08db      	lsrs	r3, r3, #3
 80008da:	623b      	str	r3, [r7, #32]

  header.BlockAlign = header.NumChannels * header.BitsPerSample / 8;
 80008dc:	8b7b      	ldrh	r3, [r7, #26]
 80008de:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80008e0:	fb02 f303 	mul.w	r3, r2, r3
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	da00      	bge.n	80008ea <wav_update_header+0x62>
 80008e8:	3307      	adds	r3, #7
 80008ea:	10db      	asrs	r3, r3, #3
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	84bb      	strh	r3, [r7, #36]	@ 0x24

  memcpy(header.Subchunk2ID, "data", 4);
 80008f0:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <wav_update_header+0xd4>)
 80008f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  header.Subchunk2Size = data_size;
 80008f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Переходим в начало файла */
  res = f_lseek(&file_wav, 0);
 80008f8:	2100      	movs	r1, #0
 80008fa:	4814      	ldr	r0, [pc, #80]	@ (800094c <wav_update_header+0xc4>)
 80008fc:	f00f f89e 	bl	800fa3c <f_lseek>
 8000900:	4603      	mov	r3, r0
 8000902:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (res != FR_OK) return res;
 8000906:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800090a:	2b00      	cmp	r3, #0
 800090c:	d002      	beq.n	8000914 <wav_update_header+0x8c>
 800090e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000912:	e015      	b.n	8000940 <wav_update_header+0xb8>

  /* Записываем заголовок */
  res = f_write(&file_wav, &header, sizeof(wav_header_t), &bw);
 8000914:	463b      	mov	r3, r7
 8000916:	1d39      	adds	r1, r7, #4
 8000918:	222c      	movs	r2, #44	@ 0x2c
 800091a:	480c      	ldr	r0, [pc, #48]	@ (800094c <wav_update_header+0xc4>)
 800091c:	f00e fe13 	bl	800f546 <f_write>
 8000920:	4603      	mov	r3, r0
 8000922:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (res != FR_OK) return res;
 8000926:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800092a:	2b00      	cmp	r3, #0
 800092c:	d002      	beq.n	8000934 <wav_update_header+0xac>
 800092e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000932:	e005      	b.n	8000940 <wav_update_header+0xb8>

  if (bw != sizeof(wav_header_t)) return FR_INT_ERR;
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	2b2c      	cmp	r3, #44	@ 0x2c
 8000938:	d001      	beq.n	800093e <wav_update_header+0xb6>
 800093a:	2302      	movs	r3, #2
 800093c:	e000      	b.n	8000940 <wav_update_header+0xb8>

  return FR_OK;
 800093e:	2300      	movs	r3, #0
}
 8000940:	4618      	mov	r0, r3
 8000942:	3738      	adds	r7, #56	@ 0x38
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20003148 	.word	0x20003148
 800094c:	20002114 	.word	0x20002114
 8000950:	46464952 	.word	0x46464952
 8000954:	45564157 	.word	0x45564157
 8000958:	20746d66 	.word	0x20746d66
 800095c:	61746164 	.word	0x61746164

08000960 <wav_file_create>:

FRESULT wav_file_create(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08c      	sub	sp, #48	@ 0x30
 8000964:	af00      	add	r7, sp, #0
  //  FIL file;
  FRESULT res;
  char filename[40];

  if (wav_file_is_open)
 8000966:	4b15      	ldr	r3, [pc, #84]	@ (80009bc <wav_file_create+0x5c>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <wav_file_create+0x12>
  {
    return FR_OK; // файл уже создан и открыт
 800096e:	2300      	movs	r3, #0
 8000970:	e01f      	b.n	80009b2 <wav_file_create+0x52>
  }

  create_wav_filename(filename);
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	4618      	mov	r0, r3
 8000976:	f000 f85b 	bl	8000a30 <create_wav_filename>

  // Open file
  res = f_open(&file_wav, filename, FA_CREATE_ALWAYS | FA_WRITE);
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	220a      	movs	r2, #10
 800097e:	4619      	mov	r1, r3
 8000980:	480f      	ldr	r0, [pc, #60]	@ (80009c0 <wav_file_create+0x60>)
 8000982:	f00e fa83 	bl	800ee8c <f_open>
 8000986:	4603      	mov	r3, r0
 8000988:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (res != FR_OK)
 800098c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000990:	2b00      	cmp	r3, #0
 8000992:	d002      	beq.n	800099a <wav_file_create+0x3a>
  {
    return res;
 8000994:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000998:	e00b      	b.n	80009b2 <wav_file_create+0x52>
  }
  else
  {
    wav_file_is_open = 1;
 800099a:	4b08      	ldr	r3, [pc, #32]	@ (80009bc <wav_file_create+0x5c>)
 800099c:	2201      	movs	r2, #1
 800099e:	701a      	strb	r2, [r3, #0]
  }

  // Write placeholder header
  res = wav_write_header(&file_wav, 0);
 80009a0:	2100      	movs	r1, #0
 80009a2:	4807      	ldr	r0, [pc, #28]	@ (80009c0 <wav_file_create+0x60>)
 80009a4:	f7ff ff24 	bl	80007f0 <wav_write_header>
 80009a8:	4603      	mov	r3, r0
 80009aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  return res;
 80009ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3730      	adds	r7, #48	@ 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20003148 	.word	0x20003148
 80009c0:	20002114 	.word	0x20002114

080009c4 <wav_file_write_data>:

FRESULT wav_file_write_data(const char *filename, int16_t *pcm_data, uint32_t num_samples)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
  UINT bw;
  FRESULT res;

  if (!wav_file_is_open)
 80009d0:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <wav_file_write_data+0x38>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d101      	bne.n	80009dc <wav_file_write_data+0x18>
  {
    return FR_INVALID_OBJECT; // файл не открыт
 80009d8:	2309      	movs	r3, #9
 80009da:	e00a      	b.n	80009f2 <wav_file_write_data+0x2e>
  }

  // Write PCM data
  res = f_write(&file_wav, pcm_data, num_samples * sizeof(int16_t), &bw);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	005a      	lsls	r2, r3, #1
 80009e0:	f107 0310 	add.w	r3, r7, #16
 80009e4:	68b9      	ldr	r1, [r7, #8]
 80009e6:	4806      	ldr	r0, [pc, #24]	@ (8000a00 <wav_file_write_data+0x3c>)
 80009e8:	f00e fdad 	bl	800f546 <f_write>
 80009ec:	4603      	mov	r3, r0
 80009ee:	75fb      	strb	r3, [r7, #23]

  return res;
 80009f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3718      	adds	r7, #24
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20003148 	.word	0x20003148
 8000a00:	20002114 	.word	0x20002114

08000a04 <wav_file_close>:

FRESULT wav_file_close(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  if (!wav_file_is_open)
 8000a08:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <wav_file_close+0x24>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d101      	bne.n	8000a14 <wav_file_close+0x10>
  {
    return FR_INVALID_OBJECT; // файл не открыт
 8000a10:	2309      	movs	r3, #9
 8000a12:	e006      	b.n	8000a22 <wav_file_close+0x1e>
  }
  wav_file_is_open = 0;
 8000a14:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <wav_file_close+0x24>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
  return f_close(&file_wav);
 8000a1a:	4804      	ldr	r0, [pc, #16]	@ (8000a2c <wav_file_close+0x28>)
 8000a1c:	f00e ffdf 	bl	800f9de <f_close>
 8000a20:	4603      	mov	r3, r0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20003148 	.word	0x20003148
 8000a2c:	20002114 	.word	0x20002114

08000a30 <create_wav_filename>:
 * @param  buffer     Pointer to string buffer (must be >= 34 bytes)
 * @param  file_index Six-digit sequential file number
 * @retval None
 */
static void create_wav_filename(char *buffer)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  if (buffer == NULL) return;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d013      	beq.n	8000a66 <create_wav_filename+0x36>

  // Получаем следующий индекс файла
  if (get_next_file_index() != FR_OK)
 8000a3e:	f000 f81d 	bl	8000a7c <get_next_file_index>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d006      	beq.n	8000a56 <create_wav_filename+0x26>
  {
    snprintf(buffer, 40, "%06d.wav", 0); // на случай ошибки
 8000a48:	2300      	movs	r3, #0
 8000a4a:	4a09      	ldr	r2, [pc, #36]	@ (8000a70 <create_wav_filename+0x40>)
 8000a4c:	2128      	movs	r1, #40	@ 0x28
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f014 f93a 	bl	8014cc8 <sniprintf>
    return;
 8000a54:	e008      	b.n	8000a68 <create_wav_filename+0x38>
  }

  // Формируем имя файла в формате "xxxxxx.wav"
  snprintf(buffer, 40, "%06lu.wav", file_index);
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <create_wav_filename+0x44>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a07      	ldr	r2, [pc, #28]	@ (8000a78 <create_wav_filename+0x48>)
 8000a5c:	2128      	movs	r1, #40	@ 0x28
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	f014 f932 	bl	8014cc8 <sniprintf>
 8000a64:	e000      	b.n	8000a68 <create_wav_filename+0x38>
  if (buffer == NULL) return;
 8000a66:	bf00      	nop
}
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	080155cc 	.word	0x080155cc
 8000a74:	20003144 	.word	0x20003144
 8000a78:	080155d8 	.word	0x080155d8

08000a7c <get_next_file_index>:

FRESULT get_next_file_index(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 8000a82:	af00      	add	r7, sp, #0
  FRESULT res;
  FIL file;
  UINT br, bw;
  uint32_t index = 0;
 8000a84:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000a88:	461a      	mov	r2, r3
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	f842 3c40 	str.w	r3, [r2, #-64]

  /* Пытаемся открыть существующий файл индекса */
  res = f_open(&file, INDEX_FILE, FA_READ | FA_WRITE);
 8000a90:	4b66      	ldr	r3, [pc, #408]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000a92:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000a96:	443b      	add	r3, r7
 8000a98:	2203      	movs	r2, #3
 8000a9a:	4965      	ldr	r1, [pc, #404]	@ (8000c30 <get_next_file_index+0x1b4>)
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f00e f9f5 	bl	800ee8c <f_open>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	f241 023f 	movw	r2, #4159	@ 0x103f
 8000aa8:	443a      	add	r2, r7
 8000aaa:	7013      	strb	r3, [r2, #0]
  if (res == FR_OK)
 8000aac:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000ab0:	443b      	add	r3, r7
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d151      	bne.n	8000b5c <get_next_file_index+0xe0>
  {
    /* Читаем текущий индекс */
    res = f_read(&file, &index, sizeof(index), &br);
 8000ab8:	4b5e      	ldr	r3, [pc, #376]	@ (8000c34 <get_next_file_index+0x1b8>)
 8000aba:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000abe:	443b      	add	r3, r7
 8000ac0:	4639      	mov	r1, r7
 8000ac2:	485a      	ldr	r0, [pc, #360]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000ac4:	f500 5282 	add.w	r2, r0, #4160	@ 0x1040
 8000ac8:	19d0      	adds	r0, r2, r7
 8000aca:	2204      	movs	r2, #4
 8000acc:	f00e fbad 	bl	800f22a <f_read>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	f241 023f 	movw	r2, #4159	@ 0x103f
 8000ad6:	443a      	add	r2, r7
 8000ad8:	7013      	strb	r3, [r2, #0]
    if (res != FR_OK || br != sizeof(index))
 8000ada:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000ade:	443b      	add	r3, r7
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d105      	bne.n	8000af2 <get_next_file_index+0x76>
 8000ae6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000aea:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000aee:	2b04      	cmp	r3, #4
 8000af0:	d013      	beq.n	8000b1a <get_next_file_index+0x9e>
    {
      f_close(&file);
 8000af2:	4b4e      	ldr	r3, [pc, #312]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000af4:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000af8:	443b      	add	r3, r7
 8000afa:	4618      	mov	r0, r3
 8000afc:	f00e ff6f 	bl	800f9de <f_close>
      return res != FR_OK ? res : FR_INT_ERR;
 8000b00:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000b04:	443b      	add	r3, r7
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d004      	beq.n	8000b16 <get_next_file_index+0x9a>
 8000b0c:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000b10:	443b      	add	r3, r7
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	e084      	b.n	8000c20 <get_next_file_index+0x1a4>
 8000b16:	2302      	movs	r3, #2
 8000b18:	e082      	b.n	8000c20 <get_next_file_index+0x1a4>
    }

    /* Увеличиваем индекс по кольцу */
    index++;
 8000b1a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b1e:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8000b22:	3301      	adds	r3, #1
 8000b24:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000b28:	f842 3c40 	str.w	r3, [r2, #-64]
    if (index > wav_file_count_get()) index = 0;
 8000b2c:	f000 f9ea 	bl	8000f04 <wav_file_count_get>
 8000b30:	4602      	mov	r2, r0
 8000b32:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b36:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	d205      	bcs.n	8000b4a <get_next_file_index+0xce>
 8000b3e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b42:	461a      	mov	r2, r3
 8000b44:	2300      	movs	r3, #0
 8000b46:	f842 3c40 	str.w	r3, [r2, #-64]

    /* Перезаписываем файл с новым индексом */
    f_lseek(&file, 0);
 8000b4a:	4b38      	ldr	r3, [pc, #224]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000b4c:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000b50:	443b      	add	r3, r7
 8000b52:	2100      	movs	r1, #0
 8000b54:	4618      	mov	r0, r3
 8000b56:	f00e ff71 	bl	800fa3c <f_lseek>
 8000b5a:	e029      	b.n	8000bb0 <get_next_file_index+0x134>
  }
  else if (res == FR_NO_FILE)
 8000b5c:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000b60:	443b      	add	r3, r7
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b04      	cmp	r3, #4
 8000b66:	d11e      	bne.n	8000ba6 <get_next_file_index+0x12a>
  {
    /* Файл индекса не существует — создаём новый */
    index = 0;
 8000b68:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	2300      	movs	r3, #0
 8000b70:	f842 3c40 	str.w	r3, [r2, #-64]
    res = f_open(&file, INDEX_FILE, FA_WRITE | FA_CREATE_ALWAYS);
 8000b74:	4b2d      	ldr	r3, [pc, #180]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000b76:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000b7a:	443b      	add	r3, r7
 8000b7c:	220a      	movs	r2, #10
 8000b7e:	492c      	ldr	r1, [pc, #176]	@ (8000c30 <get_next_file_index+0x1b4>)
 8000b80:	4618      	mov	r0, r3
 8000b82:	f00e f983 	bl	800ee8c <f_open>
 8000b86:	4603      	mov	r3, r0
 8000b88:	f241 023f 	movw	r2, #4159	@ 0x103f
 8000b8c:	443a      	add	r2, r7
 8000b8e:	7013      	strb	r3, [r2, #0]
    if (res != FR_OK) return res;
 8000b90:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000b94:	443b      	add	r3, r7
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d009      	beq.n	8000bb0 <get_next_file_index+0x134>
 8000b9c:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000ba0:	443b      	add	r3, r7
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	e03c      	b.n	8000c20 <get_next_file_index+0x1a4>
  }
  else
  {
    /* Другая ошибка FatFs */
    return res;
 8000ba6:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000baa:	443b      	add	r3, r7
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	e037      	b.n	8000c20 <get_next_file_index+0x1a4>
  }

  /* Записываем обновлённый индекс */
  res = f_write(&file, &index, sizeof(index), &bw);
 8000bb0:	4b21      	ldr	r3, [pc, #132]	@ (8000c38 <get_next_file_index+0x1bc>)
 8000bb2:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000bb6:	443b      	add	r3, r7
 8000bb8:	4639      	mov	r1, r7
 8000bba:	481c      	ldr	r0, [pc, #112]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000bbc:	f500 5282 	add.w	r2, r0, #4160	@ 0x1040
 8000bc0:	19d0      	adds	r0, r2, r7
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	f00e fcbf 	bl	800f546 <f_write>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	f241 023f 	movw	r2, #4159	@ 0x103f
 8000bce:	443a      	add	r2, r7
 8000bd0:	7013      	strb	r3, [r2, #0]
  f_close(&file);
 8000bd2:	4b16      	ldr	r3, [pc, #88]	@ (8000c2c <get_next_file_index+0x1b0>)
 8000bd4:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8000bd8:	443b      	add	r3, r7
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f00e feff 	bl	800f9de <f_close>
  if (res != FR_OK || bw != sizeof(index)) return res != FR_OK ? res : FR_INT_ERR;
 8000be0:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000be4:	443b      	add	r3, r7
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d105      	bne.n	8000bf8 <get_next_file_index+0x17c>
 8000bec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000bf0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8000bf4:	2b04      	cmp	r3, #4
 8000bf6:	d00c      	beq.n	8000c12 <get_next_file_index+0x196>
 8000bf8:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000bfc:	443b      	add	r3, r7
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d004      	beq.n	8000c0e <get_next_file_index+0x192>
 8000c04:	f241 033f 	movw	r3, #4159	@ 0x103f
 8000c08:	443b      	add	r3, r7
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	e008      	b.n	8000c20 <get_next_file_index+0x1a4>
 8000c0e:	2302      	movs	r3, #2
 8000c10:	e006      	b.n	8000c20 <get_next_file_index+0x1a4>

  /* Сохраняем индекс для использования */
  file_index = index;
 8000c12:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c16:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8000c1a:	4a08      	ldr	r2, [pc, #32]	@ (8000c3c <get_next_file_index+0x1c0>)
 8000c1c:	6013      	str	r3, [r2, #0]

  return FR_OK;
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	ffffefcc 	.word	0xffffefcc
 8000c30:	080155e4 	.word	0x080155e4
 8000c34:	ffffefc8 	.word	0xffffefc8
 8000c38:	ffffefc4 	.word	0xffffefc4
 8000c3c:	20003144 	.word	0x20003144

08000c40 <read_datetime_from_index_dat>:

FRESULT read_datetime_from_index_dat(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08e      	sub	sp, #56	@ 0x38
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
  FILINFO fno;
  FRESULT res;

  if (time == NULL || date == NULL) return FR_INVALID_PARAMETER;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d002      	beq.n	8000c56 <read_datetime_from_index_dat+0x16>
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d101      	bne.n	8000c5a <read_datetime_from_index_dat+0x1a>
 8000c56:	2313      	movs	r3, #19
 8000c58:	e0d8      	b.n	8000e0c <read_datetime_from_index_dat+0x1cc>

  res = f_stat(INDEX_FILE, &fno);
 8000c5a:	f107 0318 	add.w	r3, r7, #24
 8000c5e:	4619      	mov	r1, r3
 8000c60:	486c      	ldr	r0, [pc, #432]	@ (8000e14 <read_datetime_from_index_dat+0x1d4>)
 8000c62:	f00f f959 	bl	800ff18 <f_stat>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (res != FR_OK) return res;
 8000c6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d002      	beq.n	8000c7a <read_datetime_from_index_dat+0x3a>
 8000c74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c78:	e0c8      	b.n	8000e0c <read_datetime_from_index_dat+0x1cc>

  /* Декодирование FAT времени */
  uint16_t ftime = fno.ftime;
 8000c7a:	8bfb      	ldrh	r3, [r7, #30]
 8000c7c:	86bb      	strh	r3, [r7, #52]	@ 0x34
  uint16_t fdate = fno.fdate;
 8000c7e:	8bbb      	ldrh	r3, [r7, #28]
 8000c80:	867b      	strh	r3, [r7, #50]	@ 0x32

  time->Hours = (ftime >> 11) & 0x1F;
 8000c82:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000c84:	0adb      	lsrs	r3, r3, #11
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	f003 031f 	and.w	r3, r3, #31
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	701a      	strb	r2, [r3, #0]
  time->Minutes = (ftime >> 5) & 0x3F;
 8000c94:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000c96:	095b      	lsrs	r3, r3, #5
 8000c98:	b29b      	uxth	r3, r3
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ca0:	b2da      	uxtb	r2, r3
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	705a      	strb	r2, [r3, #1]
  time->Seconds = (ftime & 0x1F) * 2;
 8000ca6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	f003 031f 	and.w	r3, r3, #31
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	b2da      	uxtb	r2, r3
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	709a      	strb	r2, [r3, #2]

  date->Year = (uint8_t)(((fdate >> 9) & 0x7F) + 1980 - 2000);
 8000cb8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cba:	0a5b      	lsrs	r3, r3, #9
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	3b14      	subs	r3, #20
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	70da      	strb	r2, [r3, #3]
  date->Month = (fdate >> 5) & 0x0F;
 8000cce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cd0:	095b      	lsrs	r3, r3, #5
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	f003 030f 	and.w	r3, r3, #15
 8000cda:	b2da      	uxtb	r2, r3
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	705a      	strb	r2, [r3, #1]
  date->Date = fdate & 0x1F;
 8000ce0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	f003 031f 	and.w	r3, r3, #31
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	709a      	strb	r2, [r3, #2]

  /* Добавление 5 минут */
  time->Minutes += 5;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	785b      	ldrb	r3, [r3, #1]
 8000cf2:	3305      	adds	r3, #5
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	705a      	strb	r2, [r3, #1]

  /* Перенос минут в часы */
  if (time->Minutes >= 60)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	785b      	ldrb	r3, [r3, #1]
 8000cfe:	2b3b      	cmp	r3, #59	@ 0x3b
 8000d00:	d91a      	bls.n	8000d38 <read_datetime_from_index_dat+0xf8>
  {
    time->Hours += time->Minutes / 60;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	781a      	ldrb	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	785b      	ldrb	r3, [r3, #1]
 8000d0a:	4943      	ldr	r1, [pc, #268]	@ (8000e18 <read_datetime_from_index_dat+0x1d8>)
 8000d0c:	fba1 1303 	umull	r1, r3, r1, r3
 8000d10:	095b      	lsrs	r3, r3, #5
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	4413      	add	r3, r2
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	701a      	strb	r2, [r3, #0]
    time->Minutes %= 60;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	785a      	ldrb	r2, [r3, #1]
 8000d20:	4b3d      	ldr	r3, [pc, #244]	@ (8000e18 <read_datetime_from_index_dat+0x1d8>)
 8000d22:	fba3 1302 	umull	r1, r3, r3, r2
 8000d26:	0959      	lsrs	r1, r3, #5
 8000d28:	460b      	mov	r3, r1
 8000d2a:	011b      	lsls	r3, r3, #4
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	b2da      	uxtb	r2, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	705a      	strb	r2, [r3, #1]
  }

  /* Перенос часов в дни */
  if (time->Hours >= 24)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b17      	cmp	r3, #23
 8000d3e:	d964      	bls.n	8000e0a <read_datetime_from_index_dat+0x1ca>
  {
    time->Hours %= 24;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	781a      	ldrb	r2, [r3, #0]
 8000d44:	4b35      	ldr	r3, [pc, #212]	@ (8000e1c <read_datetime_from_index_dat+0x1dc>)
 8000d46:	fba3 1302 	umull	r1, r3, r3, r2
 8000d4a:	0919      	lsrs	r1, r3, #4
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	440b      	add	r3, r1
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	b2da      	uxtb	r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	701a      	strb	r2, [r3, #0]
    date->Date += 1;
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	789b      	ldrb	r3, [r3, #2]
 8000d60:	3301      	adds	r3, #1
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	709a      	strb	r2, [r3, #2]

    /* Количество дней в каждом месяце */
    uint8_t days_in_month[] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 8000d68:	4a2d      	ldr	r2, [pc, #180]	@ (8000e20 <read_datetime_from_index_dat+0x1e0>)
 8000d6a:	f107 030c 	add.w	r3, r7, #12
 8000d6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d70:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    /* Учёт високосного года для февраля */
    uint16_t full_year = date->Year + 2000;
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	78db      	ldrb	r3, [r3, #3]
 8000d78:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000d7c:	863b      	strh	r3, [r7, #48]	@ 0x30
    if ((date->Month == 2) && ((full_year % 4 == 0 && full_year % 100 != 0) || (full_year % 400 == 0)))
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	785b      	ldrb	r3, [r3, #1]
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d120      	bne.n	8000dc8 <read_datetime_from_index_dat+0x188>
 8000d86:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000d88:	f003 0303 	and.w	r3, r3, #3
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d10b      	bne.n	8000daa <read_datetime_from_index_dat+0x16a>
 8000d92:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000d94:	4a23      	ldr	r2, [pc, #140]	@ (8000e24 <read_datetime_from_index_dat+0x1e4>)
 8000d96:	fba2 1203 	umull	r1, r2, r2, r3
 8000d9a:	0952      	lsrs	r2, r2, #5
 8000d9c:	2164      	movs	r1, #100	@ 0x64
 8000d9e:	fb01 f202 	mul.w	r2, r1, r2
 8000da2:	1a9b      	subs	r3, r3, r2
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d10c      	bne.n	8000dc4 <read_datetime_from_index_dat+0x184>
 8000daa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000dac:	4a1d      	ldr	r2, [pc, #116]	@ (8000e24 <read_datetime_from_index_dat+0x1e4>)
 8000dae:	fba2 1203 	umull	r1, r2, r2, r3
 8000db2:	09d2      	lsrs	r2, r2, #7
 8000db4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000db8:	fb01 f202 	mul.w	r2, r1, r2
 8000dbc:	1a9b      	subs	r3, r3, r2
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d101      	bne.n	8000dc8 <read_datetime_from_index_dat+0x188>
    {
      days_in_month[1] = 29;
 8000dc4:	231d      	movs	r3, #29
 8000dc6:	737b      	strb	r3, [r7, #13]
    }

    /* Перенос на следующий месяц, если нужно */
    if (date->Date > days_in_month[date->Month - 1])
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	789a      	ldrb	r2, [r3, #2]
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	785b      	ldrb	r3, [r3, #1]
 8000dd0:	3b01      	subs	r3, #1
 8000dd2:	3338      	adds	r3, #56	@ 0x38
 8000dd4:	443b      	add	r3, r7
 8000dd6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d915      	bls.n	8000e0a <read_datetime_from_index_dat+0x1ca>
    {
      date->Date = 1;
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	2201      	movs	r2, #1
 8000de2:	709a      	strb	r2, [r3, #2]
      date->Month += 1;
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	785b      	ldrb	r3, [r3, #1]
 8000de8:	3301      	adds	r3, #1
 8000dea:	b2da      	uxtb	r2, r3
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	705a      	strb	r2, [r3, #1]

      /* Перенос на следующий год, если месяц > 12 */
      if (date->Month > 12)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	785b      	ldrb	r3, [r3, #1]
 8000df4:	2b0c      	cmp	r3, #12
 8000df6:	d908      	bls.n	8000e0a <read_datetime_from_index_dat+0x1ca>
      {
        date->Month = 1;
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	705a      	strb	r2, [r3, #1]
        date->Year += 1;
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	78db      	ldrb	r3, [r3, #3]
 8000e02:	3301      	adds	r3, #1
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	70da      	strb	r2, [r3, #3]
      }
    }
  }

  return FR_OK;
 8000e0a:	2300      	movs	r3, #0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3738      	adds	r7, #56	@ 0x38
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	080155e4 	.word	0x080155e4
 8000e18:	88888889 	.word	0x88888889
 8000e1c:	aaaaaaab 	.word	0xaaaaaaab
 8000e20:	080155f0 	.word	0x080155f0
 8000e24:	51eb851f 	.word	0x51eb851f

08000e28 <fatfs32_count_wav_files>:
{
  file_index = index;
}

uint32_t fatfs32_count_wav_files(void)
{
 8000e28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000e2c:	b08c      	sub	sp, #48	@ 0x30
 8000e2e:	af00      	add	r7, sp, #0
  FATFS *fs;
  DWORD free_clusters;
  FRESULT res;

  /* Получение информации о свободном месте */
  res = f_getfree("", &free_clusters, &fs);
 8000e30:	f107 020c 	add.w	r2, r7, #12
 8000e34:	f107 0308 	add.w	r3, r7, #8
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4828      	ldr	r0, [pc, #160]	@ (8000edc <fatfs32_count_wav_files+0xb4>)
 8000e3c:	f00f f8ac 	bl	800ff98 <f_getfree>
 8000e40:	4603      	mov	r3, r0
 8000e42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (res != FR_OK) return 0;
 8000e46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <fatfs32_count_wav_files+0x2a>
 8000e4e:	2300      	movs	r3, #0
 8000e50:	e03f      	b.n	8000ed2 <fatfs32_count_wav_files+0xaa>

  /* Размер кластера в байтах */
  uint32_t cluster_size = fs->csize * 512;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	895b      	ldrh	r3, [r3, #10]
 8000e56:	025b      	lsls	r3, r3, #9
 8000e58:	623b      	str	r3, [r7, #32]

  /* Округление размера файла до кластера */
  uint32_t file_size_rounded = ((RAW_FILE_SIZE + cluster_size - 1) / cluster_size) * cluster_size;
 8000e5a:	6a3a      	ldr	r2, [r7, #32]
 8000e5c:	4b20      	ldr	r3, [pc, #128]	@ (8000ee0 <fatfs32_count_wav_files+0xb8>)
 8000e5e:	4413      	add	r3, r2
 8000e60:	6a3a      	ldr	r2, [r7, #32]
 8000e62:	fbb3 f2f2 	udiv	r2, r3, r2
 8000e66:	6a3b      	ldr	r3, [r7, #32]
 8000e68:	fb02 f303 	mul.w	r3, r2, r3
 8000e6c:	61fb      	str	r3, [r7, #28]

  /* Свободное место */
  uint64_t free_bytes = (uint64_t)free_clusters * cluster_size;
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	2200      	movs	r2, #0
 8000e72:	469a      	mov	sl, r3
 8000e74:	4693      	mov	fp, r2
 8000e76:	6a3b      	ldr	r3, [r7, #32]
 8000e78:	2200      	movs	r2, #0
 8000e7a:	4698      	mov	r8, r3
 8000e7c:	4691      	mov	r9, r2
 8000e7e:	fb08 f20b 	mul.w	r2, r8, fp
 8000e82:	fb0a f309 	mul.w	r3, sl, r9
 8000e86:	4413      	add	r3, r2
 8000e88:	fbaa 4508 	umull	r4, r5, sl, r8
 8000e8c:	442b      	add	r3, r5
 8000e8e:	461d      	mov	r5, r3
 8000e90:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8000e94:	e9c7 4504 	strd	r4, r5, [r7, #16]

  /* Расчёт по свободному месту */
  uint64_t count = free_bytes / file_size_rounded;
 8000e98:	69fb      	ldr	r3, [r7, #28]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	603b      	str	r3, [r7, #0]
 8000e9e:	607a      	str	r2, [r7, #4]
 8000ea0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ea4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000ea8:	f7ff fa02 	bl	80002b0 <__aeabi_uldivmod>
 8000eac:	4602      	mov	r2, r0
 8000eae:	460b      	mov	r3, r1
 8000eb0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  /* Ограничение FAT32 каталога */
  if (count > MAX_FILES_FAT32) count = MAX_FILES_FAT32;
 8000eb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000eb8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000ebc:	428a      	cmp	r2, r1
 8000ebe:	f173 0300 	sbcs.w	r3, r3, #0
 8000ec2:	d305      	bcc.n	8000ed0 <fatfs32_count_wav_files+0xa8>
 8000ec4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000ec8:	f04f 0300 	mov.w	r3, #0
 8000ecc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  return (uint32_t)count;
 8000ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3730      	adds	r7, #48	@ 0x30
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000edc:	080155a4 	.word	0x080155a4
 8000ee0:	002bf22b 	.word	0x002bf22b

08000ee4 <wav_file_count_set>:

void wav_file_count_set(uint32_t count)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
    g_wav_file_count = count;
 8000eec:	4a04      	ldr	r2, [pc, #16]	@ (8000f00 <wav_file_count_set+0x1c>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6013      	str	r3, [r2, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	2000314c 	.word	0x2000314c

08000f04 <wav_file_count_get>:

uint32_t wav_file_count_get(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
    return g_wav_file_count;
 8000f08:	4b03      	ldr	r3, [pc, #12]	@ (8000f18 <wav_file_count_get+0x14>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	2000314c 	.word	0x2000314c

08000f1c <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
  heap_pool_init(&heap_pool_audio_eth_to_vocoder, heap_pool_audio_eth_to_vocoder_memory, heap_pool_audio_eth_to_vocoder_bitmap,
 8000f22:	2314      	movs	r3, #20
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000f2a:	4a53      	ldr	r2, [pc, #332]	@ (8001078 <MX_FREERTOS_Init+0x15c>)
 8000f2c:	4953      	ldr	r1, [pc, #332]	@ (800107c <MX_FREERTOS_Init+0x160>)
 8000f2e:	4854      	ldr	r0, [pc, #336]	@ (8001080 <MX_FREERTOS_Init+0x164>)
 8000f30:	f00b fdd0 	bl	800cad4 <heap_pool_init>
                 HEAP_POOL_AUDIO_ETH_TO_VOCODER_BLOCK_SIZE, HEAP_POOL_AUDIO_ETH_TO_VOCODER_BLOCK_COUNT);
  heap_pool_init(&heap_pool_audio_wr_sd, heap_pool_audio_wr_sd_memory, heap_pool_audio_wr_sd_bitmap, HEAP_POOL_AUDIO_WR_SD_BLOCK_SIZE,
 8000f34:	2314      	movs	r3, #20
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000f3c:	4a51      	ldr	r2, [pc, #324]	@ (8001084 <MX_FREERTOS_Init+0x168>)
 8000f3e:	4952      	ldr	r1, [pc, #328]	@ (8001088 <MX_FREERTOS_Init+0x16c>)
 8000f40:	4852      	ldr	r0, [pc, #328]	@ (800108c <MX_FREERTOS_Init+0x170>)
 8000f42:	f00b fdc7 	bl	800cad4 <heap_pool_init>
                 HEAP_POOL_AUDIO_WR_SD_BLOCK_COUNT);

  mic_ar_set(AR_MED);
 8000f46:	2001      	movs	r0, #1
 8000f48:	f00b fff8 	bl	800cf3c <mic_ar_set>
  mic_gain_set(GAIN_50DB);
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	f00c f847 	bl	800cfe0 <mic_gain_set>
  BCLKR_Set_Low();
 8000f52:	f00b fe85 	bl	800cc60 <BCLKR_Set_Low>
  HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *)sai_a_buf, AUDIO_BUF_SIZE * 2);
 8000f56:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f5a:	494d      	ldr	r1, [pc, #308]	@ (8001090 <MX_FREERTOS_Init+0x174>)
 8000f5c:	484d      	ldr	r0, [pc, #308]	@ (8001094 <MX_FREERTOS_Init+0x178>)
 8000f5e:	f005 fda7 	bl	8006ab0 <HAL_SAI_Transmit_DMA>
  HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t *)sai_b_buf, AUDIO_BUF_SIZE * 2);
 8000f62:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f66:	494c      	ldr	r1, [pc, #304]	@ (8001098 <MX_FREERTOS_Init+0x17c>)
 8000f68:	484c      	ldr	r0, [pc, #304]	@ (800109c <MX_FREERTOS_Init+0x180>)
 8000f6a:	f005 fe51 	bl	8006c10 <HAL_SAI_Receive_DMA>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of AudioWrSdBinarySem */
  AudioWrSdBinarySemHandle = osSemaphoreNew(1, 1, &AudioWrSdBinarySem_attributes);
 8000f6e:	4a4c      	ldr	r2, [pc, #304]	@ (80010a0 <MX_FREERTOS_Init+0x184>)
 8000f70:	2101      	movs	r1, #1
 8000f72:	2001      	movs	r0, #1
 8000f74:	f010 f8aa 	bl	80110cc <osSemaphoreNew>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	4a4a      	ldr	r2, [pc, #296]	@ (80010a4 <MX_FREERTOS_Init+0x188>)
 8000f7c:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of CallLedTimer */
  CallLedTimerHandle = osTimerNew(CallLedCallback, osTimerPeriodic, NULL, &CallLedTimer_attributes);
 8000f7e:	4b4a      	ldr	r3, [pc, #296]	@ (80010a8 <MX_FREERTOS_Init+0x18c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	2101      	movs	r1, #1
 8000f84:	4849      	ldr	r0, [pc, #292]	@ (80010ac <MX_FREERTOS_Init+0x190>)
 8000f86:	f00f ff93 	bl	8010eb0 <osTimerNew>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4a48      	ldr	r2, [pc, #288]	@ (80010b0 <MX_FREERTOS_Init+0x194>)
 8000f8e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of W5500Queue */
  W5500QueueHandle = osMessageQueueNew(16, sizeof(w5500_msg_t), &W5500Queue_attributes);
 8000f90:	4a48      	ldr	r2, [pc, #288]	@ (80010b4 <MX_FREERTOS_Init+0x198>)
 8000f92:	210c      	movs	r1, #12
 8000f94:	2010      	movs	r0, #16
 8000f96:	f010 fa29 	bl	80113ec <osMessageQueueNew>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a46      	ldr	r2, [pc, #280]	@ (80010b8 <MX_FREERTOS_Init+0x19c>)
 8000f9e:	6013      	str	r3, [r2, #0]

  /* creation of RxVocoderToAudioMixQueue */
  RxVocoderToAudioMixQueueHandle = osMessageQueueNew(16, sizeof(audio_msg_t), &RxVocoderToAudioMixQueue_attributes);
 8000fa0:	4a46      	ldr	r2, [pc, #280]	@ (80010bc <MX_FREERTOS_Init+0x1a0>)
 8000fa2:	2104      	movs	r1, #4
 8000fa4:	2010      	movs	r0, #16
 8000fa6:	f010 fa21 	bl	80113ec <osMessageQueueNew>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a44      	ldr	r2, [pc, #272]	@ (80010c0 <MX_FREERTOS_Init+0x1a4>)
 8000fae:	6013      	str	r3, [r2, #0]

  /* creation of TxVocoderToAudioMixQueue */
  TxVocoderToAudioMixQueueHandle = osMessageQueueNew(16, sizeof(audio_msg_t), &TxVocoderToAudioMixQueue_attributes);
 8000fb0:	4a44      	ldr	r2, [pc, #272]	@ (80010c4 <MX_FREERTOS_Init+0x1a8>)
 8000fb2:	2104      	movs	r1, #4
 8000fb4:	2010      	movs	r0, #16
 8000fb6:	f010 fa19 	bl	80113ec <osMessageQueueNew>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4a42      	ldr	r2, [pc, #264]	@ (80010c8 <MX_FREERTOS_Init+0x1ac>)
 8000fbe:	6013      	str	r3, [r2, #0]

  /* creation of EthToAudioMixQueue */
  EthToAudioMixQueueHandle = osMessageQueueNew(16, sizeof(audio_msg_t), &EthToAudioMixQueue_attributes);
 8000fc0:	4a42      	ldr	r2, [pc, #264]	@ (80010cc <MX_FREERTOS_Init+0x1b0>)
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	2010      	movs	r0, #16
 8000fc6:	f010 fa11 	bl	80113ec <osMessageQueueNew>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	4a40      	ldr	r2, [pc, #256]	@ (80010d0 <MX_FREERTOS_Init+0x1b4>)
 8000fce:	6013      	str	r3, [r2, #0]

  /* creation of AudioVocoderToProcessAudioQueue */
  AudioVocoderToProcessAudioQueueHandle = osMessageQueueNew(16, sizeof(audio_msg_t), &AudioVocoderToProcessAudioQueue_attributes);
 8000fd0:	4a40      	ldr	r2, [pc, #256]	@ (80010d4 <MX_FREERTOS_Init+0x1b8>)
 8000fd2:	2104      	movs	r1, #4
 8000fd4:	2010      	movs	r0, #16
 8000fd6:	f010 fa09 	bl	80113ec <osMessageQueueNew>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	4a3e      	ldr	r2, [pc, #248]	@ (80010d8 <MX_FREERTOS_Init+0x1bc>)
 8000fde:	6013      	str	r3, [r2, #0]

  /* creation of AudioWriteSdQueue */
  AudioWriteSdQueueHandle = osMessageQueueNew(16, sizeof(sd_msg_t), &AudioWriteSdQueue_attributes);
 8000fe0:	4a3e      	ldr	r2, [pc, #248]	@ (80010dc <MX_FREERTOS_Init+0x1c0>)
 8000fe2:	2108      	movs	r1, #8
 8000fe4:	2010      	movs	r0, #16
 8000fe6:	f010 fa01 	bl	80113ec <osMessageQueueNew>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4a3c      	ldr	r2, [pc, #240]	@ (80010e0 <MX_FREERTOS_Init+0x1c4>)
 8000fee:	6013      	str	r3, [r2, #0]

  /* creation of AudioEthToVocoderQueue */
  AudioEthToVocoderQueueHandle = osMessageQueueNew(16, sizeof(audio_msg_t), &AudioEthToVocoderQueue_attributes);
 8000ff0:	4a3c      	ldr	r2, [pc, #240]	@ (80010e4 <MX_FREERTOS_Init+0x1c8>)
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	2010      	movs	r0, #16
 8000ff6:	f010 f9f9 	bl	80113ec <osMessageQueueNew>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a3a      	ldr	r2, [pc, #232]	@ (80010e8 <MX_FREERTOS_Init+0x1cc>)
 8000ffe:	6013      	str	r3, [r2, #0]

  /* creation of IOQueue */
  IOQueueHandle = osMessageQueueNew(16, sizeof(io_msg_t), &IOQueue_attributes);
 8001000:	4a3a      	ldr	r2, [pc, #232]	@ (80010ec <MX_FREERTOS_Init+0x1d0>)
 8001002:	2102      	movs	r1, #2
 8001004:	2010      	movs	r0, #16
 8001006:	f010 f9f1 	bl	80113ec <osMessageQueueNew>
 800100a:	4603      	mov	r3, r0
 800100c:	4a38      	ldr	r2, [pc, #224]	@ (80010f0 <MX_FREERTOS_Init+0x1d4>)
 800100e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(Default_Task, NULL, &defaultTask_attributes);
 8001010:	4a38      	ldr	r2, [pc, #224]	@ (80010f4 <MX_FREERTOS_Init+0x1d8>)
 8001012:	2100      	movs	r1, #0
 8001014:	4838      	ldr	r0, [pc, #224]	@ (80010f8 <MX_FREERTOS_Init+0x1dc>)
 8001016:	f00f fe61 	bl	8010cdc <osThreadNew>
 800101a:	4603      	mov	r3, r0
 800101c:	4a37      	ldr	r2, [pc, #220]	@ (80010fc <MX_FREERTOS_Init+0x1e0>)
 800101e:	6013      	str	r3, [r2, #0]

  /* creation of W5500Task */
  W5500TaskHandle = osThreadNew(W5500_Task, NULL, &W5500Task_attributes);
 8001020:	4a37      	ldr	r2, [pc, #220]	@ (8001100 <MX_FREERTOS_Init+0x1e4>)
 8001022:	2100      	movs	r1, #0
 8001024:	4837      	ldr	r0, [pc, #220]	@ (8001104 <MX_FREERTOS_Init+0x1e8>)
 8001026:	f00f fe59 	bl	8010cdc <osThreadNew>
 800102a:	4603      	mov	r3, r0
 800102c:	4a36      	ldr	r2, [pc, #216]	@ (8001108 <MX_FREERTOS_Init+0x1ec>)
 800102e:	6013      	str	r3, [r2, #0]

  /* creation of SdCardTask */
  SdCardTaskHandle = osThreadNew(SdCard_Task, NULL, &SdCardTask_attributes);
 8001030:	4a36      	ldr	r2, [pc, #216]	@ (800110c <MX_FREERTOS_Init+0x1f0>)
 8001032:	2100      	movs	r1, #0
 8001034:	4836      	ldr	r0, [pc, #216]	@ (8001110 <MX_FREERTOS_Init+0x1f4>)
 8001036:	f00f fe51 	bl	8010cdc <osThreadNew>
 800103a:	4603      	mov	r3, r0
 800103c:	4a35      	ldr	r2, [pc, #212]	@ (8001114 <MX_FREERTOS_Init+0x1f8>)
 800103e:	6013      	str	r3, [r2, #0]

  /* creation of AudioMixingTask */
  AudioMixingTaskHandle = osThreadNew(AudioMixing_Task, NULL, &AudioMixingTask_attributes);
 8001040:	4a35      	ldr	r2, [pc, #212]	@ (8001118 <MX_FREERTOS_Init+0x1fc>)
 8001042:	2100      	movs	r1, #0
 8001044:	4835      	ldr	r0, [pc, #212]	@ (800111c <MX_FREERTOS_Init+0x200>)
 8001046:	f00f fe49 	bl	8010cdc <osThreadNew>
 800104a:	4603      	mov	r3, r0
 800104c:	4a34      	ldr	r2, [pc, #208]	@ (8001120 <MX_FREERTOS_Init+0x204>)
 800104e:	6013      	str	r3, [r2, #0]

  /* creation of ProcessIOTask */
  ProcessIOTaskHandle = osThreadNew(ProcessIO_Task, NULL, &ProcessIOTask_attributes);
 8001050:	4a34      	ldr	r2, [pc, #208]	@ (8001124 <MX_FREERTOS_Init+0x208>)
 8001052:	2100      	movs	r1, #0
 8001054:	4834      	ldr	r0, [pc, #208]	@ (8001128 <MX_FREERTOS_Init+0x20c>)
 8001056:	f00f fe41 	bl	8010cdc <osThreadNew>
 800105a:	4603      	mov	r3, r0
 800105c:	4a33      	ldr	r2, [pc, #204]	@ (800112c <MX_FREERTOS_Init+0x210>)
 800105e:	6013      	str	r3, [r2, #0]

  /* creation of WatchdogTask */
  WatchdogTaskHandle = osThreadNew(Watchdog_Task, NULL, &WatchdogTask_attributes);
 8001060:	4a33      	ldr	r2, [pc, #204]	@ (8001130 <MX_FREERTOS_Init+0x214>)
 8001062:	2100      	movs	r1, #0
 8001064:	4833      	ldr	r0, [pc, #204]	@ (8001134 <MX_FREERTOS_Init+0x218>)
 8001066:	f00f fe39 	bl	8010cdc <osThreadNew>
 800106a:	4603      	mov	r3, r0
 800106c:	4a32      	ldr	r2, [pc, #200]	@ (8001138 <MX_FREERTOS_Init+0x21c>)
 800106e:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20009068 	.word	0x20009068
 800107c:	20007768 	.word	0x20007768
 8001080:	2000906c 	.word	0x2000906c
 8001084:	2000a978 	.word	0x2000a978
 8001088:	20009078 	.word	0x20009078
 800108c:	2000a97c 	.word	0x2000a97c
 8001090:	200033d4 	.word	0x200033d4
 8001094:	2000a9fc 	.word	0x2000a9fc
 8001098:	20003654 	.word	0x20003654
 800109c:	2000aa80 	.word	0x2000aa80
 80010a0:	08015934 	.word	0x08015934
 80010a4:	2000a9c8 	.word	0x2000a9c8
 80010a8:	08015924 	.word	0x08015924
 80010ac:	0800195d 	.word	0x0800195d
 80010b0:	2000a9c4 	.word	0x2000a9c4
 80010b4:	08015864 	.word	0x08015864
 80010b8:	2000a9a4 	.word	0x2000a9a4
 80010bc:	0801587c 	.word	0x0801587c
 80010c0:	2000a9a8 	.word	0x2000a9a8
 80010c4:	08015894 	.word	0x08015894
 80010c8:	2000a9ac 	.word	0x2000a9ac
 80010cc:	080158ac 	.word	0x080158ac
 80010d0:	2000a9b0 	.word	0x2000a9b0
 80010d4:	080158c4 	.word	0x080158c4
 80010d8:	2000a9b4 	.word	0x2000a9b4
 80010dc:	080158dc 	.word	0x080158dc
 80010e0:	2000a9b8 	.word	0x2000a9b8
 80010e4:	080158f4 	.word	0x080158f4
 80010e8:	2000a9bc 	.word	0x2000a9bc
 80010ec:	0801590c 	.word	0x0801590c
 80010f0:	2000a9c0 	.word	0x2000a9c0
 80010f4:	0801578c 	.word	0x0801578c
 80010f8:	0800113d 	.word	0x0800113d
 80010fc:	2000a98c 	.word	0x2000a98c
 8001100:	080157b0 	.word	0x080157b0
 8001104:	0800114d 	.word	0x0800114d
 8001108:	2000a990 	.word	0x2000a990
 800110c:	080157d4 	.word	0x080157d4
 8001110:	080012c1 	.word	0x080012c1
 8001114:	2000a994 	.word	0x2000a994
 8001118:	080157f8 	.word	0x080157f8
 800111c:	080014d9 	.word	0x080014d9
 8001120:	2000a998 	.word	0x2000a998
 8001124:	0801581c 	.word	0x0801581c
 8001128:	080016a5 	.word	0x080016a5
 800112c:	2000a99c 	.word	0x2000a99c
 8001130:	08015840 	.word	0x08015840
 8001134:	08001921 	.word	0x08001921
 8001138:	2000a9a0 	.word	0x2000a9a0

0800113c <Default_Task>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_Default_Task */
void Default_Task(void *argument)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Default_Task */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001144:	2001      	movs	r0, #1
 8001146:	f00f fe6f 	bl	8010e28 <osDelay>
 800114a:	e7fb      	b.n	8001144 <Default_Task+0x8>

0800114c <W5500_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_W5500_Task */
void W5500_Task(void *argument)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08e      	sub	sp, #56	@ 0x38
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  io_msg_t io_msg;
  uint8_t *u8_ptr;
  audio_msg_t audio_msg;
  uint16_t len;
  uint8_t sn;
  uint8_t from_pool = 1;
 8001154:	2301      	movs	r3, #1
 8001156:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  ethernet_init();
 800115a:	f00a f883 	bl	800b264 <ethernet_init>
  udp_socket_open();
 800115e:	f00a f8d5 	bl	800b30c <udp_socket_open>
  /* Infinite loop */
  for (;;)
  {
    status = osMessageQueueGet(W5500QueueHandle, &w5500_msg, NULL, 100);
 8001162:	4b50      	ldr	r3, [pc, #320]	@ (80012a4 <W5500_Task+0x158>)
 8001164:	6818      	ldr	r0, [r3, #0]
 8001166:	f107 011c 	add.w	r1, r7, #28
 800116a:	2364      	movs	r3, #100	@ 0x64
 800116c:	2200      	movs	r2, #0
 800116e:	f010 fa37 	bl	80115e0 <osMessageQueueGet>
 8001172:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (status == osOK)
 8001174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001176:	2b00      	cmp	r3, #0
 8001178:	d171      	bne.n	800125e <W5500_Task+0x112>
    {
      switch (w5500_msg.w5500_cmd)
 800117a:	7f3b      	ldrb	r3, [r7, #28]
 800117c:	2b02      	cmp	r3, #2
 800117e:	d063      	beq.n	8001248 <W5500_Task+0xfc>
 8001180:	2b02      	cmp	r3, #2
 8001182:	f300 8087 	bgt.w	8001294 <W5500_Task+0x148>
 8001186:	2b00      	cmp	r3, #0
 8001188:	d002      	beq.n	8001190 <W5500_Task+0x44>
 800118a:	2b01      	cmp	r3, #1
 800118c:	d055      	beq.n	800123a <W5500_Task+0xee>
      case W5500_CMD_TRANSMIT_FIELD:
        w5500_buf_tx[FIELD_CMD] = w5500_msg.io_cmd;
        w5500_buf_tx[FIELD_DATA] = w5500_msg.field;
        udp_socket_send(w5500_buf_tx, FIELD_SIZE);
        break;
      default: break;
 800118e:	e081      	b.n	8001294 <W5500_Task+0x148>
        u8_ptr = heap_pool_alloc(&heap_pool_audio_eth_to_vocoder);
 8001190:	4845      	ldr	r0, [pc, #276]	@ (80012a8 <W5500_Task+0x15c>)
 8001192:	f00b fcc4 	bl	800cb1e <heap_pool_alloc>
 8001196:	6378      	str	r0, [r7, #52]	@ 0x34
        if (u8_ptr == NULL)
 8001198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800119a:	2b00      	cmp	r3, #0
 800119c:	d105      	bne.n	80011aa <W5500_Task+0x5e>
          u8_ptr = w5500_buf_rx;
 800119e:	4b43      	ldr	r3, [pc, #268]	@ (80012ac <W5500_Task+0x160>)
 80011a0:	637b      	str	r3, [r7, #52]	@ 0x34
          from_pool = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80011a8:	e002      	b.n	80011b0 <W5500_Task+0x64>
          from_pool = 1;
 80011aa:	2301      	movs	r3, #1
 80011ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        len = udp_socket_receive(u8_ptr);
 80011b0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80011b2:	f00a f8ef 	bl	800b394 <udp_socket_receive>
 80011b6:	4603      	mov	r3, r0
 80011b8:	853b      	strh	r3, [r7, #40]	@ 0x28
        if (len == AUDIO_SAMPLE_SIZE * 2)
 80011ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80011bc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80011c0:	d118      	bne.n	80011f4 <W5500_Task+0xa8>
          if (ptt_state_get() == PTT_ACTIVE)
 80011c2:	f00b fd85 	bl	800ccd0 <ptt_state_get>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d10a      	bne.n	80011e2 <W5500_Task+0x96>
            audio_msg.ptr = (int16_t *)u8_ptr;
 80011cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011ce:	617b      	str	r3, [r7, #20]
            osMessageQueuePut(EthToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 80011d0:	4b37      	ldr	r3, [pc, #220]	@ (80012b0 <W5500_Task+0x164>)
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	f107 0114 	add.w	r1, r7, #20
 80011d8:	2300      	movs	r3, #0
 80011da:	2200      	movs	r2, #0
 80011dc:	f010 f98c 	bl	80114f8 <osMessageQueuePut>
        break;
 80011e0:	e05a      	b.n	8001298 <W5500_Task+0x14c>
            if (from_pool)
 80011e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d056      	beq.n	8001298 <W5500_Task+0x14c>
              heap_pool_free(&heap_pool_audio_eth_to_vocoder, u8_ptr);
 80011ea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80011ec:	482e      	ldr	r0, [pc, #184]	@ (80012a8 <W5500_Task+0x15c>)
 80011ee:	f00b fcdf 	bl	800cbb0 <heap_pool_free>
        break;
 80011f2:	e051      	b.n	8001298 <W5500_Task+0x14c>
        else if (len == FIELD_SIZE)
 80011f4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d116      	bne.n	8001228 <W5500_Task+0xdc>
          io_msg.cmd = u8_ptr[FIELD_CMD];
 80011fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	763b      	strb	r3, [r7, #24]
          io_msg.field = u8_ptr[FIELD_DATA];
 8001200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001202:	785b      	ldrb	r3, [r3, #1]
 8001204:	767b      	strb	r3, [r7, #25]
          osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001206:	4b2b      	ldr	r3, [pc, #172]	@ (80012b4 <W5500_Task+0x168>)
 8001208:	6818      	ldr	r0, [r3, #0]
 800120a:	f107 0118 	add.w	r1, r7, #24
 800120e:	2300      	movs	r3, #0
 8001210:	2200      	movs	r2, #0
 8001212:	f010 f971 	bl	80114f8 <osMessageQueuePut>
          if (from_pool)
 8001216:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800121a:	2b00      	cmp	r3, #0
 800121c:	d03c      	beq.n	8001298 <W5500_Task+0x14c>
            heap_pool_free(&heap_pool_audio_eth_to_vocoder, u8_ptr);
 800121e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001220:	4821      	ldr	r0, [pc, #132]	@ (80012a8 <W5500_Task+0x15c>)
 8001222:	f00b fcc5 	bl	800cbb0 <heap_pool_free>
        break;
 8001226:	e037      	b.n	8001298 <W5500_Task+0x14c>
          if (from_pool)
 8001228:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800122c:	2b00      	cmp	r3, #0
 800122e:	d033      	beq.n	8001298 <W5500_Task+0x14c>
            heap_pool_free(&heap_pool_audio_eth_to_vocoder, u8_ptr);
 8001230:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001232:	481d      	ldr	r0, [pc, #116]	@ (80012a8 <W5500_Task+0x15c>)
 8001234:	f00b fcbc 	bl	800cbb0 <heap_pool_free>
        break;
 8001238:	e02e      	b.n	8001298 <W5500_Task+0x14c>
      case W5500_CMD_TRANSMIT_SAMPLE: udp_socket_send((uint8_t *)w5500_msg.data_ptr, AUDIO_SAMPLE_SIZE * 2); break;
 800123a:	6a3b      	ldr	r3, [r7, #32]
 800123c:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8001240:	4618      	mov	r0, r3
 8001242:	f00a f887 	bl	800b354 <udp_socket_send>
 8001246:	e028      	b.n	800129a <W5500_Task+0x14e>
        w5500_buf_tx[FIELD_CMD] = w5500_msg.io_cmd;
 8001248:	7f7a      	ldrb	r2, [r7, #29]
 800124a:	4b1b      	ldr	r3, [pc, #108]	@ (80012b8 <W5500_Task+0x16c>)
 800124c:	701a      	strb	r2, [r3, #0]
        w5500_buf_tx[FIELD_DATA] = w5500_msg.field;
 800124e:	7fba      	ldrb	r2, [r7, #30]
 8001250:	4b19      	ldr	r3, [pc, #100]	@ (80012b8 <W5500_Task+0x16c>)
 8001252:	705a      	strb	r2, [r3, #1]
        udp_socket_send(w5500_buf_tx, FIELD_SIZE);
 8001254:	2102      	movs	r1, #2
 8001256:	4818      	ldr	r0, [pc, #96]	@ (80012b8 <W5500_Task+0x16c>)
 8001258:	f00a f87c 	bl	800b354 <udp_socket_send>
        break;
 800125c:	e01d      	b.n	800129a <W5500_Task+0x14e>
      }
    }
    else
    {
      sn = w5500_get_sn_ir(UDP_SOCKET);
 800125e:	2000      	movs	r0, #0
 8001260:	f00a ff5c 	bl	800c11c <w5500_get_sn_ir>
 8001264:	4603      	mov	r3, r0
 8001266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      if (sn & SOCKET_INT_RECV)
 800126a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800126e:	f003 0304 	and.w	r3, r3, #4
 8001272:	2b00      	cmp	r3, #0
 8001274:	d011      	beq.n	800129a <W5500_Task+0x14e>
      {
        w5500_msg_t w5500_msg = {.w5500_cmd = W5500_CMD_RECEIVE};
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
        osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 8001282:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <W5500_Task+0x158>)
 8001284:	6818      	ldr	r0, [r3, #0]
 8001286:	f107 0108 	add.w	r1, r7, #8
 800128a:	2300      	movs	r3, #0
 800128c:	2200      	movs	r2, #0
 800128e:	f010 f933 	bl	80114f8 <osMessageQueuePut>
 8001292:	e002      	b.n	800129a <W5500_Task+0x14e>
      default: break;
 8001294:	bf00      	nop
 8001296:	e000      	b.n	800129a <W5500_Task+0x14e>
        break;
 8001298:	bf00      	nop
      }
    }
    task_alive[TASK_ID_0] = 1;
 800129a:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <W5500_Task+0x170>)
 800129c:	2201      	movs	r2, #1
 800129e:	701a      	strb	r2, [r3, #0]
    status = osMessageQueueGet(W5500QueueHandle, &w5500_msg, NULL, 100);
 80012a0:	e75f      	b.n	8001162 <W5500_Task+0x16>
 80012a2:	bf00      	nop
 80012a4:	2000a9a4 	.word	0x2000a9a4
 80012a8:	2000906c 	.word	0x2000906c
 80012ac:	20003294 	.word	0x20003294
 80012b0:	2000a9b0 	.word	0x2000a9b0
 80012b4:	2000a9c0 	.word	0x2000a9c0
 80012b8:	20003154 	.word	0x20003154
 80012bc:	20003150 	.word	0x20003150

080012c0 <SdCard_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SdCard_Task */
void SdCard_Task(void *argument)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08e      	sub	sp, #56	@ 0x38
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SdCard_Task */
  osStatus_t status = osError;
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295
 80012cc:	633b      	str	r3, [r7, #48]	@ 0x30
  uint8_t sd_card_init_flag = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint8_t rtc_time_set_flag = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sd_msg_t sd_msg;
  RTC_TimeTypeDef time = {0};
 80012da:	f107 0310 	add.w	r3, r7, #16
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef date = {0};
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  sd_card_led_off();
 80012ee:	f00b fdd1 	bl	800ce94 <sd_card_led_off>
  if (sd_cd_state_get() == SD_CD_LOW)
 80012f2:	f00b fcd7 	bl	800cca4 <sd_cd_state_get>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d10a      	bne.n	8001312 <SdCard_Task+0x52>
  {
    sd_msg.cmd = SD_INIT;
 80012fc:	2300      	movs	r3, #0
 80012fe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 8001302:	4b6c      	ldr	r3, [pc, #432]	@ (80014b4 <SdCard_Task+0x1f4>)
 8001304:	6818      	ldr	r0, [r3, #0]
 8001306:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800130a:	2300      	movs	r3, #0
 800130c:	2200      	movs	r2, #0
 800130e:	f010 f8f3 	bl	80114f8 <osMessageQueuePut>
  }

  for (;;)
  {
    status = osMessageQueueGet(AudioWriteSdQueueHandle, &sd_msg, NULL, 100);
 8001312:	4b68      	ldr	r3, [pc, #416]	@ (80014b4 <SdCard_Task+0x1f4>)
 8001314:	6818      	ldr	r0, [r3, #0]
 8001316:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800131a:	2364      	movs	r3, #100	@ 0x64
 800131c:	2200      	movs	r2, #0
 800131e:	f010 f95f 	bl	80115e0 <osMessageQueueGet>
 8001322:	6338      	str	r0, [r7, #48]	@ 0x30
    if (status == osOK)
 8001324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001326:	2b00      	cmp	r3, #0
 8001328:	f040 80c0 	bne.w	80014ac <SdCard_Task+0x1ec>
    {
      switch (sd_msg.cmd)
 800132c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001330:	2b04      	cmp	r3, #4
 8001332:	f200 80b2 	bhi.w	800149a <SdCard_Task+0x1da>
 8001336:	a201      	add	r2, pc, #4	@ (adr r2, 800133c <SdCard_Task+0x7c>)
 8001338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133c:	08001351 	.word	0x08001351
 8001340:	08001409 	.word	0x08001409
 8001344:	0800149b 	.word	0x0800149b
 8001348:	08001431 	.word	0x08001431
 800134c:	08001477 	.word	0x08001477
      {
      case SD_INIT:
        if (!sd_card_init_flag)
 8001350:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001354:	2b00      	cmp	r3, #0
 8001356:	f040 80a2 	bne.w	800149e <SdCard_Task+0x1de>
        {
          MX_FATFS_Init();
 800135a:	f00b f91f 	bl	800c59c <MX_FATFS_Init>
          __HAL_RCC_SDMMC1_FORCE_RESET();
 800135e:	4b56      	ldr	r3, [pc, #344]	@ (80014b8 <SdCard_Task+0x1f8>)
 8001360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001362:	4a55      	ldr	r2, [pc, #340]	@ (80014b8 <SdCard_Task+0x1f8>)
 8001364:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001368:	6253      	str	r3, [r2, #36]	@ 0x24
          __HAL_RCC_SDMMC1_RELEASE_RESET();
 800136a:	4b53      	ldr	r3, [pc, #332]	@ (80014b8 <SdCard_Task+0x1f8>)
 800136c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800136e:	4a52      	ldr	r2, [pc, #328]	@ (80014b8 <SdCard_Task+0x1f8>)
 8001370:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001374:	6253      	str	r3, [r2, #36]	@ 0x24
          if (HAL_SD_Init(&hsd1) != HAL_OK)
 8001376:	4851      	ldr	r0, [pc, #324]	@ (80014bc <SdCard_Task+0x1fc>)
 8001378:	f005 ffda 	bl	8007330 <HAL_SD_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d002      	beq.n	8001388 <SdCard_Task+0xc8>
          {
            MX_FATFS_DeInit();
 8001382:	f00b f945 	bl	800c610 <MX_FATFS_DeInit>
            break;
 8001386:	e091      	b.n	80014ac <SdCard_Task+0x1ec>
          }
          if (fs_check_fat32() == FR_OK)
 8001388:	f7ff f9ea 	bl	8000760 <fs_check_fat32>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d12f      	bne.n	80013f2 <SdCard_Task+0x132>
          {
            sd_card_led_on();
 8001392:	f00b fd73 	bl	800ce7c <sd_card_led_on>
            sd_card_init_flag = 1;
 8001396:	2301      	movs	r3, #1
 8001398:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            wav_file_count_set(fatfs32_count_wav_files());
 800139c:	f7ff fd44 	bl	8000e28 <fatfs32_count_wav_files>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fd9e 	bl	8000ee4 <wav_file_count_set>
            if (!rtc_time_set_flag)
 80013a8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d176      	bne.n	800149e <SdCard_Task+0x1de>
            {
              FRESULT res = read_datetime_from_index_dat(&time, &date);
 80013b0:	f107 020c 	add.w	r2, r7, #12
 80013b4:	f107 0310 	add.w	r3, r7, #16
 80013b8:	4611      	mov	r1, r2
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fc40 	bl	8000c40 <read_datetime_from_index_dat>
 80013c0:	4603      	mov	r3, r0
 80013c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
              if (res == FR_OK)
 80013c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d167      	bne.n	800149e <SdCard_Task+0x1de>
              {
                HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
 80013ce:	f107 0310 	add.w	r3, r7, #16
 80013d2:	2200      	movs	r2, #0
 80013d4:	4619      	mov	r1, r3
 80013d6:	483a      	ldr	r0, [pc, #232]	@ (80014c0 <SdCard_Task+0x200>)
 80013d8:	f004 fede 	bl	8006198 <HAL_RTC_SetTime>
                HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BIN);
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	2200      	movs	r2, #0
 80013e2:	4619      	mov	r1, r3
 80013e4:	4836      	ldr	r0, [pc, #216]	@ (80014c0 <SdCard_Task+0x200>)
 80013e6:	f004 ffcf 	bl	8006388 <HAL_RTC_SetDate>
                rtc_time_set_flag = 1;
 80013ea:	2301      	movs	r3, #1
 80013ec:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
            f_mount(NULL, "", 0);
            HAL_SD_DeInit(&hsd1);
            MX_FATFS_DeInit();
          }
        }
        break;
 80013f0:	e055      	b.n	800149e <SdCard_Task+0x1de>
            f_mount(NULL, "", 0);
 80013f2:	2200      	movs	r2, #0
 80013f4:	4933      	ldr	r1, [pc, #204]	@ (80014c4 <SdCard_Task+0x204>)
 80013f6:	2000      	movs	r0, #0
 80013f8:	f00d fce4 	bl	800edc4 <f_mount>
            HAL_SD_DeInit(&hsd1);
 80013fc:	482f      	ldr	r0, [pc, #188]	@ (80014bc <SdCard_Task+0x1fc>)
 80013fe:	f006 f847 	bl	8007490 <HAL_SD_DeInit>
            MX_FATFS_DeInit();
 8001402:	f00b f905 	bl	800c610 <MX_FATFS_DeInit>
        break;
 8001406:	e04a      	b.n	800149e <SdCard_Task+0x1de>
      case SD_DEINIT:
        if (sd_card_init_flag)
 8001408:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800140c:	2b00      	cmp	r3, #0
 800140e:	d048      	beq.n	80014a2 <SdCard_Task+0x1e2>
        {
          f_mount(NULL, "", 0);
 8001410:	2200      	movs	r2, #0
 8001412:	492c      	ldr	r1, [pc, #176]	@ (80014c4 <SdCard_Task+0x204>)
 8001414:	2000      	movs	r0, #0
 8001416:	f00d fcd5 	bl	800edc4 <f_mount>
          HAL_SD_DeInit(&hsd1);
 800141a:	4828      	ldr	r0, [pc, #160]	@ (80014bc <SdCard_Task+0x1fc>)
 800141c:	f006 f838 	bl	8007490 <HAL_SD_DeInit>
          MX_FATFS_DeInit();
 8001420:	f00b f8f6 	bl	800c610 <MX_FATFS_DeInit>
          sd_card_init_flag = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          sd_card_led_off();
 800142a:	f00b fd33 	bl	800ce94 <sd_card_led_off>
        }
        break;
 800142e:	e038      	b.n	80014a2 <SdCard_Task+0x1e2>
      case SD_CREATE_WAV_FILE: break;
      case SD_WRITE_WAV_DATA:
        if (sd_card_init_flag)
 8001430:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001434:	2b00      	cmp	r3, #0
 8001436:	d036      	beq.n	80014a6 <SdCard_Task+0x1e6>
        {
          wav_file_create();
 8001438:	f7ff fa92 	bl	8000960 <wav_file_create>
          if (wav_file_write_data("Music.wav", sd_msg.ptr, SD_WRITE_BUF_SIZE / 2) != FR_OK)
 800143c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800143e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001442:	4619      	mov	r1, r3
 8001444:	4820      	ldr	r0, [pc, #128]	@ (80014c8 <SdCard_Task+0x208>)
 8001446:	f7ff fabd 	bl	80009c4 <wav_file_write_data>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d12a      	bne.n	80014a6 <SdCard_Task+0x1e6>
          {
          }
          else
          {
            record.cnt++;
 8001450:	4b1e      	ldr	r3, [pc, #120]	@ (80014cc <SdCard_Task+0x20c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	3301      	adds	r3, #1
 8001456:	4a1d      	ldr	r2, [pc, #116]	@ (80014cc <SdCard_Task+0x20c>)
 8001458:	6013      	str	r3, [r2, #0]
            if (record.cnt == RECORD_BLOCK_COUNT)
 800145a:	4b1c      	ldr	r3, [pc, #112]	@ (80014cc <SdCard_Task+0x20c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f241 7270 	movw	r2, #6000	@ 0x1770
 8001462:	4293      	cmp	r3, r2
 8001464:	d11f      	bne.n	80014a6 <SdCard_Task+0x1e6>
            {
              if (wav_update_header() != FR_OK)
 8001466:	f7ff fa0f 	bl	8000888 <wav_update_header>
              {
              }
              else
              {
              }
              if (wav_file_close() != FR_OK)
 800146a:	f7ff facb 	bl	8000a04 <wav_file_close>
              {
              }
              else
              {
              }
              record.cnt = 0;
 800146e:	4b17      	ldr	r3, [pc, #92]	@ (80014cc <SdCard_Task+0x20c>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
            }
          }
        }
        break;
 8001474:	e017      	b.n	80014a6 <SdCard_Task+0x1e6>
      case SD_FILE_WAV_CLOSE:
        if (sd_card_init_flag)
 8001476:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800147a:	2b00      	cmp	r3, #0
 800147c:	d015      	beq.n	80014aa <SdCard_Task+0x1ea>
        {
          if (wav_update_header() != FR_OK)
 800147e:	f7ff fa03 	bl	8000888 <wav_update_header>
          {
          }
          else
          {
          }
          if (wav_file_close() != FR_OK)
 8001482:	f7ff fabf 	bl	8000a04 <wav_file_close>
          {
          }
          else
          {
          }
          sd_state.active_buf = 0;
 8001486:	4b12      	ldr	r3, [pc, #72]	@ (80014d0 <SdCard_Task+0x210>)
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
          sd_state.write_offset = 0;
 800148c:	4b10      	ldr	r3, [pc, #64]	@ (80014d0 <SdCard_Task+0x210>)
 800148e:	2200      	movs	r2, #0
 8001490:	605a      	str	r2, [r3, #4]
          record.cnt = 0;
 8001492:	4b0e      	ldr	r3, [pc, #56]	@ (80014cc <SdCard_Task+0x20c>)
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
        }
        break;
 8001498:	e007      	b.n	80014aa <SdCard_Task+0x1ea>
      default: break;
 800149a:	bf00      	nop
 800149c:	e006      	b.n	80014ac <SdCard_Task+0x1ec>
        break;
 800149e:	bf00      	nop
 80014a0:	e004      	b.n	80014ac <SdCard_Task+0x1ec>
        break;
 80014a2:	bf00      	nop
 80014a4:	e002      	b.n	80014ac <SdCard_Task+0x1ec>
        break;
 80014a6:	bf00      	nop
 80014a8:	e000      	b.n	80014ac <SdCard_Task+0x1ec>
        break;
 80014aa:	bf00      	nop
      }
    }
    task_alive[TASK_ID_1] = 1;
 80014ac:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <SdCard_Task+0x214>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	705a      	strb	r2, [r3, #1]
    status = osMessageQueueGet(AudioWriteSdQueueHandle, &sd_msg, NULL, 100);
 80014b2:	e72e      	b.n	8001312 <SdCard_Task+0x52>
 80014b4:	2000a9b8 	.word	0x2000a9b8
 80014b8:	40023800 	.word	0x40023800
 80014bc:	2000abc8 	.word	0x2000abc8
 80014c0:	2000a9dc 	.word	0x2000a9dc
 80014c4:	08015720 	.word	0x08015720
 80014c8:	08015724 	.word	0x08015724
 80014cc:	2000a988 	.word	0x2000a988
 80014d0:	20007760 	.word	0x20007760
 80014d4:	20003150 	.word	0x20003150

080014d8 <AudioMixing_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_AudioMixing_Task */
void AudioMixing_Task(void *argument)
{
 80014d8:	b590      	push	{r4, r7, lr}
 80014da:	b08b      	sub	sp, #44	@ 0x2c
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  //  int16_t *i16_ptr;
  /* Infinite loop */

  for (;;)
  {
    statusTxVocoder = osMessageQueueGet(TxVocoderToAudioMixQueueHandle, &vocoder_tx_msg, NULL, 100);
 80014e0:	4b66      	ldr	r3, [pc, #408]	@ (800167c <AudioMixing_Task+0x1a4>)
 80014e2:	6818      	ldr	r0, [r3, #0]
 80014e4:	f107 0118 	add.w	r1, r7, #24
 80014e8:	2364      	movs	r3, #100	@ 0x64
 80014ea:	2200      	movs	r2, #0
 80014ec:	f010 f878 	bl	80115e0 <osMessageQueueGet>
 80014f0:	6278      	str	r0, [r7, #36]	@ 0x24
    if (statusTxVocoder == osOK)
 80014f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f040 80bd 	bne.w	8001674 <AudioMixing_Task+0x19c>
    {
      statusEth = osMessageQueueGet(EthToAudioMixQueueHandle, &eth_to_audio_mix_msg, NULL, 0);
 80014fa:	4b61      	ldr	r3, [pc, #388]	@ (8001680 <AudioMixing_Task+0x1a8>)
 80014fc:	6818      	ldr	r0, [r3, #0]
 80014fe:	f107 0110 	add.w	r1, r7, #16
 8001502:	2300      	movs	r3, #0
 8001504:	2200      	movs	r2, #0
 8001506:	f010 f86b 	bl	80115e0 <osMessageQueueGet>
 800150a:	6238      	str	r0, [r7, #32]

      // Write sd card
      if (dev_addr_get() == DEV_ADDR_A)
 800150c:	f001 fe58 	bl	80031c0 <dev_addr_get>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d15b      	bne.n	80015ce <AudioMixing_Task+0xf6>
      {
        statusRxVocoder = osMessageQueueGet(RxVocoderToAudioMixQueueHandle, &vocoder_rx_msg, NULL, 0);
 8001516:	4b5b      	ldr	r3, [pc, #364]	@ (8001684 <AudioMixing_Task+0x1ac>)
 8001518:	6818      	ldr	r0, [r3, #0]
 800151a:	f107 0114 	add.w	r1, r7, #20
 800151e:	2300      	movs	r3, #0
 8001520:	2200      	movs	r2, #0
 8001522:	f010 f85d 	bl	80115e0 <osMessageQueueGet>
 8001526:	61f8      	str	r0, [r7, #28]
        if (statusRxVocoder == osOK)
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d14f      	bne.n	80015ce <AudioMixing_Task+0xf6>
        {
          // mixing of receive and transmit traffic if there is reception and write buffer sd_buf
          if (statusEth == osOK)
 800152e:	6a3b      	ldr	r3, [r7, #32]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d111      	bne.n	8001558 <AudioMixing_Task+0x80>
          {
            multisamples_mixing(vocoder_tx_msg.ptr, vocoder_rx_msg.ptr, (int16_t *)(&sd_buf[sd_state.active_buf][sd_state.write_offset]),
 8001534:	69b8      	ldr	r0, [r7, #24]
 8001536:	6979      	ldr	r1, [r7, #20]
 8001538:	4b53      	ldr	r3, [pc, #332]	@ (8001688 <AudioMixing_Task+0x1b0>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	461c      	mov	r4, r3
 800153e:	4b52      	ldr	r3, [pc, #328]	@ (8001688 <AudioMixing_Task+0x1b0>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8001546:	fb04 f202 	mul.w	r2, r4, r2
 800154a:	4413      	add	r3, r2
 800154c:	4a4f      	ldr	r2, [pc, #316]	@ (800168c <AudioMixing_Task+0x1b4>)
 800154e:	441a      	add	r2, r3
 8001550:	23a0      	movs	r3, #160	@ 0xa0
 8001552:	f7ff f8a3 	bl	800069c <multisamples_mixing>
 8001556:	e011      	b.n	800157c <AudioMixing_Task+0xa4>
                                AUDIO_SAMPLE_SIZE);
          }
          // SD buffer write buffer transfer only
          else
          {
            memcpy(&sd_buf[sd_state.active_buf][sd_state.write_offset], vocoder_rx_msg.ptr, AUDIO_SAMPLE_SIZE * sizeof(int16_t));
 8001558:	4b4b      	ldr	r3, [pc, #300]	@ (8001688 <AudioMixing_Task+0x1b0>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	4619      	mov	r1, r3
 800155e:	4b4a      	ldr	r3, [pc, #296]	@ (8001688 <AudioMixing_Task+0x1b0>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8001566:	fb01 f202 	mul.w	r2, r1, r2
 800156a:	4413      	add	r3, r2
 800156c:	4a47      	ldr	r2, [pc, #284]	@ (800168c <AudioMixing_Task+0x1b4>)
 800156e:	4413      	add	r3, r2
 8001570:	6979      	ldr	r1, [r7, #20]
 8001572:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001576:	4618      	mov	r0, r3
 8001578:	f013 fc7c 	bl	8014e74 <memcpy>
          }

          sd_state.write_offset += AUDIO_SAMPLE_SIZE * sizeof(int16_t);
 800157c:	4b42      	ldr	r3, [pc, #264]	@ (8001688 <AudioMixing_Task+0x1b0>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8001584:	4a40      	ldr	r2, [pc, #256]	@ (8001688 <AudioMixing_Task+0x1b0>)
 8001586:	6053      	str	r3, [r2, #4]
          if (sd_state.write_offset >= SD_WRITE_BUF_SIZE)
 8001588:	4b3f      	ldr	r3, [pc, #252]	@ (8001688 <AudioMixing_Task+0x1b0>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8001590:	d31d      	bcc.n	80015ce <AudioMixing_Task+0xf6>
          {
            sd_msg.cmd = SD_WRITE_WAV_DATA;
 8001592:	2303      	movs	r3, #3
 8001594:	723b      	strb	r3, [r7, #8]
            sd_msg.ptr = (int16_t *)sd_buf[sd_state.active_buf];
 8001596:	4b3c      	ldr	r3, [pc, #240]	@ (8001688 <AudioMixing_Task+0x1b0>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	461a      	mov	r2, r3
 800159c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80015a0:	fb02 f303 	mul.w	r3, r2, r3
 80015a4:	4a39      	ldr	r2, [pc, #228]	@ (800168c <AudioMixing_Task+0x1b4>)
 80015a6:	4413      	add	r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]
            osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 80015aa:	4b39      	ldr	r3, [pc, #228]	@ (8001690 <AudioMixing_Task+0x1b8>)
 80015ac:	6818      	ldr	r0, [r3, #0]
 80015ae:	f107 0108 	add.w	r1, r7, #8
 80015b2:	2300      	movs	r3, #0
 80015b4:	2200      	movs	r2, #0
 80015b6:	f00f ff9f 	bl	80114f8 <osMessageQueuePut>
            sd_state.active_buf ^= 1; /* переключение буфера */
 80015ba:	4b33      	ldr	r3, [pc, #204]	@ (8001688 <AudioMixing_Task+0x1b0>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	f083 0301 	eor.w	r3, r3, #1
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	4b30      	ldr	r3, [pc, #192]	@ (8001688 <AudioMixing_Task+0x1b0>)
 80015c6:	701a      	strb	r2, [r3, #0]
            sd_state.write_offset = 0;
 80015c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001688 <AudioMixing_Task+0x1b0>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	605a      	str	r2, [r3, #4]
          }
        }
      }

      // if there is Ethernet traffic
      if (statusEth == osOK)
 80015ce:	6a3b      	ldr	r3, [r7, #32]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d130      	bne.n	8001636 <AudioMixing_Task+0x15e>
      {
        // check alarm
        if (flag_alarm_button_get() == ALARM_FLAG_STATE_ON)
 80015d4:	f001 fe80 	bl	80032d8 <flag_alarm_button_get>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d10c      	bne.n	80015f8 <AudioMixing_Task+0x120>
        {
          copy_int16_array_circular(&pcm_buf_alarm, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	22a0      	movs	r2, #160	@ 0xa0
 80015e2:	4619      	mov	r1, r3
 80015e4:	482b      	ldr	r0, [pc, #172]	@ (8001694 <AudioMixing_Task+0x1bc>)
 80015e6:	f001 fdfb 	bl	80031e0 <copy_int16_array_circular>
          multisamples_mixing(vocoder_tx_msg.ptr, eth_to_audio_mix_msg.ptr, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 80015ea:	69b8      	ldr	r0, [r7, #24]
 80015ec:	6939      	ldr	r1, [r7, #16]
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	23a0      	movs	r3, #160	@ 0xa0
 80015f2:	f7ff f853 	bl	800069c <multisamples_mixing>
 80015f6:	e018      	b.n	800162a <AudioMixing_Task+0x152>
        }
        // check call
        else if (flag_call_get() == CALL_FLAG_STATE_ON)
 80015f8:	f001 febc 	bl	8003374 <flag_call_get>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d10c      	bne.n	800161c <AudioMixing_Task+0x144>
        {
          copy_int16_array_circular(&pcm_buf_call, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	22a0      	movs	r2, #160	@ 0xa0
 8001606:	4619      	mov	r1, r3
 8001608:	4823      	ldr	r0, [pc, #140]	@ (8001698 <AudioMixing_Task+0x1c0>)
 800160a:	f001 fde9 	bl	80031e0 <copy_int16_array_circular>
          multisamples_mixing(vocoder_tx_msg.ptr, eth_to_audio_mix_msg.ptr, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 800160e:	69b8      	ldr	r0, [r7, #24]
 8001610:	6939      	ldr	r1, [r7, #16]
 8001612:	69ba      	ldr	r2, [r7, #24]
 8001614:	23a0      	movs	r3, #160	@ 0xa0
 8001616:	f7ff f841 	bl	800069c <multisamples_mixing>
 800161a:	e006      	b.n	800162a <AudioMixing_Task+0x152>
        }
        // voice
        else
        {
          memcpy(vocoder_tx_msg.ptr, eth_to_audio_mix_msg.ptr, AUDIO_SAMPLE_SIZE * sizeof(int16_t));
 800161c:	69bb      	ldr	r3, [r7, #24]
 800161e:	6939      	ldr	r1, [r7, #16]
 8001620:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001624:	4618      	mov	r0, r3
 8001626:	f013 fc25 	bl	8014e74 <memcpy>
        }
        heap_pool_free(&heap_pool_audio_eth_to_vocoder, (uint8_t *)eth_to_audio_mix_msg.ptr);
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	4619      	mov	r1, r3
 800162e:	481b      	ldr	r0, [pc, #108]	@ (800169c <AudioMixing_Task+0x1c4>)
 8001630:	f00b fabe 	bl	800cbb0 <heap_pool_free>
 8001634:	e01e      	b.n	8001674 <AudioMixing_Task+0x19c>
      }
      else
      {
        // check alarm
        if (flag_alarm_button_get() == ALARM_FLAG_STATE_ON)
 8001636:	f001 fe4f 	bl	80032d8 <flag_alarm_button_get>
 800163a:	4603      	mov	r3, r0
 800163c:	2b01      	cmp	r3, #1
 800163e:	d106      	bne.n	800164e <AudioMixing_Task+0x176>
        {
          copy_int16_array_circular(&pcm_buf_alarm, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	22a0      	movs	r2, #160	@ 0xa0
 8001644:	4619      	mov	r1, r3
 8001646:	4813      	ldr	r0, [pc, #76]	@ (8001694 <AudioMixing_Task+0x1bc>)
 8001648:	f001 fdca 	bl	80031e0 <copy_int16_array_circular>
 800164c:	e012      	b.n	8001674 <AudioMixing_Task+0x19c>
        }
        // check call
        else if (flag_call_get() == CALL_FLAG_STATE_ON)
 800164e:	f001 fe91 	bl	8003374 <flag_call_get>
 8001652:	4603      	mov	r3, r0
 8001654:	2b01      	cmp	r3, #1
 8001656:	d106      	bne.n	8001666 <AudioMixing_Task+0x18e>
        {
          copy_int16_array_circular(&pcm_buf_call, vocoder_tx_msg.ptr, AUDIO_SAMPLE_SIZE);
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	22a0      	movs	r2, #160	@ 0xa0
 800165c:	4619      	mov	r1, r3
 800165e:	480e      	ldr	r0, [pc, #56]	@ (8001698 <AudioMixing_Task+0x1c0>)
 8001660:	f001 fdbe 	bl	80031e0 <copy_int16_array_circular>
 8001664:	e006      	b.n	8001674 <AudioMixing_Task+0x19c>
        }
        // noise
        else
        {
          memset(vocoder_tx_msg.ptr, 0, AUDIO_SAMPLE_SIZE * sizeof(int16_t));
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800166c:	2100      	movs	r1, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f013 fb60 	bl	8014d34 <memset>
        }
      }
    }
    task_alive[TASK_ID_2] = 1;
 8001674:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <AudioMixing_Task+0x1c8>)
 8001676:	2201      	movs	r2, #1
 8001678:	709a      	strb	r2, [r3, #2]
    statusTxVocoder = osMessageQueueGet(TxVocoderToAudioMixQueueHandle, &vocoder_tx_msg, NULL, 100);
 800167a:	e731      	b.n	80014e0 <AudioMixing_Task+0x8>
 800167c:	2000a9ac 	.word	0x2000a9ac
 8001680:	2000a9b0 	.word	0x2000a9b0
 8001684:	2000a9a8 	.word	0x2000a9a8
 8001688:	20007760 	.word	0x20007760
 800168c:	200038e0 	.word	0x200038e0
 8001690:	2000a9b8 	.word	0x2000a9b8
 8001694:	2000000c 	.word	0x2000000c
 8001698:	20000018 	.word	0x20000018
 800169c:	2000906c 	.word	0x2000906c
 80016a0:	20003150 	.word	0x20003150

080016a4 <ProcessIO_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ProcessIO_Task */
void ProcessIO_Task(void *argument)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08a      	sub	sp, #40	@ 0x28
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  osStatus_t status;
  w5500_msg_t w5500_msg;
  io_msg_t io_msg;
  sd_msg_t sd_msg;

  sensor_1_led_off();
 80016ac:	f00b fb4a 	bl	800cd44 <sensor_1_led_off>
  sensor_2_led_off();
 80016b0:	f00b fb60 	bl	800cd74 <sensor_2_led_off>
  sensor_3_led_off();
 80016b4:	f00b fb76 	bl	800cda4 <sensor_3_led_off>
  sensor_4_led_off();
 80016b8:	f00b fb8c 	bl	800cdd4 <sensor_4_led_off>
  sensor_5_led_off();
 80016bc:	f00b fba2 	bl	800ce04 <sensor_5_led_off>
  group_led_off();
 80016c0:	f00b fb28 	bl	800cd14 <group_led_off>
  read_state_sensors(&field_local);
 80016c4:	488f      	ldr	r0, [pc, #572]	@ (8001904 <ProcessIO_Task+0x260>)
 80016c6:	f001 ff2b 	bl	8003520 <read_state_sensors>
  process_field_sensor(&field_local, &field_dest);
 80016ca:	498f      	ldr	r1, [pc, #572]	@ (8001908 <ProcessIO_Task+0x264>)
 80016cc:	488d      	ldr	r0, [pc, #564]	@ (8001904 <ProcessIO_Task+0x260>)
 80016ce:	f001 ff87 	bl	80035e0 <process_field_sensor>

  if (ptt_state_get() == PTT_ACTIVE)
 80016d2:	f00b fafd 	bl	800ccd0 <ptt_state_get>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d105      	bne.n	80016e8 <ProcessIO_Task+0x44>
  {
    vocoder_enable(); // vocoder disable
 80016dc:	f00b faa8 	bl	800cc30 <vocoder_enable>
    hp_on();          // handset speaker amplifier
 80016e0:	f00b fbfc 	bl	800cedc <hp_on>
    mic_on();         // off the microphone amplifier
 80016e4:	f00b fc12 	bl	800cf0c <mic_on>
  }

  /* Infinite loop */
  for (;;)
  {
    status = osMessageQueueGet(IOQueueHandle, &io_msg, NULL, 100);
 80016e8:	4b88      	ldr	r3, [pc, #544]	@ (800190c <ProcessIO_Task+0x268>)
 80016ea:	6818      	ldr	r0, [r3, #0]
 80016ec:	f107 0114 	add.w	r1, r7, #20
 80016f0:	2364      	movs	r3, #100	@ 0x64
 80016f2:	2200      	movs	r2, #0
 80016f4:	f00f ff74 	bl	80115e0 <osMessageQueueGet>
 80016f8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (status == osOK)
 80016fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f040 80fc 	bne.w	80018fa <ProcessIO_Task+0x256>
    {
      switch (io_msg.cmd)
 8001702:	7d3b      	ldrb	r3, [r7, #20]
 8001704:	2b09      	cmp	r3, #9
 8001706:	f200 80f5 	bhi.w	80018f4 <ProcessIO_Task+0x250>
 800170a:	a201      	add	r2, pc, #4	@ (adr r2, 8001710 <ProcessIO_Task+0x6c>)
 800170c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001710:	080018f5 	.word	0x080018f5
 8001714:	08001739 	.word	0x08001739
 8001718:	0800177b 	.word	0x0800177b
 800171c:	080017d7 	.word	0x080017d7
 8001720:	0800181d 	.word	0x0800181d
 8001724:	0800183b 	.word	0x0800183b
 8001728:	08001875 	.word	0x08001875
 800172c:	08001893 	.word	0x08001893
 8001730:	080018a1 	.word	0x080018a1
 8001734:	080018cf 	.word	0x080018cf
      {
      case IO_CMD_LOW_BATTERY: break;
      case IO_CMD_SD_CD:
        osDelay(20);
 8001738:	2014      	movs	r0, #20
 800173a:	f00f fb75 	bl	8010e28 <osDelay>
        if (sd_cd_state_get() == SD_CD_LOW)
 800173e:	f00b fab1 	bl	800cca4 <sd_cd_state_get>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10a      	bne.n	800175e <ProcessIO_Task+0xba>
        {
          sd_msg.cmd = SD_INIT;
 8001748:	2300      	movs	r3, #0
 800174a:	733b      	strb	r3, [r7, #12]
          osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 800174c:	4b70      	ldr	r3, [pc, #448]	@ (8001910 <ProcessIO_Task+0x26c>)
 800174e:	6818      	ldr	r0, [r3, #0]
 8001750:	f107 010c 	add.w	r1, r7, #12
 8001754:	2300      	movs	r3, #0
 8001756:	2200      	movs	r2, #0
 8001758:	f00f fece 	bl	80114f8 <osMessageQueuePut>
 800175c:	e009      	b.n	8001772 <ProcessIO_Task+0xce>
        }
        else
        {
          sd_msg.cmd = SD_DEINIT;
 800175e:	2301      	movs	r3, #1
 8001760:	733b      	strb	r3, [r7, #12]
          osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 8001762:	4b6b      	ldr	r3, [pc, #428]	@ (8001910 <ProcessIO_Task+0x26c>)
 8001764:	6818      	ldr	r0, [r3, #0]
 8001766:	f107 010c 	add.w	r1, r7, #12
 800176a:	2300      	movs	r3, #0
 800176c:	2200      	movs	r2, #0
 800176e:	f00f fec3 	bl	80114f8 <osMessageQueuePut>
        }
        HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001772:	2008      	movs	r0, #8
 8001774:	f002 f9cc 	bl	8003b10 <HAL_NVIC_EnableIRQ>
        break;
 8001778:	e0bf      	b.n	80018fa <ProcessIO_Task+0x256>
      case IO_CMD_PTT:
        osDelay(20);
 800177a:	2014      	movs	r0, #20
 800177c:	f00f fb54 	bl	8010e28 <osDelay>
        if (ptt_state_get() == PTT_INACTIVE)
 8001780:	f00b faa6 	bl	800ccd0 <ptt_state_get>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d115      	bne.n	80017b6 <ProcessIO_Task+0x112>
        {
          if (flag_alarm_button_get() == ALARM_FLAG_STATE_OFF)
 800178a:	f001 fda5 	bl	80032d8 <flag_alarm_button_get>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d101      	bne.n	8001798 <ProcessIO_Task+0xf4>
          {
            vocoder_disable(); // vocoder enable
 8001794:	f00b fa58 	bl	800cc48 <vocoder_disable>
          }
          hp_off();  // off the handset speaker amplifier
 8001798:	f00b fbac 	bl	800cef4 <hp_off>
          mic_off(); // off the microphone amplifier
 800179c:	f00b fbc2 	bl	800cf24 <mic_off>
          sd_msg.cmd = SD_FILE_WAV_CLOSE;
 80017a0:	2304      	movs	r3, #4
 80017a2:	733b      	strb	r3, [r7, #12]
          osMessageQueuePut(AudioWriteSdQueueHandle, &sd_msg, 0U, 0U);
 80017a4:	4b5a      	ldr	r3, [pc, #360]	@ (8001910 <ProcessIO_Task+0x26c>)
 80017a6:	6818      	ldr	r0, [r3, #0]
 80017a8:	f107 010c 	add.w	r1, r7, #12
 80017ac:	2300      	movs	r3, #0
 80017ae:	2200      	movs	r2, #0
 80017b0:	f00f fea2 	bl	80114f8 <osMessageQueuePut>
 80017b4:	e00b      	b.n	80017ce <ProcessIO_Task+0x12a>
        }
        else
        {
          vocoder_enable();  // Vocoder disable
 80017b6:	f00b fa3b 	bl	800cc30 <vocoder_enable>
          hp_on();           // Handset speaker amplifier
 80017ba:	f00b fb8f 	bl	800cedc <hp_on>
          mic_on();          // off the microphone amplifier
 80017be:	f00b fba5 	bl	800cf0c <mic_on>
          flag_call_clear(); // Flag call clear
 80017c2:	f001 fdcb 	bl	800335c <flag_call_clear>
          timer_call_stop(); // Timer stop
 80017c6:	f000 fa95 	bl	8001cf4 <timer_call_stop>
          call_led_off();    // Led off
 80017ca:	f00b fb4b 	bl	800ce64 <call_led_off>
        }

        HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80017ce:	200a      	movs	r0, #10
 80017d0:	f002 f99e 	bl	8003b10 <HAL_NVIC_EnableIRQ>
        break;
 80017d4:	e091      	b.n	80018fa <ProcessIO_Task+0x256>
      case IO_CMD_CALL_LOCAL:
        w5500_msg.w5500_cmd = W5500_CMD_TRANSMIT_FIELD;
 80017d6:	2302      	movs	r3, #2
 80017d8:	763b      	strb	r3, [r7, #24]
        w5500_msg.io_cmd = IO_CMD_CALL_DEST;
 80017da:	2304      	movs	r3, #4
 80017dc:	767b      	strb	r3, [r7, #25]
        osDelay(20);
 80017de:	2014      	movs	r0, #20
 80017e0:	f00f fb22 	bl	8010e28 <osDelay>
        if (HAL_GPIO_ReadPin(CALL_BTN_GPIO_Port, CALL_BTN_Pin) == GPIO_PIN_RESET)
 80017e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017e8:	484a      	ldr	r0, [pc, #296]	@ (8001914 <ProcessIO_Task+0x270>)
 80017ea:	f003 f951 	bl	8004a90 <HAL_GPIO_ReadPin>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d105      	bne.n	8001800 <ProcessIO_Task+0x15c>
        {
          CLEAR_BIT(w5500_msg.field, (1 << FIELD_CALL));
 80017f4:	7ebb      	ldrb	r3, [r7, #26]
 80017f6:	f023 0301 	bic.w	r3, r3, #1
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	76bb      	strb	r3, [r7, #26]
 80017fe:	e004      	b.n	800180a <ProcessIO_Task+0x166>
        }
        else
        {
          SET_BIT(w5500_msg.field, (1 << FIELD_CALL));
 8001800:	7ebb      	ldrb	r3, [r7, #26]
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	b2db      	uxtb	r3, r3
 8001808:	76bb      	strb	r3, [r7, #26]
        }
        osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 800180a:	4b43      	ldr	r3, [pc, #268]	@ (8001918 <ProcessIO_Task+0x274>)
 800180c:	6818      	ldr	r0, [r3, #0]
 800180e:	f107 0118 	add.w	r1, r7, #24
 8001812:	2300      	movs	r3, #0
 8001814:	2200      	movs	r2, #0
 8001816:	f00f fe6f 	bl	80114f8 <osMessageQueuePut>
        break;
 800181a:	e06e      	b.n	80018fa <ProcessIO_Task+0x256>
      case IO_CMD_CALL_DEST:
        field_dest.state = copy_bits(field_dest.state, io_msg.field, MASK_0_BIT_CALL);
 800181c:	4b3a      	ldr	r3, [pc, #232]	@ (8001908 <ProcessIO_Task+0x264>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	7d79      	ldrb	r1, [r7, #21]
 8001822:	2201      	movs	r2, #1
 8001824:	4618      	mov	r0, r3
 8001826:	f001 fd19 	bl	800325c <copy_bits>
 800182a:	4603      	mov	r3, r0
 800182c:	461a      	mov	r2, r3
 800182e:	4b36      	ldr	r3, [pc, #216]	@ (8001908 <ProcessIO_Task+0x264>)
 8001830:	701a      	strb	r2, [r3, #0]
        process_field_call(&field_dest);
 8001832:	4835      	ldr	r0, [pc, #212]	@ (8001908 <ProcessIO_Task+0x264>)
 8001834:	f001 ffef 	bl	8003816 <process_field_call>
        break;
 8001838:	e05f      	b.n	80018fa <ProcessIO_Task+0x256>
      case IO_CMD_ALARM_LOCAL:
        osDelay(20);
 800183a:	2014      	movs	r0, #20
 800183c:	f00f faf4 	bl	8010e28 <osDelay>
        if (HAL_GPIO_ReadPin(ALARM_BTN_GPIO_Port, ALARM_BTN_Pin) == GPIO_PIN_RESET)
 8001840:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001844:	4833      	ldr	r0, [pc, #204]	@ (8001914 <ProcessIO_Task+0x270>)
 8001846:	f003 f923 	bl	8004a90 <HAL_GPIO_ReadPin>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d153      	bne.n	80018f8 <ProcessIO_Task+0x254>
        {
          w5500_msg.w5500_cmd = W5500_CMD_TRANSMIT_FIELD;
 8001850:	2302      	movs	r3, #2
 8001852:	763b      	strb	r3, [r7, #24]
          w5500_msg.io_cmd = IO_CMD_ALARM_DEST;
 8001854:	2306      	movs	r3, #6
 8001856:	767b      	strb	r3, [r7, #25]
          CLEAR_BIT(w5500_msg.field, (1 << FIELD_ALARM));
 8001858:	7ebb      	ldrb	r3, [r7, #26]
 800185a:	f023 0302 	bic.w	r3, r3, #2
 800185e:	b2db      	uxtb	r3, r3
 8001860:	76bb      	strb	r3, [r7, #26]
          osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 8001862:	4b2d      	ldr	r3, [pc, #180]	@ (8001918 <ProcessIO_Task+0x274>)
 8001864:	6818      	ldr	r0, [r3, #0]
 8001866:	f107 0118 	add.w	r1, r7, #24
 800186a:	2300      	movs	r3, #0
 800186c:	2200      	movs	r2, #0
 800186e:	f00f fe43 	bl	80114f8 <osMessageQueuePut>
        }
        break;
 8001872:	e041      	b.n	80018f8 <ProcessIO_Task+0x254>
      case IO_CMD_ALARM_DEST:
        field_dest.state = copy_bits(field_dest.state, io_msg.field, MASK_1_BIT_ALARM);
 8001874:	4b24      	ldr	r3, [pc, #144]	@ (8001908 <ProcessIO_Task+0x264>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	7d79      	ldrb	r1, [r7, #21]
 800187a:	2202      	movs	r2, #2
 800187c:	4618      	mov	r0, r3
 800187e:	f001 fced 	bl	800325c <copy_bits>
 8001882:	4603      	mov	r3, r0
 8001884:	461a      	mov	r2, r3
 8001886:	4b20      	ldr	r3, [pc, #128]	@ (8001908 <ProcessIO_Task+0x264>)
 8001888:	701a      	strb	r2, [r3, #0]
        process_field_alarm_button(&field_dest);
 800188a:	481f      	ldr	r0, [pc, #124]	@ (8001908 <ProcessIO_Task+0x264>)
 800188c:	f001 ffaa 	bl	80037e4 <process_field_alarm_button>
        break;
 8001890:	e033      	b.n	80018fa <ProcessIO_Task+0x256>
      case IO_CMD_RESET_ALARM:
        flag_alarm_sensor_clear();
 8001892:	f001 fd39 	bl	8003308 <flag_alarm_sensor_clear>
        process_field_reset_alarm(&field_local, &field_dest);
 8001896:	491c      	ldr	r1, [pc, #112]	@ (8001908 <ProcessIO_Task+0x264>)
 8001898:	481a      	ldr	r0, [pc, #104]	@ (8001904 <ProcessIO_Task+0x260>)
 800189a:	f001 ff29 	bl	80036f0 <process_field_reset_alarm>
        break;
 800189e:	e02c      	b.n	80018fa <ProcessIO_Task+0x256>
      case IO_CMD_SENSOR_LOCAL:
        read_state_sensors(&field_local);
 80018a0:	4818      	ldr	r0, [pc, #96]	@ (8001904 <ProcessIO_Task+0x260>)
 80018a2:	f001 fe3d 	bl	8003520 <read_state_sensors>
        process_field_sensor(&field_local, &field_dest);
 80018a6:	4918      	ldr	r1, [pc, #96]	@ (8001908 <ProcessIO_Task+0x264>)
 80018a8:	4816      	ldr	r0, [pc, #88]	@ (8001904 <ProcessIO_Task+0x260>)
 80018aa:	f001 fe99 	bl	80035e0 <process_field_sensor>
        w5500_msg.w5500_cmd = W5500_CMD_TRANSMIT_FIELD;
 80018ae:	2302      	movs	r3, #2
 80018b0:	763b      	strb	r3, [r7, #24]
        w5500_msg.io_cmd = IO_CMD_SENSOR_DEST;
 80018b2:	2309      	movs	r3, #9
 80018b4:	767b      	strb	r3, [r7, #25]
        w5500_msg.field = field_local.state;
 80018b6:	4b13      	ldr	r3, [pc, #76]	@ (8001904 <ProcessIO_Task+0x260>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	76bb      	strb	r3, [r7, #26]
        osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 80018bc:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <ProcessIO_Task+0x274>)
 80018be:	6818      	ldr	r0, [r3, #0]
 80018c0:	f107 0118 	add.w	r1, r7, #24
 80018c4:	2300      	movs	r3, #0
 80018c6:	2200      	movs	r2, #0
 80018c8:	f00f fe16 	bl	80114f8 <osMessageQueuePut>
        break;
 80018cc:	e015      	b.n	80018fa <ProcessIO_Task+0x256>
      case IO_CMD_SENSOR_DEST:
        field_dest.state = copy_bits(field_dest.state, io_msg.field, MASK_2_6_BITS_SENSORS);
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <ProcessIO_Task+0x264>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	7d79      	ldrb	r1, [r7, #21]
 80018d4:	227c      	movs	r2, #124	@ 0x7c
 80018d6:	4618      	mov	r0, r3
 80018d8:	f001 fcc0 	bl	800325c <copy_bits>
 80018dc:	4603      	mov	r3, r0
 80018de:	461a      	mov	r2, r3
 80018e0:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <ProcessIO_Task+0x264>)
 80018e2:	701a      	strb	r2, [r3, #0]
        read_state_sensors(&field_local);
 80018e4:	4807      	ldr	r0, [pc, #28]	@ (8001904 <ProcessIO_Task+0x260>)
 80018e6:	f001 fe1b 	bl	8003520 <read_state_sensors>
        process_field_sensor(&field_local, &field_dest);
 80018ea:	4907      	ldr	r1, [pc, #28]	@ (8001908 <ProcessIO_Task+0x264>)
 80018ec:	4805      	ldr	r0, [pc, #20]	@ (8001904 <ProcessIO_Task+0x260>)
 80018ee:	f001 fe77 	bl	80035e0 <process_field_sensor>
        break;
 80018f2:	e002      	b.n	80018fa <ProcessIO_Task+0x256>
      default: break;
 80018f4:	bf00      	nop
 80018f6:	e000      	b.n	80018fa <ProcessIO_Task+0x256>
        break;
 80018f8:	bf00      	nop
      }
    }
    task_alive[TASK_ID_3] = 1;
 80018fa:	4b08      	ldr	r3, [pc, #32]	@ (800191c <ProcessIO_Task+0x278>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	70da      	strb	r2, [r3, #3]
    status = osMessageQueueGet(IOQueueHandle, &io_msg, NULL, 100);
 8001900:	e6f2      	b.n	80016e8 <ProcessIO_Task+0x44>
 8001902:	bf00      	nop
 8001904:	20000004 	.word	0x20000004
 8001908:	20000008 	.word	0x20000008
 800190c:	2000a9c0 	.word	0x2000a9c0
 8001910:	2000a9b8 	.word	0x2000a9b8
 8001914:	40021000 	.word	0x40021000
 8001918:	2000a9a4 	.word	0x2000a9a4
 800191c:	20003150 	.word	0x20003150

08001920 <Watchdog_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Watchdog_Task */
void Watchdog_Task(void *argument)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Watchdog_Task */
  /* Infinite loop */
  while (!all_tasks_alive())
 8001928:	e002      	b.n	8001930 <Watchdog_Task+0x10>
  {
    osDelay(100);
 800192a:	2064      	movs	r0, #100	@ 0x64
 800192c:	f00f fa7c 	bl	8010e28 <osDelay>
  while (!all_tasks_alive())
 8001930:	f000 f9ec 	bl	8001d0c <all_tasks_alive>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d0f7      	beq.n	800192a <Watchdog_Task+0xa>
  }
  MX_IWDG_Init();
 800193a:	f000 fbb1 	bl	80020a0 <MX_IWDG_Init>

  for (;;)
  {
    if (all_tasks_alive())
 800193e:	f000 f9e5 	bl	8001d0c <all_tasks_alive>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d002      	beq.n	800194e <Watchdog_Task+0x2e>
    {
      HAL_IWDG_Refresh(&hiwdg);
 8001948:	4803      	ldr	r0, [pc, #12]	@ (8001958 <Watchdog_Task+0x38>)
 800194a:	f003 f956 	bl	8004bfa <HAL_IWDG_Refresh>
    }
    osDelay(100);
 800194e:	2064      	movs	r0, #100	@ 0x64
 8001950:	f00f fa6a 	bl	8010e28 <osDelay>
    if (all_tasks_alive())
 8001954:	e7f3      	b.n	800193e <Watchdog_Task+0x1e>
 8001956:	bf00      	nop
 8001958:	2000a9cc 	.word	0x2000a9cc

0800195c <CallLedCallback>:
  /* USER CODE END Watchdog_Task */
}

/* CallLedCallback function */
void CallLedCallback(void *argument)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallLedCallback */
  HAL_GPIO_TogglePin(LED_CALL_GPIO_Port, LED_CALL_Pin);
 8001964:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001968:	4803      	ldr	r0, [pc, #12]	@ (8001978 <CallLedCallback+0x1c>)
 800196a:	f003 f8c2 	bl	8004af2 <HAL_GPIO_TogglePin>
  /* USER CODE END CallLedCallback */
}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40020c00 	.word	0x40020c00

0800197c <HAL_GPIO_EXTI_Callback>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	80fb      	strh	r3, [r7, #6]
  io_msg_t io_msg;

  switch (GPIO_Pin)
 8001986:	88fb      	ldrh	r3, [r7, #6]
 8001988:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800198c:	f000 80e7 	beq.w	8001b5e <HAL_GPIO_EXTI_Callback+0x1e2>
 8001990:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001994:	f300 80ee 	bgt.w	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001998:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800199c:	f000 80d4 	beq.w	8001b48 <HAL_GPIO_EXTI_Callback+0x1cc>
 80019a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80019a4:	f300 80e6 	bgt.w	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
 80019a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019ac:	f000 80c1 	beq.w	8001b32 <HAL_GPIO_EXTI_Callback+0x1b6>
 80019b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019b4:	f300 80de 	bgt.w	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
 80019b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019bc:	f000 80ae 	beq.w	8001b1c <HAL_GPIO_EXTI_Callback+0x1a0>
 80019c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019c4:	f300 80d6 	bgt.w	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
 80019c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80019cc:	f000 809b 	beq.w	8001b06 <HAL_GPIO_EXTI_Callback+0x18a>
 80019d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80019d4:	f300 80ce 	bgt.w	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
 80019d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019dc:	f000 8088 	beq.w	8001af0 <HAL_GPIO_EXTI_Callback+0x174>
 80019e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019e4:	f300 80c6 	bgt.w	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
 80019e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019ec:	d075      	beq.n	8001ada <HAL_GPIO_EXTI_Callback+0x15e>
 80019ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019f2:	f300 80bf 	bgt.w	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
 80019f6:	2b10      	cmp	r3, #16
 80019f8:	dc2a      	bgt.n	8001a50 <HAL_GPIO_EXTI_Callback+0xd4>
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	f340 80ba 	ble.w	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001a00:	3b01      	subs	r3, #1
 8001a02:	2b0f      	cmp	r3, #15
 8001a04:	f200 80b6 	bhi.w	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
 8001a08:	a201      	add	r2, pc, #4	@ (adr r2, 8001a10 <HAL_GPIO_EXTI_Callback+0x94>)
 8001a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a0e:	bf00      	nop
 8001a10:	08001a59 	.word	0x08001a59
 8001a14:	08001a77 	.word	0x08001a77
 8001a18:	08001b75 	.word	0x08001b75
 8001a1c:	08001a8d 	.word	0x08001a8d
 8001a20:	08001b75 	.word	0x08001b75
 8001a24:	08001b75 	.word	0x08001b75
 8001a28:	08001b75 	.word	0x08001b75
 8001a2c:	08001b75 	.word	0x08001b75
 8001a30:	08001b75 	.word	0x08001b75
 8001a34:	08001b75 	.word	0x08001b75
 8001a38:	08001b75 	.word	0x08001b75
 8001a3c:	08001b75 	.word	0x08001b75
 8001a40:	08001b75 	.word	0x08001b75
 8001a44:	08001b75 	.word	0x08001b75
 8001a48:	08001b75 	.word	0x08001b75
 8001a4c:	08001aa9 	.word	0x08001aa9
 8001a50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a54:	d036      	beq.n	8001ac4 <HAL_GPIO_EXTI_Callback+0x148>
    break;
  case SENSOR_5_Pin:
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
    break;
  default: break;
 8001a56:	e08d      	b.n	8001b74 <HAL_GPIO_EXTI_Callback+0x1f8>
    w5500_msg_t w5500_msg = {.w5500_cmd = W5500_CMD_RECEIVE};
 8001a58:	f107 0308 	add.w	r3, r7, #8
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
    osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 8001a64:	4b46      	ldr	r3, [pc, #280]	@ (8001b80 <HAL_GPIO_EXTI_Callback+0x204>)
 8001a66:	6818      	ldr	r0, [r3, #0]
 8001a68:	f107 0108 	add.w	r1, r7, #8
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f00f fd42 	bl	80114f8 <osMessageQueuePut>
    break;
 8001a74:	e07f      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_LOW_BATTERY;
 8001a76:	2300      	movs	r3, #0
 8001a78:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001a7a:	4b42      	ldr	r3, [pc, #264]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001a7c:	6818      	ldr	r0, [r3, #0]
 8001a7e:	f107 0114 	add.w	r1, r7, #20
 8001a82:	2300      	movs	r3, #0
 8001a84:	2200      	movs	r2, #0
 8001a86:	f00f fd37 	bl	80114f8 <osMessageQueuePut>
    break;
 8001a8a:	e074      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8001a8c:	2008      	movs	r0, #8
 8001a8e:	f002 f84d 	bl	8003b2c <HAL_NVIC_DisableIRQ>
    io_msg.cmd = IO_CMD_SD_CD;
 8001a92:	2301      	movs	r3, #1
 8001a94:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001a96:	4b3b      	ldr	r3, [pc, #236]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001a98:	6818      	ldr	r0, [r3, #0]
 8001a9a:	f107 0114 	add.w	r1, r7, #20
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f00f fd29 	bl	80114f8 <osMessageQueuePut>
    break;
 8001aa6:	e066      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8001aa8:	200a      	movs	r0, #10
 8001aaa:	f002 f83f 	bl	8003b2c <HAL_NVIC_DisableIRQ>
    io_msg.cmd = IO_CMD_PTT;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001ab2:	4b34      	ldr	r3, [pc, #208]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001ab4:	6818      	ldr	r0, [r3, #0]
 8001ab6:	f107 0114 	add.w	r1, r7, #20
 8001aba:	2300      	movs	r3, #0
 8001abc:	2200      	movs	r2, #0
 8001abe:	f00f fd1b 	bl	80114f8 <osMessageQueuePut>
    break;
 8001ac2:	e058      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_CALL_LOCAL;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001ac8:	4b2e      	ldr	r3, [pc, #184]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001aca:	6818      	ldr	r0, [r3, #0]
 8001acc:	f107 0114 	add.w	r1, r7, #20
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f00f fd10 	bl	80114f8 <osMessageQueuePut>
    break;
 8001ad8:	e04d      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_ALARM_LOCAL;
 8001ada:	2305      	movs	r3, #5
 8001adc:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001ade:	4b29      	ldr	r3, [pc, #164]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001ae0:	6818      	ldr	r0, [r3, #0]
 8001ae2:	f107 0114 	add.w	r1, r7, #20
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f00f fd05 	bl	80114f8 <osMessageQueuePut>
    break;
 8001aee:	e042      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_RESET_ALARM;
 8001af0:	2307      	movs	r3, #7
 8001af2:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001af4:	4b23      	ldr	r3, [pc, #140]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001af6:	6818      	ldr	r0, [r3, #0]
 8001af8:	f107 0114 	add.w	r1, r7, #20
 8001afc:	2300      	movs	r3, #0
 8001afe:	2200      	movs	r2, #0
 8001b00:	f00f fcfa 	bl	80114f8 <osMessageQueuePut>
    break;
 8001b04:	e037      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001b06:	2308      	movs	r3, #8
 8001b08:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001b0c:	6818      	ldr	r0, [r3, #0]
 8001b0e:	f107 0114 	add.w	r1, r7, #20
 8001b12:	2300      	movs	r3, #0
 8001b14:	2200      	movs	r2, #0
 8001b16:	f00f fcef 	bl	80114f8 <osMessageQueuePut>
    break;
 8001b1a:	e02c      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001b1c:	2308      	movs	r3, #8
 8001b1e:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001b20:	4b18      	ldr	r3, [pc, #96]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001b22:	6818      	ldr	r0, [r3, #0]
 8001b24:	f107 0114 	add.w	r1, r7, #20
 8001b28:	2300      	movs	r3, #0
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f00f fce4 	bl	80114f8 <osMessageQueuePut>
    break;
 8001b30:	e021      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001b32:	2308      	movs	r3, #8
 8001b34:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001b36:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001b38:	6818      	ldr	r0, [r3, #0]
 8001b3a:	f107 0114 	add.w	r1, r7, #20
 8001b3e:	2300      	movs	r3, #0
 8001b40:	2200      	movs	r2, #0
 8001b42:	f00f fcd9 	bl	80114f8 <osMessageQueuePut>
    break;
 8001b46:	e016      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001b48:	2308      	movs	r3, #8
 8001b4a:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001b4e:	6818      	ldr	r0, [r3, #0]
 8001b50:	f107 0114 	add.w	r1, r7, #20
 8001b54:	2300      	movs	r3, #0
 8001b56:	2200      	movs	r2, #0
 8001b58:	f00f fcce 	bl	80114f8 <osMessageQueuePut>
    break;
 8001b5c:	e00b      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
    io_msg.cmd = IO_CMD_SENSOR_LOCAL;
 8001b5e:	2308      	movs	r3, #8
 8001b60:	753b      	strb	r3, [r7, #20]
    osMessageQueuePut(IOQueueHandle, &io_msg, 0U, 0U);
 8001b62:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <HAL_GPIO_EXTI_Callback+0x208>)
 8001b64:	6818      	ldr	r0, [r3, #0]
 8001b66:	f107 0114 	add.w	r1, r7, #20
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f00f fcc3 	bl	80114f8 <osMessageQueuePut>
    break;
 8001b72:	e000      	b.n	8001b76 <HAL_GPIO_EXTI_Callback+0x1fa>
  default: break;
 8001b74:	bf00      	nop
  }
}
 8001b76:	bf00      	nop
 8001b78:	3718      	adds	r7, #24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000a9a4 	.word	0x2000a9a4
 8001b84:	2000a9c0 	.word	0x2000a9c0

08001b88 <HAL_SAI_TxHalfCpltCallback>:
/**
 * @brief  Callback: передача половины TX-буфера завершена
 * @param  hsai : указатель на SAI handle
 */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  audio_msg_t audio_msg = {.ptr = &sai_a_buf[0]};
 8001b90:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <HAL_SAI_TxHalfCpltCallback+0x24>)
 8001b92:	60fb      	str	r3, [r7, #12]
  osMessageQueuePut(TxVocoderToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <HAL_SAI_TxHalfCpltCallback+0x28>)
 8001b96:	6818      	ldr	r0, [r3, #0]
 8001b98:	f107 010c 	add.w	r1, r7, #12
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f00f fcaa 	bl	80114f8 <osMessageQueuePut>
}
 8001ba4:	bf00      	nop
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	200033d4 	.word	0x200033d4
 8001bb0:	2000a9ac 	.word	0x2000a9ac

08001bb4 <HAL_SAI_TxCpltCallback>:
/**
 * @brief  Callback: передача полного TX-буфера завершена
 * @param  hsai : указатель на SAI handle
 */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  audio_msg_t audio_msg = {.ptr = &sai_a_buf[AUDIO_SAMPLE_SIZE]};
 8001bbc:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <HAL_SAI_TxCpltCallback+0x24>)
 8001bbe:	60fb      	str	r3, [r7, #12]
  osMessageQueuePut(TxVocoderToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 8001bc0:	4b06      	ldr	r3, [pc, #24]	@ (8001bdc <HAL_SAI_TxCpltCallback+0x28>)
 8001bc2:	6818      	ldr	r0, [r3, #0]
 8001bc4:	f107 010c 	add.w	r1, r7, #12
 8001bc8:	2300      	movs	r3, #0
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f00f fc94 	bl	80114f8 <osMessageQueuePut>
}
 8001bd0:	bf00      	nop
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	20003514 	.word	0x20003514
 8001bdc:	2000a9ac 	.word	0x2000a9ac

08001be0 <HAL_SAI_RxHalfCpltCallback>:
/**
 * @brief  Callback: приём половины RX-буфера завершён
 * @param  hsai : указатель на SAI handle
 */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  if (ptt_state_get() == PTT_ACTIVE)
 8001be8:	f00b f872 	bl	800ccd0 <ptt_state_get>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d120      	bne.n	8001c34 <HAL_SAI_RxHalfCpltCallback+0x54>
  {
    w5500_msg_t w5500_msg = {.w5500_cmd = W5500_CMD_TRANSMIT_SAMPLE, .data_ptr = (uint8_t *)sai_b_buf};
 8001bf2:	f107 030c 	add.w	r3, r7, #12
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
 8001bfc:	609a      	str	r2, [r3, #8]
 8001bfe:	2301      	movs	r3, #1
 8001c00:	733b      	strb	r3, [r7, #12]
 8001c02:	4b0e      	ldr	r3, [pc, #56]	@ (8001c3c <HAL_SAI_RxHalfCpltCallback+0x5c>)
 8001c04:	613b      	str	r3, [r7, #16]
    osMessageQueuePut(W5500QueueHandle, &w5500_msg, 0U, 0U);
 8001c06:	4b0e      	ldr	r3, [pc, #56]	@ (8001c40 <HAL_SAI_RxHalfCpltCallback+0x60>)
 8001c08:	6818      	ldr	r0, [r3, #0]
 8001c0a:	f107 010c 	add.w	r1, r7, #12
 8001c0e:	2300      	movs	r3, #0
 8001c10:	2200      	movs	r2, #0
 8001c12:	f00f fc71 	bl	80114f8 <osMessageQueuePut>
    if (dev_addr_get() == DEV_ADDR_A) // DEV_ADDR_A
 8001c16:	f001 fad3 	bl	80031c0 <dev_addr_get>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d109      	bne.n	8001c34 <HAL_SAI_RxHalfCpltCallback+0x54>
    {
      audio_msg_t audio_msg = {.ptr = sai_b_buf};
 8001c20:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <HAL_SAI_RxHalfCpltCallback+0x5c>)
 8001c22:	60bb      	str	r3, [r7, #8]
      osMessageQueuePut(RxVocoderToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 8001c24:	4b07      	ldr	r3, [pc, #28]	@ (8001c44 <HAL_SAI_RxHalfCpltCallback+0x64>)
 8001c26:	6818      	ldr	r0, [r3, #0]
 8001c28:	f107 0108 	add.w	r1, r7, #8
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f00f fc62 	bl	80114f8 <osMessageQueuePut>
    }
  }
}
 8001c34:	bf00      	nop
 8001c36:	3718      	adds	r7, #24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20003654 	.word	0x20003654
 8001c40:	2000a9a4 	.word	0x2000a9a4
 8001c44:	2000a9a8 	.word	0x2000a9a8

08001c48 <HAL_SAI_RxCpltCallback>:
/**
 * @brief  Callback: приём полного RX-буфера завершён
 * @param  hsai : указатель на SAI handle
 */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if (ptt_state_get() == PTT_ACTIVE)
 8001c50:	f00b f83e 	bl	800ccd0 <ptt_state_get>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d120      	bne.n	8001c9c <HAL_SAI_RxCpltCallback+0x54>
  {
    w5500_msg_t msg = {.w5500_cmd = W5500_CMD_TRANSMIT_SAMPLE, .data_ptr = (uint8_t *)(sai_b_buf + AUDIO_SAMPLE_SIZE)};
 8001c5a:	f107 030c 	add.w	r3, r7, #12
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	2301      	movs	r3, #1
 8001c68:	733b      	strb	r3, [r7, #12]
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca4 <HAL_SAI_RxCpltCallback+0x5c>)
 8001c6c:	613b      	str	r3, [r7, #16]
    osMessageQueuePut(W5500QueueHandle, &msg, 0U, 0U);
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <HAL_SAI_RxCpltCallback+0x60>)
 8001c70:	6818      	ldr	r0, [r3, #0]
 8001c72:	f107 010c 	add.w	r1, r7, #12
 8001c76:	2300      	movs	r3, #0
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f00f fc3d 	bl	80114f8 <osMessageQueuePut>
    if (dev_addr_get() == DEV_ADDR_A) // DEV_ADDR_A
 8001c7e:	f001 fa9f 	bl	80031c0 <dev_addr_get>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d109      	bne.n	8001c9c <HAL_SAI_RxCpltCallback+0x54>
    {
      audio_msg_t audio_msg = {.ptr = &sai_b_buf[AUDIO_SAMPLE_SIZE]};
 8001c88:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_SAI_RxCpltCallback+0x5c>)
 8001c8a:	60bb      	str	r3, [r7, #8]
      osMessageQueuePut(RxVocoderToAudioMixQueueHandle, &audio_msg, 0U, 0U);
 8001c8c:	4b07      	ldr	r3, [pc, #28]	@ (8001cac <HAL_SAI_RxCpltCallback+0x64>)
 8001c8e:	6818      	ldr	r0, [r3, #0]
 8001c90:	f107 0108 	add.w	r1, r7, #8
 8001c94:	2300      	movs	r3, #0
 8001c96:	2200      	movs	r2, #0
 8001c98:	f00f fc2e 	bl	80114f8 <osMessageQueuePut>
    }
  }
}
 8001c9c:	bf00      	nop
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	20003794 	.word	0x20003794
 8001ca8:	2000a9a4 	.word	0x2000a9a4
 8001cac:	2000a9a8 	.word	0x2000a9a8

08001cb0 <device_delay_ms>:

void device_delay_ms(uint32_t ms)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  osDelay(ms);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f00f f8b5 	bl	8010e28 <osDelay>
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <ethernet_delay>:

void ethernet_delay(uint32_t ms)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b082      	sub	sp, #8
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  osDelay(ms);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f00f f8aa 	bl	8010e28 <osDelay>
}
 8001cd4:	bf00      	nop
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <timer_call_start>:

void timer_call_start(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  osTimerStart(CallLedTimerHandle, 200);
 8001ce0:	4b03      	ldr	r3, [pc, #12]	@ (8001cf0 <timer_call_start+0x14>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	21c8      	movs	r1, #200	@ 0xc8
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f00f f966 	bl	8010fb8 <osTimerStart>
}
 8001cec:	bf00      	nop
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	2000a9c4 	.word	0x2000a9c4

08001cf4 <timer_call_stop>:

void timer_call_stop(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  osTimerStop(CallLedTimerHandle);
 8001cf8:	4b03      	ldr	r3, [pc, #12]	@ (8001d08 <timer_call_stop+0x14>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f00f f99b 	bl	8011038 <osTimerStop>
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	2000a9c4 	.word	0x2000a9c4

08001d0c <all_tasks_alive>:

static uint8_t all_tasks_alive(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
  for (int i = 0; i < NUM_TASKS; i++)
 8001d12:	2300      	movs	r3, #0
 8001d14:	607b      	str	r3, [r7, #4]
 8001d16:	e00b      	b.n	8001d30 <all_tasks_alive+0x24>
  {
    if (task_alive[i] == 0)
 8001d18:	4a11      	ldr	r2, [pc, #68]	@ (8001d60 <all_tasks_alive+0x54>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <all_tasks_alive+0x1e>
    {
      return 0; // хотя бы одна задача не обновила heartbeat
 8001d26:	2300      	movs	r3, #0
 8001d28:	e014      	b.n	8001d54 <all_tasks_alive+0x48>
  for (int i = 0; i < NUM_TASKS; i++)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b03      	cmp	r3, #3
 8001d34:	ddf0      	ble.n	8001d18 <all_tasks_alive+0xc>
    }
  }

  // Все задачи живы → обнуляем флаги для следующего интервала
  for (int i = 0; i < NUM_TASKS; i++)
 8001d36:	2300      	movs	r3, #0
 8001d38:	603b      	str	r3, [r7, #0]
 8001d3a:	e007      	b.n	8001d4c <all_tasks_alive+0x40>
  {
    task_alive[i] = 0;
 8001d3c:	4a08      	ldr	r2, [pc, #32]	@ (8001d60 <all_tasks_alive+0x54>)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	4413      	add	r3, r2
 8001d42:	2200      	movs	r2, #0
 8001d44:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < NUM_TASKS; i++)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	ddf4      	ble.n	8001d3c <all_tasks_alive+0x30>
  }

  return 1; // все задачи живы
 8001d52:	2301      	movs	r3, #1
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	20003150 	.word	0x20003150

08001d64 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08e      	sub	sp, #56	@ 0x38
 8001d68:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]
 8001d76:	60da      	str	r2, [r3, #12]
 8001d78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d7a:	4bbb      	ldr	r3, [pc, #748]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7e:	4aba      	ldr	r2, [pc, #744]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001d80:	f043 0310 	orr.w	r3, r3, #16
 8001d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d86:	4bb8      	ldr	r3, [pc, #736]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8a:	f003 0310 	and.w	r3, r3, #16
 8001d8e:	623b      	str	r3, [r7, #32]
 8001d90:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d92:	4bb5      	ldr	r3, [pc, #724]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	4ab4      	ldr	r2, [pc, #720]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001d98:	f043 0304 	orr.w	r3, r3, #4
 8001d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d9e:	4bb2      	ldr	r3, [pc, #712]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	f003 0304 	and.w	r3, r3, #4
 8001da6:	61fb      	str	r3, [r7, #28]
 8001da8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001daa:	4baf      	ldr	r3, [pc, #700]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4aae      	ldr	r2, [pc, #696]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001db0:	f043 0320 	orr.w	r3, r3, #32
 8001db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db6:	4bac      	ldr	r3, [pc, #688]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	f003 0320 	and.w	r3, r3, #32
 8001dbe:	61bb      	str	r3, [r7, #24]
 8001dc0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dc2:	4ba9      	ldr	r3, [pc, #676]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	4aa8      	ldr	r2, [pc, #672]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001dc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dce:	4ba6      	ldr	r3, [pc, #664]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd6:	617b      	str	r3, [r7, #20]
 8001dd8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dda:	4ba3      	ldr	r3, [pc, #652]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4aa2      	ldr	r2, [pc, #648]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4ba0      	ldr	r3, [pc, #640]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001df2:	4b9d      	ldr	r3, [pc, #628]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a9c      	ldr	r2, [pc, #624]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001df8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b9a      	ldr	r3, [pc, #616]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0a:	4b97      	ldr	r3, [pc, #604]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	4a96      	ldr	r2, [pc, #600]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001e10:	f043 0302 	orr.w	r3, r3, #2
 8001e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e16:	4b94      	ldr	r3, [pc, #592]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	60bb      	str	r3, [r7, #8]
 8001e20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e22:	4b91      	ldr	r3, [pc, #580]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	4a90      	ldr	r2, [pc, #576]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001e28:	f043 0308 	orr.w	r3, r3, #8
 8001e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2e:	4b8e      	ldr	r3, [pc, #568]	@ (8002068 <MX_GPIO_Init+0x304>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PCM_PUI_Pin|W5500_RESET_Pin, GPIO_PIN_RESET);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f242 0120 	movw	r1, #8224	@ 0x2020
 8001e40:	488a      	ldr	r0, [pc, #552]	@ (800206c <MX_GPIO_Init+0x308>)
 8001e42:	f002 fe3d 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SP_Pin|HP_Pin|MIC_Pin, GPIO_PIN_SET);
 8001e46:	2201      	movs	r2, #1
 8001e48:	2123      	movs	r1, #35	@ 0x23
 8001e4a:	4889      	ldr	r0, [pc, #548]	@ (8002070 <MX_GPIO_Init+0x30c>)
 8001e4c:	f002 fe38 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MIC_A_R_Pin|GAIN_Pin, GPIO_PIN_RESET);
 8001e50:	2200      	movs	r2, #0
 8001e52:	210c      	movs	r1, #12
 8001e54:	4886      	ldr	r0, [pc, #536]	@ (8002070 <MX_GPIO_Init+0x30c>)
 8001e56:	f002 fe33 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_RESET);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2110      	movs	r1, #16
 8001e5e:	4885      	ldr	r0, [pc, #532]	@ (8002074 <MX_GPIO_Init+0x310>)
 8001e60:	f002 fe2e 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GROUP_SENSOR_Pin|LED_SENSOR_1_Pin|LED_SENSOR_2_Pin|LED_SENSOR_3_Pin
 8001e64:	2201      	movs	r2, #1
 8001e66:	f44f 417c 	mov.w	r1, #64512	@ 0xfc00
 8001e6a:	4883      	ldr	r0, [pc, #524]	@ (8002078 <MX_GPIO_Init+0x314>)
 8001e6c:	f002 fe28 	bl	8004ac0 <HAL_GPIO_WritePin>
                          |LED_SENSOR_4_Pin|LED_SENSOR_5_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ALARM_GPIO_Port, LED_ALARM_Pin, GPIO_PIN_SET);
 8001e70:	2201      	movs	r2, #1
 8001e72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e76:	4881      	ldr	r0, [pc, #516]	@ (800207c <MX_GPIO_Init+0x318>)
 8001e78:	f002 fe22 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_SD_CARD_Pin|LED_CALL_Pin, GPIO_PIN_RESET);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001e82:	487e      	ldr	r0, [pc, #504]	@ (800207c <MX_GPIO_Init+0x318>)
 8001e84:	f002 fe1c 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BCLKR_CTRL_GPIO_Port, BCLKR_CTRL_Pin, GPIO_PIN_RESET);
 8001e88:	2200      	movs	r2, #0
 8001e8a:	2102      	movs	r1, #2
 8001e8c:	487c      	ldr	r0, [pc, #496]	@ (8002080 <MX_GPIO_Init+0x31c>)
 8001e8e:	f002 fe17 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCM_PUI_Pin W5500_RESET_Pin */
  GPIO_InitStruct.Pin = PCM_PUI_Pin|W5500_RESET_Pin;
 8001e92:	f242 0320 	movw	r3, #8224	@ 0x2020
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4870      	ldr	r0, [pc, #448]	@ (800206c <MX_GPIO_Init+0x308>)
 8001eac:	f002 fb38 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pins : SP_Pin MIC_A_R_Pin GAIN_Pin MIC_Pin */
  GPIO_InitStruct.Pin = SP_Pin|MIC_A_R_Pin|GAIN_Pin|MIC_Pin;
 8001eb0:	232d      	movs	r3, #45	@ 0x2d
 8001eb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	486a      	ldr	r0, [pc, #424]	@ (8002070 <MX_GPIO_Init+0x30c>)
 8001ec8:	f002 fb2a 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pin : HP_Pin */
  GPIO_InitStruct.Pin = HP_Pin;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001ed0:	2311      	movs	r3, #17
 8001ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(HP_GPIO_Port, &GPIO_InitStruct);
 8001edc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4863      	ldr	r0, [pc, #396]	@ (8002070 <MX_GPIO_Init+0x30c>)
 8001ee4:	f002 fb1c 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PTT_Pin */
  GPIO_InitStruct.Pin = PTT_Pin;
 8001ee8:	2310      	movs	r3, #16
 8001eea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001eec:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PTT_GPIO_Port, &GPIO_InitStruct);
 8001ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001efa:	4619      	mov	r1, r3
 8001efc:	485c      	ldr	r0, [pc, #368]	@ (8002070 <MX_GPIO_Init+0x30c>)
 8001efe:	f002 fb0f 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pin : DEV_ADDR_Pin */
  GPIO_InitStruct.Pin = DEV_ADDR_Pin;
 8001f02:	2340      	movs	r3, #64	@ 0x40
 8001f04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f06:	2300      	movs	r3, #0
 8001f08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(DEV_ADDR_GPIO_Port, &GPIO_InitStruct);
 8001f0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f12:	4619      	mov	r1, r3
 8001f14:	4856      	ldr	r0, [pc, #344]	@ (8002070 <MX_GPIO_Init+0x30c>)
 8001f16:	f002 fb03 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CD_Pin */
  GPIO_InitStruct.Pin = SD_CD_Pin;
 8001f1a:	2304      	movs	r3, #4
 8001f1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f1e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001f22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f24:	2301      	movs	r3, #1
 8001f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 8001f28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	484f      	ldr	r0, [pc, #316]	@ (800206c <MX_GPIO_Init+0x308>)
 8001f30:	f002 faf6 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_IRQ_Pin */
  GPIO_InitStruct.Pin = W5500_IRQ_Pin;
 8001f34:	2301      	movs	r3, #1
 8001f36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f38:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(W5500_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f46:	4619      	mov	r1, r3
 8001f48:	484a      	ldr	r0, [pc, #296]	@ (8002074 <MX_GPIO_Init+0x310>)
 8001f4a:	f002 fae9 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_NSS_Pin */
  GPIO_InitStruct.Pin = W5500_NSS_Pin;
 8001f4e:	2310      	movs	r3, #16
 8001f50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f52:	2301      	movs	r3, #1
 8001f54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(W5500_NSS_GPIO_Port, &GPIO_InitStruct);
 8001f5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f62:	4619      	mov	r1, r3
 8001f64:	4843      	ldr	r0, [pc, #268]	@ (8002074 <MX_GPIO_Init+0x310>)
 8001f66:	f002 fadb 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pin : LOW_BATTERY_Pin */
  GPIO_InitStruct.Pin = LOW_BATTERY_Pin;
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f6e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(LOW_BATTERY_GPIO_Port, &GPIO_InitStruct);
 8001f78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4841      	ldr	r0, [pc, #260]	@ (8002084 <MX_GPIO_Init+0x320>)
 8001f80:	f002 face 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pins : CALL_BTN_Pin SENSOR_1_Pin SENSOR_2_Pin SENSOR_3_Pin
                           SENSOR_4_Pin SENSOR_5_Pin */
  GPIO_InitStruct.Pin = CALL_BTN_Pin|SENSOR_1_Pin|SENSOR_2_Pin|SENSOR_3_Pin
 8001f84:	f44f 4379 	mov.w	r3, #63744	@ 0xf900
 8001f88:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SENSOR_4_Pin|SENSOR_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f8a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f90:	2301      	movs	r3, #1
 8001f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4839      	ldr	r0, [pc, #228]	@ (8002080 <MX_GPIO_Init+0x31c>)
 8001f9c:	f002 fac0 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pins : ALARM_BTN_Pin RESET_ALARM_BTN_Pin */
  GPIO_InitStruct.Pin = ALARM_BTN_Pin|RESET_ALARM_BTN_Pin;
 8001fa0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fa6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001faa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fac:	2301      	movs	r3, #1
 8001fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4832      	ldr	r0, [pc, #200]	@ (8002080 <MX_GPIO_Init+0x31c>)
 8001fb8:	f002 fab2 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GROUP_SENSOR_Pin LED_SENSOR_1_Pin LED_SENSOR_2_Pin LED_SENSOR_3_Pin
                           LED_SENSOR_4_Pin LED_SENSOR_5_Pin */
  GPIO_InitStruct.Pin = LED_GROUP_SENSOR_Pin|LED_SENSOR_1_Pin|LED_SENSOR_2_Pin|LED_SENSOR_3_Pin
 8001fbc:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001fc0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_SENSOR_4_Pin|LED_SENSOR_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4828      	ldr	r0, [pc, #160]	@ (8002078 <MX_GPIO_Init+0x314>)
 8001fd6:	f002 faa3 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ALARM_Pin LED_SD_CARD_Pin LED_CALL_Pin */
  GPIO_InitStruct.Pin = LED_ALARM_Pin|LED_SD_CARD_Pin|LED_CALL_Pin;
 8001fda:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001fde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4822      	ldr	r0, [pc, #136]	@ (800207c <MX_GPIO_Init+0x318>)
 8001ff4:	f002 fa94 	bl	8004520 <HAL_GPIO_Init>

  /*Configure GPIO pin : BCLKR_CTRL_Pin */
  GPIO_InitStruct.Pin = BCLKR_CTRL_Pin;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002000:	2300      	movs	r3, #0
 8002002:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002004:	2300      	movs	r3, #0
 8002006:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BCLKR_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002008:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800200c:	4619      	mov	r1, r3
 800200e:	481c      	ldr	r0, [pc, #112]	@ (8002080 <MX_GPIO_Init+0x31c>)
 8002010:	f002 fa86 	bl	8004520 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002014:	2200      	movs	r2, #0
 8002016:	2105      	movs	r1, #5
 8002018:	2006      	movs	r0, #6
 800201a:	f001 fd5d 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800201e:	2006      	movs	r0, #6
 8002020:	f001 fd76 	bl	8003b10 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002024:	2200      	movs	r2, #0
 8002026:	2105      	movs	r1, #5
 8002028:	2007      	movs	r0, #7
 800202a:	f001 fd55 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800202e:	2007      	movs	r0, #7
 8002030:	f001 fd6e 	bl	8003b10 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002034:	2200      	movs	r2, #0
 8002036:	2105      	movs	r1, #5
 8002038:	2008      	movs	r0, #8
 800203a:	f001 fd4d 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800203e:	2008      	movs	r0, #8
 8002040:	f001 fd66 	bl	8003b10 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002044:	2200      	movs	r2, #0
 8002046:	2105      	movs	r1, #5
 8002048:	200a      	movs	r0, #10
 800204a:	f001 fd45 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800204e:	200a      	movs	r0, #10
 8002050:	f001 fd5e 	bl	8003b10 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002054:	2200      	movs	r2, #0
 8002056:	2105      	movs	r1, #5
 8002058:	2017      	movs	r0, #23
 800205a:	f001 fd3d 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800205e:	2017      	movs	r0, #23
 8002060:	f001 fd56 	bl	8003b10 <HAL_NVIC_EnableIRQ>
 8002064:	e010      	b.n	8002088 <MX_GPIO_Init+0x324>
 8002066:	bf00      	nop
 8002068:	40023800 	.word	0x40023800
 800206c:	40020800 	.word	0x40020800
 8002070:	40021400 	.word	0x40021400
 8002074:	40020000 	.word	0x40020000
 8002078:	40020400 	.word	0x40020400
 800207c:	40020c00 	.word	0x40020c00
 8002080:	40021000 	.word	0x40021000
 8002084:	40021800 	.word	0x40021800

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002088:	2200      	movs	r2, #0
 800208a:	2105      	movs	r1, #5
 800208c:	2028      	movs	r0, #40	@ 0x28
 800208e:	f001 fd23 	bl	8003ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002092:	2028      	movs	r0, #40	@ 0x28
 8002094:	f001 fd3c 	bl	8003b10 <HAL_NVIC_EnableIRQ>

}
 8002098:	bf00      	nop
 800209a:	3738      	adds	r7, #56	@ 0x38
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80020a4:	4b0b      	ldr	r3, [pc, #44]	@ (80020d4 <MX_IWDG_Init+0x34>)
 80020a6:	4a0c      	ldr	r2, [pc, #48]	@ (80020d8 <MX_IWDG_Init+0x38>)
 80020a8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80020aa:	4b0a      	ldr	r3, [pc, #40]	@ (80020d4 <MX_IWDG_Init+0x34>)
 80020ac:	2203      	movs	r2, #3
 80020ae:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 999;
 80020b0:	4b08      	ldr	r3, [pc, #32]	@ (80020d4 <MX_IWDG_Init+0x34>)
 80020b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020b6:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80020b8:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <MX_IWDG_Init+0x34>)
 80020ba:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80020be:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80020c0:	4804      	ldr	r0, [pc, #16]	@ (80020d4 <MX_IWDG_Init+0x34>)
 80020c2:	f002 fd49 	bl	8004b58 <HAL_IWDG_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80020cc:	f000 f96a 	bl	80023a4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80020d0:	bf00      	nop
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	2000a9cc 	.word	0x2000a9cc
 80020d8:	40003000 	.word	0x40003000

080020dc <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80020e0:	f3bf 8f4f 	dsb	sy
}
 80020e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80020e6:	f3bf 8f6f 	isb	sy
}
 80020ea:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80020ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002124 <SCB_EnableICache+0x48>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80020f4:	f3bf 8f4f 	dsb	sy
}
 80020f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80020fa:	f3bf 8f6f 	isb	sy
}
 80020fe:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002100:	4b08      	ldr	r3, [pc, #32]	@ (8002124 <SCB_EnableICache+0x48>)
 8002102:	695b      	ldr	r3, [r3, #20]
 8002104:	4a07      	ldr	r2, [pc, #28]	@ (8002124 <SCB_EnableICache+0x48>)
 8002106:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800210a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800210c:	f3bf 8f4f 	dsb	sy
}
 8002110:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002112:	f3bf 8f6f 	isb	sy
}
 8002116:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	e000ed00 	.word	0xe000ed00

08002128 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800212e:	4b1f      	ldr	r3, [pc, #124]	@ (80021ac <SCB_EnableDCache+0x84>)
 8002130:	2200      	movs	r2, #0
 8002132:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002136:	f3bf 8f4f 	dsb	sy
}
 800213a:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800213c:	4b1b      	ldr	r3, [pc, #108]	@ (80021ac <SCB_EnableDCache+0x84>)
 800213e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002142:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	0b5b      	lsrs	r3, r3, #13
 8002148:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800214c:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	08db      	lsrs	r3, r3, #3
 8002152:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002156:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	015a      	lsls	r2, r3, #5
 800215c:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8002160:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002166:	4911      	ldr	r1, [pc, #68]	@ (80021ac <SCB_EnableDCache+0x84>)
 8002168:	4313      	orrs	r3, r2
 800216a:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	1e5a      	subs	r2, r3, #1
 8002172:	60ba      	str	r2, [r7, #8]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1ef      	bne.n	8002158 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	1e5a      	subs	r2, r3, #1
 800217c:	60fa      	str	r2, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1e5      	bne.n	800214e <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8002182:	f3bf 8f4f 	dsb	sy
}
 8002186:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002188:	4b08      	ldr	r3, [pc, #32]	@ (80021ac <SCB_EnableDCache+0x84>)
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	4a07      	ldr	r2, [pc, #28]	@ (80021ac <SCB_EnableDCache+0x84>)
 800218e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002192:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002194:	f3bf 8f4f 	dsb	sy
}
 8002198:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800219a:	f3bf 8f6f 	isb	sy
}
 800219e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80021b4:	f000 f8b7 	bl	8002326 <MPU_Config>

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80021b8:	f7ff ff90 	bl	80020dc <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80021bc:	f7ff ffb4 	bl	8002128 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021c0:	f001 fb5c 	bl	800387c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021c4:	f000 f818 	bl	80021f8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80021c8:	f000 f886 	bl	80022d8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021cc:	f7ff fdca 	bl	8001d64 <MX_GPIO_Init>
  MX_DMA_Init();
 80021d0:	f7fe fa90 	bl	80006f4 <MX_DMA_Init>
  MX_SAI1_Init();
 80021d4:	f000 f974 	bl	80024c0 <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 80021d8:	f000 fb24 	bl	8002824 <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 80021dc:	f000 fc98 	bl	8002b10 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80021e0:	f000 feac 	bl	8002f3c <MX_USART1_UART_Init>
  MX_RTC_Init();
 80021e4:	f000 f8e4 	bl	80023b0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80021e8:	f00e fcc4 	bl	8010b74 <osKernelInitialize>
  MX_FREERTOS_Init();
 80021ec:	f7fe fe96 	bl	8000f1c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80021f0:	f00e fd16 	bl	8010c20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021f4:	bf00      	nop
 80021f6:	e7fd      	b.n	80021f4 <main+0x44>

080021f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b094      	sub	sp, #80	@ 0x50
 80021fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021fe:	f107 0320 	add.w	r3, r7, #32
 8002202:	2230      	movs	r2, #48	@ 0x30
 8002204:	2100      	movs	r1, #0
 8002206:	4618      	mov	r0, r3
 8002208:	f012 fd94 	bl	8014d34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800220c:	f107 030c 	add.w	r3, r7, #12
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800221c:	4b2c      	ldr	r3, [pc, #176]	@ (80022d0 <SystemClock_Config+0xd8>)
 800221e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002220:	4a2b      	ldr	r2, [pc, #172]	@ (80022d0 <SystemClock_Config+0xd8>)
 8002222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002226:	6413      	str	r3, [r2, #64]	@ 0x40
 8002228:	4b29      	ldr	r3, [pc, #164]	@ (80022d0 <SystemClock_Config+0xd8>)
 800222a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002234:	4b27      	ldr	r3, [pc, #156]	@ (80022d4 <SystemClock_Config+0xdc>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a26      	ldr	r2, [pc, #152]	@ (80022d4 <SystemClock_Config+0xdc>)
 800223a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800223e:	6013      	str	r3, [r2, #0]
 8002240:	4b24      	ldr	r3, [pc, #144]	@ (80022d4 <SystemClock_Config+0xdc>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002248:	607b      	str	r3, [r7, #4]
 800224a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800224c:	2309      	movs	r3, #9
 800224e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002250:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002256:	2301      	movs	r3, #1
 8002258:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800225a:	2302      	movs	r3, #2
 800225c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800225e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002262:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002264:	2319      	movs	r3, #25
 8002266:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002268:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 800226c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800226e:	2302      	movs	r3, #2
 8002270:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002272:	2309      	movs	r3, #9
 8002274:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002276:	f107 0320 	add.w	r3, r7, #32
 800227a:	4618      	mov	r0, r3
 800227c:	f002 fd1e 	bl	8004cbc <HAL_RCC_OscConfig>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002286:	f000 f88d 	bl	80023a4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800228a:	f002 fcc7 	bl	8004c1c <HAL_PWREx_EnableOverDrive>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002294:	f000 f886 	bl	80023a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002298:	230f      	movs	r3, #15
 800229a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800229c:	2302      	movs	r3, #2
 800229e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022a0:	2300      	movs	r3, #0
 80022a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80022a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80022aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80022b0:	f107 030c 	add.w	r3, r7, #12
 80022b4:	2107      	movs	r1, #7
 80022b6:	4618      	mov	r0, r3
 80022b8:	f002 ffa4 	bl	8005204 <HAL_RCC_ClockConfig>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80022c2:	f000 f86f 	bl	80023a4 <Error_Handler>
  }
}
 80022c6:	bf00      	nop
 80022c8:	3750      	adds	r7, #80	@ 0x50
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40007000 	.word	0x40007000

080022d8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b0a2      	sub	sp, #136	@ 0x88
 80022dc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022de:	1d3b      	adds	r3, r7, #4
 80022e0:	2284      	movs	r2, #132	@ 0x84
 80022e2:	2100      	movs	r1, #0
 80022e4:	4618      	mov	r0, r3
 80022e6:	f012 fd25 	bl	8014d34 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_CLK48;
 80022ea:	f44f 1320 	mov.w	r3, #2621440	@ 0x280000
 80022ee:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 128;
 80022f0:	2380      	movs	r3, #128	@ 0x80
 80022f2:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80022f4:	2302      	movs	r3, #2
 80022f6:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 10;
 80022f8:	230a      	movs	r3, #10
 80022fa:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80022fc:	2300      	movs	r3, #0
 80022fe:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 25;
 8002300:	2319      	movs	r3, #25
 8002302:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002304:	2300      	movs	r3, #0
 8002306:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 8002308:	2300      	movs	r3, #0
 800230a:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800230c:	1d3b      	adds	r3, r7, #4
 800230e:	4618      	mov	r0, r3
 8002310:	f003 f990 	bl	8005634 <HAL_RCCEx_PeriphCLKConfig>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <PeriphCommonClock_Config+0x46>
  {
    Error_Handler();
 800231a:	f000 f843 	bl	80023a4 <Error_Handler>
  }
}
 800231e:	bf00      	nop
 8002320:	3788      	adds	r7, #136	@ 0x88
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b084      	sub	sp, #16
 800232a:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800232c:	463b      	mov	r3, r7
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	605a      	str	r2, [r3, #4]
 8002334:	609a      	str	r2, [r3, #8]
 8002336:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002338:	f001 fc06 	bl	8003b48 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800233c:	2301      	movs	r3, #1
 800233e:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002340:	2300      	movs	r3, #0
 8002342:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002344:	2300      	movs	r3, #0
 8002346:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002348:	231f      	movs	r3, #31
 800234a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800234c:	2387      	movs	r3, #135	@ 0x87
 800234e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002350:	2300      	movs	r3, #0
 8002352:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002354:	2300      	movs	r3, #0
 8002356:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002358:	2301      	movs	r3, #1
 800235a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800235c:	2301      	movs	r3, #1
 800235e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002360:	2300      	movs	r3, #0
 8002362:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002364:	2300      	movs	r3, #0
 8002366:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002368:	463b      	mov	r3, r7
 800236a:	4618      	mov	r0, r3
 800236c:	f001 fc24 	bl	8003bb8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002370:	2004      	movs	r0, #4
 8002372:	f001 fc01 	bl	8003b78 <HAL_MPU_Enable>

}
 8002376:	bf00      	nop
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
	...

08002380 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a04      	ldr	r2, [pc, #16]	@ (80023a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d101      	bne.n	8002396 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002392:	f001 fa81 	bl	8003898 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002396:	bf00      	nop
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40001000 	.word	0x40001000

080023a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80023a8:	b672      	cpsid	i
}
 80023aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023ac:	bf00      	nop
 80023ae:	e7fd      	b.n	80023ac <Error_Handler+0x8>

080023b0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80023c4:	2300      	movs	r3, #0
 80023c6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80023c8:	4b24      	ldr	r3, [pc, #144]	@ (800245c <MX_RTC_Init+0xac>)
 80023ca:	4a25      	ldr	r2, [pc, #148]	@ (8002460 <MX_RTC_Init+0xb0>)
 80023cc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80023ce:	4b23      	ldr	r3, [pc, #140]	@ (800245c <MX_RTC_Init+0xac>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80023d4:	4b21      	ldr	r3, [pc, #132]	@ (800245c <MX_RTC_Init+0xac>)
 80023d6:	227f      	movs	r2, #127	@ 0x7f
 80023d8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80023da:	4b20      	ldr	r3, [pc, #128]	@ (800245c <MX_RTC_Init+0xac>)
 80023dc:	22ff      	movs	r2, #255	@ 0xff
 80023de:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80023e0:	4b1e      	ldr	r3, [pc, #120]	@ (800245c <MX_RTC_Init+0xac>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80023e6:	4b1d      	ldr	r3, [pc, #116]	@ (800245c <MX_RTC_Init+0xac>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80023ec:	4b1b      	ldr	r3, [pc, #108]	@ (800245c <MX_RTC_Init+0xac>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80023f2:	481a      	ldr	r0, [pc, #104]	@ (800245c <MX_RTC_Init+0xac>)
 80023f4:	f003 fe4e 	bl	8006094 <HAL_RTC_Init>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80023fe:	f7ff ffd1 	bl	80023a4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002402:	2300      	movs	r3, #0
 8002404:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002406:	2300      	movs	r3, #0
 8002408:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800240a:	2300      	movs	r3, #0
 800240c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800240e:	2300      	movs	r3, #0
 8002410:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002416:	1d3b      	adds	r3, r7, #4
 8002418:	2201      	movs	r2, #1
 800241a:	4619      	mov	r1, r3
 800241c:	480f      	ldr	r0, [pc, #60]	@ (800245c <MX_RTC_Init+0xac>)
 800241e:	f003 febb 	bl	8006198 <HAL_RTC_SetTime>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002428:	f7ff ffbc 	bl	80023a4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800242c:	2301      	movs	r3, #1
 800242e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002430:	2301      	movs	r3, #1
 8002432:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002434:	2301      	movs	r3, #1
 8002436:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002438:	2300      	movs	r3, #0
 800243a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800243c:	463b      	mov	r3, r7
 800243e:	2201      	movs	r2, #1
 8002440:	4619      	mov	r1, r3
 8002442:	4806      	ldr	r0, [pc, #24]	@ (800245c <MX_RTC_Init+0xac>)
 8002444:	f003 ffa0 	bl	8006388 <HAL_RTC_SetDate>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800244e:	f7ff ffa9 	bl	80023a4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002452:	bf00      	nop
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	2000a9dc 	.word	0x2000a9dc
 8002460:	40002800 	.word	0x40002800

08002464 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b0a4      	sub	sp, #144	@ 0x90
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800246c:	f107 030c 	add.w	r3, r7, #12
 8002470:	2284      	movs	r2, #132	@ 0x84
 8002472:	2100      	movs	r1, #0
 8002474:	4618      	mov	r0, r3
 8002476:	f012 fc5d 	bl	8014d34 <memset>
  if(rtcHandle->Instance==RTC)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a0e      	ldr	r2, [pc, #56]	@ (80024b8 <HAL_RTC_MspInit+0x54>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d114      	bne.n	80024ae <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002484:	2320      	movs	r3, #32
 8002486:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002488:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800248c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800248e:	f107 030c 	add.w	r3, r7, #12
 8002492:	4618      	mov	r0, r3
 8002494:	f003 f8ce 	bl	8005634 <HAL_RCCEx_PeriphCLKConfig>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800249e:	f7ff ff81 	bl	80023a4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80024a2:	4b06      	ldr	r3, [pc, #24]	@ (80024bc <HAL_RTC_MspInit+0x58>)
 80024a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a6:	4a05      	ldr	r2, [pc, #20]	@ (80024bc <HAL_RTC_MspInit+0x58>)
 80024a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024ac:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80024ae:	bf00      	nop
 80024b0:	3790      	adds	r7, #144	@ 0x90
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40002800 	.word	0x40002800
 80024bc:	40023800 	.word	0x40023800

080024c0 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80024c4:	4b54      	ldr	r3, [pc, #336]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024c6:	4a55      	ldr	r2, [pc, #340]	@ (800261c <MX_SAI1_Init+0x15c>)
 80024c8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80024ca:	4b53      	ldr	r3, [pc, #332]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80024d0:	4b51      	ldr	r3, [pc, #324]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 80024d6:	4b50      	ldr	r3, [pc, #320]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024d8:	2280      	movs	r2, #128	@ 0x80
 80024da:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80024dc:	4b4e      	ldr	r3, [pc, #312]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024de:	2200      	movs	r2, #0
 80024e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80024e2:	4b4d      	ldr	r3, [pc, #308]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024e4:	2201      	movs	r2, #1
 80024e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80024e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80024ee:	4b4a      	ldr	r3, [pc, #296]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_DISABLE;
 80024f4:	4b48      	ldr	r3, [pc, #288]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024f6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80024fa:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80024fc:	4b46      	ldr	r3, [pc, #280]	@ (8002618 <MX_SAI1_Init+0x158>)
 80024fe:	2200      	movs	r2, #0
 8002500:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_8K;
 8002502:	4b45      	ldr	r3, [pc, #276]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002504:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8002508:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800250a:	4b43      	ldr	r3, [pc, #268]	@ (8002618 <MX_SAI1_Init+0x158>)
 800250c:	2200      	movs	r2, #0
 800250e:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8002510:	4b41      	ldr	r3, [pc, #260]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002512:	2200      	movs	r2, #0
 8002514:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002516:	4b40      	ldr	r3, [pc, #256]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002518:	2200      	movs	r2, #0
 800251a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800251c:	4b3e      	ldr	r3, [pc, #248]	@ (8002618 <MX_SAI1_Init+0x158>)
 800251e:	2200      	movs	r2, #0
 8002520:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 64;
 8002522:	4b3d      	ldr	r3, [pc, #244]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002524:	2240      	movs	r2, #64	@ 0x40
 8002526:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8002528:	4b3b      	ldr	r3, [pc, #236]	@ (8002618 <MX_SAI1_Init+0x158>)
 800252a:	2201      	movs	r2, #1
 800252c:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800252e:	4b3a      	ldr	r3, [pc, #232]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002530:	2200      	movs	r2, #0
 8002532:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8002534:	4b38      	ldr	r3, [pc, #224]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002536:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800253a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 800253c:	4b36      	ldr	r3, [pc, #216]	@ (8002618 <MX_SAI1_Init+0x158>)
 800253e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002542:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8002544:	4b34      	ldr	r3, [pc, #208]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002546:	2200      	movs	r2, #0
 8002548:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800254a:	4b33      	ldr	r3, [pc, #204]	@ (8002618 <MX_SAI1_Init+0x158>)
 800254c:	2200      	movs	r2, #0
 800254e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8002550:	4b31      	ldr	r3, [pc, #196]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002552:	2201      	movs	r2, #1
 8002554:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x0000FFFF;
 8002556:	4b30      	ldr	r3, [pc, #192]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002558:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800255c:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800255e:	482e      	ldr	r0, [pc, #184]	@ (8002618 <MX_SAI1_Init+0x158>)
 8002560:	f004 f8a4 	bl	80066ac <HAL_SAI_Init>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_SAI1_Init+0xae>
  {
    Error_Handler();
 800256a:	f7ff ff1b 	bl	80023a4 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 800256e:	4b2c      	ldr	r3, [pc, #176]	@ (8002620 <MX_SAI1_Init+0x160>)
 8002570:	4a2c      	ldr	r2, [pc, #176]	@ (8002624 <MX_SAI1_Init+0x164>)
 8002572:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002574:	4b2a      	ldr	r3, [pc, #168]	@ (8002620 <MX_SAI1_Init+0x160>)
 8002576:	2200      	movs	r2, #0
 8002578:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_RX;
 800257a:	4b29      	ldr	r3, [pc, #164]	@ (8002620 <MX_SAI1_Init+0x160>)
 800257c:	2201      	movs	r2, #1
 800257e:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_16;
 8002580:	4b27      	ldr	r3, [pc, #156]	@ (8002620 <MX_SAI1_Init+0x160>)
 8002582:	2280      	movs	r2, #128	@ 0x80
 8002584:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002586:	4b26      	ldr	r3, [pc, #152]	@ (8002620 <MX_SAI1_Init+0x160>)
 8002588:	2200      	movs	r2, #0
 800258a:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800258c:	4b24      	ldr	r3, [pc, #144]	@ (8002620 <MX_SAI1_Init+0x160>)
 800258e:	2200      	movs	r2, #0
 8002590:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002592:	4b23      	ldr	r3, [pc, #140]	@ (8002620 <MX_SAI1_Init+0x160>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002598:	4b21      	ldr	r3, [pc, #132]	@ (8002620 <MX_SAI1_Init+0x160>)
 800259a:	2200      	movs	r2, #0
 800259c:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_DISABLE;
 800259e:	4b20      	ldr	r3, [pc, #128]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025a0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80025a4:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80025a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_8K;
 80025ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025ae:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80025b2:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80025b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 80025ba:	4b19      	ldr	r3, [pc, #100]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025bc:	2200      	movs	r2, #0
 80025be:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 80025c0:	4b17      	ldr	r3, [pc, #92]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.FrameInit.FrameLength = 64;
 80025c6:	4b16      	ldr	r3, [pc, #88]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025c8:	2240      	movs	r2, #64	@ 0x40
 80025ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80025cc:	4b14      	ldr	r3, [pc, #80]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025ce:	2201      	movs	r2, #1
 80025d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80025d2:	4b13      	ldr	r3, [pc, #76]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80025d8:	4b11      	ldr	r3, [pc, #68]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025da:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80025e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025e2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80025e6:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80025e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80025ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80025f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025f6:	2201      	movs	r2, #1
 80025f8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x0000FFFF;
 80025fa:	4b09      	ldr	r3, [pc, #36]	@ (8002620 <MX_SAI1_Init+0x160>)
 80025fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002600:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8002602:	4807      	ldr	r0, [pc, #28]	@ (8002620 <MX_SAI1_Init+0x160>)
 8002604:	f004 f852 	bl	80066ac <HAL_SAI_Init>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <MX_SAI1_Init+0x152>
  {
    Error_Handler();
 800260e:	f7ff fec9 	bl	80023a4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	2000a9fc 	.word	0x2000a9fc
 800261c:	40015804 	.word	0x40015804
 8002620:	2000aa80 	.word	0x2000aa80
 8002624:	40015824 	.word	0x40015824

08002628 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b08a      	sub	sp, #40	@ 0x28
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a71      	ldr	r2, [pc, #452]	@ (80027fc <HAL_SAI_MspInit+0x1d4>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d162      	bne.n	8002700 <HAL_SAI_MspInit+0xd8>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 800263a:	4b71      	ldr	r3, [pc, #452]	@ (8002800 <HAL_SAI_MspInit+0x1d8>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d113      	bne.n	800266a <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002642:	4b70      	ldr	r3, [pc, #448]	@ (8002804 <HAL_SAI_MspInit+0x1dc>)
 8002644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002646:	4a6f      	ldr	r2, [pc, #444]	@ (8002804 <HAL_SAI_MspInit+0x1dc>)
 8002648:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800264c:	6453      	str	r3, [r2, #68]	@ 0x44
 800264e:	4b6d      	ldr	r3, [pc, #436]	@ (8002804 <HAL_SAI_MspInit+0x1dc>)
 8002650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002656:	613b      	str	r3, [r7, #16]
 8002658:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 800265a:	2200      	movs	r2, #0
 800265c:	2105      	movs	r1, #5
 800265e:	2057      	movs	r0, #87	@ 0x57
 8002660:	f001 fa3a 	bl	8003ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8002664:	2057      	movs	r0, #87	@ 0x57
 8002666:	f001 fa53 	bl	8003b10 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 800266a:	4b65      	ldr	r3, [pc, #404]	@ (8002800 <HAL_SAI_MspInit+0x1d8>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	3301      	adds	r3, #1
 8002670:	4a63      	ldr	r2, [pc, #396]	@ (8002800 <HAL_SAI_MspInit+0x1d8>)
 8002672:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002674:	2374      	movs	r3, #116	@ 0x74
 8002676:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002678:	2302      	movs	r3, #2
 800267a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002680:	2300      	movs	r3, #0
 8002682:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002684:	2306      	movs	r3, #6
 8002686:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002688:	f107 0314 	add.w	r3, r7, #20
 800268c:	4619      	mov	r1, r3
 800268e:	485e      	ldr	r0, [pc, #376]	@ (8002808 <HAL_SAI_MspInit+0x1e0>)
 8002690:	f001 ff46 	bl	8004520 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 8002694:	4b5d      	ldr	r3, [pc, #372]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 8002696:	4a5e      	ldr	r2, [pc, #376]	@ (8002810 <HAL_SAI_MspInit+0x1e8>)
 8002698:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 800269a:	4b5c      	ldr	r3, [pc, #368]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 800269c:	2200      	movs	r2, #0
 800269e:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026a0:	4b5a      	ldr	r3, [pc, #360]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026a2:	2240      	movs	r2, #64	@ 0x40
 80026a4:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80026a6:	4b59      	ldr	r3, [pc, #356]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 80026ac:	4b57      	ldr	r3, [pc, #348]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026b2:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026b4:	4b55      	ldr	r3, [pc, #340]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026ba:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026bc:	4b53      	ldr	r3, [pc, #332]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026c2:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 80026c4:	4b51      	ldr	r3, [pc, #324]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026ca:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 80026cc:	4b4f      	ldr	r3, [pc, #316]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026d2:	4b4e      	ldr	r3, [pc, #312]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 80026d8:	484c      	ldr	r0, [pc, #304]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026da:	f001 faad 	bl	8003c38 <HAL_DMA_Init>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <HAL_SAI_MspInit+0xc0>
    {
      Error_Handler();
 80026e4:	f7ff fe5e 	bl	80023a4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a48      	ldr	r2, [pc, #288]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026ec:	671a      	str	r2, [r3, #112]	@ 0x70
 80026ee:	4a47      	ldr	r2, [pc, #284]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a45      	ldr	r2, [pc, #276]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026f8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80026fa:	4a44      	ldr	r2, [pc, #272]	@ (800280c <HAL_SAI_MspInit+0x1e4>)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a43      	ldr	r2, [pc, #268]	@ (8002814 <HAL_SAI_MspInit+0x1ec>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d174      	bne.n	80027f4 <HAL_SAI_MspInit+0x1cc>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 800270a:	4b3d      	ldr	r3, [pc, #244]	@ (8002800 <HAL_SAI_MspInit+0x1d8>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d113      	bne.n	800273a <HAL_SAI_MspInit+0x112>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002712:	4b3c      	ldr	r3, [pc, #240]	@ (8002804 <HAL_SAI_MspInit+0x1dc>)
 8002714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002716:	4a3b      	ldr	r2, [pc, #236]	@ (8002804 <HAL_SAI_MspInit+0x1dc>)
 8002718:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800271c:	6453      	str	r3, [r2, #68]	@ 0x44
 800271e:	4b39      	ldr	r3, [pc, #228]	@ (8002804 <HAL_SAI_MspInit+0x1dc>)
 8002720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 800272a:	2200      	movs	r2, #0
 800272c:	2105      	movs	r1, #5
 800272e:	2057      	movs	r0, #87	@ 0x57
 8002730:	f001 f9d2 	bl	8003ad8 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8002734:	2057      	movs	r0, #87	@ 0x57
 8002736:	f001 f9eb 	bl	8003b10 <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 800273a:	4b31      	ldr	r3, [pc, #196]	@ (8002800 <HAL_SAI_MspInit+0x1d8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	3301      	adds	r3, #1
 8002740:	4a2f      	ldr	r2, [pc, #188]	@ (8002800 <HAL_SAI_MspInit+0x1d8>)
 8002742:	6013      	str	r3, [r2, #0]
    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    PF8     ------> SAI1_SCK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002744:	2308      	movs	r3, #8
 8002746:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002748:	2302      	movs	r3, #2
 800274a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274c:	2300      	movs	r3, #0
 800274e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002750:	2300      	movs	r3, #0
 8002752:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002754:	2306      	movs	r3, #6
 8002756:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002758:	f107 0314 	add.w	r3, r7, #20
 800275c:	4619      	mov	r1, r3
 800275e:	482a      	ldr	r0, [pc, #168]	@ (8002808 <HAL_SAI_MspInit+0x1e0>)
 8002760:	f001 fede 	bl	8004520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002764:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276a:	2302      	movs	r3, #2
 800276c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276e:	2300      	movs	r3, #0
 8002770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002772:	2300      	movs	r3, #0
 8002774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002776:	2306      	movs	r3, #6
 8002778:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800277a:	f107 0314 	add.w	r3, r7, #20
 800277e:	4619      	mov	r1, r3
 8002780:	4825      	ldr	r0, [pc, #148]	@ (8002818 <HAL_SAI_MspInit+0x1f0>)
 8002782:	f001 fecd 	bl	8004520 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA2_Stream4;
 8002786:	4b25      	ldr	r3, [pc, #148]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 8002788:	4a25      	ldr	r2, [pc, #148]	@ (8002820 <HAL_SAI_MspInit+0x1f8>)
 800278a:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Channel = DMA_CHANNEL_1;
 800278c:	4b23      	ldr	r3, [pc, #140]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 800278e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002792:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002794:	4b21      	ldr	r3, [pc, #132]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800279a:	4b20      	ldr	r3, [pc, #128]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 800279c:	2200      	movs	r2, #0
 800279e:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 80027a0:	4b1e      	ldr	r3, [pc, #120]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027a6:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027a8:	4b1c      	ldr	r3, [pc, #112]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027ae:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027b0:	4b1a      	ldr	r3, [pc, #104]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027b6:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 80027b8:	4b18      	ldr	r3, [pc, #96]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027be:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_LOW;
 80027c0:	4b16      	ldr	r3, [pc, #88]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 80027cc:	4813      	ldr	r0, [pc, #76]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027ce:	f001 fa33 	bl	8003c38 <HAL_DMA_Init>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <HAL_SAI_MspInit+0x1b4>
    {
      Error_Handler();
 80027d8:	f7ff fde4 	bl	80023a4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a0f      	ldr	r2, [pc, #60]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027e0:	671a      	str	r2, [r3, #112]	@ 0x70
 80027e2:	4a0e      	ldr	r2, [pc, #56]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a0c      	ldr	r2, [pc, #48]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027ec:	66da      	str	r2, [r3, #108]	@ 0x6c
 80027ee:	4a0b      	ldr	r2, [pc, #44]	@ (800281c <HAL_SAI_MspInit+0x1f4>)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 80027f4:	bf00      	nop
 80027f6:	3728      	adds	r7, #40	@ 0x28
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40015804 	.word	0x40015804
 8002800:	2000abc4 	.word	0x2000abc4
 8002804:	40023800 	.word	0x40023800
 8002808:	40021000 	.word	0x40021000
 800280c:	2000ab04 	.word	0x2000ab04
 8002810:	40026428 	.word	0x40026428
 8002814:	40015824 	.word	0x40015824
 8002818:	40021400 	.word	0x40021400
 800281c:	2000ab64 	.word	0x2000ab64
 8002820:	40026470 	.word	0x40026470

08002824 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8002828:	4b0c      	ldr	r3, [pc, #48]	@ (800285c <MX_SDMMC1_SD_Init+0x38>)
 800282a:	4a0d      	ldr	r2, [pc, #52]	@ (8002860 <MX_SDMMC1_SD_Init+0x3c>)
 800282c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800282e:	4b0b      	ldr	r3, [pc, #44]	@ (800285c <MX_SDMMC1_SD_Init+0x38>)
 8002830:	2200      	movs	r2, #0
 8002832:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8002834:	4b09      	ldr	r3, [pc, #36]	@ (800285c <MX_SDMMC1_SD_Init+0x38>)
 8002836:	2200      	movs	r2, #0
 8002838:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800283a:	4b08      	ldr	r3, [pc, #32]	@ (800285c <MX_SDMMC1_SD_Init+0x38>)
 800283c:	2200      	movs	r2, #0
 800283e:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8002840:	4b06      	ldr	r3, [pc, #24]	@ (800285c <MX_SDMMC1_SD_Init+0x38>)
 8002842:	2200      	movs	r2, #0
 8002844:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8002846:	4b05      	ldr	r3, [pc, #20]	@ (800285c <MX_SDMMC1_SD_Init+0x38>)
 8002848:	2200      	movs	r2, #0
 800284a:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 800284c:	4b03      	ldr	r3, [pc, #12]	@ (800285c <MX_SDMMC1_SD_Init+0x38>)
 800284e:	2200      	movs	r2, #0
 8002850:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8002852:	bf00      	nop
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	2000abc8 	.word	0x2000abc8
 8002860:	40012c00 	.word	0x40012c00

08002864 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b0ac      	sub	sp, #176	@ 0xb0
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	60da      	str	r2, [r3, #12]
 800287a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800287c:	f107 0318 	add.w	r3, r7, #24
 8002880:	2284      	movs	r2, #132	@ 0x84
 8002882:	2100      	movs	r1, #0
 8002884:	4618      	mov	r0, r3
 8002886:	f012 fa55 	bl	8014d34 <memset>
  if(sdHandle->Instance==SDMMC1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a7f      	ldr	r2, [pc, #508]	@ (8002a8c <HAL_SD_MspInit+0x228>)
 8002890:	4293      	cmp	r3, r2
 8002892:	f040 80f6 	bne.w	8002a82 <HAL_SD_MspInit+0x21e>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 8002896:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 800289a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800289c:	2300      	movs	r3, #0
 800289e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80028a2:	2300      	movs	r3, #0
 80028a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028a8:	f107 0318 	add.w	r3, r7, #24
 80028ac:	4618      	mov	r0, r3
 80028ae:	f002 fec1 	bl	8005634 <HAL_RCCEx_PeriphCLKConfig>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 80028b8:	f7ff fd74 	bl	80023a4 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80028bc:	4b74      	ldr	r3, [pc, #464]	@ (8002a90 <HAL_SD_MspInit+0x22c>)
 80028be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c0:	4a73      	ldr	r2, [pc, #460]	@ (8002a90 <HAL_SD_MspInit+0x22c>)
 80028c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80028c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80028c8:	4b71      	ldr	r3, [pc, #452]	@ (8002a90 <HAL_SD_MspInit+0x22c>)
 80028ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028d4:	4b6e      	ldr	r3, [pc, #440]	@ (8002a90 <HAL_SD_MspInit+0x22c>)
 80028d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d8:	4a6d      	ldr	r2, [pc, #436]	@ (8002a90 <HAL_SD_MspInit+0x22c>)
 80028da:	f043 0304 	orr.w	r3, r3, #4
 80028de:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e0:	4b6b      	ldr	r3, [pc, #428]	@ (8002a90 <HAL_SD_MspInit+0x22c>)
 80028e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e4:	f003 0304 	and.w	r3, r3, #4
 80028e8:	613b      	str	r3, [r7, #16]
 80028ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028ec:	4b68      	ldr	r3, [pc, #416]	@ (8002a90 <HAL_SD_MspInit+0x22c>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f0:	4a67      	ldr	r2, [pc, #412]	@ (8002a90 <HAL_SD_MspInit+0x22c>)
 80028f2:	f043 0308 	orr.w	r3, r3, #8
 80028f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80028f8:	4b65      	ldr	r3, [pc, #404]	@ (8002a90 <HAL_SD_MspInit+0x22c>)
 80028fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fc:	f003 0308 	and.w	r3, r3, #8
 8002900:	60fb      	str	r3, [r7, #12]
 8002902:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002904:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002908:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290c:	2302      	movs	r3, #2
 800290e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002912:	2301      	movs	r3, #1
 8002914:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002918:	2303      	movs	r3, #3
 800291a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800291e:	230c      	movs	r3, #12
 8002920:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002924:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002928:	4619      	mov	r1, r3
 800292a:	485a      	ldr	r0, [pc, #360]	@ (8002a94 <HAL_SD_MspInit+0x230>)
 800292c:	f001 fdf8 	bl	8004520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002934:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002938:	2302      	movs	r3, #2
 800293a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293e:	2300      	movs	r3, #0
 8002940:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002944:	2303      	movs	r3, #3
 8002946:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800294a:	230c      	movs	r3, #12
 800294c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002950:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002954:	4619      	mov	r1, r3
 8002956:	484f      	ldr	r0, [pc, #316]	@ (8002a94 <HAL_SD_MspInit+0x230>)
 8002958:	f001 fde2 	bl	8004520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800295c:	2304      	movs	r3, #4
 800295e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002962:	2302      	movs	r3, #2
 8002964:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002968:	2301      	movs	r3, #1
 800296a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800296e:	2303      	movs	r3, #3
 8002970:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002974:	230c      	movs	r3, #12
 8002976:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800297a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800297e:	4619      	mov	r1, r3
 8002980:	4845      	ldr	r0, [pc, #276]	@ (8002a98 <HAL_SD_MspInit+0x234>)
 8002982:	f001 fdcd 	bl	8004520 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream6;
 8002986:	4b45      	ldr	r3, [pc, #276]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 8002988:	4a45      	ldr	r2, [pc, #276]	@ (8002aa0 <HAL_SD_MspInit+0x23c>)
 800298a:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 800298c:	4b43      	ldr	r3, [pc, #268]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 800298e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002992:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002994:	4b41      	ldr	r3, [pc, #260]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 8002996:	2200      	movs	r2, #0
 8002998:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800299a:	4b40      	ldr	r3, [pc, #256]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 800299c:	2200      	movs	r2, #0
 800299e:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029a0:	4b3e      	ldr	r3, [pc, #248]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029a6:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029a8:	4b3c      	ldr	r3, [pc, #240]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029aa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80029ae:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029b0:	4b3a      	ldr	r3, [pc, #232]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029b6:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 80029b8:	4b38      	ldr	r3, [pc, #224]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029ba:	2220      	movs	r2, #32
 80029bc:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029be:	4b37      	ldr	r3, [pc, #220]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80029c4:	4b35      	ldr	r3, [pc, #212]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029c6:	2204      	movs	r2, #4
 80029c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80029ca:	4b34      	ldr	r3, [pc, #208]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029cc:	2203      	movs	r2, #3
 80029ce:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80029d0:	4b32      	ldr	r3, [pc, #200]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029d2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80029d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80029d8:	4b30      	ldr	r3, [pc, #192]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029da:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80029de:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 80029e0:	482e      	ldr	r0, [pc, #184]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029e2:	f001 f929 	bl	8003c38 <HAL_DMA_Init>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <HAL_SD_MspInit+0x18c>
    {
      Error_Handler();
 80029ec:	f7ff fcda 	bl	80023a4 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a2a      	ldr	r2, [pc, #168]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029f4:	641a      	str	r2, [r3, #64]	@ 0x40
 80029f6:	4a29      	ldr	r2, [pc, #164]	@ (8002a9c <HAL_SD_MspInit+0x238>)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream3;
 80029fc:	4b29      	ldr	r3, [pc, #164]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 80029fe:	4a2a      	ldr	r2, [pc, #168]	@ (8002aa8 <HAL_SD_MspInit+0x244>)
 8002a00:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8002a02:	4b28      	ldr	r3, [pc, #160]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a04:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a08:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a0a:	4b26      	ldr	r3, [pc, #152]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a0c:	2240      	movs	r2, #64	@ 0x40
 8002a0e:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a10:	4b24      	ldr	r3, [pc, #144]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a16:	4b23      	ldr	r3, [pc, #140]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a1c:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a1e:	4b21      	ldr	r3, [pc, #132]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002a24:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a26:	4b1f      	ldr	r3, [pc, #124]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a28:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a2c:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8002a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a30:	2220      	movs	r2, #32
 8002a32:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a34:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a3c:	2204      	movs	r2, #4
 8002a3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002a40:	4b18      	ldr	r3, [pc, #96]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a42:	2203      	movs	r2, #3
 8002a44:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002a46:	4b17      	ldr	r3, [pc, #92]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a48:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002a4c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002a4e:	4b15      	ldr	r3, [pc, #84]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a50:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002a54:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8002a56:	4813      	ldr	r0, [pc, #76]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a58:	f001 f8ee 	bl	8003c38 <HAL_DMA_Init>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_SD_MspInit+0x202>
    {
      Error_Handler();
 8002a62:	f7ff fc9f 	bl	80023a4 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a0e      	ldr	r2, [pc, #56]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002aa4 <HAL_SD_MspInit+0x240>)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8002a72:	2200      	movs	r2, #0
 8002a74:	2105      	movs	r1, #5
 8002a76:	2031      	movs	r0, #49	@ 0x31
 8002a78:	f001 f82e 	bl	8003ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002a7c:	2031      	movs	r0, #49	@ 0x31
 8002a7e:	f001 f847 	bl	8003b10 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8002a82:	bf00      	nop
 8002a84:	37b0      	adds	r7, #176	@ 0xb0
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40012c00 	.word	0x40012c00
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40020800 	.word	0x40020800
 8002a98:	40020c00 	.word	0x40020c00
 8002a9c:	2000ac4c 	.word	0x2000ac4c
 8002aa0:	400264a0 	.word	0x400264a0
 8002aa4:	2000acac 	.word	0x2000acac
 8002aa8:	40026458 	.word	0x40026458

08002aac <HAL_SD_MspDeInit>:

void HAL_SD_MspDeInit(SD_HandleTypeDef* sdHandle)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]

  if(sdHandle->Instance==SDMMC1)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a11      	ldr	r2, [pc, #68]	@ (8002b00 <HAL_SD_MspDeInit+0x54>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d11b      	bne.n	8002af6 <HAL_SD_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN SDMMC1_MspDeInit 0 */

  /* USER CODE END SDMMC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDMMC1_CLK_DISABLE();
 8002abe:	4b11      	ldr	r3, [pc, #68]	@ (8002b04 <HAL_SD_MspDeInit+0x58>)
 8002ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac2:	4a10      	ldr	r2, [pc, #64]	@ (8002b04 <HAL_SD_MspDeInit+0x58>)
 8002ac4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ac8:	6453      	str	r3, [r2, #68]	@ 0x44
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002aca:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 8002ace:	480e      	ldr	r0, [pc, #56]	@ (8002b08 <HAL_SD_MspDeInit+0x5c>)
 8002ad0:	f001 fed2 	bl	8004878 <HAL_GPIO_DeInit>
                          |GPIO_PIN_12);

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8002ad4:	2104      	movs	r1, #4
 8002ad6:	480d      	ldr	r0, [pc, #52]	@ (8002b0c <HAL_SD_MspDeInit+0x60>)
 8002ad8:	f001 fece 	bl	8004878 <HAL_GPIO_DeInit>

    /* SDMMC1 DMA DeInit */
    HAL_DMA_DeInit(sdHandle->hdmarx);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f001 f957 	bl	8003d94 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(sdHandle->hdmatx);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aea:	4618      	mov	r0, r3
 8002aec:	f001 f952 	bl	8003d94 <HAL_DMA_DeInit>

    /* SDMMC1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 8002af0:	2031      	movs	r0, #49	@ 0x31
 8002af2:	f001 f81b 	bl	8003b2c <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SDMMC1_MspDeInit 1 */

  /* USER CODE END SDMMC1_MspDeInit 1 */
  }
}
 8002af6:	bf00      	nop
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40012c00 	.word	0x40012c00
 8002b04:	40023800 	.word	0x40023800
 8002b08:	40020800 	.word	0x40020800
 8002b0c:	40020c00 	.word	0x40020c00

08002b10 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002b14:	4b1b      	ldr	r3, [pc, #108]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b16:	4a1c      	ldr	r2, [pc, #112]	@ (8002b88 <MX_SPI1_Init+0x78>)
 8002b18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b1c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b22:	4b18      	ldr	r3, [pc, #96]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b28:	4b16      	ldr	r3, [pc, #88]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b2a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002b2e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b30:	4b14      	ldr	r3, [pc, #80]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b36:	4b13      	ldr	r3, [pc, #76]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b3c:	4b11      	ldr	r3, [pc, #68]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b42:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b44:	4b0f      	ldr	r3, [pc, #60]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b50:	4b0c      	ldr	r3, [pc, #48]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b56:	4b0b      	ldr	r3, [pc, #44]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002b5c:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b5e:	2207      	movs	r2, #7
 8002b60:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b62:	4b08      	ldr	r3, [pc, #32]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002b68:	4b06      	ldr	r3, [pc, #24]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b6a:	2208      	movs	r2, #8
 8002b6c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b6e:	4805      	ldr	r0, [pc, #20]	@ (8002b84 <MX_SPI1_Init+0x74>)
 8002b70:	f005 ff2e 	bl	80089d0 <HAL_SPI_Init>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002b7a:	f7ff fc13 	bl	80023a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	2000ad0c 	.word	0x2000ad0c
 8002b88:	40013000 	.word	0x40013000

08002b8c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08a      	sub	sp, #40	@ 0x28
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b94:	f107 0314 	add.w	r3, r7, #20
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	605a      	str	r2, [r3, #4]
 8002b9e:	609a      	str	r2, [r3, #8]
 8002ba0:	60da      	str	r2, [r3, #12]
 8002ba2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a17      	ldr	r2, [pc, #92]	@ (8002c08 <HAL_SPI_MspInit+0x7c>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d127      	bne.n	8002bfe <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bae:	4b17      	ldr	r3, [pc, #92]	@ (8002c0c <HAL_SPI_MspInit+0x80>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb2:	4a16      	ldr	r2, [pc, #88]	@ (8002c0c <HAL_SPI_MspInit+0x80>)
 8002bb4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bba:	4b14      	ldr	r3, [pc, #80]	@ (8002c0c <HAL_SPI_MspInit+0x80>)
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bc2:	613b      	str	r3, [r7, #16]
 8002bc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc6:	4b11      	ldr	r3, [pc, #68]	@ (8002c0c <HAL_SPI_MspInit+0x80>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bca:	4a10      	ldr	r2, [pc, #64]	@ (8002c0c <HAL_SPI_MspInit+0x80>)
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c0c <HAL_SPI_MspInit+0x80>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	60fb      	str	r3, [r7, #12]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002bde:	23e0      	movs	r3, #224	@ 0xe0
 8002be0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be2:	2302      	movs	r3, #2
 8002be4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bea:	2303      	movs	r3, #3
 8002bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bee:	2305      	movs	r3, #5
 8002bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf2:	f107 0314 	add.w	r3, r7, #20
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4805      	ldr	r0, [pc, #20]	@ (8002c10 <HAL_SPI_MspInit+0x84>)
 8002bfa:	f001 fc91 	bl	8004520 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002bfe:	bf00      	nop
 8002c00:	3728      	adds	r7, #40	@ 0x28
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	40013000 	.word	0x40013000
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	40020000 	.word	0x40020000

08002c14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c1a:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <HAL_MspInit+0x4c>)
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1e:	4a10      	ldr	r2, [pc, #64]	@ (8002c60 <HAL_MspInit+0x4c>)
 8002c20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c26:	4b0e      	ldr	r3, [pc, #56]	@ (8002c60 <HAL_MspInit+0x4c>)
 8002c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c2e:	607b      	str	r3, [r7, #4]
 8002c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c32:	4b0b      	ldr	r3, [pc, #44]	@ (8002c60 <HAL_MspInit+0x4c>)
 8002c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c36:	4a0a      	ldr	r2, [pc, #40]	@ (8002c60 <HAL_MspInit+0x4c>)
 8002c38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c3e:	4b08      	ldr	r3, [pc, #32]	@ (8002c60 <HAL_MspInit+0x4c>)
 8002c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c46:	603b      	str	r3, [r7, #0]
 8002c48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	210f      	movs	r1, #15
 8002c4e:	f06f 0001 	mvn.w	r0, #1
 8002c52:	f000 ff41 	bl	8003ad8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800

08002c64 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08e      	sub	sp, #56	@ 0x38
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002c70:	2300      	movs	r3, #0
 8002c72:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002c74:	4b33      	ldr	r3, [pc, #204]	@ (8002d44 <HAL_InitTick+0xe0>)
 8002c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c78:	4a32      	ldr	r2, [pc, #200]	@ (8002d44 <HAL_InitTick+0xe0>)
 8002c7a:	f043 0310 	orr.w	r3, r3, #16
 8002c7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c80:	4b30      	ldr	r3, [pc, #192]	@ (8002d44 <HAL_InitTick+0xe0>)
 8002c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c84:	f003 0310 	and.w	r3, r3, #16
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c8c:	f107 0210 	add.w	r2, r7, #16
 8002c90:	f107 0314 	add.w	r3, r7, #20
 8002c94:	4611      	mov	r1, r2
 8002c96:	4618      	mov	r0, r3
 8002c98:	f002 fc9a 	bl	80055d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002c9c:	6a3b      	ldr	r3, [r7, #32]
 8002c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d103      	bne.n	8002cae <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ca6:	f002 fc6b 	bl	8005580 <HAL_RCC_GetPCLK1Freq>
 8002caa:	6378      	str	r0, [r7, #52]	@ 0x34
 8002cac:	e004      	b.n	8002cb8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002cae:	f002 fc67 	bl	8005580 <HAL_RCC_GetPCLK1Freq>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cba:	4a23      	ldr	r2, [pc, #140]	@ (8002d48 <HAL_InitTick+0xe4>)
 8002cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc0:	0c9b      	lsrs	r3, r3, #18
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002cc6:	4b21      	ldr	r3, [pc, #132]	@ (8002d4c <HAL_InitTick+0xe8>)
 8002cc8:	4a21      	ldr	r2, [pc, #132]	@ (8002d50 <HAL_InitTick+0xec>)
 8002cca:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8002d4c <HAL_InitTick+0xe8>)
 8002cce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002cd2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <HAL_InitTick+0xe8>)
 8002cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cd8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002cda:	4b1c      	ldr	r3, [pc, #112]	@ (8002d4c <HAL_InitTick+0xe8>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d4c <HAL_InitTick+0xe8>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ce6:	4b19      	ldr	r3, [pc, #100]	@ (8002d4c <HAL_InitTick+0xe8>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002cec:	4817      	ldr	r0, [pc, #92]	@ (8002d4c <HAL_InitTick+0xe8>)
 8002cee:	f006 fdeb 	bl	80098c8 <HAL_TIM_Base_Init>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002cf8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d11b      	bne.n	8002d38 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002d00:	4812      	ldr	r0, [pc, #72]	@ (8002d4c <HAL_InitTick+0xe8>)
 8002d02:	f006 fe43 	bl	800998c <HAL_TIM_Base_Start_IT>
 8002d06:	4603      	mov	r3, r0
 8002d08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002d0c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d111      	bne.n	8002d38 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d14:	2036      	movs	r0, #54	@ 0x36
 8002d16:	f000 fefb 	bl	8003b10 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b0f      	cmp	r3, #15
 8002d1e:	d808      	bhi.n	8002d32 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002d20:	2200      	movs	r2, #0
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	2036      	movs	r0, #54	@ 0x36
 8002d26:	f000 fed7 	bl	8003ad8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d54 <HAL_InitTick+0xf0>)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6013      	str	r3, [r2, #0]
 8002d30:	e002      	b.n	8002d38 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002d38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3738      	adds	r7, #56	@ 0x38
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40023800 	.word	0x40023800
 8002d48:	431bde83 	.word	0x431bde83
 8002d4c:	2000ad70 	.word	0x2000ad70
 8002d50:	40001000 	.word	0x40001000
 8002d54:	20000024 	.word	0x20000024

08002d58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d5c:	bf00      	nop
 8002d5e:	e7fd      	b.n	8002d5c <NMI_Handler+0x4>

08002d60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d64:	bf00      	nop
 8002d66:	e7fd      	b.n	8002d64 <HardFault_Handler+0x4>

08002d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d6c:	bf00      	nop
 8002d6e:	e7fd      	b.n	8002d6c <MemManage_Handler+0x4>

08002d70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d74:	bf00      	nop
 8002d76:	e7fd      	b.n	8002d74 <BusFault_Handler+0x4>

08002d78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d7c:	bf00      	nop
 8002d7e:	e7fd      	b.n	8002d7c <UsageFault_Handler+0x4>

08002d80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d84:	bf00      	nop
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(W5500_IRQ_Pin);
 8002d92:	2001      	movs	r0, #1
 8002d94:	f001 fec8 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002d98:	bf00      	nop
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LOW_BATTERY_Pin);
 8002da0:	2002      	movs	r0, #2
 8002da2:	f001 fec1 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}

08002daa <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SD_CD_Pin);
 8002dae:	2004      	movs	r0, #4
 8002db0:	f001 feba 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002db4:	bf00      	nop
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PTT_Pin);
 8002dbc:	2010      	movs	r0, #16
 8002dbe:	f001 feb3 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002dc2:	bf00      	nop
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CALL_BTN_Pin);
 8002dca:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002dce:	f001 feab 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_BTN_Pin);
 8002dd2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002dd6:	f001 fea7 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002dda:	bf00      	nop
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RESET_ALARM_BTN_Pin);
 8002de2:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002de6:	f001 fe9f 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_1_Pin);
 8002dea:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002dee:	f001 fe9b 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_2_Pin);
 8002df2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002df6:	f001 fe97 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_3_Pin);
 8002dfa:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002dfe:	f001 fe93 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_4_Pin);
 8002e02:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002e06:	f001 fe8f 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SENSOR_5_Pin);
 8002e0a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002e0e:	f001 fe8b 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e12:	bf00      	nop
 8002e14:	bd80      	pop	{r7, pc}
	...

08002e18 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002e1c:	4802      	ldr	r0, [pc, #8]	@ (8002e28 <SDMMC1_IRQHandler+0x10>)
 8002e1e:	f004 fd1f 	bl	8007860 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8002e22:	bf00      	nop
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	2000abc8 	.word	0x2000abc8

08002e2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e30:	4802      	ldr	r0, [pc, #8]	@ (8002e3c <TIM6_DAC_IRQHandler+0x10>)
 8002e32:	f006 fe23 	bl	8009a7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	2000ad70 	.word	0x2000ad70

08002e40 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8002e44:	4802      	ldr	r0, [pc, #8]	@ (8002e50 <DMA2_Stream1_IRQHandler+0x10>)
 8002e46:	f001 f8f5 	bl	8004034 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	2000ab04 	.word	0x2000ab04

08002e54 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8002e58:	4802      	ldr	r0, [pc, #8]	@ (8002e64 <DMA2_Stream3_IRQHandler+0x10>)
 8002e5a:	f001 f8eb 	bl	8004034 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	2000acac 	.word	0x2000acac

08002e68 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8002e6c:	4802      	ldr	r0, [pc, #8]	@ (8002e78 <DMA2_Stream4_IRQHandler+0x10>)
 8002e6e:	f001 f8e1 	bl	8004034 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	2000ab64 	.word	0x2000ab64

08002e7c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8002e80:	4802      	ldr	r0, [pc, #8]	@ (8002e8c <DMA2_Stream6_IRQHandler+0x10>)
 8002e82:	f001 f8d7 	bl	8004034 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002e86:	bf00      	nop
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	2000ac4c 	.word	0x2000ac4c

08002e90 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8002e94:	4803      	ldr	r0, [pc, #12]	@ (8002ea4 <SAI1_IRQHandler+0x14>)
 8002e96:	f003 ff49 	bl	8006d2c <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8002e9a:	4803      	ldr	r0, [pc, #12]	@ (8002ea8 <SAI1_IRQHandler+0x18>)
 8002e9c:	f003 ff46 	bl	8006d2c <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8002ea0:	bf00      	nop
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	2000a9fc 	.word	0x2000a9fc
 8002ea8:	2000aa80 	.word	0x2000aa80

08002eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002eb4:	4a14      	ldr	r2, [pc, #80]	@ (8002f08 <_sbrk+0x5c>)
 8002eb6:	4b15      	ldr	r3, [pc, #84]	@ (8002f0c <_sbrk+0x60>)
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ec0:	4b13      	ldr	r3, [pc, #76]	@ (8002f10 <_sbrk+0x64>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d102      	bne.n	8002ece <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ec8:	4b11      	ldr	r3, [pc, #68]	@ (8002f10 <_sbrk+0x64>)
 8002eca:	4a12      	ldr	r2, [pc, #72]	@ (8002f14 <_sbrk+0x68>)
 8002ecc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ece:	4b10      	ldr	r3, [pc, #64]	@ (8002f10 <_sbrk+0x64>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d207      	bcs.n	8002eec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002edc:	f011 ffa0 	bl	8014e20 <__errno>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	220c      	movs	r2, #12
 8002ee4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eea:	e009      	b.n	8002f00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002eec:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <_sbrk+0x64>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ef2:	4b07      	ldr	r3, [pc, #28]	@ (8002f10 <_sbrk+0x64>)
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	4a05      	ldr	r2, [pc, #20]	@ (8002f10 <_sbrk+0x64>)
 8002efc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002efe:	68fb      	ldr	r3, [r7, #12]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3718      	adds	r7, #24
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	20050000 	.word	0x20050000
 8002f0c:	00004000 	.word	0x00004000
 8002f10:	2000adbc 	.word	0x2000adbc
 8002f14:	20018be0 	.word	0x20018be0

08002f18 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f1c:	4b06      	ldr	r3, [pc, #24]	@ (8002f38 <SystemInit+0x20>)
 8002f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f22:	4a05      	ldr	r2, [pc, #20]	@ (8002f38 <SystemInit+0x20>)
 8002f24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f2c:	bf00      	nop
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	e000ed00 	.word	0xe000ed00

08002f3c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f40:	4b14      	ldr	r3, [pc, #80]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f42:	4a15      	ldr	r2, [pc, #84]	@ (8002f98 <MX_USART1_UART_Init+0x5c>)
 8002f44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f46:	4b13      	ldr	r3, [pc, #76]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f4e:	4b11      	ldr	r3, [pc, #68]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f54:	4b0f      	ldr	r3, [pc, #60]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f60:	4b0c      	ldr	r3, [pc, #48]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f62:	220c      	movs	r2, #12
 8002f64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f66:	4b0b      	ldr	r3, [pc, #44]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f6c:	4b09      	ldr	r3, [pc, #36]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f72:	4b08      	ldr	r3, [pc, #32]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f78:	4b06      	ldr	r3, [pc, #24]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f7e:	4805      	ldr	r0, [pc, #20]	@ (8002f94 <MX_USART1_UART_Init+0x58>)
 8002f80:	f006 ff70 	bl	8009e64 <HAL_UART_Init>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002f8a:	f7ff fa0b 	bl	80023a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	2000adc0 	.word	0x2000adc0
 8002f98:	40011000 	.word	0x40011000

08002f9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b0aa      	sub	sp, #168	@ 0xa8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]
 8002fac:	605a      	str	r2, [r3, #4]
 8002fae:	609a      	str	r2, [r3, #8]
 8002fb0:	60da      	str	r2, [r3, #12]
 8002fb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fb4:	f107 0310 	add.w	r3, r7, #16
 8002fb8:	2284      	movs	r2, #132	@ 0x84
 8002fba:	2100      	movs	r1, #0
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f011 feb9 	bl	8014d34 <memset>
  if(uartHandle->Instance==USART1)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a21      	ldr	r2, [pc, #132]	@ (800304c <HAL_UART_MspInit+0xb0>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d13b      	bne.n	8003044 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002fcc:	2340      	movs	r3, #64	@ 0x40
 8002fce:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fd4:	f107 0310 	add.w	r3, r7, #16
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f002 fb2b 	bl	8005634 <HAL_RCCEx_PeriphCLKConfig>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002fe4:	f7ff f9de 	bl	80023a4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fe8:	4b19      	ldr	r3, [pc, #100]	@ (8003050 <HAL_UART_MspInit+0xb4>)
 8002fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fec:	4a18      	ldr	r2, [pc, #96]	@ (8003050 <HAL_UART_MspInit+0xb4>)
 8002fee:	f043 0310 	orr.w	r3, r3, #16
 8002ff2:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ff4:	4b16      	ldr	r3, [pc, #88]	@ (8003050 <HAL_UART_MspInit+0xb4>)
 8002ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff8:	f003 0310 	and.w	r3, r3, #16
 8002ffc:	60fb      	str	r3, [r7, #12]
 8002ffe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003000:	4b13      	ldr	r3, [pc, #76]	@ (8003050 <HAL_UART_MspInit+0xb4>)
 8003002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003004:	4a12      	ldr	r2, [pc, #72]	@ (8003050 <HAL_UART_MspInit+0xb4>)
 8003006:	f043 0301 	orr.w	r3, r3, #1
 800300a:	6313      	str	r3, [r2, #48]	@ 0x30
 800300c:	4b10      	ldr	r3, [pc, #64]	@ (8003050 <HAL_UART_MspInit+0xb4>)
 800300e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	60bb      	str	r3, [r7, #8]
 8003016:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003018:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800301c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003020:	2302      	movs	r3, #2
 8003022:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003026:	2300      	movs	r3, #0
 8003028:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800302c:	2303      	movs	r3, #3
 800302e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003032:	2307      	movs	r3, #7
 8003034:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003038:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800303c:	4619      	mov	r1, r3
 800303e:	4805      	ldr	r0, [pc, #20]	@ (8003054 <HAL_UART_MspInit+0xb8>)
 8003040:	f001 fa6e 	bl	8004520 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003044:	bf00      	nop
 8003046:	37a8      	adds	r7, #168	@ 0xa8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	40011000 	.word	0x40011000
 8003050:	40023800 	.word	0x40023800
 8003054:	40020000 	.word	0x40020000

08003058 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003058:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003090 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800305c:	f7ff ff5c 	bl	8002f18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003060:	480c      	ldr	r0, [pc, #48]	@ (8003094 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003062:	490d      	ldr	r1, [pc, #52]	@ (8003098 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003064:	4a0d      	ldr	r2, [pc, #52]	@ (800309c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003066:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003068:	e002      	b.n	8003070 <LoopCopyDataInit>

0800306a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800306a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800306c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800306e:	3304      	adds	r3, #4

08003070 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003070:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003072:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003074:	d3f9      	bcc.n	800306a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003076:	4a0a      	ldr	r2, [pc, #40]	@ (80030a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003078:	4c0a      	ldr	r4, [pc, #40]	@ (80030a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800307a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800307c:	e001      	b.n	8003082 <LoopFillZerobss>

0800307e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800307e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003080:	3204      	adds	r2, #4

08003082 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003082:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003084:	d3fb      	bcc.n	800307e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003086:	f011 fed1 	bl	8014e2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800308a:	f7ff f891 	bl	80021b0 <main>
  bx  lr    
 800308e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003090:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003094:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003098:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 800309c:	08022698 	.word	0x08022698
  ldr r2, =_sbss
 80030a0:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 80030a4:	20018bdc 	.word	0x20018bdc

080030a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030a8:	e7fe      	b.n	80030a8 <ADC_IRQHandler>

080030aa <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b084      	sub	sp, #16
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d105      	bne.n	80030c4 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80030b8:	b672      	cpsid	i
}
 80030ba:	bf00      	nop
 80030bc:	f7ff f972 	bl	80023a4 <Error_Handler>
 80030c0:	bf00      	nop
 80030c2:	e7fd      	b.n	80030c0 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	7a1b      	ldrb	r3, [r3, #8]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d905      	bls.n	80030d8 <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 80030cc:	b672      	cpsid	i
}
 80030ce:	bf00      	nop
 80030d0:	f7ff f968 	bl	80023a4 <Error_Handler>
 80030d4:	bf00      	nop
 80030d6:	e7fd      	b.n	80030d4 <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	7a1b      	ldrb	r3, [r3, #8]
 80030dc:	1c5a      	adds	r2, r3, #1
 80030de:	b2d1      	uxtb	r1, r2
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	7211      	strb	r1, [r2, #8]
 80030e4:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80030e6:	f3ef 8211 	mrs	r2, BASEPRI
 80030ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ee:	b672      	cpsid	i
 80030f0:	f383 8811 	msr	BASEPRI, r3
 80030f4:	f3bf 8f6f 	isb	sy
 80030f8:	f3bf 8f4f 	dsb	sy
 80030fc:	b662      	cpsie	i
 80030fe:	60fa      	str	r2, [r7, #12]
 8003100:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800310a:	bf00      	nop
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b084      	sub	sp, #16
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d105      	bne.n	800312c <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8003120:	b672      	cpsid	i
}
 8003122:	bf00      	nop
 8003124:	f7ff f93e 	bl	80023a4 <Error_Handler>
 8003128:	bf00      	nop
 800312a:	e7fd      	b.n	8003128 <stm32_lock_release+0x16>
  lock->nesting_level--;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	7a1b      	ldrb	r3, [r3, #8]
 8003130:	3b01      	subs	r3, #1
 8003132:	b2da      	uxtb	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	7a1b      	ldrb	r3, [r3, #8]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d905      	bls.n	800314c <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8003140:	b672      	cpsid	i
}
 8003142:	bf00      	nop
 8003144:	f7ff f92e 	bl	80023a4 <Error_Handler>
 8003148:	bf00      	nop
 800314a:	e7fd      	b.n	8003148 <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	7a1b      	ldrb	r3, [r3, #8]
 8003150:	461a      	mov	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003158:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003160:	bf00      	nop
}
 8003162:	bf00      	nop
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d105      	bne.n	8003184 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8003178:	b672      	cpsid	i
}
 800317a:	bf00      	nop
 800317c:	f7ff f912 	bl	80023a4 <Error_Handler>
 8003180:	bf00      	nop
 8003182:	e7fd      	b.n	8003180 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4618      	mov	r0, r3
 8003188:	f7ff ff8f 	bl	80030aa <stm32_lock_acquire>
}
 800318c:	bf00      	nop
 800318e:	3708      	adds	r7, #8
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d105      	bne.n	80031ae <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80031a2:	b672      	cpsid	i
}
 80031a4:	bf00      	nop
 80031a6:	f7ff f8fd 	bl	80023a4 <Error_Handler>
 80031aa:	bf00      	nop
 80031ac:	e7fd      	b.n	80031aa <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff ffae 	bl	8003112 <stm32_lock_release>
}
 80031b6:	bf00      	nop
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
	...

080031c0 <dev_addr_get>:
 *
 * @retval  DEV_ADDR_A if the pin is low.
 * @retval  DEV_ADDR_B if the pin is high.
 */
dev_addr_e dev_addr_get(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(DEV_ADDR_GPIO_Port, DEV_ADDR_Pin) == GPIO_PIN_SET ? DEV_ADDR_B : DEV_ADDR_A;
 80031c4:	2140      	movs	r1, #64	@ 0x40
 80031c6:	4805      	ldr	r0, [pc, #20]	@ (80031dc <dev_addr_get+0x1c>)
 80031c8:	f001 fc62 	bl	8004a90 <HAL_GPIO_ReadPin>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	bf0c      	ite	eq
 80031d2:	2301      	moveq	r3, #1
 80031d4:	2300      	movne	r3, #0
 80031d6:	b2db      	uxtb	r3, r3
}
 80031d8:	4618      	mov	r0, r3
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	40021400 	.word	0x40021400

080031e0 <copy_int16_array_circular>:

void copy_int16_array_circular(pcm_buf_t *pcm_buf, int16_t *dst, uint32_t len)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  if (pcm_buf == NULL || dst == NULL)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d02c      	beq.n	800324c <copy_int16_array_circular+0x6c>
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d029      	beq.n	800324c <copy_int16_array_circular+0x6c>
  {
    return;
  }
  if (pcm_buf->size == 0)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d027      	beq.n	8003250 <copy_int16_array_circular+0x70>
  {
    return;
  }

  for (uint32_t i = 0; i < len; i++)
 8003200:	2300      	movs	r3, #0
 8003202:	617b      	str	r3, [r7, #20]
 8003204:	e01d      	b.n	8003242 <copy_int16_array_circular+0x62>
  {
    if (pcm_buf->index >= pcm_buf->size)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	429a      	cmp	r2, r3
 8003210:	d302      	bcc.n	8003218 <copy_int16_array_circular+0x38>
    {
      pcm_buf->index = 0;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	609a      	str	r2, [r3, #8]
    }

    dst[i] = pcm_buf->buffer[pcm_buf->index];
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	441a      	add	r2, r3
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	68b9      	ldr	r1, [r7, #8]
 800322a:	440b      	add	r3, r1
 800322c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003230:	801a      	strh	r2, [r3, #0]
    pcm_buf->index++;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	1c5a      	adds	r2, r3, #1
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	609a      	str	r2, [r3, #8]
  for (uint32_t i = 0; i < len; i++)
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	3301      	adds	r3, #1
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	429a      	cmp	r2, r3
 8003248:	d3dd      	bcc.n	8003206 <copy_int16_array_circular+0x26>
 800324a:	e002      	b.n	8003252 <copy_int16_array_circular+0x72>
    return;
 800324c:	bf00      	nop
 800324e:	e000      	b.n	8003252 <copy_int16_array_circular+0x72>
    return;
 8003250:	bf00      	nop
  }
}
 8003252:	371c      	adds	r7, #28
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <copy_bits>:
 * @param mask     Bit mask specifying which bits must be copied.
 *
 * @return Updated destination byte with copied bits.
 */
uint8_t copy_bits(uint8_t dst, uint8_t src, uint8_t mask)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	71fb      	strb	r3, [r7, #7]
 8003266:	460b      	mov	r3, r1
 8003268:	71bb      	strb	r3, [r7, #6]
 800326a:	4613      	mov	r3, r2
 800326c:	717b      	strb	r3, [r7, #5]
  return (dst & ~mask) | (src & mask);
 800326e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003272:	43db      	mvns	r3, r3
 8003274:	b25a      	sxtb	r2, r3
 8003276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327a:	4013      	ands	r3, r2
 800327c:	b25a      	sxtb	r2, r3
 800327e:	79b9      	ldrb	r1, [r7, #6]
 8003280:	797b      	ldrb	r3, [r7, #5]
 8003282:	400b      	ands	r3, r1
 8003284:	b2db      	uxtb	r3, r3
 8003286:	b25b      	sxtb	r3, r3
 8003288:	4313      	orrs	r3, r2
 800328a:	b25b      	sxtb	r3, r3
 800328c:	b2db      	uxtb	r3, r3
}
 800328e:	4618      	mov	r0, r3
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
	...

0800329c <flag_alarm_button_set>:

void flag_alarm_button_set(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  flag_alarm_button = ALARM_FLAG_STATE_ON;
 80032a0:	4b05      	ldr	r3, [pc, #20]	@ (80032b8 <flag_alarm_button_set+0x1c>)
 80032a2:	2201      	movs	r2, #1
 80032a4:	701a      	strb	r2, [r3, #0]
  pcm_buf_alarm.index = 0;
 80032a6:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <flag_alarm_button_set+0x20>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	609a      	str	r2, [r3, #8]
}
 80032ac:	bf00      	nop
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	2000ae55 	.word	0x2000ae55
 80032bc:	2000000c 	.word	0x2000000c

080032c0 <flag_alarm_button_clear>:

void flag_alarm_button_clear(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  flag_alarm_button = ALARM_FLAG_STATE_OFF;
 80032c4:	4b03      	ldr	r3, [pc, #12]	@ (80032d4 <flag_alarm_button_clear+0x14>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	701a      	strb	r2, [r3, #0]
}
 80032ca:	bf00      	nop
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr
 80032d4:	2000ae55 	.word	0x2000ae55

080032d8 <flag_alarm_button_get>:

alarm_state_e flag_alarm_button_get(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  return flag_alarm_button;
 80032dc:	4b03      	ldr	r3, [pc, #12]	@ (80032ec <flag_alarm_button_get+0x14>)
 80032de:	781b      	ldrb	r3, [r3, #0]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	2000ae55 	.word	0x2000ae55

080032f0 <flag_alarm_sensor_set>:

void flag_alarm_sensor_set(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  flag_alarm_sensor = ALARM_FLAG_STATE_ON;
 80032f4:	4b03      	ldr	r3, [pc, #12]	@ (8003304 <flag_alarm_sensor_set+0x14>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	701a      	strb	r2, [r3, #0]
}
 80032fa:	bf00      	nop
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	2000ae54 	.word	0x2000ae54

08003308 <flag_alarm_sensor_clear>:

void flag_alarm_sensor_clear(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  flag_alarm_sensor = ALARM_FLAG_STATE_OFF;
 800330c:	4b03      	ldr	r3, [pc, #12]	@ (800331c <flag_alarm_sensor_clear+0x14>)
 800330e:	2200      	movs	r2, #0
 8003310:	701a      	strb	r2, [r3, #0]
}
 8003312:	bf00      	nop
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	2000ae54 	.word	0x2000ae54

08003320 <flag_alarm_sensor_get>:

alarm_state_e flag_alarm_sensor_get(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  return flag_alarm_sensor;
 8003324:	4b03      	ldr	r3, [pc, #12]	@ (8003334 <flag_alarm_sensor_get+0x14>)
 8003326:	781b      	ldrb	r3, [r3, #0]
}
 8003328:	4618      	mov	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	2000ae54 	.word	0x2000ae54

08003338 <flag_call_set>:

void flag_call_set(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  flag_call = CALL_FLAG_STATE_ON;
 800333c:	4b05      	ldr	r3, [pc, #20]	@ (8003354 <flag_call_set+0x1c>)
 800333e:	2201      	movs	r2, #1
 8003340:	701a      	strb	r2, [r3, #0]
  pcm_buf_call.index = 0;
 8003342:	4b05      	ldr	r3, [pc, #20]	@ (8003358 <flag_call_set+0x20>)
 8003344:	2200      	movs	r2, #0
 8003346:	609a      	str	r2, [r3, #8]
}
 8003348:	bf00      	nop
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	2000ae56 	.word	0x2000ae56
 8003358:	20000018 	.word	0x20000018

0800335c <flag_call_clear>:

void flag_call_clear(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
  flag_call = CALL_FLAG_STATE_OFF;
 8003360:	4b03      	ldr	r3, [pc, #12]	@ (8003370 <flag_call_clear+0x14>)
 8003362:	2200      	movs	r2, #0
 8003364:	701a      	strb	r2, [r3, #0]
}
 8003366:	bf00      	nop
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	2000ae56 	.word	0x2000ae56

08003374 <flag_call_get>:

call_state_e flag_call_get(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  return flag_call;
 8003378:	4b03      	ldr	r3, [pc, #12]	@ (8003388 <flag_call_get+0x14>)
 800337a:	781b      	ldrb	r3, [r3, #0]
}
 800337c:	4618      	mov	r0, r3
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	2000ae56 	.word	0x2000ae56

0800338c <check_state_sensor>:

sensor_state_e check_state_sensor(GPIO_TypeDef *gpio, uint16_t pin)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	460b      	mov	r3, r1
 8003396:	807b      	strh	r3, [r7, #2]
  sensor_state_e state = SENSOR_OPEN;
 8003398:	2300      	movs	r3, #0
 800339a:	73fb      	strb	r3, [r7, #15]

  device_delay_ms(20); // wait debounce
 800339c:	2014      	movs	r0, #20
 800339e:	f7fe fc87 	bl	8001cb0 <device_delay_ms>

  if (HAL_GPIO_ReadPin(gpio, pin) == GPIO_PIN_SET)
 80033a2:	887b      	ldrh	r3, [r7, #2]
 80033a4:	4619      	mov	r1, r3
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f001 fb72 	bl	8004a90 <HAL_GPIO_ReadPin>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d102      	bne.n	80033b8 <check_state_sensor+0x2c>
  {
    state = SENSOR_CLOSE;
 80033b2:	2301      	movs	r3, #1
 80033b4:	73fb      	strb	r3, [r7, #15]
 80033b6:	e001      	b.n	80033bc <check_state_sensor+0x30>
  }
  else
  {
    state = SENSOR_OPEN;
 80033b8:	2300      	movs	r3, #0
 80033ba:	73fb      	strb	r3, [r7, #15]
  }

  return state;
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <field_event_set>:

void field_event_set(field_t *field, field_event_e event)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b083      	sub	sp, #12
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	460b      	mov	r3, r1
 80033d0:	70fb      	strb	r3, [r7, #3]
  if (event == FIELD_ALL)
 80033d2:	78fb      	ldrb	r3, [r7, #3]
 80033d4:	2b07      	cmp	r3, #7
 80033d6:	d103      	bne.n	80033e0 <field_event_set+0x1a>
  {
    field->state = 0x7F; /* All 7 bits set */
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	227f      	movs	r2, #127	@ 0x7f
 80033dc:	701a      	strb	r2, [r3, #0]
  }
  else if (event <= FIELD_SENSOR_5)
  {
    field->state |= (1U << event);
  }
}
 80033de:	e00d      	b.n	80033fc <field_event_set+0x36>
  else if (event <= FIELD_SENSOR_5)
 80033e0:	78fb      	ldrb	r3, [r7, #3]
 80033e2:	2b06      	cmp	r3, #6
 80033e4:	d80a      	bhi.n	80033fc <field_event_set+0x36>
    field->state |= (1U << event);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	781a      	ldrb	r2, [r3, #0]
 80033ea:	78fb      	ldrb	r3, [r7, #3]
 80033ec:	2101      	movs	r1, #1
 80033ee:	fa01 f303 	lsl.w	r3, r1, r3
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	4313      	orrs	r3, r2
 80033f6:	b2da      	uxtb	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	701a      	strb	r2, [r3, #0]
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <field_event_clear>:

void field_event_clear(field_t *field, field_event_e event)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	70fb      	strb	r3, [r7, #3]
  if (event == FIELD_ALL)
 8003414:	78fb      	ldrb	r3, [r7, #3]
 8003416:	2b07      	cmp	r3, #7
 8003418:	d103      	bne.n	8003422 <field_event_clear+0x1a>
  {
    field->state = 0x00; /* All 7 bits set */
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	701a      	strb	r2, [r3, #0]
  }
  else if (event <= FIELD_SENSOR_5)
  {
    field->state &= ~(1U << event);
  }
}
 8003420:	e00f      	b.n	8003442 <field_event_clear+0x3a>
  else if (event <= FIELD_SENSOR_5)
 8003422:	78fb      	ldrb	r3, [r7, #3]
 8003424:	2b06      	cmp	r3, #6
 8003426:	d80c      	bhi.n	8003442 <field_event_clear+0x3a>
    field->state &= ~(1U << event);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	781a      	ldrb	r2, [r3, #0]
 800342c:	78fb      	ldrb	r3, [r7, #3]
 800342e:	2101      	movs	r1, #1
 8003430:	fa01 f303 	lsl.w	r3, r1, r3
 8003434:	b2db      	uxtb	r3, r3
 8003436:	43db      	mvns	r3, r3
 8003438:	b2db      	uxtb	r3, r3
 800343a:	4013      	ands	r3, r2
 800343c:	b2da      	uxtb	r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	701a      	strb	r2, [r3, #0]
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr

0800344e <field_event_get>:

field_state_e field_event_get(field_t *field, field_event_e event)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
 8003456:	460b      	mov	r3, r1
 8003458:	70fb      	strb	r3, [r7, #3]

  if (field->state & (1U << event))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	461a      	mov	r2, r3
 8003460:	78fb      	ldrb	r3, [r7, #3]
 8003462:	fa22 f303 	lsr.w	r3, r2, r3
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <field_event_get+0x24>
  {
    return FIELD_STATE_SET;
 800346e:	2301      	movs	r3, #1
 8003470:	e000      	b.n	8003474 <field_event_get+0x26>
  }

  return FIELD_STATE_RESET;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <field_compute_state>:
 *
 * @return FIELD_STATE_SET if the event bit is set in both masks,
 *         otherwise FIELD_STATE_RESET.
 */
field_state_e field_compute_state(field_event_e field_local, field_event_e field_dest, field_event_e event)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	4603      	mov	r3, r0
 8003488:	71fb      	strb	r3, [r7, #7]
 800348a:	460b      	mov	r3, r1
 800348c:	71bb      	strb	r3, [r7, #6]
 800348e:	4613      	mov	r3, r2
 8003490:	717b      	strb	r3, [r7, #5]
  if ((field_local & (1U << event)) & (field_dest & (1U << event)))
 8003492:	79fa      	ldrb	r2, [r7, #7]
 8003494:	797b      	ldrb	r3, [r7, #5]
 8003496:	2101      	movs	r1, #1
 8003498:	fa01 f303 	lsl.w	r3, r1, r3
 800349c:	401a      	ands	r2, r3
 800349e:	79bb      	ldrb	r3, [r7, #6]
 80034a0:	4013      	ands	r3, r2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <field_compute_state+0x2a>
  {
    return FIELD_STATE_SET;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e000      	b.n	80034ac <field_compute_state+0x2c>
  }

  return FIELD_STATE_RESET;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <process_group_led>:

void process_group_led(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(LED_SENSOR_1_GPIO_Port, LED_SENSOR_1_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_2_GPIO_Port, LED_SENSOR_2_Pin) &&
 80034bc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80034c0:	4816      	ldr	r0, [pc, #88]	@ (800351c <process_group_led+0x64>)
 80034c2:	f001 fae5 	bl	8004a90 <HAL_GPIO_ReadPin>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d022      	beq.n	8003512 <process_group_led+0x5a>
 80034cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80034d0:	4812      	ldr	r0, [pc, #72]	@ (800351c <process_group_led+0x64>)
 80034d2:	f001 fadd 	bl	8004a90 <HAL_GPIO_ReadPin>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d01a      	beq.n	8003512 <process_group_led+0x5a>
      HAL_GPIO_ReadPin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin) &&
 80034dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80034e0:	480e      	ldr	r0, [pc, #56]	@ (800351c <process_group_led+0x64>)
 80034e2:	f001 fad5 	bl	8004a90 <HAL_GPIO_ReadPin>
 80034e6:	4603      	mov	r3, r0
  if (HAL_GPIO_ReadPin(LED_SENSOR_1_GPIO_Port, LED_SENSOR_1_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_2_GPIO_Port, LED_SENSOR_2_Pin) &&
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d012      	beq.n	8003512 <process_group_led+0x5a>
      HAL_GPIO_ReadPin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin) &&
 80034ec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80034f0:	480a      	ldr	r0, [pc, #40]	@ (800351c <process_group_led+0x64>)
 80034f2:	f001 facd 	bl	8004a90 <HAL_GPIO_ReadPin>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <process_group_led+0x5a>
      HAL_GPIO_ReadPin(LED_SENSOR_5_GPIO_Port, LED_SENSOR_5_Pin))
 80034fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003500:	4806      	ldr	r0, [pc, #24]	@ (800351c <process_group_led+0x64>)
 8003502:	f001 fac5 	bl	8004a90 <HAL_GPIO_ReadPin>
 8003506:	4603      	mov	r3, r0
      HAL_GPIO_ReadPin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin) && HAL_GPIO_ReadPin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin) &&
 8003508:	2b00      	cmp	r3, #0
 800350a:	d002      	beq.n	8003512 <process_group_led+0x5a>
  {
    group_led_on();
 800350c:	f009 fbf6 	bl	800ccfc <group_led_on>
 8003510:	e002      	b.n	8003518 <process_group_led+0x60>
  }
  else
  {
    group_led_off();
 8003512:	f009 fbff 	bl	800cd14 <group_led_off>
  }
}
 8003516:	bf00      	nop
 8003518:	bf00      	nop
 800351a:	bd80      	pop	{r7, pc}
 800351c:	40020400 	.word	0x40020400

08003520 <read_state_sensors>:

void read_state_sensors(field_t *field)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  // SENSOR 1
  if (check_state_sensor(SENSOR_1_GPIO_Port, SENSOR_1_Pin) == SENSOR_OPEN)
 8003528:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800352c:	482b      	ldr	r0, [pc, #172]	@ (80035dc <read_state_sensors+0xbc>)
 800352e:	f7ff ff2d 	bl	800338c <check_state_sensor>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d104      	bne.n	8003542 <read_state_sensors+0x22>
  {
    field_event_clear(field, FIELD_SENSOR_1);
 8003538:	2102      	movs	r1, #2
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f7ff ff64 	bl	8003408 <field_event_clear>
 8003540:	e003      	b.n	800354a <read_state_sensors+0x2a>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_1);
 8003542:	2102      	movs	r1, #2
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7ff ff3e 	bl	80033c6 <field_event_set>
  }
  // SENSOR 2
  if (check_state_sensor(SENSOR_2_GPIO_Port, SENSOR_2_Pin) == SENSOR_OPEN)
 800354a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800354e:	4823      	ldr	r0, [pc, #140]	@ (80035dc <read_state_sensors+0xbc>)
 8003550:	f7ff ff1c 	bl	800338c <check_state_sensor>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d104      	bne.n	8003564 <read_state_sensors+0x44>
  {
    field_event_clear(field, FIELD_SENSOR_2);
 800355a:	2103      	movs	r1, #3
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7ff ff53 	bl	8003408 <field_event_clear>
 8003562:	e003      	b.n	800356c <read_state_sensors+0x4c>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_2);
 8003564:	2103      	movs	r1, #3
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7ff ff2d 	bl	80033c6 <field_event_set>
  }
  // SENSOR 3
  if (check_state_sensor(SENSOR_3_GPIO_Port, SENSOR_3_Pin) == SENSOR_OPEN)
 800356c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003570:	481a      	ldr	r0, [pc, #104]	@ (80035dc <read_state_sensors+0xbc>)
 8003572:	f7ff ff0b 	bl	800338c <check_state_sensor>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d104      	bne.n	8003586 <read_state_sensors+0x66>
  {
    field_event_clear(field, FIELD_SENSOR_3);
 800357c:	2104      	movs	r1, #4
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7ff ff42 	bl	8003408 <field_event_clear>
 8003584:	e003      	b.n	800358e <read_state_sensors+0x6e>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_3);
 8003586:	2104      	movs	r1, #4
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f7ff ff1c 	bl	80033c6 <field_event_set>
  }
  // SENSOR 4
  if (check_state_sensor(SENSOR_4_GPIO_Port, SENSOR_4_Pin) == SENSOR_OPEN)
 800358e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003592:	4812      	ldr	r0, [pc, #72]	@ (80035dc <read_state_sensors+0xbc>)
 8003594:	f7ff fefa 	bl	800338c <check_state_sensor>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d104      	bne.n	80035a8 <read_state_sensors+0x88>
  {
    field_event_clear(field, FIELD_SENSOR_4);
 800359e:	2105      	movs	r1, #5
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f7ff ff31 	bl	8003408 <field_event_clear>
 80035a6:	e003      	b.n	80035b0 <read_state_sensors+0x90>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_4);
 80035a8:	2105      	movs	r1, #5
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f7ff ff0b 	bl	80033c6 <field_event_set>
  }
  // SENSOR 5
  if (check_state_sensor(SENSOR_5_GPIO_Port, SENSOR_5_Pin) == SENSOR_OPEN)
 80035b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80035b4:	4809      	ldr	r0, [pc, #36]	@ (80035dc <read_state_sensors+0xbc>)
 80035b6:	f7ff fee9 	bl	800338c <check_state_sensor>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d104      	bne.n	80035ca <read_state_sensors+0xaa>
  {
    field_event_clear(field, FIELD_SENSOR_5);
 80035c0:	2106      	movs	r1, #6
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f7ff ff20 	bl	8003408 <field_event_clear>
  }
  else
  {
    field_event_set(field, FIELD_SENSOR_5);
  }
}
 80035c8:	e003      	b.n	80035d2 <read_state_sensors+0xb2>
    field_event_set(field, FIELD_SENSOR_5);
 80035ca:	2106      	movs	r1, #6
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f7ff fefa 	bl	80033c6 <field_event_set>
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40021000 	.word	0x40021000

080035e0 <process_field_sensor>:

void process_field_sensor(field_t *field_local, field_t *field_dest)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	6039      	str	r1, [r7, #0]
  // SENSOR 1
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_1) == FIELD_STATE_RESET)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	7818      	ldrb	r0, [r3, #0]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2202      	movs	r2, #2
 80035f4:	4619      	mov	r1, r3
 80035f6:	f7ff ff43 	bl	8003480 <field_compute_state>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d106      	bne.n	800360e <process_field_sensor+0x2e>
  {
    flag_alarm_sensor_set(); // Enable alarm
 8003600:	f7ff fe76 	bl	80032f0 <flag_alarm_sensor_set>
    sensor_1_led_on();       // Led on
 8003604:	f009 fb92 	bl	800cd2c <sensor_1_led_on>
    group_led_on();          // Led on
 8003608:	f009 fb78 	bl	800ccfc <group_led_on>
 800360c:	e006      	b.n	800361c <process_field_sensor+0x3c>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 800360e:	f7ff fe87 	bl	8003320 <flag_alarm_sensor_get>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d101      	bne.n	800361c <process_field_sensor+0x3c>
    {
      sensor_1_led_off(); // Led off
 8003618:	f009 fb94 	bl	800cd44 <sensor_1_led_off>
    }
  }

  // SENSOR 2
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_2) == FIELD_STATE_RESET)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	7818      	ldrb	r0, [r3, #0]
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	2203      	movs	r2, #3
 8003626:	4619      	mov	r1, r3
 8003628:	f7ff ff2a 	bl	8003480 <field_compute_state>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d106      	bne.n	8003640 <process_field_sensor+0x60>
  {
    flag_alarm_sensor_set(); // Enable alarm
 8003632:	f7ff fe5d 	bl	80032f0 <flag_alarm_sensor_set>
    sensor_2_led_on();       // Led on
 8003636:	f009 fb91 	bl	800cd5c <sensor_2_led_on>
    group_led_on();          // Led on
 800363a:	f009 fb5f 	bl	800ccfc <group_led_on>
 800363e:	e006      	b.n	800364e <process_field_sensor+0x6e>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 8003640:	f7ff fe6e 	bl	8003320 <flag_alarm_sensor_get>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <process_field_sensor+0x6e>
    {
      sensor_2_led_off(); // Led off
 800364a:	f009 fb93 	bl	800cd74 <sensor_2_led_off>
    }
  }
  // SENSOR 3
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_3) == FIELD_STATE_RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	7818      	ldrb	r0, [r3, #0]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2204      	movs	r2, #4
 8003658:	4619      	mov	r1, r3
 800365a:	f7ff ff11 	bl	8003480 <field_compute_state>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d106      	bne.n	8003672 <process_field_sensor+0x92>
  {
    flag_alarm_sensor_set(); // Enable alarm
 8003664:	f7ff fe44 	bl	80032f0 <flag_alarm_sensor_set>
    sensor_3_led_on();       // Led on
 8003668:	f009 fb90 	bl	800cd8c <sensor_3_led_on>
    group_led_on();          // Led on
 800366c:	f009 fb46 	bl	800ccfc <group_led_on>
 8003670:	e006      	b.n	8003680 <process_field_sensor+0xa0>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 8003672:	f7ff fe55 	bl	8003320 <flag_alarm_sensor_get>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d101      	bne.n	8003680 <process_field_sensor+0xa0>
    {
      sensor_3_led_off(); // Led off
 800367c:	f009 fb92 	bl	800cda4 <sensor_3_led_off>
    }
  }
  // SENSOR 4
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_4) == FIELD_STATE_RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	7818      	ldrb	r0, [r3, #0]
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2205      	movs	r2, #5
 800368a:	4619      	mov	r1, r3
 800368c:	f7ff fef8 	bl	8003480 <field_compute_state>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d106      	bne.n	80036a4 <process_field_sensor+0xc4>
  {
    flag_alarm_sensor_set(); // Enable alarm
 8003696:	f7ff fe2b 	bl	80032f0 <flag_alarm_sensor_set>
    sensor_4_led_on();       // Led on
 800369a:	f009 fb8f 	bl	800cdbc <sensor_4_led_on>
    group_led_on();          // Led on
 800369e:	f009 fb2d 	bl	800ccfc <group_led_on>
 80036a2:	e006      	b.n	80036b2 <process_field_sensor+0xd2>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 80036a4:	f7ff fe3c 	bl	8003320 <flag_alarm_sensor_get>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d101      	bne.n	80036b2 <process_field_sensor+0xd2>
    {
      sensor_4_led_off(); // Led off
 80036ae:	f009 fb91 	bl	800cdd4 <sensor_4_led_off>
    }
  }
  // SENSOR 5
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_5) == FIELD_STATE_RESET)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	7818      	ldrb	r0, [r3, #0]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	2206      	movs	r2, #6
 80036bc:	4619      	mov	r1, r3
 80036be:	f7ff fedf 	bl	8003480 <field_compute_state>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d106      	bne.n	80036d6 <process_field_sensor+0xf6>
  {
    flag_alarm_sensor_set(); // Enable alarm
 80036c8:	f7ff fe12 	bl	80032f0 <flag_alarm_sensor_set>
    sensor_5_led_on();       // Led on
 80036cc:	f009 fb8e 	bl	800cdec <sensor_5_led_on>
    group_led_on();          // Led on
 80036d0:	f009 fb14 	bl	800ccfc <group_led_on>
 80036d4:	e006      	b.n	80036e4 <process_field_sensor+0x104>
  }
  else
  {
    if (flag_alarm_sensor_get() == ALARM_FLAG_STATE_OFF)
 80036d6:	f7ff fe23 	bl	8003320 <flag_alarm_sensor_get>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <process_field_sensor+0x104>
    {
      sensor_5_led_off(); // Led off
 80036e0:	f009 fb90 	bl	800ce04 <sensor_5_led_off>
    }
  }

  process_group_led();
 80036e4:	f7ff fee8 	bl	80034b8 <process_group_led>
}
 80036e8:	bf00      	nop
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <process_field_reset_alarm>:

void process_field_reset_alarm(field_t *field_local, field_t *field_dest)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  // SENSOR 1
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_1) != FIELD_STATE_RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	7818      	ldrb	r0, [r3, #0]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	2202      	movs	r2, #2
 8003704:	4619      	mov	r1, r3
 8003706:	f7ff febb 	bl	8003480 <field_compute_state>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <process_field_reset_alarm+0x24>
  {
    sensor_1_led_off(); // Led off
 8003710:	f009 fb18 	bl	800cd44 <sensor_1_led_off>
  }
  // SENSOR 2
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_2) != FIELD_STATE_RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	7818      	ldrb	r0, [r3, #0]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	2203      	movs	r2, #3
 800371e:	4619      	mov	r1, r3
 8003720:	f7ff feae 	bl	8003480 <field_compute_state>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <process_field_reset_alarm+0x3e>
  {
    sensor_2_led_off(); // Led off
 800372a:	f009 fb23 	bl	800cd74 <sensor_2_led_off>
  }
  // SENSOR 3
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_3) != FIELD_STATE_RESET)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	7818      	ldrb	r0, [r3, #0]
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2204      	movs	r2, #4
 8003738:	4619      	mov	r1, r3
 800373a:	f7ff fea1 	bl	8003480 <field_compute_state>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <process_field_reset_alarm+0x58>
  {
    sensor_3_led_off(); // Led off
 8003744:	f009 fb2e 	bl	800cda4 <sensor_3_led_off>
  }
  // SENSOR 4
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_4) != FIELD_STATE_RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	7818      	ldrb	r0, [r3, #0]
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	2205      	movs	r2, #5
 8003752:	4619      	mov	r1, r3
 8003754:	f7ff fe94 	bl	8003480 <field_compute_state>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <process_field_reset_alarm+0x72>
  {
    sensor_4_led_off(); // Led off
 800375e:	f009 fb39 	bl	800cdd4 <sensor_4_led_off>
  }
  // SENSOR 5
  if (field_compute_state(field_local->state, field_dest->state, FIELD_SENSOR_5) != FIELD_STATE_RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	7818      	ldrb	r0, [r3, #0]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	2206      	movs	r2, #6
 800376c:	4619      	mov	r1, r3
 800376e:	f7ff fe87 	bl	8003480 <field_compute_state>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d001      	beq.n	800377c <process_field_reset_alarm+0x8c>
  {
    sensor_5_led_off(); // Led off
 8003778:	f009 fb44 	bl	800ce04 <sensor_5_led_off>
  }

  process_group_led();
 800377c:	f7ff fe9c 	bl	80034b8 <process_group_led>

  flag_alarm_button_clear();                // Disable alarm
 8003780:	f7ff fd9e 	bl	80032c0 <flag_alarm_button_clear>
  alarm_led_off();                          // Led on
 8003784:	f009 fb56 	bl	800ce34 <alarm_led_off>
  field_event_set(field_dest, FIELD_ALARM); // Clear field ALARM
 8003788:	2101      	movs	r1, #1
 800378a:	6838      	ldr	r0, [r7, #0]
 800378c:	f7ff fe1b 	bl	80033c6 <field_event_set>

  if (flag_call_get() == CALL_FLAG_STATE_OFF && ptt_state_get() == PTT_INACTIVE)
 8003790:	f7ff fdf0 	bl	8003374 <flag_call_get>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10b      	bne.n	80037b2 <process_field_reset_alarm+0xc2>
 800379a:	f009 fa99 	bl	800ccd0 <ptt_state_get>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d106      	bne.n	80037b2 <process_field_reset_alarm+0xc2>
  {
    vocoder_disable(); // Vocoder disable
 80037a4:	f009 fa50 	bl	800cc48 <vocoder_disable>
    sp_off();          // Off the speaker amplifier.
 80037a8:	f009 fb8c 	bl	800cec4 <sp_off>
    hp_off();          // Off the handset speaker amplifier
 80037ac:	f009 fba2 	bl	800cef4 <hp_off>
 80037b0:	e014      	b.n	80037dc <process_field_reset_alarm+0xec>
  }
  else if (flag_call_get() == CALL_FLAG_STATE_ON && ptt_state_get() == PTT_ACTIVE)
 80037b2:	f7ff fddf 	bl	8003374 <flag_call_get>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d107      	bne.n	80037cc <process_field_reset_alarm+0xdc>
 80037bc:	f009 fa88 	bl	800ccd0 <ptt_state_get>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d102      	bne.n	80037cc <process_field_reset_alarm+0xdc>
  {
    hp_off(); // Off the handset speaker amplifier
 80037c6:	f009 fb95 	bl	800cef4 <hp_off>
 80037ca:	e007      	b.n	80037dc <process_field_reset_alarm+0xec>
  }
  else if (ptt_state_get() == PTT_ACTIVE)
 80037cc:	f009 fa80 	bl	800ccd0 <ptt_state_get>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d102      	bne.n	80037dc <process_field_reset_alarm+0xec>
  {
    sp_off(); // Off the speaker amplifier.
 80037d6:	f009 fb75 	bl	800cec4 <sp_off>
  }
}
 80037da:	e7ff      	b.n	80037dc <process_field_reset_alarm+0xec>
 80037dc:	bf00      	nop
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <process_field_alarm_button>:

void process_field_alarm_button(field_t *field_dest)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  if (field_event_get(field_dest, FIELD_ALARM) == FIELD_STATE_RESET)
 80037ec:	2101      	movs	r1, #1
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7ff fe2d 	bl	800344e <field_event_get>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d109      	bne.n	800380e <process_field_alarm_button+0x2a>
  {
    flag_alarm_button_set(); // Enable alarm
 80037fa:	f7ff fd4f 	bl	800329c <flag_alarm_button_set>
    alarm_led_on();          // Led on
 80037fe:	f009 fb0d 	bl	800ce1c <alarm_led_on>
    vocoder_enable();        // vocoder enable
 8003802:	f009 fa15 	bl	800cc30 <vocoder_enable>
    sp_on();                 // On the speaker amplifier.
 8003806:	f009 fb51 	bl	800ceac <sp_on>
    hp_on();                 // handset speaker amplifier
 800380a:	f009 fb67 	bl	800cedc <hp_on>
  }
}
 800380e:	bf00      	nop
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <process_field_call>:

void process_field_call(field_t *field_dest)
{
 8003816:	b580      	push	{r7, lr}
 8003818:	b082      	sub	sp, #8
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  if (field_event_get(field_dest, FIELD_CALL) == FIELD_STATE_RESET)
 800381e:	2100      	movs	r1, #0
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f7ff fe14 	bl	800344e <field_event_get>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10f      	bne.n	800384c <process_field_call+0x36>
  {
    if (ptt_state_get() == PTT_INACTIVE)
 800382c:	f009 fa50 	bl	800ccd0 <ptt_state_get>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d11e      	bne.n	8003874 <process_field_call+0x5e>
    {
      flag_call_set();    // Enable alarm
 8003836:	f7ff fd7f 	bl	8003338 <flag_call_set>
      call_led_on();      // Led on
 800383a:	f009 fb07 	bl	800ce4c <call_led_on>
      timer_call_start(); // Timer start
 800383e:	f7fe fa4d 	bl	8001cdc <timer_call_start>
      vocoder_enable();   // vocoder enable
 8003842:	f009 f9f5 	bl	800cc30 <vocoder_enable>
      sp_on();            // On the speaker amplifier.
 8003846:	f009 fb31 	bl	800ceac <sp_on>
    {
      vocoder_disable(); // Vocoder disable
      sp_off();          // Off the speaker amplifier.
    }
  }
}
 800384a:	e013      	b.n	8003874 <process_field_call+0x5e>
    flag_call_clear(); // Disable alarm
 800384c:	f7ff fd86 	bl	800335c <flag_call_clear>
    call_led_off();    // Led off
 8003850:	f009 fb08 	bl	800ce64 <call_led_off>
    timer_call_stop(); // Timer stop
 8003854:	f7fe fa4e 	bl	8001cf4 <timer_call_stop>
    if (flag_alarm_button_get() == ALARM_FLAG_STATE_OFF && ptt_state_get() == PTT_INACTIVE)
 8003858:	f7ff fd3e 	bl	80032d8 <flag_alarm_button_get>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d108      	bne.n	8003874 <process_field_call+0x5e>
 8003862:	f009 fa35 	bl	800ccd0 <ptt_state_get>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d103      	bne.n	8003874 <process_field_call+0x5e>
      vocoder_disable(); // Vocoder disable
 800386c:	f009 f9ec 	bl	800cc48 <vocoder_disable>
      sp_off();          // Off the speaker amplifier.
 8003870:	f009 fb28 	bl	800cec4 <sp_off>
}
 8003874:	bf00      	nop
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003880:	2003      	movs	r0, #3
 8003882:	f000 f91e 	bl	8003ac2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003886:	200f      	movs	r0, #15
 8003888:	f7ff f9ec 	bl	8002c64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800388c:	f7ff f9c2 	bl	8002c14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	bd80      	pop	{r7, pc}
	...

08003898 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800389c:	4b06      	ldr	r3, [pc, #24]	@ (80038b8 <HAL_IncTick+0x20>)
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	461a      	mov	r2, r3
 80038a2:	4b06      	ldr	r3, [pc, #24]	@ (80038bc <HAL_IncTick+0x24>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4413      	add	r3, r2
 80038a8:	4a04      	ldr	r2, [pc, #16]	@ (80038bc <HAL_IncTick+0x24>)
 80038aa:	6013      	str	r3, [r2, #0]
}
 80038ac:	bf00      	nop
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	20000028 	.word	0x20000028
 80038bc:	2000ae58 	.word	0x2000ae58

080038c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  return uwTick;
 80038c4:	4b03      	ldr	r3, [pc, #12]	@ (80038d4 <HAL_GetTick+0x14>)
 80038c6:	681b      	ldr	r3, [r3, #0]
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	2000ae58 	.word	0x2000ae58

080038d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038e0:	f7ff ffee 	bl	80038c0 <HAL_GetTick>
 80038e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f0:	d005      	beq.n	80038fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038f2:	4b0a      	ldr	r3, [pc, #40]	@ (800391c <HAL_Delay+0x44>)
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	461a      	mov	r2, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	4413      	add	r3, r2
 80038fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038fe:	bf00      	nop
 8003900:	f7ff ffde 	bl	80038c0 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	68fa      	ldr	r2, [r7, #12]
 800390c:	429a      	cmp	r2, r3
 800390e:	d8f7      	bhi.n	8003900 <HAL_Delay+0x28>
  {
  }
}
 8003910:	bf00      	nop
 8003912:	bf00      	nop
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20000028 	.word	0x20000028

08003920 <__NVIC_SetPriorityGrouping>:
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f003 0307 	and.w	r3, r3, #7
 800392e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003930:	4b0b      	ldr	r3, [pc, #44]	@ (8003960 <__NVIC_SetPriorityGrouping+0x40>)
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800393c:	4013      	ands	r3, r2
 800393e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003948:	4b06      	ldr	r3, [pc, #24]	@ (8003964 <__NVIC_SetPriorityGrouping+0x44>)
 800394a:	4313      	orrs	r3, r2
 800394c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800394e:	4a04      	ldr	r2, [pc, #16]	@ (8003960 <__NVIC_SetPriorityGrouping+0x40>)
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	60d3      	str	r3, [r2, #12]
}
 8003954:	bf00      	nop
 8003956:	3714      	adds	r7, #20
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	e000ed00 	.word	0xe000ed00
 8003964:	05fa0000 	.word	0x05fa0000

08003968 <__NVIC_GetPriorityGrouping>:
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800396c:	4b04      	ldr	r3, [pc, #16]	@ (8003980 <__NVIC_GetPriorityGrouping+0x18>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	0a1b      	lsrs	r3, r3, #8
 8003972:	f003 0307 	and.w	r3, r3, #7
}
 8003976:	4618      	mov	r0, r3
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	e000ed00 	.word	0xe000ed00

08003984 <__NVIC_EnableIRQ>:
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	4603      	mov	r3, r0
 800398c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800398e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003992:	2b00      	cmp	r3, #0
 8003994:	db0b      	blt.n	80039ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003996:	79fb      	ldrb	r3, [r7, #7]
 8003998:	f003 021f 	and.w	r2, r3, #31
 800399c:	4907      	ldr	r1, [pc, #28]	@ (80039bc <__NVIC_EnableIRQ+0x38>)
 800399e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a2:	095b      	lsrs	r3, r3, #5
 80039a4:	2001      	movs	r0, #1
 80039a6:	fa00 f202 	lsl.w	r2, r0, r2
 80039aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80039ae:	bf00      	nop
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	e000e100 	.word	0xe000e100

080039c0 <__NVIC_DisableIRQ>:
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	4603      	mov	r3, r0
 80039c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	db12      	blt.n	80039f8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039d2:	79fb      	ldrb	r3, [r7, #7]
 80039d4:	f003 021f 	and.w	r2, r3, #31
 80039d8:	490a      	ldr	r1, [pc, #40]	@ (8003a04 <__NVIC_DisableIRQ+0x44>)
 80039da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039de:	095b      	lsrs	r3, r3, #5
 80039e0:	2001      	movs	r0, #1
 80039e2:	fa00 f202 	lsl.w	r2, r0, r2
 80039e6:	3320      	adds	r3, #32
 80039e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80039ec:	f3bf 8f4f 	dsb	sy
}
 80039f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80039f2:	f3bf 8f6f 	isb	sy
}
 80039f6:	bf00      	nop
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	e000e100 	.word	0xe000e100

08003a08 <__NVIC_SetPriority>:
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	6039      	str	r1, [r7, #0]
 8003a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	db0a      	blt.n	8003a32 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	490c      	ldr	r1, [pc, #48]	@ (8003a54 <__NVIC_SetPriority+0x4c>)
 8003a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a26:	0112      	lsls	r2, r2, #4
 8003a28:	b2d2      	uxtb	r2, r2
 8003a2a:	440b      	add	r3, r1
 8003a2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003a30:	e00a      	b.n	8003a48 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	b2da      	uxtb	r2, r3
 8003a36:	4908      	ldr	r1, [pc, #32]	@ (8003a58 <__NVIC_SetPriority+0x50>)
 8003a38:	79fb      	ldrb	r3, [r7, #7]
 8003a3a:	f003 030f 	and.w	r3, r3, #15
 8003a3e:	3b04      	subs	r3, #4
 8003a40:	0112      	lsls	r2, r2, #4
 8003a42:	b2d2      	uxtb	r2, r2
 8003a44:	440b      	add	r3, r1
 8003a46:	761a      	strb	r2, [r3, #24]
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	e000e100 	.word	0xe000e100
 8003a58:	e000ed00 	.word	0xe000ed00

08003a5c <NVIC_EncodePriority>:
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b089      	sub	sp, #36	@ 0x24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f003 0307 	and.w	r3, r3, #7
 8003a6e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	f1c3 0307 	rsb	r3, r3, #7
 8003a76:	2b04      	cmp	r3, #4
 8003a78:	bf28      	it	cs
 8003a7a:	2304      	movcs	r3, #4
 8003a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	3304      	adds	r3, #4
 8003a82:	2b06      	cmp	r3, #6
 8003a84:	d902      	bls.n	8003a8c <NVIC_EncodePriority+0x30>
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	3b03      	subs	r3, #3
 8003a8a:	e000      	b.n	8003a8e <NVIC_EncodePriority+0x32>
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a90:	f04f 32ff 	mov.w	r2, #4294967295
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	43da      	mvns	r2, r3
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	401a      	ands	r2, r3
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8003aae:	43d9      	mvns	r1, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab4:	4313      	orrs	r3, r2
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3724      	adds	r7, #36	@ 0x24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b082      	sub	sp, #8
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f7ff ff28 	bl	8003920 <__NVIC_SetPriorityGrouping>
}
 8003ad0:	bf00      	nop
 8003ad2:	3708      	adds	r7, #8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
 8003ae4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003aea:	f7ff ff3d 	bl	8003968 <__NVIC_GetPriorityGrouping>
 8003aee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	68b9      	ldr	r1, [r7, #8]
 8003af4:	6978      	ldr	r0, [r7, #20]
 8003af6:	f7ff ffb1 	bl	8003a5c <NVIC_EncodePriority>
 8003afa:	4602      	mov	r2, r0
 8003afc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b00:	4611      	mov	r1, r2
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff ff80 	bl	8003a08 <__NVIC_SetPriority>
}
 8003b08:	bf00      	nop
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	4603      	mov	r3, r0
 8003b18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff ff30 	bl	8003984 <__NVIC_EnableIRQ>
}
 8003b24:	bf00      	nop
 8003b26:	3708      	adds	r7, #8
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	4603      	mov	r3, r0
 8003b34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7ff ff40 	bl	80039c0 <__NVIC_DisableIRQ>
}
 8003b40:	bf00      	nop
 8003b42:	3708      	adds	r7, #8
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003b4c:	f3bf 8f5f 	dmb	sy
}
 8003b50:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003b52:	4b07      	ldr	r3, [pc, #28]	@ (8003b70 <HAL_MPU_Disable+0x28>)
 8003b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b56:	4a06      	ldr	r2, [pc, #24]	@ (8003b70 <HAL_MPU_Disable+0x28>)
 8003b58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b5c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003b5e:	4b05      	ldr	r3, [pc, #20]	@ (8003b74 <HAL_MPU_Disable+0x2c>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	605a      	str	r2, [r3, #4]
}
 8003b64:	bf00      	nop
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	e000ed00 	.word	0xe000ed00
 8003b74:	e000ed90 	.word	0xe000ed90

08003b78 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003b80:	4a0b      	ldr	r2, [pc, #44]	@ (8003bb0 <HAL_MPU_Enable+0x38>)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f043 0301 	orr.w	r3, r3, #1
 8003b88:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb4 <HAL_MPU_Enable+0x3c>)
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8e:	4a09      	ldr	r2, [pc, #36]	@ (8003bb4 <HAL_MPU_Enable+0x3c>)
 8003b90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b94:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003b96:	f3bf 8f4f 	dsb	sy
}
 8003b9a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003b9c:	f3bf 8f6f 	isb	sy
}
 8003ba0:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003ba2:	bf00      	nop
 8003ba4:	370c      	adds	r7, #12
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	e000ed90 	.word	0xe000ed90
 8003bb4:	e000ed00 	.word	0xe000ed00

08003bb8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	785a      	ldrb	r2, [r3, #1]
 8003bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8003c34 <HAL_MPU_ConfigRegion+0x7c>)
 8003bc6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c34 <HAL_MPU_ConfigRegion+0x7c>)
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	4a19      	ldr	r2, [pc, #100]	@ (8003c34 <HAL_MPU_ConfigRegion+0x7c>)
 8003bce:	f023 0301 	bic.w	r3, r3, #1
 8003bd2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003bd4:	4a17      	ldr	r2, [pc, #92]	@ (8003c34 <HAL_MPU_ConfigRegion+0x7c>)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	7b1b      	ldrb	r3, [r3, #12]
 8003be0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	7adb      	ldrb	r3, [r3, #11]
 8003be6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003be8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	7a9b      	ldrb	r3, [r3, #10]
 8003bee:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003bf0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	7b5b      	ldrb	r3, [r3, #13]
 8003bf6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003bf8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	7b9b      	ldrb	r3, [r3, #14]
 8003bfe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003c00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	7bdb      	ldrb	r3, [r3, #15]
 8003c06:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003c08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	7a5b      	ldrb	r3, [r3, #9]
 8003c0e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003c10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	7a1b      	ldrb	r3, [r3, #8]
 8003c16:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003c18:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	7812      	ldrb	r2, [r2, #0]
 8003c1e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003c20:	4a04      	ldr	r2, [pc, #16]	@ (8003c34 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003c22:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003c24:	6113      	str	r3, [r2, #16]
}
 8003c26:	bf00      	nop
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	e000ed90 	.word	0xe000ed90

08003c38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c44:	f7ff fe3c 	bl	80038c0 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e099      	b.n	8003d88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 0201 	bic.w	r2, r2, #1
 8003c72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c74:	e00f      	b.n	8003c96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c76:	f7ff fe23 	bl	80038c0 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	2b05      	cmp	r3, #5
 8003c82:	d908      	bls.n	8003c96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2220      	movs	r2, #32
 8003c88:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2203      	movs	r2, #3
 8003c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e078      	b.n	8003d88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1e8      	bne.n	8003c76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4b38      	ldr	r3, [pc, #224]	@ (8003d90 <HAL_DMA_Init+0x158>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cec:	2b04      	cmp	r3, #4
 8003cee:	d107      	bne.n	8003d00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f023 0307 	bic.w	r3, r3, #7
 8003d16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d117      	bne.n	8003d5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00e      	beq.n	8003d5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f000 fb73 	bl	8004428 <DMA_CheckFifoParam>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2240      	movs	r2, #64	@ 0x40
 8003d4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003d56:	2301      	movs	r3, #1
 8003d58:	e016      	b.n	8003d88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f000 fb2a 	bl	80043bc <DMA_CalcBaseAndBitshift>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d70:	223f      	movs	r2, #63	@ 0x3f
 8003d72:	409a      	lsls	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3718      	adds	r7, #24
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	f010803f 	.word	0xf010803f

08003d94 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e050      	b.n	8003e48 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d101      	bne.n	8003db6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003db2:	2302      	movs	r3, #2
 8003db4:	e048      	b.n	8003e48 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 0201 	bic.w	r2, r2, #1
 8003dc4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2200      	movs	r2, #0
 8003de4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2200      	movs	r2, #0
 8003dec:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2221      	movs	r2, #33	@ 0x21
 8003df4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 fae0 	bl	80043bc <DMA_CalcBaseAndBitshift>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e04:	223f      	movs	r2, #63	@ 0x3f
 8003e06:	409a      	lsls	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b086      	sub	sp, #24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
 8003e5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d101      	bne.n	8003e76 <HAL_DMA_Start_IT+0x26>
 8003e72:	2302      	movs	r3, #2
 8003e74:	e048      	b.n	8003f08 <HAL_DMA_Start_IT+0xb8>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d137      	bne.n	8003efa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	68b9      	ldr	r1, [r7, #8]
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 fa5e 	bl	8004360 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea8:	223f      	movs	r2, #63	@ 0x3f
 8003eaa:	409a      	lsls	r2, r3
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f042 0216 	orr.w	r2, r2, #22
 8003ebe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695a      	ldr	r2, [r3, #20]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003ece:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d007      	beq.n	8003ee8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f042 0208 	orr.w	r2, r2, #8
 8003ee6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f042 0201 	orr.w	r2, r2, #1
 8003ef6:	601a      	str	r2, [r3, #0]
 8003ef8:	e005      	b.n	8003f06 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f02:	2302      	movs	r3, #2
 8003f04:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f06:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003f1e:	f7ff fccf 	bl	80038c0 <HAL_GetTick>
 8003f22:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d008      	beq.n	8003f42 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2280      	movs	r2, #128	@ 0x80
 8003f34:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e052      	b.n	8003fe8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 0216 	bic.w	r2, r2, #22
 8003f50:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695a      	ldr	r2, [r3, #20]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f60:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d103      	bne.n	8003f72 <HAL_DMA_Abort+0x62>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d007      	beq.n	8003f82 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f022 0208 	bic.w	r2, r2, #8
 8003f80:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0201 	bic.w	r2, r2, #1
 8003f90:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f92:	e013      	b.n	8003fbc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f94:	f7ff fc94 	bl	80038c0 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b05      	cmp	r3, #5
 8003fa0:	d90c      	bls.n	8003fbc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2203      	movs	r2, #3
 8003fac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e015      	b.n	8003fe8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1e4      	bne.n	8003f94 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fce:	223f      	movs	r2, #63	@ 0x3f
 8003fd0:	409a      	lsls	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d004      	beq.n	800400e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2280      	movs	r2, #128	@ 0x80
 8004008:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e00c      	b.n	8004028 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2205      	movs	r2, #5
 8004012:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0201 	bic.w	r2, r2, #1
 8004024:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800403c:	2300      	movs	r3, #0
 800403e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004040:	4b8e      	ldr	r3, [pc, #568]	@ (800427c <HAL_DMA_IRQHandler+0x248>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a8e      	ldr	r2, [pc, #568]	@ (8004280 <HAL_DMA_IRQHandler+0x24c>)
 8004046:	fba2 2303 	umull	r2, r3, r2, r3
 800404a:	0a9b      	lsrs	r3, r3, #10
 800404c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004052:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800405e:	2208      	movs	r2, #8
 8004060:	409a      	lsls	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	4013      	ands	r3, r2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d01a      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0304 	and.w	r3, r3, #4
 8004074:	2b00      	cmp	r3, #0
 8004076:	d013      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 0204 	bic.w	r2, r2, #4
 8004086:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800408c:	2208      	movs	r2, #8
 800408e:	409a      	lsls	r2, r3
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004098:	f043 0201 	orr.w	r2, r3, #1
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040a4:	2201      	movs	r2, #1
 80040a6:	409a      	lsls	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	4013      	ands	r3, r2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d012      	beq.n	80040d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00b      	beq.n	80040d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c2:	2201      	movs	r2, #1
 80040c4:	409a      	lsls	r2, r3
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ce:	f043 0202 	orr.w	r2, r3, #2
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040da:	2204      	movs	r2, #4
 80040dc:	409a      	lsls	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	4013      	ands	r3, r2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d012      	beq.n	800410c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00b      	beq.n	800410c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f8:	2204      	movs	r2, #4
 80040fa:	409a      	lsls	r2, r3
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004104:	f043 0204 	orr.w	r2, r3, #4
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004110:	2210      	movs	r2, #16
 8004112:	409a      	lsls	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	4013      	ands	r3, r2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d043      	beq.n	80041a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b00      	cmp	r3, #0
 8004128:	d03c      	beq.n	80041a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800412e:	2210      	movs	r2, #16
 8004130:	409a      	lsls	r2, r3
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d018      	beq.n	8004176 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d108      	bne.n	8004164 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004156:	2b00      	cmp	r3, #0
 8004158:	d024      	beq.n	80041a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	4798      	blx	r3
 8004162:	e01f      	b.n	80041a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004168:	2b00      	cmp	r3, #0
 800416a:	d01b      	beq.n	80041a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	4798      	blx	r3
 8004174:	e016      	b.n	80041a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004180:	2b00      	cmp	r3, #0
 8004182:	d107      	bne.n	8004194 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 0208 	bic.w	r2, r2, #8
 8004192:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041a8:	2220      	movs	r2, #32
 80041aa:	409a      	lsls	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	4013      	ands	r3, r2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f000 808f 	beq.w	80042d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0310 	and.w	r3, r3, #16
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	f000 8087 	beq.w	80042d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ca:	2220      	movs	r2, #32
 80041cc:	409a      	lsls	r2, r3
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b05      	cmp	r3, #5
 80041dc:	d136      	bne.n	800424c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0216 	bic.w	r2, r2, #22
 80041ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695a      	ldr	r2, [r3, #20]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80041fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004202:	2b00      	cmp	r3, #0
 8004204:	d103      	bne.n	800420e <HAL_DMA_IRQHandler+0x1da>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800420a:	2b00      	cmp	r3, #0
 800420c:	d007      	beq.n	800421e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0208 	bic.w	r2, r2, #8
 800421c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004222:	223f      	movs	r2, #63	@ 0x3f
 8004224:	409a      	lsls	r2, r3
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800423e:	2b00      	cmp	r3, #0
 8004240:	d07e      	beq.n	8004340 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	4798      	blx	r3
        }
        return;
 800424a:	e079      	b.n	8004340 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d01d      	beq.n	8004296 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10d      	bne.n	8004284 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426c:	2b00      	cmp	r3, #0
 800426e:	d031      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	4798      	blx	r3
 8004278:	e02c      	b.n	80042d4 <HAL_DMA_IRQHandler+0x2a0>
 800427a:	bf00      	nop
 800427c:	20000000 	.word	0x20000000
 8004280:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004288:	2b00      	cmp	r3, #0
 800428a:	d023      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	4798      	blx	r3
 8004294:	e01e      	b.n	80042d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d10f      	bne.n	80042c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0210 	bic.w	r2, r2, #16
 80042b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d003      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d032      	beq.n	8004342 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d022      	beq.n	800432e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2205      	movs	r2, #5
 80042ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f022 0201 	bic.w	r2, r2, #1
 80042fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	3301      	adds	r3, #1
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	697a      	ldr	r2, [r7, #20]
 8004308:	429a      	cmp	r2, r3
 800430a:	d307      	bcc.n	800431c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1f2      	bne.n	8004300 <HAL_DMA_IRQHandler+0x2cc>
 800431a:	e000      	b.n	800431e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800431c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004332:	2b00      	cmp	r3, #0
 8004334:	d005      	beq.n	8004342 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	4798      	blx	r3
 800433e:	e000      	b.n	8004342 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004340:	bf00      	nop
    }
  }
}
 8004342:	3718      	adds	r7, #24
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004354:	4618      	mov	r0, r3
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800437c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	683a      	ldr	r2, [r7, #0]
 8004384:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	2b40      	cmp	r3, #64	@ 0x40
 800438c:	d108      	bne.n	80043a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800439e:	e007      	b.n	80043b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68ba      	ldr	r2, [r7, #8]
 80043a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	60da      	str	r2, [r3, #12]
}
 80043b0:	bf00      	nop
 80043b2:	3714      	adds	r7, #20
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	3b10      	subs	r3, #16
 80043cc:	4a13      	ldr	r2, [pc, #76]	@ (800441c <DMA_CalcBaseAndBitshift+0x60>)
 80043ce:	fba2 2303 	umull	r2, r3, r2, r3
 80043d2:	091b      	lsrs	r3, r3, #4
 80043d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80043d6:	4a12      	ldr	r2, [pc, #72]	@ (8004420 <DMA_CalcBaseAndBitshift+0x64>)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	4413      	add	r3, r2
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	461a      	mov	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2b03      	cmp	r3, #3
 80043e8:	d908      	bls.n	80043fc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	461a      	mov	r2, r3
 80043f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004424 <DMA_CalcBaseAndBitshift+0x68>)
 80043f2:	4013      	ands	r3, r2
 80043f4:	1d1a      	adds	r2, r3, #4
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80043fa:	e006      	b.n	800440a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	461a      	mov	r2, r3
 8004402:	4b08      	ldr	r3, [pc, #32]	@ (8004424 <DMA_CalcBaseAndBitshift+0x68>)
 8004404:	4013      	ands	r3, r2
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800440e:	4618      	mov	r0, r3
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	aaaaaaab 	.word	0xaaaaaaab
 8004420:	08022598 	.word	0x08022598
 8004424:	fffffc00 	.word	0xfffffc00

08004428 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004430:	2300      	movs	r3, #0
 8004432:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004438:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	699b      	ldr	r3, [r3, #24]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d11f      	bne.n	8004482 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	2b03      	cmp	r3, #3
 8004446:	d856      	bhi.n	80044f6 <DMA_CheckFifoParam+0xce>
 8004448:	a201      	add	r2, pc, #4	@ (adr r2, 8004450 <DMA_CheckFifoParam+0x28>)
 800444a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800444e:	bf00      	nop
 8004450:	08004461 	.word	0x08004461
 8004454:	08004473 	.word	0x08004473
 8004458:	08004461 	.word	0x08004461
 800445c:	080044f7 	.word	0x080044f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004464:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d046      	beq.n	80044fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004470:	e043      	b.n	80044fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004476:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800447a:	d140      	bne.n	80044fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004480:	e03d      	b.n	80044fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800448a:	d121      	bne.n	80044d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	2b03      	cmp	r3, #3
 8004490:	d837      	bhi.n	8004502 <DMA_CheckFifoParam+0xda>
 8004492:	a201      	add	r2, pc, #4	@ (adr r2, 8004498 <DMA_CheckFifoParam+0x70>)
 8004494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004498:	080044a9 	.word	0x080044a9
 800449c:	080044af 	.word	0x080044af
 80044a0:	080044a9 	.word	0x080044a9
 80044a4:	080044c1 	.word	0x080044c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	73fb      	strb	r3, [r7, #15]
      break;
 80044ac:	e030      	b.n	8004510 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d025      	beq.n	8004506 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044be:	e022      	b.n	8004506 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80044c8:	d11f      	bne.n	800450a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80044ce:	e01c      	b.n	800450a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d903      	bls.n	80044de <DMA_CheckFifoParam+0xb6>
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	2b03      	cmp	r3, #3
 80044da:	d003      	beq.n	80044e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80044dc:	e018      	b.n	8004510 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	73fb      	strb	r3, [r7, #15]
      break;
 80044e2:	e015      	b.n	8004510 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00e      	beq.n	800450e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	73fb      	strb	r3, [r7, #15]
      break;
 80044f4:	e00b      	b.n	800450e <DMA_CheckFifoParam+0xe6>
      break;
 80044f6:	bf00      	nop
 80044f8:	e00a      	b.n	8004510 <DMA_CheckFifoParam+0xe8>
      break;
 80044fa:	bf00      	nop
 80044fc:	e008      	b.n	8004510 <DMA_CheckFifoParam+0xe8>
      break;
 80044fe:	bf00      	nop
 8004500:	e006      	b.n	8004510 <DMA_CheckFifoParam+0xe8>
      break;
 8004502:	bf00      	nop
 8004504:	e004      	b.n	8004510 <DMA_CheckFifoParam+0xe8>
      break;
 8004506:	bf00      	nop
 8004508:	e002      	b.n	8004510 <DMA_CheckFifoParam+0xe8>
      break;   
 800450a:	bf00      	nop
 800450c:	e000      	b.n	8004510 <DMA_CheckFifoParam+0xe8>
      break;
 800450e:	bf00      	nop
    }
  } 
  
  return status; 
 8004510:	7bfb      	ldrb	r3, [r7, #15]
}
 8004512:	4618      	mov	r0, r3
 8004514:	3714      	adds	r7, #20
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop

08004520 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004520:	b480      	push	{r7}
 8004522:	b089      	sub	sp, #36	@ 0x24
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800452a:	2300      	movs	r3, #0
 800452c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800452e:	2300      	movs	r3, #0
 8004530:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004532:	2300      	movs	r3, #0
 8004534:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004536:	2300      	movs	r3, #0
 8004538:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800453a:	2300      	movs	r3, #0
 800453c:	61fb      	str	r3, [r7, #28]
 800453e:	e175      	b.n	800482c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004540:	2201      	movs	r2, #1
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	4013      	ands	r3, r2
 8004552:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	429a      	cmp	r2, r3
 800455a:	f040 8164 	bne.w	8004826 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	2b01      	cmp	r3, #1
 8004568:	d005      	beq.n	8004576 <HAL_GPIO_Init+0x56>
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f003 0303 	and.w	r3, r3, #3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d130      	bne.n	80045d8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	2203      	movs	r2, #3
 8004582:	fa02 f303 	lsl.w	r3, r2, r3
 8004586:	43db      	mvns	r3, r3
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	4013      	ands	r3, r2
 800458c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	68da      	ldr	r2, [r3, #12]
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	005b      	lsls	r3, r3, #1
 8004596:	fa02 f303 	lsl.w	r3, r2, r3
 800459a:	69ba      	ldr	r2, [r7, #24]
 800459c:	4313      	orrs	r3, r2
 800459e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045ac:	2201      	movs	r2, #1
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	fa02 f303 	lsl.w	r3, r2, r3
 80045b4:	43db      	mvns	r3, r3
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	4013      	ands	r3, r2
 80045ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	091b      	lsrs	r3, r3, #4
 80045c2:	f003 0201 	and.w	r2, r3, #1
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	fa02 f303 	lsl.w	r3, r2, r3
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f003 0303 	and.w	r3, r3, #3
 80045e0:	2b03      	cmp	r3, #3
 80045e2:	d017      	beq.n	8004614 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	2203      	movs	r2, #3
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	43db      	mvns	r3, r3
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	4013      	ands	r3, r2
 80045fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	4313      	orrs	r3, r2
 800460c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f003 0303 	and.w	r3, r3, #3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d123      	bne.n	8004668 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	08da      	lsrs	r2, r3, #3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	3208      	adds	r2, #8
 8004628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800462c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	220f      	movs	r2, #15
 8004638:	fa02 f303 	lsl.w	r3, r2, r3
 800463c:	43db      	mvns	r3, r3
 800463e:	69ba      	ldr	r2, [r7, #24]
 8004640:	4013      	ands	r3, r2
 8004642:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	691a      	ldr	r2, [r3, #16]
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	f003 0307 	and.w	r3, r3, #7
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	fa02 f303 	lsl.w	r3, r2, r3
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	4313      	orrs	r3, r2
 8004658:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	08da      	lsrs	r2, r3, #3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	3208      	adds	r2, #8
 8004662:	69b9      	ldr	r1, [r7, #24]
 8004664:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	005b      	lsls	r3, r3, #1
 8004672:	2203      	movs	r2, #3
 8004674:	fa02 f303 	lsl.w	r3, r2, r3
 8004678:	43db      	mvns	r3, r3
 800467a:	69ba      	ldr	r2, [r7, #24]
 800467c:	4013      	ands	r3, r2
 800467e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f003 0203 	and.w	r2, r3, #3
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	005b      	lsls	r3, r3, #1
 800468c:	fa02 f303 	lsl.w	r3, r2, r3
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	4313      	orrs	r3, r2
 8004694:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 80be 	beq.w	8004826 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046aa:	4b66      	ldr	r3, [pc, #408]	@ (8004844 <HAL_GPIO_Init+0x324>)
 80046ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ae:	4a65      	ldr	r2, [pc, #404]	@ (8004844 <HAL_GPIO_Init+0x324>)
 80046b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80046b6:	4b63      	ldr	r3, [pc, #396]	@ (8004844 <HAL_GPIO_Init+0x324>)
 80046b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046be:	60fb      	str	r3, [r7, #12]
 80046c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80046c2:	4a61      	ldr	r2, [pc, #388]	@ (8004848 <HAL_GPIO_Init+0x328>)
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	089b      	lsrs	r3, r3, #2
 80046c8:	3302      	adds	r3, #2
 80046ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	f003 0303 	and.w	r3, r3, #3
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	220f      	movs	r2, #15
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	43db      	mvns	r3, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	4013      	ands	r3, r2
 80046e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a58      	ldr	r2, [pc, #352]	@ (800484c <HAL_GPIO_Init+0x32c>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d037      	beq.n	800475e <HAL_GPIO_Init+0x23e>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a57      	ldr	r2, [pc, #348]	@ (8004850 <HAL_GPIO_Init+0x330>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d031      	beq.n	800475a <HAL_GPIO_Init+0x23a>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a56      	ldr	r2, [pc, #344]	@ (8004854 <HAL_GPIO_Init+0x334>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d02b      	beq.n	8004756 <HAL_GPIO_Init+0x236>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a55      	ldr	r2, [pc, #340]	@ (8004858 <HAL_GPIO_Init+0x338>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d025      	beq.n	8004752 <HAL_GPIO_Init+0x232>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a54      	ldr	r2, [pc, #336]	@ (800485c <HAL_GPIO_Init+0x33c>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d01f      	beq.n	800474e <HAL_GPIO_Init+0x22e>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a53      	ldr	r2, [pc, #332]	@ (8004860 <HAL_GPIO_Init+0x340>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d019      	beq.n	800474a <HAL_GPIO_Init+0x22a>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a52      	ldr	r2, [pc, #328]	@ (8004864 <HAL_GPIO_Init+0x344>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d013      	beq.n	8004746 <HAL_GPIO_Init+0x226>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a51      	ldr	r2, [pc, #324]	@ (8004868 <HAL_GPIO_Init+0x348>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00d      	beq.n	8004742 <HAL_GPIO_Init+0x222>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a50      	ldr	r2, [pc, #320]	@ (800486c <HAL_GPIO_Init+0x34c>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d007      	beq.n	800473e <HAL_GPIO_Init+0x21e>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a4f      	ldr	r2, [pc, #316]	@ (8004870 <HAL_GPIO_Init+0x350>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d101      	bne.n	800473a <HAL_GPIO_Init+0x21a>
 8004736:	2309      	movs	r3, #9
 8004738:	e012      	b.n	8004760 <HAL_GPIO_Init+0x240>
 800473a:	230a      	movs	r3, #10
 800473c:	e010      	b.n	8004760 <HAL_GPIO_Init+0x240>
 800473e:	2308      	movs	r3, #8
 8004740:	e00e      	b.n	8004760 <HAL_GPIO_Init+0x240>
 8004742:	2307      	movs	r3, #7
 8004744:	e00c      	b.n	8004760 <HAL_GPIO_Init+0x240>
 8004746:	2306      	movs	r3, #6
 8004748:	e00a      	b.n	8004760 <HAL_GPIO_Init+0x240>
 800474a:	2305      	movs	r3, #5
 800474c:	e008      	b.n	8004760 <HAL_GPIO_Init+0x240>
 800474e:	2304      	movs	r3, #4
 8004750:	e006      	b.n	8004760 <HAL_GPIO_Init+0x240>
 8004752:	2303      	movs	r3, #3
 8004754:	e004      	b.n	8004760 <HAL_GPIO_Init+0x240>
 8004756:	2302      	movs	r3, #2
 8004758:	e002      	b.n	8004760 <HAL_GPIO_Init+0x240>
 800475a:	2301      	movs	r3, #1
 800475c:	e000      	b.n	8004760 <HAL_GPIO_Init+0x240>
 800475e:	2300      	movs	r3, #0
 8004760:	69fa      	ldr	r2, [r7, #28]
 8004762:	f002 0203 	and.w	r2, r2, #3
 8004766:	0092      	lsls	r2, r2, #2
 8004768:	4093      	lsls	r3, r2
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	4313      	orrs	r3, r2
 800476e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004770:	4935      	ldr	r1, [pc, #212]	@ (8004848 <HAL_GPIO_Init+0x328>)
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	089b      	lsrs	r3, r3, #2
 8004776:	3302      	adds	r3, #2
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800477e:	4b3d      	ldr	r3, [pc, #244]	@ (8004874 <HAL_GPIO_Init+0x354>)
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	43db      	mvns	r3, r3
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	4013      	ands	r3, r2
 800478c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	4313      	orrs	r3, r2
 80047a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047a2:	4a34      	ldr	r2, [pc, #208]	@ (8004874 <HAL_GPIO_Init+0x354>)
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047a8:	4b32      	ldr	r3, [pc, #200]	@ (8004874 <HAL_GPIO_Init+0x354>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	43db      	mvns	r3, r3
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	4013      	ands	r3, r2
 80047b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d003      	beq.n	80047cc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047cc:	4a29      	ldr	r2, [pc, #164]	@ (8004874 <HAL_GPIO_Init+0x354>)
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047d2:	4b28      	ldr	r3, [pc, #160]	@ (8004874 <HAL_GPIO_Init+0x354>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	43db      	mvns	r3, r3
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	4013      	ands	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d003      	beq.n	80047f6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047f6:	4a1f      	ldr	r2, [pc, #124]	@ (8004874 <HAL_GPIO_Init+0x354>)
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004874 <HAL_GPIO_Init+0x354>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	43db      	mvns	r3, r3
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4013      	ands	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d003      	beq.n	8004820 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	4313      	orrs	r3, r2
 800481e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004820:	4a14      	ldr	r2, [pc, #80]	@ (8004874 <HAL_GPIO_Init+0x354>)
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	3301      	adds	r3, #1
 800482a:	61fb      	str	r3, [r7, #28]
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	2b0f      	cmp	r3, #15
 8004830:	f67f ae86 	bls.w	8004540 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004834:	bf00      	nop
 8004836:	bf00      	nop
 8004838:	3724      	adds	r7, #36	@ 0x24
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	40023800 	.word	0x40023800
 8004848:	40013800 	.word	0x40013800
 800484c:	40020000 	.word	0x40020000
 8004850:	40020400 	.word	0x40020400
 8004854:	40020800 	.word	0x40020800
 8004858:	40020c00 	.word	0x40020c00
 800485c:	40021000 	.word	0x40021000
 8004860:	40021400 	.word	0x40021400
 8004864:	40021800 	.word	0x40021800
 8004868:	40021c00 	.word	0x40021c00
 800486c:	40022000 	.word	0x40022000
 8004870:	40022400 	.word	0x40022400
 8004874:	40013c00 	.word	0x40013c00

08004878 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004878:	b480      	push	{r7}
 800487a:	b087      	sub	sp, #28
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8004882:	2300      	movs	r3, #0
 8004884:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8004886:	2300      	movs	r3, #0
 8004888:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800488a:	2300      	movs	r3, #0
 800488c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800488e:	2300      	movs	r3, #0
 8004890:	617b      	str	r3, [r7, #20]
 8004892:	e0d9      	b.n	8004a48 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004894:	2201      	movs	r2, #1
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	fa02 f303 	lsl.w	r3, r2, r3
 800489c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	4013      	ands	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	429a      	cmp	r2, r3
 80048ac:	f040 80c9 	bne.w	8004a42 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80048b0:	4a6b      	ldr	r2, [pc, #428]	@ (8004a60 <HAL_GPIO_DeInit+0x1e8>)
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	089b      	lsrs	r3, r3, #2
 80048b6:	3302      	adds	r3, #2
 80048b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048bc:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f003 0303 	and.w	r3, r3, #3
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	220f      	movs	r2, #15
 80048c8:	fa02 f303 	lsl.w	r3, r2, r3
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	4013      	ands	r3, r2
 80048d0:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a63      	ldr	r2, [pc, #396]	@ (8004a64 <HAL_GPIO_DeInit+0x1ec>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d037      	beq.n	800494a <HAL_GPIO_DeInit+0xd2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a62      	ldr	r2, [pc, #392]	@ (8004a68 <HAL_GPIO_DeInit+0x1f0>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d031      	beq.n	8004946 <HAL_GPIO_DeInit+0xce>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a61      	ldr	r2, [pc, #388]	@ (8004a6c <HAL_GPIO_DeInit+0x1f4>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d02b      	beq.n	8004942 <HAL_GPIO_DeInit+0xca>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a60      	ldr	r2, [pc, #384]	@ (8004a70 <HAL_GPIO_DeInit+0x1f8>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d025      	beq.n	800493e <HAL_GPIO_DeInit+0xc6>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a5f      	ldr	r2, [pc, #380]	@ (8004a74 <HAL_GPIO_DeInit+0x1fc>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d01f      	beq.n	800493a <HAL_GPIO_DeInit+0xc2>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a5e      	ldr	r2, [pc, #376]	@ (8004a78 <HAL_GPIO_DeInit+0x200>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d019      	beq.n	8004936 <HAL_GPIO_DeInit+0xbe>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a5d      	ldr	r2, [pc, #372]	@ (8004a7c <HAL_GPIO_DeInit+0x204>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d013      	beq.n	8004932 <HAL_GPIO_DeInit+0xba>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a5c      	ldr	r2, [pc, #368]	@ (8004a80 <HAL_GPIO_DeInit+0x208>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d00d      	beq.n	800492e <HAL_GPIO_DeInit+0xb6>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a5b      	ldr	r2, [pc, #364]	@ (8004a84 <HAL_GPIO_DeInit+0x20c>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d007      	beq.n	800492a <HAL_GPIO_DeInit+0xb2>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a5a      	ldr	r2, [pc, #360]	@ (8004a88 <HAL_GPIO_DeInit+0x210>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d101      	bne.n	8004926 <HAL_GPIO_DeInit+0xae>
 8004922:	2309      	movs	r3, #9
 8004924:	e012      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 8004926:	230a      	movs	r3, #10
 8004928:	e010      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 800492a:	2308      	movs	r3, #8
 800492c:	e00e      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 800492e:	2307      	movs	r3, #7
 8004930:	e00c      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 8004932:	2306      	movs	r3, #6
 8004934:	e00a      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 8004936:	2305      	movs	r3, #5
 8004938:	e008      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 800493a:	2304      	movs	r3, #4
 800493c:	e006      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 800493e:	2303      	movs	r3, #3
 8004940:	e004      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 8004942:	2302      	movs	r3, #2
 8004944:	e002      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 8004946:	2301      	movs	r3, #1
 8004948:	e000      	b.n	800494c <HAL_GPIO_DeInit+0xd4>
 800494a:	2300      	movs	r3, #0
 800494c:	697a      	ldr	r2, [r7, #20]
 800494e:	f002 0203 	and.w	r2, r2, #3
 8004952:	0092      	lsls	r2, r2, #2
 8004954:	4093      	lsls	r3, r2
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	429a      	cmp	r2, r3
 800495a:	d132      	bne.n	80049c2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800495c:	4b4b      	ldr	r3, [pc, #300]	@ (8004a8c <HAL_GPIO_DeInit+0x214>)
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	43db      	mvns	r3, r3
 8004964:	4949      	ldr	r1, [pc, #292]	@ (8004a8c <HAL_GPIO_DeInit+0x214>)
 8004966:	4013      	ands	r3, r2
 8004968:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800496a:	4b48      	ldr	r3, [pc, #288]	@ (8004a8c <HAL_GPIO_DeInit+0x214>)
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	43db      	mvns	r3, r3
 8004972:	4946      	ldr	r1, [pc, #280]	@ (8004a8c <HAL_GPIO_DeInit+0x214>)
 8004974:	4013      	ands	r3, r2
 8004976:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004978:	4b44      	ldr	r3, [pc, #272]	@ (8004a8c <HAL_GPIO_DeInit+0x214>)
 800497a:	68da      	ldr	r2, [r3, #12]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	43db      	mvns	r3, r3
 8004980:	4942      	ldr	r1, [pc, #264]	@ (8004a8c <HAL_GPIO_DeInit+0x214>)
 8004982:	4013      	ands	r3, r2
 8004984:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004986:	4b41      	ldr	r3, [pc, #260]	@ (8004a8c <HAL_GPIO_DeInit+0x214>)
 8004988:	689a      	ldr	r2, [r3, #8]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	43db      	mvns	r3, r3
 800498e:	493f      	ldr	r1, [pc, #252]	@ (8004a8c <HAL_GPIO_DeInit+0x214>)
 8004990:	4013      	ands	r3, r2
 8004992:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f003 0303 	and.w	r3, r3, #3
 800499a:	009b      	lsls	r3, r3, #2
 800499c:	220f      	movs	r2, #15
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80049a4:	4a2e      	ldr	r2, [pc, #184]	@ (8004a60 <HAL_GPIO_DeInit+0x1e8>)
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	089b      	lsrs	r3, r3, #2
 80049aa:	3302      	adds	r3, #2
 80049ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	43da      	mvns	r2, r3
 80049b4:	482a      	ldr	r0, [pc, #168]	@ (8004a60 <HAL_GPIO_DeInit+0x1e8>)
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	089b      	lsrs	r3, r3, #2
 80049ba:	400a      	ands	r2, r1
 80049bc:	3302      	adds	r3, #2
 80049be:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	005b      	lsls	r3, r3, #1
 80049ca:	2103      	movs	r1, #3
 80049cc:	fa01 f303 	lsl.w	r3, r1, r3
 80049d0:	43db      	mvns	r3, r3
 80049d2:	401a      	ands	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	08da      	lsrs	r2, r3, #3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	3208      	adds	r2, #8
 80049e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	f003 0307 	and.w	r3, r3, #7
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	220f      	movs	r2, #15
 80049ee:	fa02 f303 	lsl.w	r3, r2, r3
 80049f2:	43db      	mvns	r3, r3
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	08d2      	lsrs	r2, r2, #3
 80049f8:	4019      	ands	r1, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	3208      	adds	r2, #8
 80049fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68da      	ldr	r2, [r3, #12]
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	2103      	movs	r1, #3
 8004a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a10:	43db      	mvns	r3, r3
 8004a12:	401a      	ands	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685a      	ldr	r2, [r3, #4]
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	fa01 f303 	lsl.w	r3, r1, r3
 8004a24:	43db      	mvns	r3, r3
 8004a26:	401a      	ands	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	005b      	lsls	r3, r3, #1
 8004a34:	2103      	movs	r1, #3
 8004a36:	fa01 f303 	lsl.w	r3, r1, r3
 8004a3a:	43db      	mvns	r3, r3
 8004a3c:	401a      	ands	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	3301      	adds	r3, #1
 8004a46:	617b      	str	r3, [r7, #20]
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	2b0f      	cmp	r3, #15
 8004a4c:	f67f af22 	bls.w	8004894 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004a50:	bf00      	nop
 8004a52:	bf00      	nop
 8004a54:	371c      	adds	r7, #28
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	40013800 	.word	0x40013800
 8004a64:	40020000 	.word	0x40020000
 8004a68:	40020400 	.word	0x40020400
 8004a6c:	40020800 	.word	0x40020800
 8004a70:	40020c00 	.word	0x40020c00
 8004a74:	40021000 	.word	0x40021000
 8004a78:	40021400 	.word	0x40021400
 8004a7c:	40021800 	.word	0x40021800
 8004a80:	40021c00 	.word	0x40021c00
 8004a84:	40022000 	.word	0x40022000
 8004a88:	40022400 	.word	0x40022400
 8004a8c:	40013c00 	.word	0x40013c00

08004a90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b085      	sub	sp, #20
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	460b      	mov	r3, r1
 8004a9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	691a      	ldr	r2, [r3, #16]
 8004aa0:	887b      	ldrh	r3, [r7, #2]
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d002      	beq.n	8004aae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	73fb      	strb	r3, [r7, #15]
 8004aac:	e001      	b.n	8004ab2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3714      	adds	r7, #20
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	807b      	strh	r3, [r7, #2]
 8004acc:	4613      	mov	r3, r2
 8004ace:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ad0:	787b      	ldrb	r3, [r7, #1]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ad6:	887a      	ldrh	r2, [r7, #2]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004adc:	e003      	b.n	8004ae6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004ade:	887b      	ldrh	r3, [r7, #2]
 8004ae0:	041a      	lsls	r2, r3, #16
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	619a      	str	r2, [r3, #24]
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b085      	sub	sp, #20
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
 8004afa:	460b      	mov	r3, r1
 8004afc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b04:	887a      	ldrh	r2, [r7, #2]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	041a      	lsls	r2, r3, #16
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	43d9      	mvns	r1, r3
 8004b10:	887b      	ldrh	r3, [r7, #2]
 8004b12:	400b      	ands	r3, r1
 8004b14:	431a      	orrs	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	619a      	str	r2, [r3, #24]
}
 8004b1a:	bf00      	nop
 8004b1c:	3714      	adds	r7, #20
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
	...

08004b28 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	4603      	mov	r3, r0
 8004b30:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004b32:	4b08      	ldr	r3, [pc, #32]	@ (8004b54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b34:	695a      	ldr	r2, [r3, #20]
 8004b36:	88fb      	ldrh	r3, [r7, #6]
 8004b38:	4013      	ands	r3, r2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d006      	beq.n	8004b4c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b3e:	4a05      	ldr	r2, [pc, #20]	@ (8004b54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b40:	88fb      	ldrh	r3, [r7, #6]
 8004b42:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b44:	88fb      	ldrh	r3, [r7, #6]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7fc ff18 	bl	800197c <HAL_GPIO_EXTI_Callback>
  }
}
 8004b4c:	bf00      	nop
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40013c00 	.word	0x40013c00

08004b58 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e043      	b.n	8004bf2 <HAL_IWDG_Init+0x9a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8004b72:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f245 5255 	movw	r2, #21845	@ 0x5555
 8004b7c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6852      	ldr	r2, [r2, #4]
 8004b86:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6892      	ldr	r2, [r2, #8]
 8004b90:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004b92:	f7fe fe95 	bl	80038c0 <HAL_GetTick>
 8004b96:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004b98:	e011      	b.n	8004bbe <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004b9a:	f7fe fe91 	bl	80038c0 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	f641 0201 	movw	r2, #6145	@ 0x1801
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d908      	bls.n	8004bbe <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	f003 0307 	and.w	r3, r3, #7
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e019      	b.n	8004bf2 <HAL_IWDG_Init+0x9a>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d1e6      	bne.n	8004b9a <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691a      	ldr	r2, [r3, #16]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d005      	beq.n	8004be6 <HAL_IWDG_Init+0x8e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	68d2      	ldr	r2, [r2, #12]
 8004be2:	611a      	str	r2, [r3, #16]
 8004be4:	e004      	b.n	8004bf0 <HAL_IWDG_Init+0x98>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004bee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b083      	sub	sp, #12
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004c0a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
	...

08004c1c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004c22:	2300      	movs	r3, #0
 8004c24:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004c26:	4b23      	ldr	r3, [pc, #140]	@ (8004cb4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2a:	4a22      	ldr	r2, [pc, #136]	@ (8004cb4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c30:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c32:	4b20      	ldr	r3, [pc, #128]	@ (8004cb4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c3a:	603b      	str	r3, [r7, #0]
 8004c3c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004cb8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a1d      	ldr	r2, [pc, #116]	@ (8004cb8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c48:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c4a:	f7fe fe39 	bl	80038c0 <HAL_GetTick>
 8004c4e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c50:	e009      	b.n	8004c66 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c52:	f7fe fe35 	bl	80038c0 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004c60:	d901      	bls.n	8004c66 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e022      	b.n	8004cac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c66:	4b14      	ldr	r3, [pc, #80]	@ (8004cb8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c72:	d1ee      	bne.n	8004c52 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004c74:	4b10      	ldr	r3, [pc, #64]	@ (8004cb8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a0f      	ldr	r2, [pc, #60]	@ (8004cb8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c7e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c80:	f7fe fe1e 	bl	80038c0 <HAL_GetTick>
 8004c84:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004c86:	e009      	b.n	8004c9c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c88:	f7fe fe1a 	bl	80038c0 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004c96:	d901      	bls.n	8004c9c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e007      	b.n	8004cac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004c9c:	4b06      	ldr	r3, [pc, #24]	@ (8004cb8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ca4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ca8:	d1ee      	bne.n	8004c88 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3708      	adds	r7, #8
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	40023800 	.word	0x40023800
 8004cb8:	40007000 	.word	0x40007000

08004cbc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d101      	bne.n	8004cd2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e291      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 8087 	beq.w	8004dee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ce0:	4b96      	ldr	r3, [pc, #600]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f003 030c 	and.w	r3, r3, #12
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d00c      	beq.n	8004d06 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cec:	4b93      	ldr	r3, [pc, #588]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f003 030c 	and.w	r3, r3, #12
 8004cf4:	2b08      	cmp	r3, #8
 8004cf6:	d112      	bne.n	8004d1e <HAL_RCC_OscConfig+0x62>
 8004cf8:	4b90      	ldr	r3, [pc, #576]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d04:	d10b      	bne.n	8004d1e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d06:	4b8d      	ldr	r3, [pc, #564]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d06c      	beq.n	8004dec <HAL_RCC_OscConfig+0x130>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d168      	bne.n	8004dec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e26b      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d26:	d106      	bne.n	8004d36 <HAL_RCC_OscConfig+0x7a>
 8004d28:	4b84      	ldr	r3, [pc, #528]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a83      	ldr	r2, [pc, #524]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d32:	6013      	str	r3, [r2, #0]
 8004d34:	e02e      	b.n	8004d94 <HAL_RCC_OscConfig+0xd8>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10c      	bne.n	8004d58 <HAL_RCC_OscConfig+0x9c>
 8004d3e:	4b7f      	ldr	r3, [pc, #508]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a7e      	ldr	r2, [pc, #504]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d48:	6013      	str	r3, [r2, #0]
 8004d4a:	4b7c      	ldr	r3, [pc, #496]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a7b      	ldr	r2, [pc, #492]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d54:	6013      	str	r3, [r2, #0]
 8004d56:	e01d      	b.n	8004d94 <HAL_RCC_OscConfig+0xd8>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d60:	d10c      	bne.n	8004d7c <HAL_RCC_OscConfig+0xc0>
 8004d62:	4b76      	ldr	r3, [pc, #472]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a75      	ldr	r2, [pc, #468]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	4b73      	ldr	r3, [pc, #460]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a72      	ldr	r2, [pc, #456]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	e00b      	b.n	8004d94 <HAL_RCC_OscConfig+0xd8>
 8004d7c:	4b6f      	ldr	r3, [pc, #444]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a6e      	ldr	r2, [pc, #440]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d86:	6013      	str	r3, [r2, #0]
 8004d88:	4b6c      	ldr	r3, [pc, #432]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a6b      	ldr	r2, [pc, #428]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004d8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d013      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9c:	f7fe fd90 	bl	80038c0 <HAL_GetTick>
 8004da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004da2:	e008      	b.n	8004db6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004da4:	f7fe fd8c 	bl	80038c0 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b64      	cmp	r3, #100	@ 0x64
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e21f      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004db6:	4b61      	ldr	r3, [pc, #388]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0f0      	beq.n	8004da4 <HAL_RCC_OscConfig+0xe8>
 8004dc2:	e014      	b.n	8004dee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc4:	f7fe fd7c 	bl	80038c0 <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dcc:	f7fe fd78 	bl	80038c0 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b64      	cmp	r3, #100	@ 0x64
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e20b      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dde:	4b57      	ldr	r3, [pc, #348]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1f0      	bne.n	8004dcc <HAL_RCC_OscConfig+0x110>
 8004dea:	e000      	b.n	8004dee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d069      	beq.n	8004ece <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dfa:	4b50      	ldr	r3, [pc, #320]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f003 030c 	and.w	r3, r3, #12
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00b      	beq.n	8004e1e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e06:	4b4d      	ldr	r3, [pc, #308]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 030c 	and.w	r3, r3, #12
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d11c      	bne.n	8004e4c <HAL_RCC_OscConfig+0x190>
 8004e12:	4b4a      	ldr	r3, [pc, #296]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d116      	bne.n	8004e4c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e1e:	4b47      	ldr	r3, [pc, #284]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d005      	beq.n	8004e36 <HAL_RCC_OscConfig+0x17a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d001      	beq.n	8004e36 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e1df      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e36:	4b41      	ldr	r3, [pc, #260]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	493d      	ldr	r1, [pc, #244]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e4a:	e040      	b.n	8004ece <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d023      	beq.n	8004e9c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e54:	4b39      	ldr	r3, [pc, #228]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a38      	ldr	r2, [pc, #224]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e5a:	f043 0301 	orr.w	r3, r3, #1
 8004e5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fe fd2e 	bl	80038c0 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e68:	f7fe fd2a 	bl	80038c0 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e1bd      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e7a:	4b30      	ldr	r3, [pc, #192]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d0f0      	beq.n	8004e68 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e86:	4b2d      	ldr	r3, [pc, #180]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4929      	ldr	r1, [pc, #164]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	600b      	str	r3, [r1, #0]
 8004e9a:	e018      	b.n	8004ece <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e9c:	4b27      	ldr	r3, [pc, #156]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a26      	ldr	r2, [pc, #152]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004ea2:	f023 0301 	bic.w	r3, r3, #1
 8004ea6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea8:	f7fe fd0a 	bl	80038c0 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eb0:	f7fe fd06 	bl	80038c0 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e199      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0308 	and.w	r3, r3, #8
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d038      	beq.n	8004f4c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d019      	beq.n	8004f16 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ee2:	4b16      	ldr	r3, [pc, #88]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004ee4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ee6:	4a15      	ldr	r2, [pc, #84]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004ee8:	f043 0301 	orr.w	r3, r3, #1
 8004eec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eee:	f7fe fce7 	bl	80038c0 <HAL_GetTick>
 8004ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ef4:	e008      	b.n	8004f08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ef6:	f7fe fce3 	bl	80038c0 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d901      	bls.n	8004f08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f04:	2303      	movs	r3, #3
 8004f06:	e176      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f08:	4b0c      	ldr	r3, [pc, #48]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004f0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f0c:	f003 0302 	and.w	r3, r3, #2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d0f0      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x23a>
 8004f14:	e01a      	b.n	8004f4c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f16:	4b09      	ldr	r3, [pc, #36]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004f18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f1a:	4a08      	ldr	r2, [pc, #32]	@ (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004f1c:	f023 0301 	bic.w	r3, r3, #1
 8004f20:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f22:	f7fe fccd 	bl	80038c0 <HAL_GetTick>
 8004f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f28:	e00a      	b.n	8004f40 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f2a:	f7fe fcc9 	bl	80038c0 <HAL_GetTick>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d903      	bls.n	8004f40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e15c      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
 8004f3c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f40:	4b91      	ldr	r3, [pc, #580]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004f42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f44:	f003 0302 	and.w	r3, r3, #2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1ee      	bne.n	8004f2a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0304 	and.w	r3, r3, #4
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f000 80a4 	beq.w	80050a2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f5a:	4b8b      	ldr	r3, [pc, #556]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10d      	bne.n	8004f82 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f66:	4b88      	ldr	r3, [pc, #544]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6a:	4a87      	ldr	r2, [pc, #540]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f72:	4b85      	ldr	r3, [pc, #532]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f7a:	60bb      	str	r3, [r7, #8]
 8004f7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f82:	4b82      	ldr	r3, [pc, #520]	@ (800518c <HAL_RCC_OscConfig+0x4d0>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d118      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004f8e:	4b7f      	ldr	r3, [pc, #508]	@ (800518c <HAL_RCC_OscConfig+0x4d0>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a7e      	ldr	r2, [pc, #504]	@ (800518c <HAL_RCC_OscConfig+0x4d0>)
 8004f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f9a:	f7fe fc91 	bl	80038c0 <HAL_GetTick>
 8004f9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fa0:	e008      	b.n	8004fb4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fa2:	f7fe fc8d 	bl	80038c0 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	2b64      	cmp	r3, #100	@ 0x64
 8004fae:	d901      	bls.n	8004fb4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e120      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fb4:	4b75      	ldr	r3, [pc, #468]	@ (800518c <HAL_RCC_OscConfig+0x4d0>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d0f0      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d106      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x31a>
 8004fc8:	4b6f      	ldr	r3, [pc, #444]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fcc:	4a6e      	ldr	r2, [pc, #440]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004fce:	f043 0301 	orr.w	r3, r3, #1
 8004fd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fd4:	e02d      	b.n	8005032 <HAL_RCC_OscConfig+0x376>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10c      	bne.n	8004ff8 <HAL_RCC_OscConfig+0x33c>
 8004fde:	4b6a      	ldr	r3, [pc, #424]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe2:	4a69      	ldr	r2, [pc, #420]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004fe4:	f023 0301 	bic.w	r3, r3, #1
 8004fe8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fea:	4b67      	ldr	r3, [pc, #412]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fee:	4a66      	ldr	r2, [pc, #408]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8004ff0:	f023 0304 	bic.w	r3, r3, #4
 8004ff4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ff6:	e01c      	b.n	8005032 <HAL_RCC_OscConfig+0x376>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	2b05      	cmp	r3, #5
 8004ffe:	d10c      	bne.n	800501a <HAL_RCC_OscConfig+0x35e>
 8005000:	4b61      	ldr	r3, [pc, #388]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005004:	4a60      	ldr	r2, [pc, #384]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005006:	f043 0304 	orr.w	r3, r3, #4
 800500a:	6713      	str	r3, [r2, #112]	@ 0x70
 800500c:	4b5e      	ldr	r3, [pc, #376]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 800500e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005010:	4a5d      	ldr	r2, [pc, #372]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005012:	f043 0301 	orr.w	r3, r3, #1
 8005016:	6713      	str	r3, [r2, #112]	@ 0x70
 8005018:	e00b      	b.n	8005032 <HAL_RCC_OscConfig+0x376>
 800501a:	4b5b      	ldr	r3, [pc, #364]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 800501c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800501e:	4a5a      	ldr	r2, [pc, #360]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005020:	f023 0301 	bic.w	r3, r3, #1
 8005024:	6713      	str	r3, [r2, #112]	@ 0x70
 8005026:	4b58      	ldr	r3, [pc, #352]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800502a:	4a57      	ldr	r2, [pc, #348]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 800502c:	f023 0304 	bic.w	r3, r3, #4
 8005030:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d015      	beq.n	8005066 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800503a:	f7fe fc41 	bl	80038c0 <HAL_GetTick>
 800503e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005040:	e00a      	b.n	8005058 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005042:	f7fe fc3d 	bl	80038c0 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005050:	4293      	cmp	r3, r2
 8005052:	d901      	bls.n	8005058 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e0ce      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005058:	4b4b      	ldr	r3, [pc, #300]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 800505a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800505c:	f003 0302 	and.w	r3, r3, #2
 8005060:	2b00      	cmp	r3, #0
 8005062:	d0ee      	beq.n	8005042 <HAL_RCC_OscConfig+0x386>
 8005064:	e014      	b.n	8005090 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005066:	f7fe fc2b 	bl	80038c0 <HAL_GetTick>
 800506a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800506c:	e00a      	b.n	8005084 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800506e:	f7fe fc27 	bl	80038c0 <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	f241 3288 	movw	r2, #5000	@ 0x1388
 800507c:	4293      	cmp	r3, r2
 800507e:	d901      	bls.n	8005084 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	e0b8      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005084:	4b40      	ldr	r3, [pc, #256]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d1ee      	bne.n	800506e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005090:	7dfb      	ldrb	r3, [r7, #23]
 8005092:	2b01      	cmp	r3, #1
 8005094:	d105      	bne.n	80050a2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005096:	4b3c      	ldr	r3, [pc, #240]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	4a3b      	ldr	r2, [pc, #236]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 800509c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050a0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	f000 80a4 	beq.w	80051f4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050ac:	4b36      	ldr	r3, [pc, #216]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f003 030c 	and.w	r3, r3, #12
 80050b4:	2b08      	cmp	r3, #8
 80050b6:	d06b      	beq.n	8005190 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	699b      	ldr	r3, [r3, #24]
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d149      	bne.n	8005154 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050c0:	4b31      	ldr	r3, [pc, #196]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a30      	ldr	r2, [pc, #192]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 80050c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050cc:	f7fe fbf8 	bl	80038c0 <HAL_GetTick>
 80050d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050d2:	e008      	b.n	80050e6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050d4:	f7fe fbf4 	bl	80038c0 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e087      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050e6:	4b28      	ldr	r3, [pc, #160]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1f0      	bne.n	80050d4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	69da      	ldr	r2, [r3, #28]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	431a      	orrs	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	019b      	lsls	r3, r3, #6
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005108:	085b      	lsrs	r3, r3, #1
 800510a:	3b01      	subs	r3, #1
 800510c:	041b      	lsls	r3, r3, #16
 800510e:	431a      	orrs	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005114:	061b      	lsls	r3, r3, #24
 8005116:	4313      	orrs	r3, r2
 8005118:	4a1b      	ldr	r2, [pc, #108]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 800511a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800511e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005120:	4b19      	ldr	r3, [pc, #100]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a18      	ldr	r2, [pc, #96]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005126:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800512a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800512c:	f7fe fbc8 	bl	80038c0 <HAL_GetTick>
 8005130:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005132:	e008      	b.n	8005146 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005134:	f7fe fbc4 	bl	80038c0 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b02      	cmp	r3, #2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e057      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005146:	4b10      	ldr	r3, [pc, #64]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d0f0      	beq.n	8005134 <HAL_RCC_OscConfig+0x478>
 8005152:	e04f      	b.n	80051f4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005154:	4b0c      	ldr	r3, [pc, #48]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a0b      	ldr	r2, [pc, #44]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 800515a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800515e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005160:	f7fe fbae 	bl	80038c0 <HAL_GetTick>
 8005164:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005166:	e008      	b.n	800517a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005168:	f7fe fbaa 	bl	80038c0 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	2b02      	cmp	r3, #2
 8005174:	d901      	bls.n	800517a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e03d      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800517a:	4b03      	ldr	r3, [pc, #12]	@ (8005188 <HAL_RCC_OscConfig+0x4cc>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1f0      	bne.n	8005168 <HAL_RCC_OscConfig+0x4ac>
 8005186:	e035      	b.n	80051f4 <HAL_RCC_OscConfig+0x538>
 8005188:	40023800 	.word	0x40023800
 800518c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005190:	4b1b      	ldr	r3, [pc, #108]	@ (8005200 <HAL_RCC_OscConfig+0x544>)
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d028      	beq.n	80051f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d121      	bne.n	80051f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d11a      	bne.n	80051f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80051c0:	4013      	ands	r3, r2
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051c6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d111      	bne.n	80051f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d6:	085b      	lsrs	r3, r3, #1
 80051d8:	3b01      	subs	r3, #1
 80051da:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051dc:	429a      	cmp	r2, r3
 80051de:	d107      	bne.n	80051f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ea:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d001      	beq.n	80051f4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e000      	b.n	80051f6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3718      	adds	r7, #24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40023800 	.word	0x40023800

08005204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800520e:	2300      	movs	r3, #0
 8005210:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e0d0      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800521c:	4b6a      	ldr	r3, [pc, #424]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 030f 	and.w	r3, r3, #15
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	429a      	cmp	r2, r3
 8005228:	d910      	bls.n	800524c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800522a:	4b67      	ldr	r3, [pc, #412]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f023 020f 	bic.w	r2, r3, #15
 8005232:	4965      	ldr	r1, [pc, #404]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	4313      	orrs	r3, r2
 8005238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800523a:	4b63      	ldr	r3, [pc, #396]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 030f 	and.w	r3, r3, #15
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	429a      	cmp	r2, r3
 8005246:	d001      	beq.n	800524c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e0b8      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d020      	beq.n	800529a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0304 	and.w	r3, r3, #4
 8005260:	2b00      	cmp	r3, #0
 8005262:	d005      	beq.n	8005270 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005264:	4b59      	ldr	r3, [pc, #356]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	4a58      	ldr	r2, [pc, #352]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 800526a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800526e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d005      	beq.n	8005288 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800527c:	4b53      	ldr	r3, [pc, #332]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	4a52      	ldr	r2, [pc, #328]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005282:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005286:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005288:	4b50      	ldr	r3, [pc, #320]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	494d      	ldr	r1, [pc, #308]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005296:	4313      	orrs	r3, r2
 8005298:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d040      	beq.n	8005328 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d107      	bne.n	80052be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ae:	4b47      	ldr	r3, [pc, #284]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d115      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e07f      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d107      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052c6:	4b41      	ldr	r3, [pc, #260]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d109      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e073      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052d6:	4b3d      	ldr	r3, [pc, #244]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e06b      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052e6:	4b39      	ldr	r3, [pc, #228]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f023 0203 	bic.w	r2, r3, #3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	4936      	ldr	r1, [pc, #216]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052f8:	f7fe fae2 	bl	80038c0 <HAL_GetTick>
 80052fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052fe:	e00a      	b.n	8005316 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005300:	f7fe fade 	bl	80038c0 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800530e:	4293      	cmp	r3, r2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e053      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005316:	4b2d      	ldr	r3, [pc, #180]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 020c 	and.w	r2, r3, #12
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	429a      	cmp	r2, r3
 8005326:	d1eb      	bne.n	8005300 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005328:	4b27      	ldr	r3, [pc, #156]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 030f 	and.w	r3, r3, #15
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d210      	bcs.n	8005358 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005336:	4b24      	ldr	r3, [pc, #144]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f023 020f 	bic.w	r2, r3, #15
 800533e:	4922      	ldr	r1, [pc, #136]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	4313      	orrs	r3, r2
 8005344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005346:	4b20      	ldr	r3, [pc, #128]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 030f 	and.w	r3, r3, #15
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	429a      	cmp	r2, r3
 8005352:	d001      	beq.n	8005358 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e032      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b00      	cmp	r3, #0
 8005362:	d008      	beq.n	8005376 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005364:	4b19      	ldr	r3, [pc, #100]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	4916      	ldr	r1, [pc, #88]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005372:	4313      	orrs	r3, r2
 8005374:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0308 	and.w	r3, r3, #8
 800537e:	2b00      	cmp	r3, #0
 8005380:	d009      	beq.n	8005396 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005382:	4b12      	ldr	r3, [pc, #72]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	490e      	ldr	r1, [pc, #56]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005392:	4313      	orrs	r3, r2
 8005394:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005396:	f000 f821 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800539a:	4602      	mov	r2, r0
 800539c:	4b0b      	ldr	r3, [pc, #44]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	091b      	lsrs	r3, r3, #4
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	490a      	ldr	r1, [pc, #40]	@ (80053d0 <HAL_RCC_ClockConfig+0x1cc>)
 80053a8:	5ccb      	ldrb	r3, [r1, r3]
 80053aa:	fa22 f303 	lsr.w	r3, r2, r3
 80053ae:	4a09      	ldr	r2, [pc, #36]	@ (80053d4 <HAL_RCC_ClockConfig+0x1d0>)
 80053b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053b2:	4b09      	ldr	r3, [pc, #36]	@ (80053d8 <HAL_RCC_ClockConfig+0x1d4>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7fd fc54 	bl	8002c64 <HAL_InitTick>

  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3710      	adds	r7, #16
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40023c00 	.word	0x40023c00
 80053cc:	40023800 	.word	0x40023800
 80053d0:	08015944 	.word	0x08015944
 80053d4:	20000000 	.word	0x20000000
 80053d8:	20000024 	.word	0x20000024

080053dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053e0:	b090      	sub	sp, #64	@ 0x40
 80053e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80053e4:	2300      	movs	r3, #0
 80053e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80053e8:	2300      	movs	r3, #0
 80053ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053ec:	2300      	movs	r3, #0
 80053ee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80053f0:	2300      	movs	r3, #0
 80053f2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053f4:	4b59      	ldr	r3, [pc, #356]	@ (800555c <HAL_RCC_GetSysClockFreq+0x180>)
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f003 030c 	and.w	r3, r3, #12
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d00d      	beq.n	800541c <HAL_RCC_GetSysClockFreq+0x40>
 8005400:	2b08      	cmp	r3, #8
 8005402:	f200 80a1 	bhi.w	8005548 <HAL_RCC_GetSysClockFreq+0x16c>
 8005406:	2b00      	cmp	r3, #0
 8005408:	d002      	beq.n	8005410 <HAL_RCC_GetSysClockFreq+0x34>
 800540a:	2b04      	cmp	r3, #4
 800540c:	d003      	beq.n	8005416 <HAL_RCC_GetSysClockFreq+0x3a>
 800540e:	e09b      	b.n	8005548 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005410:	4b53      	ldr	r3, [pc, #332]	@ (8005560 <HAL_RCC_GetSysClockFreq+0x184>)
 8005412:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005414:	e09b      	b.n	800554e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005416:	4b53      	ldr	r3, [pc, #332]	@ (8005564 <HAL_RCC_GetSysClockFreq+0x188>)
 8005418:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800541a:	e098      	b.n	800554e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800541c:	4b4f      	ldr	r3, [pc, #316]	@ (800555c <HAL_RCC_GetSysClockFreq+0x180>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005424:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005426:	4b4d      	ldr	r3, [pc, #308]	@ (800555c <HAL_RCC_GetSysClockFreq+0x180>)
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d028      	beq.n	8005484 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005432:	4b4a      	ldr	r3, [pc, #296]	@ (800555c <HAL_RCC_GetSysClockFreq+0x180>)
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	099b      	lsrs	r3, r3, #6
 8005438:	2200      	movs	r2, #0
 800543a:	623b      	str	r3, [r7, #32]
 800543c:	627a      	str	r2, [r7, #36]	@ 0x24
 800543e:	6a3b      	ldr	r3, [r7, #32]
 8005440:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005444:	2100      	movs	r1, #0
 8005446:	4b47      	ldr	r3, [pc, #284]	@ (8005564 <HAL_RCC_GetSysClockFreq+0x188>)
 8005448:	fb03 f201 	mul.w	r2, r3, r1
 800544c:	2300      	movs	r3, #0
 800544e:	fb00 f303 	mul.w	r3, r0, r3
 8005452:	4413      	add	r3, r2
 8005454:	4a43      	ldr	r2, [pc, #268]	@ (8005564 <HAL_RCC_GetSysClockFreq+0x188>)
 8005456:	fba0 1202 	umull	r1, r2, r0, r2
 800545a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800545c:	460a      	mov	r2, r1
 800545e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005460:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005462:	4413      	add	r3, r2
 8005464:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005468:	2200      	movs	r2, #0
 800546a:	61bb      	str	r3, [r7, #24]
 800546c:	61fa      	str	r2, [r7, #28]
 800546e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005472:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005476:	f7fa ff1b 	bl	80002b0 <__aeabi_uldivmod>
 800547a:	4602      	mov	r2, r0
 800547c:	460b      	mov	r3, r1
 800547e:	4613      	mov	r3, r2
 8005480:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005482:	e053      	b.n	800552c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005484:	4b35      	ldr	r3, [pc, #212]	@ (800555c <HAL_RCC_GetSysClockFreq+0x180>)
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	099b      	lsrs	r3, r3, #6
 800548a:	2200      	movs	r2, #0
 800548c:	613b      	str	r3, [r7, #16]
 800548e:	617a      	str	r2, [r7, #20]
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005496:	f04f 0b00 	mov.w	fp, #0
 800549a:	4652      	mov	r2, sl
 800549c:	465b      	mov	r3, fp
 800549e:	f04f 0000 	mov.w	r0, #0
 80054a2:	f04f 0100 	mov.w	r1, #0
 80054a6:	0159      	lsls	r1, r3, #5
 80054a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054ac:	0150      	lsls	r0, r2, #5
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	ebb2 080a 	subs.w	r8, r2, sl
 80054b6:	eb63 090b 	sbc.w	r9, r3, fp
 80054ba:	f04f 0200 	mov.w	r2, #0
 80054be:	f04f 0300 	mov.w	r3, #0
 80054c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80054c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80054ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80054ce:	ebb2 0408 	subs.w	r4, r2, r8
 80054d2:	eb63 0509 	sbc.w	r5, r3, r9
 80054d6:	f04f 0200 	mov.w	r2, #0
 80054da:	f04f 0300 	mov.w	r3, #0
 80054de:	00eb      	lsls	r3, r5, #3
 80054e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054e4:	00e2      	lsls	r2, r4, #3
 80054e6:	4614      	mov	r4, r2
 80054e8:	461d      	mov	r5, r3
 80054ea:	eb14 030a 	adds.w	r3, r4, sl
 80054ee:	603b      	str	r3, [r7, #0]
 80054f0:	eb45 030b 	adc.w	r3, r5, fp
 80054f4:	607b      	str	r3, [r7, #4]
 80054f6:	f04f 0200 	mov.w	r2, #0
 80054fa:	f04f 0300 	mov.w	r3, #0
 80054fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005502:	4629      	mov	r1, r5
 8005504:	028b      	lsls	r3, r1, #10
 8005506:	4621      	mov	r1, r4
 8005508:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800550c:	4621      	mov	r1, r4
 800550e:	028a      	lsls	r2, r1, #10
 8005510:	4610      	mov	r0, r2
 8005512:	4619      	mov	r1, r3
 8005514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005516:	2200      	movs	r2, #0
 8005518:	60bb      	str	r3, [r7, #8]
 800551a:	60fa      	str	r2, [r7, #12]
 800551c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005520:	f7fa fec6 	bl	80002b0 <__aeabi_uldivmod>
 8005524:	4602      	mov	r2, r0
 8005526:	460b      	mov	r3, r1
 8005528:	4613      	mov	r3, r2
 800552a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800552c:	4b0b      	ldr	r3, [pc, #44]	@ (800555c <HAL_RCC_GetSysClockFreq+0x180>)
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	0c1b      	lsrs	r3, r3, #16
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	3301      	adds	r3, #1
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800553c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800553e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005540:	fbb2 f3f3 	udiv	r3, r2, r3
 8005544:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005546:	e002      	b.n	800554e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005548:	4b05      	ldr	r3, [pc, #20]	@ (8005560 <HAL_RCC_GetSysClockFreq+0x184>)
 800554a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800554c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800554e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005550:	4618      	mov	r0, r3
 8005552:	3740      	adds	r7, #64	@ 0x40
 8005554:	46bd      	mov	sp, r7
 8005556:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800555a:	bf00      	nop
 800555c:	40023800 	.word	0x40023800
 8005560:	00f42400 	.word	0x00f42400
 8005564:	017d7840 	.word	0x017d7840

08005568 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800556c:	4b03      	ldr	r3, [pc, #12]	@ (800557c <HAL_RCC_GetHCLKFreq+0x14>)
 800556e:	681b      	ldr	r3, [r3, #0]
}
 8005570:	4618      	mov	r0, r3
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	20000000 	.word	0x20000000

08005580 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005584:	f7ff fff0 	bl	8005568 <HAL_RCC_GetHCLKFreq>
 8005588:	4602      	mov	r2, r0
 800558a:	4b05      	ldr	r3, [pc, #20]	@ (80055a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	0a9b      	lsrs	r3, r3, #10
 8005590:	f003 0307 	and.w	r3, r3, #7
 8005594:	4903      	ldr	r1, [pc, #12]	@ (80055a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005596:	5ccb      	ldrb	r3, [r1, r3]
 8005598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800559c:	4618      	mov	r0, r3
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40023800 	.word	0x40023800
 80055a4:	08015954 	.word	0x08015954

080055a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80055ac:	f7ff ffdc 	bl	8005568 <HAL_RCC_GetHCLKFreq>
 80055b0:	4602      	mov	r2, r0
 80055b2:	4b05      	ldr	r3, [pc, #20]	@ (80055c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	0b5b      	lsrs	r3, r3, #13
 80055b8:	f003 0307 	and.w	r3, r3, #7
 80055bc:	4903      	ldr	r1, [pc, #12]	@ (80055cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80055be:	5ccb      	ldrb	r3, [r1, r3]
 80055c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	40023800 	.word	0x40023800
 80055cc:	08015954 	.word	0x08015954

080055d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	220f      	movs	r2, #15
 80055de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80055e0:	4b12      	ldr	r3, [pc, #72]	@ (800562c <HAL_RCC_GetClockConfig+0x5c>)
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f003 0203 	and.w	r2, r3, #3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80055ec:	4b0f      	ldr	r3, [pc, #60]	@ (800562c <HAL_RCC_GetClockConfig+0x5c>)
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80055f8:	4b0c      	ldr	r3, [pc, #48]	@ (800562c <HAL_RCC_GetClockConfig+0x5c>)
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005604:	4b09      	ldr	r3, [pc, #36]	@ (800562c <HAL_RCC_GetClockConfig+0x5c>)
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	08db      	lsrs	r3, r3, #3
 800560a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005612:	4b07      	ldr	r3, [pc, #28]	@ (8005630 <HAL_RCC_GetClockConfig+0x60>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 020f 	and.w	r2, r3, #15
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	601a      	str	r2, [r3, #0]
}
 800561e:	bf00      	nop
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	40023800 	.word	0x40023800
 8005630:	40023c00 	.word	0x40023c00

08005634 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b088      	sub	sp, #32
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800563c:	2300      	movs	r3, #0
 800563e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005640:	2300      	movs	r3, #0
 8005642:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005644:	2300      	movs	r3, #0
 8005646:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005648:	2300      	movs	r3, #0
 800564a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800564c:	2300      	movs	r3, #0
 800564e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0301 	and.w	r3, r3, #1
 8005658:	2b00      	cmp	r3, #0
 800565a:	d012      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800565c:	4b69      	ldr	r3, [pc, #420]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	4a68      	ldr	r2, [pc, #416]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005662:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005666:	6093      	str	r3, [r2, #8]
 8005668:	4b66      	ldr	r3, [pc, #408]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800566a:	689a      	ldr	r2, [r3, #8]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005670:	4964      	ldr	r1, [pc, #400]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005672:	4313      	orrs	r3, r2
 8005674:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800567a:	2b00      	cmp	r3, #0
 800567c:	d101      	bne.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800567e:	2301      	movs	r3, #1
 8005680:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d017      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800568e:	4b5d      	ldr	r3, [pc, #372]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005694:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800569c:	4959      	ldr	r1, [pc, #356]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056ac:	d101      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80056ae:	2301      	movs	r3, #1
 80056b0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80056ba:	2301      	movs	r3, #1
 80056bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d017      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80056ca:	4b4e      	ldr	r3, [pc, #312]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d8:	494a      	ldr	r1, [pc, #296]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056e8:	d101      	bne.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80056ea:	2301      	movs	r3, #1
 80056ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80056f6:	2301      	movs	r3, #1
 80056f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005706:	2301      	movs	r3, #1
 8005708:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0320 	and.w	r3, r3, #32
 8005712:	2b00      	cmp	r3, #0
 8005714:	f000 808b 	beq.w	800582e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005718:	4b3a      	ldr	r3, [pc, #232]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800571a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571c:	4a39      	ldr	r2, [pc, #228]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800571e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005722:	6413      	str	r3, [r2, #64]	@ 0x40
 8005724:	4b37      	ldr	r3, [pc, #220]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800572c:	60bb      	str	r3, [r7, #8]
 800572e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005730:	4b35      	ldr	r3, [pc, #212]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a34      	ldr	r2, [pc, #208]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005736:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800573a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800573c:	f7fe f8c0 	bl	80038c0 <HAL_GetTick>
 8005740:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005742:	e008      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005744:	f7fe f8bc 	bl	80038c0 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b64      	cmp	r3, #100	@ 0x64
 8005750:	d901      	bls.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e357      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005756:	4b2c      	ldr	r3, [pc, #176]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800575e:	2b00      	cmp	r3, #0
 8005760:	d0f0      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005762:	4b28      	ldr	r3, [pc, #160]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800576a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d035      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005776:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800577a:	693a      	ldr	r2, [r7, #16]
 800577c:	429a      	cmp	r2, r3
 800577e:	d02e      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005780:	4b20      	ldr	r3, [pc, #128]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005784:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005788:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800578a:	4b1e      	ldr	r3, [pc, #120]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800578c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800578e:	4a1d      	ldr	r2, [pc, #116]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005794:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005796:	4b1b      	ldr	r3, [pc, #108]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800579a:	4a1a      	ldr	r2, [pc, #104]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800579c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057a0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80057a2:	4a18      	ldr	r2, [pc, #96]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80057a8:	4b16      	ldr	r3, [pc, #88]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d114      	bne.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b4:	f7fe f884 	bl	80038c0 <HAL_GetTick>
 80057b8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ba:	e00a      	b.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057bc:	f7fe f880 	bl	80038c0 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e319      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057d6:	f003 0302 	and.w	r3, r3, #2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d0ee      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057ea:	d111      	bne.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80057ec:	4b05      	ldr	r3, [pc, #20]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80057f8:	4b04      	ldr	r3, [pc, #16]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80057fa:	400b      	ands	r3, r1
 80057fc:	4901      	ldr	r1, [pc, #4]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057fe:	4313      	orrs	r3, r2
 8005800:	608b      	str	r3, [r1, #8]
 8005802:	e00b      	b.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005804:	40023800 	.word	0x40023800
 8005808:	40007000 	.word	0x40007000
 800580c:	0ffffcff 	.word	0x0ffffcff
 8005810:	4baa      	ldr	r3, [pc, #680]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	4aa9      	ldr	r2, [pc, #676]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005816:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800581a:	6093      	str	r3, [r2, #8]
 800581c:	4ba7      	ldr	r3, [pc, #668]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800581e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005824:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005828:	49a4      	ldr	r1, [pc, #656]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800582a:	4313      	orrs	r3, r2
 800582c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0310 	and.w	r3, r3, #16
 8005836:	2b00      	cmp	r3, #0
 8005838:	d010      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800583a:	4ba0      	ldr	r3, [pc, #640]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800583c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005840:	4a9e      	ldr	r2, [pc, #632]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005842:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005846:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800584a:	4b9c      	ldr	r3, [pc, #624]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800584c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005854:	4999      	ldr	r1, [pc, #612]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005856:	4313      	orrs	r3, r2
 8005858:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00a      	beq.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005868:	4b94      	ldr	r3, [pc, #592]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800586a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800586e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005876:	4991      	ldr	r1, [pc, #580]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005878:	4313      	orrs	r3, r2
 800587a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005886:	2b00      	cmp	r3, #0
 8005888:	d00a      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800588a:	4b8c      	ldr	r3, [pc, #560]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800588c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005890:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005898:	4988      	ldr	r1, [pc, #544]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800589a:	4313      	orrs	r3, r2
 800589c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00a      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80058ac:	4b83      	ldr	r3, [pc, #524]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058ba:	4980      	ldr	r1, [pc, #512]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058bc:	4313      	orrs	r3, r2
 80058be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00a      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80058ce:	4b7b      	ldr	r3, [pc, #492]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058d4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058dc:	4977      	ldr	r1, [pc, #476]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00a      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058f0:	4b72      	ldr	r3, [pc, #456]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058f6:	f023 0203 	bic.w	r2, r3, #3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058fe:	496f      	ldr	r1, [pc, #444]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005900:	4313      	orrs	r3, r2
 8005902:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00a      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005912:	4b6a      	ldr	r3, [pc, #424]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005918:	f023 020c 	bic.w	r2, r3, #12
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005920:	4966      	ldr	r1, [pc, #408]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005922:	4313      	orrs	r3, r2
 8005924:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00a      	beq.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005934:	4b61      	ldr	r3, [pc, #388]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800593a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005942:	495e      	ldr	r1, [pc, #376]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005944:	4313      	orrs	r3, r2
 8005946:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00a      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005956:	4b59      	ldr	r3, [pc, #356]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005958:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800595c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005964:	4955      	ldr	r1, [pc, #340]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005966:	4313      	orrs	r3, r2
 8005968:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00a      	beq.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005978:	4b50      	ldr	r3, [pc, #320]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800597a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800597e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005986:	494d      	ldr	r1, [pc, #308]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005988:	4313      	orrs	r3, r2
 800598a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00a      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800599a:	4b48      	ldr	r3, [pc, #288]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800599c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059a8:	4944      	ldr	r1, [pc, #272]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00a      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80059bc:	4b3f      	ldr	r3, [pc, #252]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059c2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ca:	493c      	ldr	r1, [pc, #240]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00a      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80059de:	4b37      	ldr	r3, [pc, #220]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ec:	4933      	ldr	r1, [pc, #204]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00a      	beq.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005a00:	4b2e      	ldr	r3, [pc, #184]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a06:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a0e:	492b      	ldr	r1, [pc, #172]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a10:	4313      	orrs	r3, r2
 8005a12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d011      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005a22:	4b26      	ldr	r3, [pc, #152]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a28:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a30:	4922      	ldr	r1, [pc, #136]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a40:	d101      	bne.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005a42:	2301      	movs	r3, #1
 8005a44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d001      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005a52:	2301      	movs	r3, #1
 8005a54:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00a      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a62:	4b16      	ldr	r3, [pc, #88]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a68:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a70:	4912      	ldr	r1, [pc, #72]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d00b      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a84:	4b0d      	ldr	r3, [pc, #52]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a8a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a94:	4909      	ldr	r1, [pc, #36]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d006      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	f000 80d9 	beq.w	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005ab0:	4b02      	ldr	r3, [pc, #8]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a01      	ldr	r2, [pc, #4]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ab6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005aba:	e001      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005abc:	40023800 	.word	0x40023800
 8005ac0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ac2:	f7fd fefd 	bl	80038c0 <HAL_GetTick>
 8005ac6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ac8:	e008      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005aca:	f7fd fef9 	bl	80038c0 <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	2b64      	cmp	r3, #100	@ 0x64
 8005ad6:	d901      	bls.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e194      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005adc:	4b6c      	ldr	r3, [pc, #432]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1f0      	bne.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0301 	and.w	r3, r3, #1
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d021      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d11d      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005afc:	4b64      	ldr	r3, [pc, #400]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b02:	0c1b      	lsrs	r3, r3, #16
 8005b04:	f003 0303 	and.w	r3, r3, #3
 8005b08:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005b0a:	4b61      	ldr	r3, [pc, #388]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b10:	0e1b      	lsrs	r3, r3, #24
 8005b12:	f003 030f 	and.w	r3, r3, #15
 8005b16:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	019a      	lsls	r2, r3, #6
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	041b      	lsls	r3, r3, #16
 8005b22:	431a      	orrs	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	061b      	lsls	r3, r3, #24
 8005b28:	431a      	orrs	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	071b      	lsls	r3, r3, #28
 8005b30:	4957      	ldr	r1, [pc, #348]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b32:	4313      	orrs	r3, r2
 8005b34:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d004      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b4c:	d00a      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d02e      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b62:	d129      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005b64:	4b4a      	ldr	r3, [pc, #296]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b6a:	0c1b      	lsrs	r3, r3, #16
 8005b6c:	f003 0303 	and.w	r3, r3, #3
 8005b70:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005b72:	4b47      	ldr	r3, [pc, #284]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b78:	0f1b      	lsrs	r3, r3, #28
 8005b7a:	f003 0307 	and.w	r3, r3, #7
 8005b7e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	019a      	lsls	r2, r3, #6
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	041b      	lsls	r3, r3, #16
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	061b      	lsls	r3, r3, #24
 8005b92:	431a      	orrs	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	071b      	lsls	r3, r3, #28
 8005b98:	493d      	ldr	r1, [pc, #244]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005ba0:	4b3b      	ldr	r3, [pc, #236]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ba2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ba6:	f023 021f 	bic.w	r2, r3, #31
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	4937      	ldr	r1, [pc, #220]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01d      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005bc4:	4b32      	ldr	r3, [pc, #200]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bca:	0e1b      	lsrs	r3, r3, #24
 8005bcc:	f003 030f 	and.w	r3, r3, #15
 8005bd0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005bd2:	4b2f      	ldr	r3, [pc, #188]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bd8:	0f1b      	lsrs	r3, r3, #28
 8005bda:	f003 0307 	and.w	r3, r3, #7
 8005bde:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	019a      	lsls	r2, r3, #6
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	041b      	lsls	r3, r3, #16
 8005bec:	431a      	orrs	r2, r3
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	061b      	lsls	r3, r3, #24
 8005bf2:	431a      	orrs	r2, r3
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	071b      	lsls	r3, r3, #28
 8005bf8:	4925      	ldr	r1, [pc, #148]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d011      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	019a      	lsls	r2, r3, #6
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	041b      	lsls	r3, r3, #16
 8005c18:	431a      	orrs	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	061b      	lsls	r3, r3, #24
 8005c20:	431a      	orrs	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	071b      	lsls	r3, r3, #28
 8005c28:	4919      	ldr	r1, [pc, #100]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005c30:	4b17      	ldr	r3, [pc, #92]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a16      	ldr	r2, [pc, #88]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005c3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c3c:	f7fd fe40 	bl	80038c0 <HAL_GetTick>
 8005c40:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c42:	e008      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c44:	f7fd fe3c 	bl	80038c0 <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	2b64      	cmp	r3, #100	@ 0x64
 8005c50:	d901      	bls.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e0d7      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c56:	4b0e      	ldr	r3, [pc, #56]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d0f0      	beq.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	f040 80cd 	bne.w	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005c6a:	4b09      	ldr	r3, [pc, #36]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a08      	ldr	r2, [pc, #32]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c76:	f7fd fe23 	bl	80038c0 <HAL_GetTick>
 8005c7a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c7c:	e00a      	b.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005c7e:	f7fd fe1f 	bl	80038c0 <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	2b64      	cmp	r3, #100	@ 0x64
 8005c8a:	d903      	bls.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e0ba      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005c90:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c94:	4b5e      	ldr	r3, [pc, #376]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ca0:	d0ed      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d003      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d009      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d02e      	beq.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d12a      	bne.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005cca:	4b51      	ldr	r3, [pc, #324]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cd0:	0c1b      	lsrs	r3, r3, #16
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005cd8:	4b4d      	ldr	r3, [pc, #308]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cde:	0f1b      	lsrs	r3, r3, #28
 8005ce0:	f003 0307 	and.w	r3, r3, #7
 8005ce4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	019a      	lsls	r2, r3, #6
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	041b      	lsls	r3, r3, #16
 8005cf0:	431a      	orrs	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	061b      	lsls	r3, r3, #24
 8005cf8:	431a      	orrs	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	071b      	lsls	r3, r3, #28
 8005cfe:	4944      	ldr	r1, [pc, #272]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d00:	4313      	orrs	r3, r2
 8005d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005d06:	4b42      	ldr	r3, [pc, #264]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d0c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d14:	3b01      	subs	r3, #1
 8005d16:	021b      	lsls	r3, r3, #8
 8005d18:	493d      	ldr	r1, [pc, #244]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d022      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d34:	d11d      	bne.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005d36:	4b36      	ldr	r3, [pc, #216]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d3c:	0e1b      	lsrs	r3, r3, #24
 8005d3e:	f003 030f 	and.w	r3, r3, #15
 8005d42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005d44:	4b32      	ldr	r3, [pc, #200]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d4a:	0f1b      	lsrs	r3, r3, #28
 8005d4c:	f003 0307 	and.w	r3, r3, #7
 8005d50:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	019a      	lsls	r2, r3, #6
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6a1b      	ldr	r3, [r3, #32]
 8005d5c:	041b      	lsls	r3, r3, #16
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	061b      	lsls	r3, r3, #24
 8005d64:	431a      	orrs	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	071b      	lsls	r3, r3, #28
 8005d6a:	4929      	ldr	r1, [pc, #164]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 0308 	and.w	r3, r3, #8
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d028      	beq.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005d7e:	4b24      	ldr	r3, [pc, #144]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d84:	0e1b      	lsrs	r3, r3, #24
 8005d86:	f003 030f 	and.w	r3, r3, #15
 8005d8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005d8c:	4b20      	ldr	r3, [pc, #128]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d92:	0c1b      	lsrs	r3, r3, #16
 8005d94:	f003 0303 	and.w	r3, r3, #3
 8005d98:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	019a      	lsls	r2, r3, #6
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	041b      	lsls	r3, r3, #16
 8005da4:	431a      	orrs	r2, r3
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	061b      	lsls	r3, r3, #24
 8005daa:	431a      	orrs	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	69db      	ldr	r3, [r3, #28]
 8005db0:	071b      	lsls	r3, r3, #28
 8005db2:	4917      	ldr	r1, [pc, #92]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005db4:	4313      	orrs	r3, r2
 8005db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005dba:	4b15      	ldr	r3, [pc, #84]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005dbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005dc0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc8:	4911      	ldr	r1, [pc, #68]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a0e      	ldr	r2, [pc, #56]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005dd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ddc:	f7fd fd70 	bl	80038c0 <HAL_GetTick>
 8005de0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005de4:	f7fd fd6c 	bl	80038c0 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b64      	cmp	r3, #100	@ 0x64
 8005df0:	d901      	bls.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e007      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005df6:	4b06      	ldr	r3, [pc, #24]	@ (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e02:	d1ef      	bne.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3720      	adds	r7, #32
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	40023800 	.word	0x40023800

08005e14 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8005e20:	2300      	movs	r3, #0
 8005e22:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8005e24:	2300      	movs	r3, #0
 8005e26:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005e32:	f040 808d 	bne.w	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8005e36:	4b93      	ldr	r3, [pc, #588]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005e38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e3c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005e44:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e4c:	d07c      	beq.n	8005f48 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e54:	d87b      	bhi.n	8005f4e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d004      	beq.n	8005e66 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e62:	d039      	beq.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8005e64:	e073      	b.n	8005f4e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005e66:	4b87      	ldr	r3, [pc, #540]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d108      	bne.n	8005e84 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005e72:	4b84      	ldr	r3, [pc, #528]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e7a:	4a83      	ldr	r2, [pc, #524]	@ (8006088 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8005e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e80:	613b      	str	r3, [r7, #16]
 8005e82:	e007      	b.n	8005e94 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8005e84:	4b7f      	ldr	r3, [pc, #508]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e8c:	4a7f      	ldr	r2, [pc, #508]	@ (800608c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e92:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8005e94:	4b7b      	ldr	r3, [pc, #492]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e9a:	0e1b      	lsrs	r3, r3, #24
 8005e9c:	f003 030f 	and.w	r3, r3, #15
 8005ea0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8005ea2:	4b78      	ldr	r3, [pc, #480]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ea8:	099b      	lsrs	r3, r3, #6
 8005eaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eae:	693a      	ldr	r2, [r7, #16]
 8005eb0:	fb03 f202 	mul.w	r2, r3, r2
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eba:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8005ebc:	4b71      	ldr	r3, [pc, #452]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005ebe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ec2:	0a1b      	lsrs	r3, r3, #8
 8005ec4:	f003 031f 	and.w	r3, r3, #31
 8005ec8:	3301      	adds	r3, #1
 8005eca:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ed4:	617b      	str	r3, [r7, #20]
        break;
 8005ed6:	e03b      	b.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005ed8:	4b6a      	ldr	r3, [pc, #424]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d108      	bne.n	8005ef6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005ee4:	4b67      	ldr	r3, [pc, #412]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005eec:	4a66      	ldr	r2, [pc, #408]	@ (8006088 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8005eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef2:	613b      	str	r3, [r7, #16]
 8005ef4:	e007      	b.n	8005f06 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8005ef6:	4b63      	ldr	r3, [pc, #396]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005efe:	4a63      	ldr	r2, [pc, #396]	@ (800608c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f04:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8005f06:	4b5f      	ldr	r3, [pc, #380]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005f08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f0c:	0e1b      	lsrs	r3, r3, #24
 8005f0e:	f003 030f 	and.w	r3, r3, #15
 8005f12:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8005f14:	4b5b      	ldr	r3, [pc, #364]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f1a:	099b      	lsrs	r3, r3, #6
 8005f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f20:	693a      	ldr	r2, [r7, #16]
 8005f22:	fb03 f202 	mul.w	r2, r3, r2
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f2c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8005f2e:	4b55      	ldr	r3, [pc, #340]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005f30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f34:	f003 031f 	and.w	r3, r3, #31
 8005f38:	3301      	adds	r3, #1
 8005f3a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f44:	617b      	str	r3, [r7, #20]
        break;
 8005f46:	e003      	b.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8005f48:	4b51      	ldr	r3, [pc, #324]	@ (8006090 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8005f4a:	617b      	str	r3, [r7, #20]
        break;
 8005f4c:	e000      	b.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 8005f4e:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f56:	f040 808d 	bne.w	8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8005f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005f5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f60:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005f68:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f70:	d07c      	beq.n	800606c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f78:	d87b      	bhi.n	8006072 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d004      	beq.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f86:	d039      	beq.n	8005ffc <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8005f88:	e073      	b.n	8006072 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005f8a:	4b3e      	ldr	r3, [pc, #248]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d108      	bne.n	8005fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005f96:	4b3b      	ldr	r3, [pc, #236]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f9e:	4a3a      	ldr	r2, [pc, #232]	@ (8006088 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8005fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa4:	613b      	str	r3, [r7, #16]
 8005fa6:	e007      	b.n	8005fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8005fa8:	4b36      	ldr	r3, [pc, #216]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fb0:	4a36      	ldr	r2, [pc, #216]	@ (800608c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb6:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8005fb8:	4b32      	ldr	r3, [pc, #200]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fbe:	0e1b      	lsrs	r3, r3, #24
 8005fc0:	f003 030f 	and.w	r3, r3, #15
 8005fc4:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8005fc6:	4b2f      	ldr	r3, [pc, #188]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fcc:	099b      	lsrs	r3, r3, #6
 8005fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	fb03 f202 	mul.w	r2, r3, r2
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fde:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8005fe0:	4b28      	ldr	r3, [pc, #160]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005fe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fe6:	0a1b      	lsrs	r3, r3, #8
 8005fe8:	f003 031f 	and.w	r3, r3, #31
 8005fec:	3301      	adds	r3, #1
 8005fee:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff8:	617b      	str	r3, [r7, #20]
        break;
 8005ffa:	e03b      	b.n	8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005ffc:	4b21      	ldr	r3, [pc, #132]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006004:	2b00      	cmp	r3, #0
 8006006:	d108      	bne.n	800601a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006008:	4b1e      	ldr	r3, [pc, #120]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006010:	4a1d      	ldr	r2, [pc, #116]	@ (8006088 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8006012:	fbb2 f3f3 	udiv	r3, r2, r3
 8006016:	613b      	str	r3, [r7, #16]
 8006018:	e007      	b.n	800602a <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800601a:	4b1a      	ldr	r3, [pc, #104]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006022:	4a1a      	ldr	r2, [pc, #104]	@ (800608c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8006024:	fbb2 f3f3 	udiv	r3, r2, r3
 8006028:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800602a:	4b16      	ldr	r3, [pc, #88]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800602c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006030:	0e1b      	lsrs	r3, r3, #24
 8006032:	f003 030f 	and.w	r3, r3, #15
 8006036:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8006038:	4b12      	ldr	r3, [pc, #72]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800603a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800603e:	099b      	lsrs	r3, r3, #6
 8006040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	fb03 f202 	mul.w	r2, r3, r2
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006050:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8006052:	4b0c      	ldr	r3, [pc, #48]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006054:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006058:	f003 031f 	and.w	r3, r3, #31
 800605c:	3301      	adds	r3, #1
 800605e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	fbb2 f3f3 	udiv	r3, r2, r3
 8006068:	617b      	str	r3, [r7, #20]
        break;
 800606a:	e003      	b.n	8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800606c:	4b08      	ldr	r3, [pc, #32]	@ (8006090 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800606e:	617b      	str	r3, [r7, #20]
        break;
 8006070:	e000      	b.n	8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 8006072:	bf00      	nop
      }
    }
  }

  return frequency;
 8006074:	697b      	ldr	r3, [r7, #20]
}
 8006076:	4618      	mov	r0, r3
 8006078:	371c      	adds	r7, #28
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	40023800 	.word	0x40023800
 8006088:	00f42400 	.word	0x00f42400
 800608c:	017d7840 	.word	0x017d7840
 8006090:	00bb8000 	.word	0x00bb8000

08006094 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d101      	bne.n	80060a6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e071      	b.n	800618a <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	7f5b      	ldrb	r3, [r3, #29]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d105      	bne.n	80060bc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f7fc f9d4 	bl	8002464 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2202      	movs	r2, #2
 80060c0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	f003 0310 	and.w	r3, r3, #16
 80060cc:	2b10      	cmp	r3, #16
 80060ce:	d053      	beq.n	8006178 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	22ca      	movs	r2, #202	@ 0xca
 80060d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2253      	movs	r2, #83	@ 0x53
 80060de:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 fa4b 	bl	800657c <RTC_EnterInitMode>
 80060e6:	4603      	mov	r3, r0
 80060e8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80060ea:	7bfb      	ldrb	r3, [r7, #15]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d12a      	bne.n	8006146 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6899      	ldr	r1, [r3, #8]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	4b26      	ldr	r3, [pc, #152]	@ (8006194 <HAL_RTC_Init+0x100>)
 80060fc:	400b      	ands	r3, r1
 80060fe:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	6899      	ldr	r1, [r3, #8]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	685a      	ldr	r2, [r3, #4]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	695b      	ldr	r3, [r3, #20]
 8006114:	431a      	orrs	r2, r3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	430a      	orrs	r2, r1
 800611c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	68d2      	ldr	r2, [r2, #12]
 8006126:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6919      	ldr	r1, [r3, #16]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	041a      	lsls	r2, r3, #16
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	430a      	orrs	r2, r1
 800613a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 fa54 	bl	80065ea <RTC_ExitInitMode>
 8006142:	4603      	mov	r3, r0
 8006144:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006146:	7bfb      	ldrb	r3, [r7, #15]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d110      	bne.n	800616e <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f022 0208 	bic.w	r2, r2, #8
 800615a:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	699a      	ldr	r2, [r3, #24]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	430a      	orrs	r2, r1
 800616c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	22ff      	movs	r2, #255	@ 0xff
 8006174:	625a      	str	r2, [r3, #36]	@ 0x24
 8006176:	e001      	b.n	800617c <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006178:	2300      	movs	r3, #0
 800617a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800617c:	7bfb      	ldrb	r3, [r7, #15]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d102      	bne.n	8006188 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2201      	movs	r2, #1
 8006186:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006188:	7bfb      	ldrb	r3, [r7, #15]
}
 800618a:	4618      	mov	r0, r3
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	ff8fffbf 	.word	0xff8fffbf

08006198 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006198:	b590      	push	{r4, r7, lr}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	7f1b      	ldrb	r3, [r3, #28]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d101      	bne.n	80061b4 <HAL_RTC_SetTime+0x1c>
 80061b0:	2302      	movs	r3, #2
 80061b2:	e085      	b.n	80062c0 <HAL_RTC_SetTime+0x128>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2201      	movs	r2, #1
 80061b8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2202      	movs	r2, #2
 80061be:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d126      	bne.n	8006214 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d102      	bne.n	80061da <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	2200      	movs	r2, #0
 80061d8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 fa28 	bl	8006634 <RTC_ByteToBcd2>
 80061e4:	4603      	mov	r3, r0
 80061e6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	785b      	ldrb	r3, [r3, #1]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f000 fa21 	bl	8006634 <RTC_ByteToBcd2>
 80061f2:	4603      	mov	r3, r0
 80061f4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80061f6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	789b      	ldrb	r3, [r3, #2]
 80061fc:	4618      	mov	r0, r3
 80061fe:	f000 fa19 	bl	8006634 <RTC_ByteToBcd2>
 8006202:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006204:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	78db      	ldrb	r3, [r3, #3]
 800620c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800620e:	4313      	orrs	r3, r2
 8006210:	617b      	str	r3, [r7, #20]
 8006212:	e018      	b.n	8006246 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800621e:	2b00      	cmp	r3, #0
 8006220:	d102      	bne.n	8006228 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	2200      	movs	r2, #0
 8006226:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	785b      	ldrb	r3, [r3, #1]
 8006232:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006234:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006236:	68ba      	ldr	r2, [r7, #8]
 8006238:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800623a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	78db      	ldrb	r3, [r3, #3]
 8006240:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006242:	4313      	orrs	r3, r2
 8006244:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	22ca      	movs	r2, #202	@ 0xca
 800624c:	625a      	str	r2, [r3, #36]	@ 0x24
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2253      	movs	r2, #83	@ 0x53
 8006254:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f000 f990 	bl	800657c <RTC_EnterInitMode>
 800625c:	4603      	mov	r3, r0
 800625e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006260:	7cfb      	ldrb	r3, [r7, #19]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d11e      	bne.n	80062a4 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	6979      	ldr	r1, [r7, #20]
 800626c:	4b16      	ldr	r3, [pc, #88]	@ (80062c8 <HAL_RTC_SetTime+0x130>)
 800626e:	400b      	ands	r3, r1
 8006270:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689a      	ldr	r2, [r3, #8]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006280:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6899      	ldr	r1, [r3, #8]
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	68da      	ldr	r2, [r3, #12]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	431a      	orrs	r2, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	430a      	orrs	r2, r1
 8006298:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f000 f9a5 	bl	80065ea <RTC_ExitInitMode>
 80062a0:	4603      	mov	r3, r0
 80062a2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80062a4:	7cfb      	ldrb	r3, [r7, #19]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d102      	bne.n	80062b0 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2201      	movs	r2, #1
 80062ae:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	22ff      	movs	r2, #255	@ 0xff
 80062b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	771a      	strb	r2, [r3, #28]

  return status;
 80062be:	7cfb      	ldrb	r3, [r7, #19]
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	371c      	adds	r7, #28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd90      	pop	{r4, r7, pc}
 80062c8:	007f7f7f 	.word	0x007f7f7f

080062cc <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80062d8:	2300      	movs	r3, #0
 80062da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	4b22      	ldr	r3, [pc, #136]	@ (8006384 <HAL_RTC_GetTime+0xb8>)
 80062fc:	4013      	ands	r3, r2
 80062fe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	0c1b      	lsrs	r3, r3, #16
 8006304:	b2db      	uxtb	r3, r3
 8006306:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800630a:	b2da      	uxtb	r2, r3
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	0a1b      	lsrs	r3, r3, #8
 8006314:	b2db      	uxtb	r3, r3
 8006316:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800631a:	b2da      	uxtb	r2, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	b2db      	uxtb	r3, r3
 8006324:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006328:	b2da      	uxtb	r2, r3
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	0d9b      	lsrs	r3, r3, #22
 8006332:	b2db      	uxtb	r3, r3
 8006334:	f003 0301 	and.w	r3, r3, #1
 8006338:	b2da      	uxtb	r2, r3
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d11a      	bne.n	800637a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	4618      	mov	r0, r3
 800634a:	f000 f991 	bl	8006670 <RTC_Bcd2ToByte>
 800634e:	4603      	mov	r3, r0
 8006350:	461a      	mov	r2, r3
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	785b      	ldrb	r3, [r3, #1]
 800635a:	4618      	mov	r0, r3
 800635c:	f000 f988 	bl	8006670 <RTC_Bcd2ToByte>
 8006360:	4603      	mov	r3, r0
 8006362:	461a      	mov	r2, r3
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	789b      	ldrb	r3, [r3, #2]
 800636c:	4618      	mov	r0, r3
 800636e:	f000 f97f 	bl	8006670 <RTC_Bcd2ToByte>
 8006372:	4603      	mov	r3, r0
 8006374:	461a      	mov	r2, r3
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800637a:	2300      	movs	r3, #0
}
 800637c:	4618      	mov	r0, r3
 800637e:	3718      	adds	r7, #24
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	007f7f7f 	.word	0x007f7f7f

08006388 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006388:	b590      	push	{r4, r7, lr}
 800638a:	b087      	sub	sp, #28
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006394:	2300      	movs	r3, #0
 8006396:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	7f1b      	ldrb	r3, [r3, #28]
 800639c:	2b01      	cmp	r3, #1
 800639e:	d101      	bne.n	80063a4 <HAL_RTC_SetDate+0x1c>
 80063a0:	2302      	movs	r3, #2
 80063a2:	e06f      	b.n	8006484 <HAL_RTC_SetDate+0xfc>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2201      	movs	r2, #1
 80063a8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2202      	movs	r2, #2
 80063ae:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10e      	bne.n	80063d4 <HAL_RTC_SetDate+0x4c>
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	785b      	ldrb	r3, [r3, #1]
 80063ba:	f003 0310 	and.w	r3, r3, #16
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d008      	beq.n	80063d4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	785b      	ldrb	r3, [r3, #1]
 80063c6:	f023 0310 	bic.w	r3, r3, #16
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	330a      	adds	r3, #10
 80063ce:	b2da      	uxtb	r2, r3
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d11c      	bne.n	8006414 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	78db      	ldrb	r3, [r3, #3]
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 f928 	bl	8006634 <RTC_ByteToBcd2>
 80063e4:	4603      	mov	r3, r0
 80063e6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	785b      	ldrb	r3, [r3, #1]
 80063ec:	4618      	mov	r0, r3
 80063ee:	f000 f921 	bl	8006634 <RTC_ByteToBcd2>
 80063f2:	4603      	mov	r3, r0
 80063f4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80063f6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	789b      	ldrb	r3, [r3, #2]
 80063fc:	4618      	mov	r0, r3
 80063fe:	f000 f919 	bl	8006634 <RTC_ByteToBcd2>
 8006402:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006404:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800640e:	4313      	orrs	r3, r2
 8006410:	617b      	str	r3, [r7, #20]
 8006412:	e00e      	b.n	8006432 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	78db      	ldrb	r3, [r3, #3]
 8006418:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	785b      	ldrb	r3, [r3, #1]
 800641e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006420:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006422:	68ba      	ldr	r2, [r7, #8]
 8006424:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006426:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800642e:	4313      	orrs	r3, r2
 8006430:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	22ca      	movs	r2, #202	@ 0xca
 8006438:	625a      	str	r2, [r3, #36]	@ 0x24
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2253      	movs	r2, #83	@ 0x53
 8006440:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f000 f89a 	bl	800657c <RTC_EnterInitMode>
 8006448:	4603      	mov	r3, r0
 800644a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800644c:	7cfb      	ldrb	r3, [r7, #19]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10a      	bne.n	8006468 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	6979      	ldr	r1, [r7, #20]
 8006458:	4b0c      	ldr	r3, [pc, #48]	@ (800648c <HAL_RTC_SetDate+0x104>)
 800645a:	400b      	ands	r3, r1
 800645c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f000 f8c3 	bl	80065ea <RTC_ExitInitMode>
 8006464:	4603      	mov	r3, r0
 8006466:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006468:	7cfb      	ldrb	r3, [r7, #19]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d102      	bne.n	8006474 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2201      	movs	r2, #1
 8006472:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	22ff      	movs	r2, #255	@ 0xff
 800647a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	771a      	strb	r2, [r3, #28]

  return status;
 8006482:	7cfb      	ldrb	r3, [r7, #19]
}
 8006484:	4618      	mov	r0, r3
 8006486:	371c      	adds	r7, #28
 8006488:	46bd      	mov	sp, r7
 800648a:	bd90      	pop	{r4, r7, pc}
 800648c:	00ffff3f 	.word	0x00ffff3f

08006490 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800649c:	2300      	movs	r3, #0
 800649e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	685a      	ldr	r2, [r3, #4]
 80064a6:	4b21      	ldr	r3, [pc, #132]	@ (800652c <HAL_RTC_GetDate+0x9c>)
 80064a8:	4013      	ands	r3, r2
 80064aa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	0c1b      	lsrs	r3, r3, #16
 80064b0:	b2da      	uxtb	r2, r3
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	0a1b      	lsrs	r3, r3, #8
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	f003 031f 	and.w	r3, r3, #31
 80064c0:	b2da      	uxtb	r2, r3
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064ce:	b2da      	uxtb	r2, r3
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	0b5b      	lsrs	r3, r3, #13
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	f003 0307 	and.w	r3, r3, #7
 80064de:	b2da      	uxtb	r2, r3
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d11a      	bne.n	8006520 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	78db      	ldrb	r3, [r3, #3]
 80064ee:	4618      	mov	r0, r3
 80064f0:	f000 f8be 	bl	8006670 <RTC_Bcd2ToByte>
 80064f4:	4603      	mov	r3, r0
 80064f6:	461a      	mov	r2, r3
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	785b      	ldrb	r3, [r3, #1]
 8006500:	4618      	mov	r0, r3
 8006502:	f000 f8b5 	bl	8006670 <RTC_Bcd2ToByte>
 8006506:	4603      	mov	r3, r0
 8006508:	461a      	mov	r2, r3
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	789b      	ldrb	r3, [r3, #2]
 8006512:	4618      	mov	r0, r3
 8006514:	f000 f8ac 	bl	8006670 <RTC_Bcd2ToByte>
 8006518:	4603      	mov	r3, r0
 800651a:	461a      	mov	r2, r3
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3718      	adds	r7, #24
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	00ffff3f 	.word	0x00ffff3f

08006530 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006538:	2300      	movs	r3, #0
 800653a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a0d      	ldr	r2, [pc, #52]	@ (8006578 <HAL_RTC_WaitForSynchro+0x48>)
 8006542:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006544:	f7fd f9bc 	bl	80038c0 <HAL_GetTick>
 8006548:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800654a:	e009      	b.n	8006560 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800654c:	f7fd f9b8 	bl	80038c0 <HAL_GetTick>
 8006550:	4602      	mov	r2, r0
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800655a:	d901      	bls.n	8006560 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800655c:	2303      	movs	r3, #3
 800655e:	e007      	b.n	8006570 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	f003 0320 	and.w	r3, r3, #32
 800656a:	2b00      	cmp	r3, #0
 800656c:	d0ee      	beq.n	800654c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800656e:	2300      	movs	r3, #0
}
 8006570:	4618      	mov	r0, r3
 8006572:	3710      	adds	r7, #16
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	0001ff5f 	.word	0x0001ff5f

0800657c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006584:	2300      	movs	r3, #0
 8006586:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006588:	2300      	movs	r3, #0
 800658a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006596:	2b00      	cmp	r3, #0
 8006598:	d122      	bne.n	80065e0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68da      	ldr	r2, [r3, #12]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80065a8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80065aa:	f7fd f989 	bl	80038c0 <HAL_GetTick>
 80065ae:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80065b0:	e00c      	b.n	80065cc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80065b2:	f7fd f985 	bl	80038c0 <HAL_GetTick>
 80065b6:	4602      	mov	r2, r0
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80065c0:	d904      	bls.n	80065cc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2204      	movs	r2, #4
 80065c6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d102      	bne.n	80065e0 <RTC_EnterInitMode+0x64>
 80065da:	7bfb      	ldrb	r3, [r7, #15]
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d1e8      	bne.n	80065b2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80065e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3710      	adds	r7, #16
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b084      	sub	sp, #16
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065f2:	2300      	movs	r3, #0
 80065f4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68da      	ldr	r2, [r3, #12]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006604:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f003 0320 	and.w	r3, r3, #32
 8006610:	2b00      	cmp	r3, #0
 8006612:	d10a      	bne.n	800662a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f7ff ff8b 	bl	8006530 <HAL_RTC_WaitForSynchro>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d004      	beq.n	800662a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2204      	movs	r2, #4
 8006624:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800662a:	7bfb      	ldrb	r3, [r7, #15]
}
 800662c:	4618      	mov	r0, r3
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006634:	b480      	push	{r7}
 8006636:	b085      	sub	sp, #20
 8006638:	af00      	add	r7, sp, #0
 800663a:	4603      	mov	r3, r0
 800663c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800663e:	2300      	movs	r3, #0
 8006640:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8006642:	e005      	b.n	8006650 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	3301      	adds	r3, #1
 8006648:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800664a:	79fb      	ldrb	r3, [r7, #7]
 800664c:	3b0a      	subs	r3, #10
 800664e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006650:	79fb      	ldrb	r3, [r7, #7]
 8006652:	2b09      	cmp	r3, #9
 8006654:	d8f6      	bhi.n	8006644 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	b2db      	uxtb	r3, r3
 800665a:	011b      	lsls	r3, r3, #4
 800665c:	b2da      	uxtb	r2, r3
 800665e:	79fb      	ldrb	r3, [r7, #7]
 8006660:	4313      	orrs	r3, r2
 8006662:	b2db      	uxtb	r3, r3
}
 8006664:	4618      	mov	r0, r3
 8006666:	3714      	adds	r7, #20
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	4603      	mov	r3, r0
 8006678:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800667a:	2300      	movs	r3, #0
 800667c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800667e:	79fb      	ldrb	r3, [r7, #7]
 8006680:	091b      	lsrs	r3, r3, #4
 8006682:	b2db      	uxtb	r3, r3
 8006684:	461a      	mov	r2, r3
 8006686:	4613      	mov	r3, r2
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4413      	add	r3, r2
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	b2da      	uxtb	r2, r3
 8006694:	79fb      	ldrb	r3, [r7, #7]
 8006696:	f003 030f 	and.w	r3, r3, #15
 800669a:	b2db      	uxtb	r3, r3
 800669c:	4413      	add	r3, r2
 800669e:	b2db      	uxtb	r3, r3
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3714      	adds	r7, #20
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b088      	sub	sp, #32
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80066b4:	2300      	movs	r3, #0
 80066b6:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 80066b8:	2300      	movs	r3, #0
 80066ba:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80066bc:	2300      	movs	r3, #0
 80066be:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d101      	bne.n	80066ca <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e156      	b.n	8006978 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d106      	bne.n	80066e4 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f7fb ffa2 	bl	8002628 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2202      	movs	r2, #2
 80066e8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f000 fd01 	bl	80070f4 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d00c      	beq.n	8006714 <HAL_SAI_Init+0x68>
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	d80d      	bhi.n	800671a <HAL_SAI_Init+0x6e>
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d002      	beq.n	8006708 <HAL_SAI_Init+0x5c>
 8006702:	2b01      	cmp	r3, #1
 8006704:	d003      	beq.n	800670e <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 8006706:	e008      	b.n	800671a <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 8006708:	2300      	movs	r3, #0
 800670a:	61fb      	str	r3, [r7, #28]
      break;
 800670c:	e006      	b.n	800671c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800670e:	2310      	movs	r3, #16
 8006710:	61fb      	str	r3, [r7, #28]
      break;
 8006712:	e003      	b.n	800671c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8006714:	2320      	movs	r3, #32
 8006716:	61fb      	str	r3, [r7, #28]
      break;
 8006718:	e000      	b.n	800671c <HAL_SAI_Init+0x70>
      break;
 800671a:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	2b03      	cmp	r3, #3
 8006722:	d81e      	bhi.n	8006762 <HAL_SAI_Init+0xb6>
 8006724:	a201      	add	r2, pc, #4	@ (adr r2, 800672c <HAL_SAI_Init+0x80>)
 8006726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800672a:	bf00      	nop
 800672c:	0800673d 	.word	0x0800673d
 8006730:	08006743 	.word	0x08006743
 8006734:	0800674b 	.word	0x0800674b
 8006738:	08006753 	.word	0x08006753
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800673c:	2300      	movs	r3, #0
 800673e:	617b      	str	r3, [r7, #20]
    }
    break;
 8006740:	e010      	b.n	8006764 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8006742:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006746:	617b      	str	r3, [r7, #20]
    }
    break;
 8006748:	e00c      	b.n	8006764 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800674a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800674e:	617b      	str	r3, [r7, #20]
    }
    break;
 8006750:	e008      	b.n	8006764 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8006752:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006756:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	f043 0301 	orr.w	r3, r3, #1
 800675e:	61fb      	str	r3, [r7, #28]
    }
    break;
 8006760:	e000      	b.n	8006764 <HAL_SAI_Init+0xb8>
    default:
      break;
 8006762:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a85      	ldr	r2, [pc, #532]	@ (8006980 <HAL_SAI_Init+0x2d4>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d004      	beq.n	8006778 <HAL_SAI_Init+0xcc>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a84      	ldr	r2, [pc, #528]	@ (8006984 <HAL_SAI_Init+0x2d8>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d103      	bne.n	8006780 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8006778:	4a83      	ldr	r2, [pc, #524]	@ (8006988 <HAL_SAI_Init+0x2dc>)
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	6013      	str	r3, [r2, #0]
 800677e:	e002      	b.n	8006786 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8006780:	4a82      	ldr	r2, [pc, #520]	@ (800698c <HAL_SAI_Init+0x2e0>)
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d04c      	beq.n	8006828 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800678e:	2300      	movs	r3, #0
 8006790:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a7a      	ldr	r2, [pc, #488]	@ (8006980 <HAL_SAI_Init+0x2d4>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d004      	beq.n	80067a6 <HAL_SAI_Init+0xfa>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a78      	ldr	r2, [pc, #480]	@ (8006984 <HAL_SAI_Init+0x2d8>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d104      	bne.n	80067b0 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80067a6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80067aa:	f7ff fb33 	bl	8005e14 <HAL_RCCEx_GetPeriphCLKFreq>
 80067ae:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a76      	ldr	r2, [pc, #472]	@ (8006990 <HAL_SAI_Init+0x2e4>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d004      	beq.n	80067c4 <HAL_SAI_Init+0x118>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a75      	ldr	r2, [pc, #468]	@ (8006994 <HAL_SAI_Init+0x2e8>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d104      	bne.n	80067ce <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80067c4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80067c8:	f7ff fb24 	bl	8005e14 <HAL_RCCEx_GetPeriphCLKFreq>
 80067cc:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 80067ce:	693a      	ldr	r2, [r7, #16]
 80067d0:	4613      	mov	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	005b      	lsls	r3, r3, #1
 80067d8:	461a      	mov	r2, r3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	025b      	lsls	r3, r3, #9
 80067e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067e4:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	4a6b      	ldr	r2, [pc, #428]	@ (8006998 <HAL_SAI_Init+0x2ec>)
 80067ea:	fba2 2303 	umull	r2, r3, r2, r3
 80067ee:	08da      	lsrs	r2, r3, #3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 80067f4:	68f9      	ldr	r1, [r7, #12]
 80067f6:	4b68      	ldr	r3, [pc, #416]	@ (8006998 <HAL_SAI_Init+0x2ec>)
 80067f8:	fba3 2301 	umull	r2, r3, r3, r1
 80067fc:	08da      	lsrs	r2, r3, #3
 80067fe:	4613      	mov	r3, r2
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	4413      	add	r3, r2
 8006804:	005b      	lsls	r3, r3, #1
 8006806:	1aca      	subs	r2, r1, r3
 8006808:	2a08      	cmp	r2, #8
 800680a:	d904      	bls.n	8006816 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6a1b      	ldr	r3, [r3, #32]
 8006810:	1c5a      	adds	r2, r3, #1
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800681a:	2b04      	cmp	r3, #4
 800681c:	d104      	bne.n	8006828 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a1b      	ldr	r3, [r3, #32]
 8006822:	085a      	lsrs	r2, r3, #1
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d003      	beq.n	8006838 <HAL_SAI_Init+0x18c>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	2b02      	cmp	r3, #2
 8006836:	d109      	bne.n	800684c <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800683c:	2b01      	cmp	r3, #1
 800683e:	d101      	bne.n	8006844 <HAL_SAI_Init+0x198>
 8006840:	2300      	movs	r3, #0
 8006842:	e001      	b.n	8006848 <HAL_SAI_Init+0x19c>
 8006844:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006848:	61bb      	str	r3, [r7, #24]
 800684a:	e008      	b.n	800685e <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006850:	2b01      	cmp	r3, #1
 8006852:	d102      	bne.n	800685a <HAL_SAI_Init+0x1ae>
 8006854:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006858:	e000      	b.n	800685c <HAL_SAI_Init+0x1b0>
 800685a:	2300      	movs	r3, #0
 800685c:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	6819      	ldr	r1, [r3, #0]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	4b4c      	ldr	r3, [pc, #304]	@ (800699c <HAL_SAI_Init+0x2f0>)
 800686a:	400b      	ands	r3, r1
 800686c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	6819      	ldr	r1, [r3, #0]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006882:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006888:	431a      	orrs	r2, r3
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 8006896:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80068a2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a1b      	ldr	r3, [r3, #32]
 80068a8:	051b      	lsls	r3, r3, #20
 80068aa:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	430a      	orrs	r2, r1
 80068b2:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6859      	ldr	r1, [r3, #4]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	4b38      	ldr	r3, [pc, #224]	@ (80069a0 <HAL_SAI_Init+0x2f4>)
 80068c0:	400b      	ands	r3, r1
 80068c2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6859      	ldr	r1, [r3, #4]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	699a      	ldr	r2, [r3, #24]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d8:	431a      	orrs	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	430a      	orrs	r2, r1
 80068e0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	6899      	ldr	r1, [r3, #8]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	4b2d      	ldr	r3, [pc, #180]	@ (80069a4 <HAL_SAI_Init+0x2f8>)
 80068ee:	400b      	ands	r3, r1
 80068f0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	6899      	ldr	r1, [r3, #8]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fc:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8006902:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8006908:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800690e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006914:	3b01      	subs	r3, #1
 8006916:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8006918:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68d9      	ldr	r1, [r3, #12]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8006930:	400b      	ands	r3, r1
 8006932:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68d9      	ldr	r1, [r3, #12]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006942:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006948:	041b      	lsls	r3, r3, #16
 800694a:	431a      	orrs	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006950:	3b01      	subs	r3, #1
 8006952:	021b      	lsls	r3, r3, #8
 8006954:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	430a      	orrs	r2, r1
 800695c:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2201      	movs	r2, #1
 800696a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3720      	adds	r7, #32
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}
 8006980:	40015804 	.word	0x40015804
 8006984:	40015824 	.word	0x40015824
 8006988:	40015800 	.word	0x40015800
 800698c:	40015c00 	.word	0x40015c00
 8006990:	40015c04 	.word	0x40015c04
 8006994:	40015c24 	.word	0x40015c24
 8006998:	cccccccd 	.word	0xcccccccd
 800699c:	ff05c010 	.word	0xff05c010
 80069a0:	ffff1ff0 	.word	0xffff1ff0
 80069a4:	fff88000 	.word	0xfff88000

080069a8 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069b0:	2300      	movs	r3, #0
 80069b2:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d101      	bne.n	80069c2 <HAL_SAI_Abort+0x1a>
 80069be:	2302      	movs	r3, #2
 80069c0:	e072      	b.n	8006aa8 <HAL_SAI_Abort+0x100>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 fb92 	bl	80070f4 <SAI_Disable>

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069de:	d149      	bne.n	8006a74 <HAL_SAI_Abort+0xcc>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80069ee:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d01c      	beq.n	8006a32 <HAL_SAI_Abort+0x8a>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	2b12      	cmp	r3, #18
 8006a02:	d116      	bne.n	8006a32 <HAL_SAI_Abort+0x8a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f7fd fa81 	bl	8003f10 <HAL_DMA_Abort>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d00e      	beq.n	8006a32 <HAL_SAI_Abort+0x8a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a1a:	2b80      	cmp	r3, #128	@ 0x80
 8006a1c:	d009      	beq.n	8006a32 <HAL_SAI_Abort+0x8a>
        {
          status = HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a28:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d01c      	beq.n	8006a74 <HAL_SAI_Abort+0xcc>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	2b22      	cmp	r3, #34	@ 0x22
 8006a44:	d116      	bne.n	8006a74 <HAL_SAI_Abort+0xcc>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f7fd fa60 	bl	8003f10 <HAL_DMA_Abort>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00e      	beq.n	8006a74 <HAL_SAI_Abort+0xcc>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a5c:	2b80      	cmp	r3, #128	@ 0x80
 8006a5e:	d009      	beq.n	8006a74 <HAL_SAI_Abort+0xcc>
        {
          status = HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a6a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        }
      }
    }
  }
  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f04f 32ff 	mov.w	r2, #4294967295
 8006a84:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f042 0208 	orr.w	r2, r2, #8
 8006a94:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8006aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	4613      	mov	r3, r2
 8006abc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8006abe:	f7fc feff 	bl	80038c0 <HAL_GetTick>
 8006ac2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d002      	beq.n	8006ad0 <HAL_SAI_Transmit_DMA+0x20>
 8006aca:	88fb      	ldrh	r3, [r7, #6]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d101      	bne.n	8006ad4 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e093      	b.n	8006bfc <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	f040 808c 	bne.w	8006bfa <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d101      	bne.n	8006af0 <HAL_SAI_Transmit_DMA+0x40>
 8006aec:	2302      	movs	r3, #2
 8006aee:	e085      	b.n	8006bfc <HAL_SAI_Transmit_DMA+0x14c>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	88fa      	ldrh	r2, [r7, #6]
 8006b02:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	88fa      	ldrh	r2, [r7, #6]
 8006b0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2212      	movs	r2, #18
 8006b1a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b22:	4a38      	ldr	r2, [pc, #224]	@ (8006c04 <HAL_SAI_Transmit_DMA+0x154>)
 8006b24:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b2a:	4a37      	ldr	r2, [pc, #220]	@ (8006c08 <HAL_SAI_Transmit_DMA+0x158>)
 8006b2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b32:	4a36      	ldr	r2, [pc, #216]	@ (8006c0c <HAL_SAI_Transmit_DMA+0x15c>)
 8006b34:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b46:	4619      	mov	r1, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	331c      	adds	r3, #28
 8006b4e:	461a      	mov	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006b56:	f7fd f97b 	bl	8003e50 <HAL_DMA_Start_IT>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d005      	beq.n	8006b6c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e047      	b.n	8006bfc <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006b6c:	2100      	movs	r1, #0
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f000 fa8a 	bl	8007088 <SAI_InterruptFlag>
 8006b74:	4601      	mov	r1, r0
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	691a      	ldr	r2, [r3, #16]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	430a      	orrs	r2, r1
 8006b82:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006b92:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006b94:	e015      	b.n	8006bc2 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8006b96:	f7fc fe93 	bl	80038c0 <HAL_GetTick>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006ba4:	d90d      	bls.n	8006bc2 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006bbe:	2303      	movs	r3, #3
 8006bc0:	e01c      	b.n	8006bfc <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	695b      	ldr	r3, [r3, #20]
 8006bc8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d0e2      	beq.n	8006b96 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d107      	bne.n	8006bee <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006bec:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	e000      	b.n	8006bfc <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8006bfa:	2302      	movs	r3, #2
  }
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3718      	adds	r7, #24
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	080071c5 	.word	0x080071c5
 8006c08:	08007165 	.word	0x08007165
 8006c0c:	0800725d 	.word	0x0800725d

08006c10 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	4613      	mov	r3, r2
 8006c1c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d002      	beq.n	8006c2a <HAL_SAI_Receive_DMA+0x1a>
 8006c24:	88fb      	ldrh	r3, [r7, #6]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d101      	bne.n	8006c2e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e074      	b.n	8006d18 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d16d      	bne.n	8006d16 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d101      	bne.n	8006c48 <HAL_SAI_Receive_DMA+0x38>
 8006c44:	2302      	movs	r3, #2
 8006c46:	e067      	b.n	8006d18 <HAL_SAI_Receive_DMA+0x108>
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	68ba      	ldr	r2, [r7, #8]
 8006c54:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	88fa      	ldrh	r2, [r7, #6]
 8006c5a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	88fa      	ldrh	r2, [r7, #6]
 8006c62:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2222      	movs	r2, #34	@ 0x22
 8006c72:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c7a:	4a29      	ldr	r2, [pc, #164]	@ (8006d20 <HAL_SAI_Receive_DMA+0x110>)
 8006c7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c82:	4a28      	ldr	r2, [pc, #160]	@ (8006d24 <HAL_SAI_Receive_DMA+0x114>)
 8006c84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c8a:	4a27      	ldr	r2, [pc, #156]	@ (8006d28 <HAL_SAI_Receive_DMA+0x118>)
 8006c8c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c92:	2200      	movs	r2, #0
 8006c94:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	331c      	adds	r3, #28
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006cae:	f7fd f8cf 	bl	8003e50 <HAL_DMA_Start_IT>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d005      	beq.n	8006cc4 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e029      	b.n	8006d18 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006cc4:	2100      	movs	r1, #0
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	f000 f9de 	bl	8007088 <SAI_InterruptFlag>
 8006ccc:	4601      	mov	r1, r0
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	691a      	ldr	r2, [r3, #16]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006cea:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d107      	bne.n	8006d0a <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006d08:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006d12:	2300      	movs	r3, #0
 8006d14:	e000      	b.n	8006d18 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8006d16:	2302      	movs	r3, #2
  }
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3710      	adds	r7, #16
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	08007241 	.word	0x08007241
 8006d24:	080071e1 	.word	0x080071e1
 8006d28:	0800725d 	.word	0x0800725d

08006d2c <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b086      	sub	sp, #24
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f000 8192 	beq.w	8007066 <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	695b      	ldr	r3, [r3, #20]
 8006d48:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f003 0308 	and.w	r3, r3, #8
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d009      	beq.n	8006d78 <HAL_SAI_IRQHandler+0x4c>
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	f003 0308 	and.w	r3, r3, #8
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d004      	beq.n	8006d78 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	4798      	blx	r3
 8006d76:	e176      	b.n	8007066 <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d01e      	beq.n	8006dc0 <HAL_SAI_IRQHandler+0x94>
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	f003 0301 	and.w	r3, r3, #1
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d019      	beq.n	8006dc0 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2201      	movs	r2, #1
 8006d92:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	2b22      	cmp	r3, #34	@ 0x22
 8006d9e:	d101      	bne.n	8006da4 <HAL_SAI_IRQHandler+0x78>
 8006da0:	2301      	movs	r3, #1
 8006da2:	e000      	b.n	8006da6 <HAL_SAI_IRQHandler+0x7a>
 8006da4:	2302      	movs	r3, #2
 8006da6:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	431a      	orrs	r2, r3
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f000 f95b 	bl	8007074 <HAL_SAI_ErrorCallback>
 8006dbe:	e152      	b.n	8007066 <HAL_SAI_IRQHandler+0x33a>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	f003 0302 	and.w	r3, r3, #2
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d011      	beq.n	8006dee <HAL_SAI_IRQHandler+0xc2>
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	f003 0302 	and.w	r3, r3, #2
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d00c      	beq.n	8006dee <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	2202      	movs	r2, #2
 8006dda:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != (SAIcallback)NULL)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 8140 	beq.w	8007066 <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006dea:	4798      	blx	r3
      if (hsai->mutecallback != (SAIcallback)NULL)
 8006dec:	e13b      	b.n	8007066 <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f003 0320 	and.w	r3, r3, #32
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d057      	beq.n	8006ea8 <HAL_SAI_IRQHandler+0x17c>
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	f003 0320 	and.w	r3, r3, #32
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d052      	beq.n	8006ea8 <HAL_SAI_IRQHandler+0x17c>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2220      	movs	r2, #32
 8006e08:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e10:	f043 0204 	orr.w	r2, r3, #4
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d03a      	beq.n	8006e9a <HAL_SAI_IRQHandler+0x16e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d018      	beq.n	8006e5e <HAL_SAI_IRQHandler+0x132>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e30:	4a8f      	ldr	r2, [pc, #572]	@ (8007070 <HAL_SAI_IRQHandler+0x344>)
 8006e32:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f7fd f8d9 	bl	8003ff0 <HAL_DMA_Abort_IT>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	f000 810b 	beq.w	800705c <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e4c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 f90c 	bl	8007074 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006e5c:	e0fe      	b.n	800705c <HAL_SAI_IRQHandler+0x330>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        else if (hsai->hdmarx != NULL)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f000 80fa 	beq.w	800705c <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e6c:	4a80      	ldr	r2, [pc, #512]	@ (8007070 <HAL_SAI_IRQHandler+0x344>)
 8006e6e:	651a      	str	r2, [r3, #80]	@ 0x50
          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e74:	4618      	mov	r0, r3
 8006e76:	f7fd f8bb 	bl	8003ff0 <HAL_DMA_Abort_IT>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	f000 80ed 	beq.w	800705c <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e88:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f8ee 	bl	8007074 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006e98:	e0e0      	b.n	800705c <HAL_SAI_IRQHandler+0x330>
        }
      }
      else
      {
        /* Abort SAI */
        HAL_SAI_Abort(hsai);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f7ff fd84 	bl	80069a8 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 f8e7 	bl	8007074 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006ea6:	e0d9      	b.n	800705c <HAL_SAI_IRQHandler+0x330>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d057      	beq.n	8006f62 <HAL_SAI_IRQHandler+0x236>
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d052      	beq.n	8006f62 <HAL_SAI_IRQHandler+0x236>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2240      	movs	r2, #64	@ 0x40
 8006ec2:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006eca:	f043 0208 	orr.w	r2, r3, #8
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d03a      	beq.n	8006f54 <HAL_SAI_IRQHandler+0x228>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d018      	beq.n	8006f18 <HAL_SAI_IRQHandler+0x1ec>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006eea:	4a61      	ldr	r2, [pc, #388]	@ (8007070 <HAL_SAI_IRQHandler+0x344>)
 8006eec:	651a      	str	r2, [r3, #80]	@ 0x50
          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7fd f87c 	bl	8003ff0 <HAL_DMA_Abort_IT>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 80b0 	beq.w	8007060 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f06:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 f8af 	bl	8007074 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006f16:	e0a3      	b.n	8007060 <HAL_SAI_IRQHandler+0x334>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        else if (hsai->hdmarx != NULL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f000 809f 	beq.w	8007060 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f26:	4a52      	ldr	r2, [pc, #328]	@ (8007070 <HAL_SAI_IRQHandler+0x344>)
 8006f28:	651a      	str	r2, [r3, #80]	@ 0x50
          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7fd f85e 	bl	8003ff0 <HAL_DMA_Abort_IT>
 8006f34:	4603      	mov	r3, r0
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f000 8092 	beq.w	8007060 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f42:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 f891 	bl	8007074 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006f52:	e085      	b.n	8007060 <HAL_SAI_IRQHandler+0x334>
        }
      }
      else
      {
        /* Abort SAI */
        HAL_SAI_Abort(hsai);
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f7ff fd27 	bl	80069a8 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 f88a 	bl	8007074 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006f60:	e07e      	b.n	8007060 <HAL_SAI_IRQHandler+0x334>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d05d      	beq.n	8007028 <HAL_SAI_IRQHandler+0x2fc>
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	f003 0304 	and.w	r3, r3, #4
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d058      	beq.n	8007028 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2204      	movs	r2, #4
 8006f7c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f84:	f043 0220 	orr.w	r2, r3, #32
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Abort the SAI DMA Streams */
      if (hsai->hdmatx != NULL)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d017      	beq.n	8006fc6 <HAL_SAI_IRQHandler+0x29a>
      {
        /* Set the DMA Tx abort callback */
        hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f9a:	4a35      	ldr	r2, [pc, #212]	@ (8007070 <HAL_SAI_IRQHandler+0x344>)
 8006f9c:	651a      	str	r2, [r3, #80]	@ 0x50
        /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7fd f824 	bl	8003ff0 <HAL_DMA_Abort_IT>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d05a      	beq.n	8007064 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fb4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 f858 	bl	8007074 <HAL_SAI_ErrorCallback>
      if (hsai->hdmatx != NULL)
 8006fc4:	e04e      	b.n	8007064 <HAL_SAI_IRQHandler+0x338>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
      }
      else if (hsai->hdmarx != NULL)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d017      	beq.n	8006ffe <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Set the DMA Rx abort callback */
        hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fd2:	4a27      	ldr	r2, [pc, #156]	@ (8007070 <HAL_SAI_IRQHandler+0x344>)
 8006fd4:	651a      	str	r2, [r3, #80]	@ 0x50
        /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fd f808 	bl	8003ff0 <HAL_DMA_Abort_IT>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d03e      	beq.n	8007064 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f83c 	bl	8007074 <HAL_SAI_ErrorCallback>
      if (hsai->hdmatx != NULL)
 8006ffc:	e032      	b.n	8007064 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2200      	movs	r2, #0
 8007004:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f04f 32ff 	mov.w	r2, #4294967295
 800700e:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f827 	bl	8007074 <HAL_SAI_ErrorCallback>
      if (hsai->hdmatx != NULL)
 8007026:	e01d      	b.n	8007064 <HAL_SAI_IRQHandler+0x338>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f003 0310 	and.w	r3, r3, #16
 800702e:	2b00      	cmp	r3, #0
 8007030:	d019      	beq.n	8007066 <HAL_SAI_IRQHandler+0x33a>
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	f003 0310 	and.w	r3, r3, #16
 8007038:	2b00      	cmp	r3, #0
 800703a:	d014      	beq.n	8007066 <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2210      	movs	r2, #16
 8007042:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800704a:	f043 0210 	orr.w	r2, r3, #16
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 f80d 	bl	8007074 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800705a:	e004      	b.n	8007066 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800705c:	bf00      	nop
 800705e:	e002      	b.n	8007066 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007060:	bf00      	nop
 8007062:	e000      	b.n	8007066 <HAL_SAI_IRQHandler+0x33a>
      if (hsai->hdmatx != NULL)
 8007064:	bf00      	nop
}
 8007066:	bf00      	nop
 8007068:	3718      	adds	r7, #24
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	080072c3 	.word	0x080072c3

08007074 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8007074:	b480      	push	{r7}
 8007076:	b083      	sub	sp, #12
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800707c:	bf00      	nop
 800707e:	370c      	adds	r7, #12
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8007088:	b480      	push	{r7}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8007092:	2301      	movs	r3, #1
 8007094:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d103      	bne.n	80070a4 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f043 0308 	orr.w	r3, r3, #8
 80070a2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a8:	2b08      	cmp	r3, #8
 80070aa:	d10b      	bne.n	80070c4 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80070b0:	2b03      	cmp	r3, #3
 80070b2:	d003      	beq.n	80070bc <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d103      	bne.n	80070c4 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f043 0310 	orr.w	r3, r3, #16
 80070c2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	2b03      	cmp	r3, #3
 80070ca:	d003      	beq.n	80070d4 <SAI_InterruptFlag+0x4c>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	2b02      	cmp	r3, #2
 80070d2:	d104      	bne.n	80070de <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80070da:	60fb      	str	r3, [r7, #12]
 80070dc:	e003      	b.n	80070e6 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f043 0304 	orr.w	r3, r3, #4
 80070e4:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80070e6:	68fb      	ldr	r3, [r7, #12]
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3714      	adds	r7, #20
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 80070fc:	4b17      	ldr	r3, [pc, #92]	@ (800715c <SAI_Disable+0x68>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a17      	ldr	r2, [pc, #92]	@ (8007160 <SAI_Disable+0x6c>)
 8007102:	fba2 2303 	umull	r2, r3, r2, r3
 8007106:	0b1b      	lsrs	r3, r3, #12
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800710c:	2300      	movs	r3, #0
 800710e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800711e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	1e5a      	subs	r2, r3, #1
 8007124:	60fa      	str	r2, [r7, #12]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10a      	bne.n	8007140 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007130:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	72fb      	strb	r3, [r7, #11]
      break;
 800713e:	e006      	b.n	800714e <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1e8      	bne.n	8007120 <SAI_Disable+0x2c>

  return status;
 800714e:	7afb      	ldrb	r3, [r7, #11]
}
 8007150:	4618      	mov	r0, r3
 8007152:	3714      	adds	r7, #20
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr
 800715c:	20000000 	.word	0x20000000
 8007160:	95cbec1b 	.word	0x95cbec1b

08007164 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b084      	sub	sp, #16
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007170:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	69db      	ldr	r3, [r3, #28]
 8007176:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800717a:	d01c      	beq.n	80071b6 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007192:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007194:	2100      	movs	r1, #0
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f7ff ff76 	bl	8007088 <SAI_InterruptFlag>
 800719c:	4603      	mov	r3, r0
 800719e:	43d9      	mvns	r1, r3
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	691a      	ldr	r2, [r3, #16]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	400a      	ands	r2, r1
 80071ac:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80071b6:	68f8      	ldr	r0, [r7, #12]
 80071b8:	f7fa fcfc 	bl	8001bb4 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80071bc:	bf00      	nop
 80071be:	3710      	adds	r7, #16
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071d0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 80071d2:	68f8      	ldr	r0, [r7, #12]
 80071d4:	f7fa fcd8 	bl	8001b88 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80071d8:	bf00      	nop
 80071da:	3710      	adds	r7, #16
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ec:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	69db      	ldr	r3, [r3, #28]
 80071f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071f6:	d01c      	beq.n	8007232 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007206:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007210:	2100      	movs	r1, #0
 8007212:	68f8      	ldr	r0, [r7, #12]
 8007214:	f7ff ff38 	bl	8007088 <SAI_InterruptFlag>
 8007218:	4603      	mov	r3, r0
 800721a:	43d9      	mvns	r1, r3
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	691a      	ldr	r2, [r3, #16]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	400a      	ands	r2, r1
 8007228:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2201      	movs	r2, #1
 800722e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f7fa fd08 	bl	8001c48 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007238:	bf00      	nop
 800723a:	3710      	adds	r7, #16
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800724e:	68f8      	ldr	r0, [r7, #12]
 8007250:	f7fa fcc6 	bl	8001be0 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007254:	bf00      	nop
 8007256:	3710      	adds	r7, #16
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b084      	sub	sp, #16
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007268:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007270:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800727e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007280:	2b01      	cmp	r3, #1
 8007282:	d004      	beq.n	800728e <SAI_DMAError+0x32>
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800728a:	2b01      	cmp	r3, #1
 800728c:	d112      	bne.n	80072b4 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800729c:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800729e:	68f8      	ldr	r0, [r7, #12]
 80072a0:	f7ff ff28 	bl	80070f4 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80072b4:	68f8      	ldr	r0, [r7, #12]
 80072b6:	f7ff fedd 	bl	8007074 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80072ba:	bf00      	nop
 80072bc:	3710      	adds	r7, #16
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b084      	sub	sp, #16
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ce:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80072de:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2200      	movs	r2, #0
 80072e6:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f04f 32ff 	mov.w	r2, #4294967295
 80072f0:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072f8:	2b20      	cmp	r3, #32
 80072fa:	d00a      	beq.n	8007312 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f7ff fef9 	bl	80070f4 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	685a      	ldr	r2, [r3, #4]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f042 0208 	orr.w	r2, r2, #8
 8007310:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2201      	movs	r2, #1
 8007316:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2200      	movs	r2, #0
 800731e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8007322:	68f8      	ldr	r0, [r7, #12]
 8007324:	f7ff fea6 	bl	8007074 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007328:	bf00      	nop
 800732a:	3710      	adds	r7, #16
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b082      	sub	sp, #8
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d101      	bne.n	8007342 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e022      	b.n	8007388 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b00      	cmp	r3, #0
 800734c:	d105      	bne.n	800735a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2200      	movs	r2, #0
 8007352:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f7fb fa85 	bl	8002864 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2203      	movs	r2, #3
 800735e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f814 	bl	8007390 <HAL_SD_InitCard>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d001      	beq.n	8007372 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e00a      	b.n	8007388 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2200      	movs	r2, #0
 8007376:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3708      	adds	r7, #8
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007390:	b5b0      	push	{r4, r5, r7, lr}
 8007392:	b08e      	sub	sp, #56	@ 0x38
 8007394:	af04      	add	r7, sp, #16
 8007396:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007398:	2300      	movs	r3, #0
 800739a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800739c:	2300      	movs	r3, #0
 800739e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80073a0:	2300      	movs	r3, #0
 80073a2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80073a4:	2300      	movs	r3, #0
 80073a6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80073a8:	2300      	movs	r3, #0
 80073aa:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80073ac:	2376      	movs	r3, #118	@ 0x76
 80073ae:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681d      	ldr	r5, [r3, #0]
 80073b4:	466c      	mov	r4, sp
 80073b6:	f107 0318 	add.w	r3, r7, #24
 80073ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80073be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80073c2:	f107 030c 	add.w	r3, r7, #12
 80073c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80073c8:	4628      	mov	r0, r5
 80073ca:	f003 f9c7 	bl	800a75c <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80073dc:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f003 fa04 	bl	800a7f0 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	685a      	ldr	r2, [r3, #4]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073f6:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80073f8:	2002      	movs	r0, #2
 80073fa:	f7fc fa6d 	bl	80038d8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f001 f814 	bl	800842c <SD_PowerON>
 8007404:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00b      	beq.n	8007424 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741a:	431a      	orrs	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e02e      	b.n	8007482 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f000 ff33 	bl	8008290 <SD_InitCard>
 800742a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800742c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00b      	beq.n	800744a <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800743e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007440:	431a      	orrs	r2, r3
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e01b      	b.n	8007482 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007452:	4618      	mov	r0, r3
 8007454:	f003 fa6c 	bl	800a930 <SDMMC_CmdBlockLength>
 8007458:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800745a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00f      	beq.n	8007480 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a09      	ldr	r2, [pc, #36]	@ (800748c <HAL_SD_InitCard+0xfc>)
 8007466:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800746c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800746e:	431a      	orrs	r2, r3
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e000      	b.n	8007482 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3728      	adds	r7, #40	@ 0x28
 8007486:	46bd      	mov	sp, r7
 8007488:	bdb0      	pop	{r4, r5, r7, pc}
 800748a:	bf00      	nop
 800748c:	004005ff 	.word	0x004005ff

08007490 <HAL_SD_DeInit>:
  * @brief  De-Initializes the SD card.
  * @param  hsd: Pointer to SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d101      	bne.n	80074a2 <HAL_SD_DeInit+0x12>
  {
    return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e011      	b.n	80074c6 <HAL_SD_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDMMC_ALL_INSTANCE(hsd->Instance));

  hsd->State = HAL_SD_STATE_BUSY;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2203      	movs	r2, #3
 80074a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Set SD power state to off */
  SD_PowerOFF(hsd);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f001 f84c 	bl	8008548 <SD_PowerOFF>

  /* DeInit the low level hardware */
  hsd->MspDeInitCallback(hsd);
#else
  /* De-Initialize the MSP layer */
  HAL_SD_MspDeInit(hsd);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f7fb fafb 	bl	8002aac <HAL_SD_MspDeInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hsd->State = HAL_SD_STATE_RESET;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3708      	adds	r7, #8
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}
	...

080074d0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08c      	sub	sp, #48	@ 0x30
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
 80074dc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d107      	bne.n	80074f8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ec:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e0c3      	b.n	8007680 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	2b01      	cmp	r3, #1
 8007502:	f040 80bc 	bne.w	800767e <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800750c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	441a      	add	r2, r3
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007516:	429a      	cmp	r2, r3
 8007518:	d907      	bls.n	800752a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800751e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	e0aa      	b.n	8007680 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2203      	movs	r2, #3
 800752e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	2200      	movs	r2, #0
 8007538:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8007548:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800754e:	4a4e      	ldr	r2, [pc, #312]	@ (8007688 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8007550:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007556:	4a4d      	ldr	r2, [pc, #308]	@ (800768c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8007558:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800755e:	2200      	movs	r2, #0
 8007560:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007566:	2200      	movs	r2, #0
 8007568:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800757a:	689a      	ldr	r2, [r3, #8]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	430a      	orrs	r2, r1
 8007584:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	3380      	adds	r3, #128	@ 0x80
 8007590:	4619      	mov	r1, r3
 8007592:	68ba      	ldr	r2, [r7, #8]
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	025b      	lsls	r3, r3, #9
 8007598:	089b      	lsrs	r3, r3, #2
 800759a:	f7fc fc59 	bl	8003e50 <HAL_DMA_Start_IT>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d017      	beq.n	80075d4 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80075b2:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a35      	ldr	r2, [pc, #212]	@ (8007690 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80075ba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e055      	b.n	8007680 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f042 0208 	orr.w	r2, r2, #8
 80075e2:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d002      	beq.n	80075f2 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 80075ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ee:	025b      	lsls	r3, r3, #9
 80075f0:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80075f2:	f04f 33ff 	mov.w	r3, #4294967295
 80075f6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	025b      	lsls	r3, r3, #9
 80075fc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80075fe:	2390      	movs	r3, #144	@ 0x90
 8007600:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007602:	2302      	movs	r3, #2
 8007604:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007606:	2300      	movs	r3, #0
 8007608:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800760a:	2301      	movs	r3, #1
 800760c:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f107 0210 	add.w	r2, r7, #16
 8007616:	4611      	mov	r1, r2
 8007618:	4618      	mov	r0, r3
 800761a:	f003 f95d 	bl	800a8d8 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	2b01      	cmp	r3, #1
 8007622:	d90a      	bls.n	800763a <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2282      	movs	r2, #130	@ 0x82
 8007628:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007630:	4618      	mov	r0, r3
 8007632:	f003 f9c1 	bl	800a9b8 <SDMMC_CmdReadMultiBlock>
 8007636:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007638:	e009      	b.n	800764e <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2281      	movs	r2, #129	@ 0x81
 800763e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007646:	4618      	mov	r0, r3
 8007648:	f003 f994 	bl	800a974 <SDMMC_CmdReadSingleBlock>
 800764c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800764e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007650:	2b00      	cmp	r3, #0
 8007652:	d012      	beq.n	800767a <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a0d      	ldr	r2, [pc, #52]	@ (8007690 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800765a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007662:	431a      	orrs	r2, r3
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2201      	movs	r2, #1
 800766c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2200      	movs	r2, #0
 8007674:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e002      	b.n	8007680 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800767a:	2300      	movs	r3, #0
 800767c:	e000      	b.n	8007680 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800767e:	2302      	movs	r3, #2
  }
}
 8007680:	4618      	mov	r0, r3
 8007682:	3730      	adds	r7, #48	@ 0x30
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}
 8007688:	0800809f 	.word	0x0800809f
 800768c:	08008111 	.word	0x08008111
 8007690:	004005ff 	.word	0x004005ff

08007694 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b08c      	sub	sp, #48	@ 0x30
 8007698:	af00      	add	r7, sp, #0
 800769a:	60f8      	str	r0, [r7, #12]
 800769c:	60b9      	str	r1, [r7, #8]
 800769e:	607a      	str	r2, [r7, #4]
 80076a0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d107      	bne.n	80076bc <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076b0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e0c6      	b.n	800784a <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	f040 80bf 	bne.w	8007848 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2200      	movs	r2, #0
 80076ce:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80076d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	441a      	add	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076da:	429a      	cmp	r2, r3
 80076dc:	d907      	bls.n	80076ee <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076e2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e0ad      	b.n	800784a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2203      	movs	r2, #3
 80076f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2200      	movs	r2, #0
 80076fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f042 021a 	orr.w	r2, r2, #26
 800770c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007712:	4a50      	ldr	r2, [pc, #320]	@ (8007854 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8007714:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800771a:	4a4f      	ldr	r2, [pc, #316]	@ (8007858 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800771c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007722:	2200      	movs	r2, #0
 8007724:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800772a:	2b01      	cmp	r3, #1
 800772c:	d002      	beq.n	8007734 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800772e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007730:	025b      	lsls	r3, r3, #9
 8007732:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	2b01      	cmp	r3, #1
 8007738:	d90a      	bls.n	8007750 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	22a0      	movs	r2, #160	@ 0xa0
 800773e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007746:	4618      	mov	r0, r3
 8007748:	f003 f97a 	bl	800aa40 <SDMMC_CmdWriteMultiBlock>
 800774c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800774e:	e009      	b.n	8007764 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2290      	movs	r2, #144	@ 0x90
 8007754:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800775c:	4618      	mov	r0, r3
 800775e:	f003 f94d 	bl	800a9fc <SDMMC_CmdWriteSingleBlock>
 8007762:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007766:	2b00      	cmp	r3, #0
 8007768:	d012      	beq.n	8007790 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a3b      	ldr	r2, [pc, #236]	@ (800785c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8007770:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007778:	431a      	orrs	r2, r3
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2200      	movs	r2, #0
 800778a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e05c      	b.n	800784a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f042 0208 	orr.w	r2, r2, #8
 800779e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077a4:	2240      	movs	r2, #64	@ 0x40
 80077a6:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077b8:	689a      	ldr	r2, [r3, #8]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	430a      	orrs	r2, r1
 80077c2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80077c8:	68b9      	ldr	r1, [r7, #8]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	3380      	adds	r3, #128	@ 0x80
 80077d0:	461a      	mov	r2, r3
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	025b      	lsls	r3, r3, #9
 80077d6:	089b      	lsrs	r3, r3, #2
 80077d8:	f7fc fb3a 	bl	8003e50 <HAL_DMA_Start_IT>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d01a      	beq.n	8007818 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f022 021a 	bic.w	r2, r2, #26
 80077f0:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a19      	ldr	r2, [pc, #100]	@ (800785c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80077f8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2201      	movs	r2, #1
 800780a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2200      	movs	r2, #0
 8007812:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	e018      	b.n	800784a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007818:	f04f 33ff 	mov.w	r3, #4294967295
 800781c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	025b      	lsls	r3, r3, #9
 8007822:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007824:	2390      	movs	r3, #144	@ 0x90
 8007826:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007828:	2300      	movs	r3, #0
 800782a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800782c:	2300      	movs	r3, #0
 800782e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8007830:	2301      	movs	r3, #1
 8007832:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f107 0210 	add.w	r2, r7, #16
 800783c:	4611      	mov	r1, r2
 800783e:	4618      	mov	r0, r3
 8007840:	f003 f84a 	bl	800a8d8 <SDMMC_ConfigData>

      return HAL_OK;
 8007844:	2300      	movs	r3, #0
 8007846:	e000      	b.n	800784a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8007848:	2302      	movs	r3, #2
  }
}
 800784a:	4618      	mov	r0, r3
 800784c:	3730      	adds	r7, #48	@ 0x30
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	08008075 	.word	0x08008075
 8007858:	08008111 	.word	0x08008111
 800785c:	004005ff 	.word	0x004005ff

08007860 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800786c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007874:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007878:	2b00      	cmp	r3, #0
 800787a:	d008      	beq.n	800788e <HAL_SD_IRQHandler+0x2e>
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f003 0308 	and.w	r3, r3, #8
 8007882:	2b00      	cmp	r3, #0
 8007884:	d003      	beq.n	800788e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 fffc 	bl	8008884 <SD_Read_IT>
 800788c:	e15a      	b.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 808d 	beq.w	80079b8 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80078a6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	4b9a      	ldr	r3, [pc, #616]	@ (8007b1c <HAL_SD_IRQHandler+0x2bc>)
 80078b4:	400b      	ands	r3, r1
 80078b6:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f022 0201 	bic.w	r2, r2, #1
 80078c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f003 0308 	and.w	r3, r3, #8
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d039      	beq.n	8007946 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f003 0302 	and.w	r3, r3, #2
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d104      	bne.n	80078e6 <HAL_SD_IRQHandler+0x86>
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f003 0320 	and.w	r3, r3, #32
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d011      	beq.n	800790a <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4618      	mov	r0, r3
 80078ec:	f003 f8ca 	bl	800aa84 <SDMMC_CmdStopTransfer>
 80078f0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d008      	beq.n	800790a <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	431a      	orrs	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 f921 	bl	8007b4c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007912:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f003 0301 	and.w	r3, r3, #1
 8007928:	2b00      	cmp	r3, #0
 800792a:	d104      	bne.n	8007936 <HAL_SD_IRQHandler+0xd6>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f003 0302 	and.w	r3, r3, #2
 8007932:	2b00      	cmp	r3, #0
 8007934:	d003      	beq.n	800793e <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f004 ff06 	bl	800c748 <HAL_SD_RxCpltCallback>
 800793c:	e102      	b.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f004 fef8 	bl	800c734 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007944:	e0fe      	b.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800794c:	2b00      	cmp	r3, #0
 800794e:	f000 80f9 	beq.w	8007b44 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f003 0320 	and.w	r3, r3, #32
 8007958:	2b00      	cmp	r3, #0
 800795a:	d011      	beq.n	8007980 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4618      	mov	r0, r3
 8007962:	f003 f88f 	bl	800aa84 <SDMMC_CmdStopTransfer>
 8007966:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d008      	beq.n	8007980 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	431a      	orrs	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f000 f8e6 	bl	8007b4c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f003 0301 	and.w	r3, r3, #1
 8007986:	2b00      	cmp	r3, #0
 8007988:	f040 80dc 	bne.w	8007b44 <HAL_SD_IRQHandler+0x2e4>
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	2b00      	cmp	r3, #0
 8007994:	f040 80d6 	bne.w	8007b44 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f022 0208 	bic.w	r2, r2, #8
 80079a6:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f004 febf 	bl	800c734 <HAL_SD_TxCpltCallback>
}
 80079b6:	e0c5      	b.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d008      	beq.n	80079d8 <HAL_SD_IRQHandler+0x178>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f003 0308 	and.w	r3, r3, #8
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d003      	beq.n	80079d8 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 ffa8 	bl	8008926 <SD_Write_IT>
 80079d6:	e0b5      	b.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079de:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 80ae 	beq.w	8007b44 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079ee:	f003 0302 	and.w	r3, r3, #2
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d005      	beq.n	8007a02 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079fa:	f043 0202 	orr.w	r2, r3, #2
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a08:	f003 0308 	and.w	r3, r3, #8
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d005      	beq.n	8007a1c <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a14:	f043 0208 	orr.w	r2, r3, #8
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a22:	f003 0320 	and.w	r3, r3, #32
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d005      	beq.n	8007a36 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a2e:	f043 0220 	orr.w	r2, r3, #32
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a3c:	f003 0310 	and.w	r3, r3, #16
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d005      	beq.n	8007a50 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a48:	f043 0210 	orr.w	r2, r3, #16
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007a58:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8007a68:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f003 f808 	bl	800aa84 <SDMMC_CmdStopTransfer>
 8007a74:	4602      	mov	r2, r0
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a7a:	431a      	orrs	r2, r3
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f003 0308 	and.w	r3, r3, #8
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00a      	beq.n	8007aa0 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 f857 	bl	8007b4c <HAL_SD_ErrorCallback>
}
 8007a9e:	e051      	b.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d04c      	beq.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f003 0310 	and.w	r3, r3, #16
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d104      	bne.n	8007abe <HAL_SD_IRQHandler+0x25e>
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f003 0320 	and.w	r3, r3, #32
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d011      	beq.n	8007ae2 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ac2:	4a17      	ldr	r2, [pc, #92]	@ (8007b20 <HAL_SD_IRQHandler+0x2c0>)
 8007ac4:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7fc fa90 	bl	8003ff0 <HAL_DMA_Abort_IT>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d036      	beq.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ada:	4618      	mov	r0, r3
 8007adc:	f000 fb6a 	bl	80081b4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007ae0:	e030      	b.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f003 0301 	and.w	r3, r3, #1
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d104      	bne.n	8007af6 <HAL_SD_IRQHandler+0x296>
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f003 0302 	and.w	r3, r3, #2
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d018      	beq.n	8007b28 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007afa:	4a0a      	ldr	r2, [pc, #40]	@ (8007b24 <HAL_SD_IRQHandler+0x2c4>)
 8007afc:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b02:	4618      	mov	r0, r3
 8007b04:	f7fc fa74 	bl	8003ff0 <HAL_DMA_Abort_IT>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d01a      	beq.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b12:	4618      	mov	r0, r3
 8007b14:	f000 fb85 	bl	8008222 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007b18:	e014      	b.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
 8007b1a:	bf00      	nop
 8007b1c:	ffff3ec5 	.word	0xffff3ec5
 8007b20:	080081b5 	.word	0x080081b5
 8007b24:	08008223 	.word	0x08008223
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2201      	movs	r2, #1
 8007b32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f004 fdef 	bl	800c720 <HAL_SD_AbortCallback>
}
 8007b42:	e7ff      	b.n	8007b44 <HAL_SD_IRQHandler+0x2e4>
 8007b44:	bf00      	nop
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b083      	sub	sp, #12
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b6e:	0f9b      	lsrs	r3, r3, #30
 8007b70:	b2da      	uxtb	r2, r3
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b7a:	0e9b      	lsrs	r3, r3, #26
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	f003 030f 	and.w	r3, r3, #15
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b8c:	0e1b      	lsrs	r3, r3, #24
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	f003 0303 	and.w	r3, r3, #3
 8007b94:	b2da      	uxtb	r2, r3
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b9e:	0c1b      	lsrs	r3, r3, #16
 8007ba0:	b2da      	uxtb	r2, r3
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007baa:	0a1b      	lsrs	r3, r3, #8
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007bb6:	b2da      	uxtb	r2, r3
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bc0:	0d1b      	lsrs	r3, r3, #20
 8007bc2:	b29a      	uxth	r2, r3
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bcc:	0c1b      	lsrs	r3, r3, #16
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	f003 030f 	and.w	r3, r3, #15
 8007bd4:	b2da      	uxtb	r2, r3
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bde:	0bdb      	lsrs	r3, r3, #15
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	b2da      	uxtb	r2, r3
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bf0:	0b9b      	lsrs	r3, r3, #14
 8007bf2:	b2db      	uxtb	r3, r3
 8007bf4:	f003 0301 	and.w	r3, r3, #1
 8007bf8:	b2da      	uxtb	r2, r3
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007c02:	0b5b      	lsrs	r3, r3, #13
 8007c04:	b2db      	uxtb	r3, r3
 8007c06:	f003 0301 	and.w	r3, r3, #1
 8007c0a:	b2da      	uxtb	r2, r3
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007c14:	0b1b      	lsrs	r3, r3, #12
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	f003 0301 	and.w	r3, r3, #1
 8007c1c:	b2da      	uxtb	r2, r3
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	2200      	movs	r2, #0
 8007c26:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d163      	bne.n	8007cf8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007c34:	009a      	lsls	r2, r3, #2
 8007c36:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007c3a:	4013      	ands	r3, r2
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007c40:	0f92      	lsrs	r2, r2, #30
 8007c42:	431a      	orrs	r2, r3
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c4c:	0edb      	lsrs	r3, r3, #27
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	f003 0307 	and.w	r3, r3, #7
 8007c54:	b2da      	uxtb	r2, r3
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c5e:	0e1b      	lsrs	r3, r3, #24
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	f003 0307 	and.w	r3, r3, #7
 8007c66:	b2da      	uxtb	r2, r3
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c70:	0d5b      	lsrs	r3, r3, #21
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	f003 0307 	and.w	r3, r3, #7
 8007c78:	b2da      	uxtb	r2, r3
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c82:	0c9b      	lsrs	r3, r3, #18
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	f003 0307 	and.w	r3, r3, #7
 8007c8a:	b2da      	uxtb	r2, r3
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c94:	0bdb      	lsrs	r3, r3, #15
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	f003 0307 	and.w	r3, r3, #7
 8007c9c:	b2da      	uxtb	r2, r3
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	1c5a      	adds	r2, r3, #1
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	7e1b      	ldrb	r3, [r3, #24]
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	f003 0307 	and.w	r3, r3, #7
 8007cb6:	3302      	adds	r3, #2
 8007cb8:	2201      	movs	r2, #1
 8007cba:	fa02 f303 	lsl.w	r3, r2, r3
 8007cbe:	687a      	ldr	r2, [r7, #4]
 8007cc0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007cc2:	fb03 f202 	mul.w	r2, r3, r2
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	7a1b      	ldrb	r3, [r3, #8]
 8007cce:	b2db      	uxtb	r3, r3
 8007cd0:	f003 030f 	and.w	r3, r3, #15
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	409a      	lsls	r2, r3
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007ce4:	0a52      	lsrs	r2, r2, #9
 8007ce6:	fb03 f202 	mul.w	r2, r3, r2
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cf4:	661a      	str	r2, [r3, #96]	@ 0x60
 8007cf6:	e031      	b.n	8007d5c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d11d      	bne.n	8007d3c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d04:	041b      	lsls	r3, r3, #16
 8007d06:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d0e:	0c1b      	lsrs	r3, r3, #16
 8007d10:	431a      	orrs	r2, r3
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	029a      	lsls	r2, r3, #10
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d30:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	661a      	str	r2, [r3, #96]	@ 0x60
 8007d3a:	e00f      	b.n	8007d5c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a58      	ldr	r2, [pc, #352]	@ (8007ea4 <HAL_SD_GetCardCSD+0x344>)
 8007d42:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d48:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e09d      	b.n	8007e98 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d60:	0b9b      	lsrs	r3, r3, #14
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	f003 0301 	and.w	r3, r3, #1
 8007d68:	b2da      	uxtb	r2, r3
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d72:	09db      	lsrs	r3, r3, #7
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d7a:	b2da      	uxtb	r2, r3
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d8a:	b2da      	uxtb	r2, r3
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d94:	0fdb      	lsrs	r3, r3, #31
 8007d96:	b2da      	uxtb	r2, r3
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007da0:	0f5b      	lsrs	r3, r3, #29
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	f003 0303 	and.w	r3, r3, #3
 8007da8:	b2da      	uxtb	r2, r3
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007db2:	0e9b      	lsrs	r3, r3, #26
 8007db4:	b2db      	uxtb	r3, r3
 8007db6:	f003 0307 	and.w	r3, r3, #7
 8007dba:	b2da      	uxtb	r2, r3
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dc4:	0d9b      	lsrs	r3, r3, #22
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	f003 030f 	and.w	r3, r3, #15
 8007dcc:	b2da      	uxtb	r2, r3
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dd6:	0d5b      	lsrs	r3, r3, #21
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	f003 0301 	and.w	r3, r3, #1
 8007dde:	b2da      	uxtb	r2, r3
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007df2:	0c1b      	lsrs	r3, r3, #16
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	f003 0301 	and.w	r3, r3, #1
 8007dfa:	b2da      	uxtb	r2, r3
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e06:	0bdb      	lsrs	r3, r3, #15
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	f003 0301 	and.w	r3, r3, #1
 8007e0e:	b2da      	uxtb	r2, r3
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e1a:	0b9b      	lsrs	r3, r3, #14
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	f003 0301 	and.w	r3, r3, #1
 8007e22:	b2da      	uxtb	r2, r3
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e2e:	0b5b      	lsrs	r3, r3, #13
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	f003 0301 	and.w	r3, r3, #1
 8007e36:	b2da      	uxtb	r2, r3
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e42:	0b1b      	lsrs	r3, r3, #12
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	f003 0301 	and.w	r3, r3, #1
 8007e4a:	b2da      	uxtb	r2, r3
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e56:	0a9b      	lsrs	r3, r3, #10
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	f003 0303 	and.w	r3, r3, #3
 8007e5e:	b2da      	uxtb	r2, r3
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e6a:	0a1b      	lsrs	r3, r3, #8
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	f003 0303 	and.w	r3, r3, #3
 8007e72:	b2da      	uxtb	r2, r3
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e7e:	085b      	lsrs	r3, r3, #1
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e86:	b2da      	uxtb	r2, r3
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	2201      	movs	r2, #1
 8007e92:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8007e96:	2300      	movs	r3, #0
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	370c      	adds	r7, #12
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr
 8007ea4:	004005ff 	.word	0x004005ff

08007ea8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007ef2:	2300      	movs	r3, #0
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	370c      	adds	r7, #12
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007f00:	b5b0      	push	{r4, r5, r7, lr}
 8007f02:	b08e      	sub	sp, #56	@ 0x38
 8007f04:	af04      	add	r7, sp, #16
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2203      	movs	r2, #3
 8007f14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f1c:	2b03      	cmp	r3, #3
 8007f1e:	d02e      	beq.n	8007f7e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f26:	d106      	bne.n	8007f36 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f2c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f34:	e029      	b.n	8007f8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f3c:	d10a      	bne.n	8007f54 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 fb37 	bl	80085b2 <SD_WideBus_Enable>
 8007f44:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f4a:	6a3b      	ldr	r3, [r7, #32]
 8007f4c:	431a      	orrs	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f52:	e01a      	b.n	8007f8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10a      	bne.n	8007f70 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 fb74 	bl	8008648 <SD_WideBus_Disable>
 8007f60:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f66:	6a3b      	ldr	r3, [r7, #32]
 8007f68:	431a      	orrs	r2, r3
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f6e:	e00c      	b.n	8007f8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f74:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f7c:	e005      	b.n	8007f8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f82:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00b      	beq.n	8007faa <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a26      	ldr	r2, [pc, #152]	@ (8008030 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007f98:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007fa8:	e01f      	b.n	8007fea <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	68db      	ldr	r3, [r3, #12]
 8007fba:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	695b      	ldr	r3, [r3, #20]
 8007fc4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	699b      	ldr	r3, [r3, #24]
 8007fca:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681d      	ldr	r5, [r3, #0]
 8007fd0:	466c      	mov	r4, sp
 8007fd2:	f107 0314 	add.w	r3, r7, #20
 8007fd6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007fda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007fde:	f107 0308 	add.w	r3, r7, #8
 8007fe2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	f002 fbb9 	bl	800a75c <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f002 fc9c 	bl	800a930 <SDMMC_CmdBlockLength>
 8007ff8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ffa:	6a3b      	ldr	r3, [r7, #32]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00c      	beq.n	800801a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a0a      	ldr	r2, [pc, #40]	@ (8008030 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008006:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800800c:	6a3b      	ldr	r3, [r7, #32]
 800800e:	431a      	orrs	r2, r3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2201      	movs	r2, #1
 800801e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8008022:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008026:	4618      	mov	r0, r3
 8008028:	3728      	adds	r7, #40	@ 0x28
 800802a:	46bd      	mov	sp, r7
 800802c:	bdb0      	pop	{r4, r5, r7, pc}
 800802e:	bf00      	nop
 8008030:	004005ff 	.word	0x004005ff

08008034 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b086      	sub	sp, #24
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800803c:	2300      	movs	r3, #0
 800803e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008040:	f107 030c 	add.w	r3, r7, #12
 8008044:	4619      	mov	r1, r3
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 fa8b 	bl	8008562 <SD_SendStatus>
 800804c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d005      	beq.n	8008060 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	431a      	orrs	r2, r3
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	0a5b      	lsrs	r3, r3, #9
 8008064:	f003 030f 	and.w	r3, r3, #15
 8008068:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800806a:	693b      	ldr	r3, [r7, #16]
}
 800806c:	4618      	mov	r0, r3
 800806e:	3718      	adds	r7, #24
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}

08008074 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008074:	b480      	push	{r7}
 8008076:	b085      	sub	sp, #20
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008080:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008090:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8008092:	bf00      	nop
 8008094:	3714      	adds	r7, #20
 8008096:	46bd      	mov	sp, r7
 8008098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809c:	4770      	bx	lr

0800809e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800809e:	b580      	push	{r7, lr}
 80080a0:	b084      	sub	sp, #16
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080aa:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b0:	2b82      	cmp	r3, #130	@ 0x82
 80080b2:	d111      	bne.n	80080d8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4618      	mov	r0, r3
 80080ba:	f002 fce3 	bl	800aa84 <SDMMC_CmdStopTransfer>
 80080be:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d008      	beq.n	80080d8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	431a      	orrs	r2, r3
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80080d2:	68f8      	ldr	r0, [r7, #12]
 80080d4:	f7ff fd3a 	bl	8007b4c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f022 0208 	bic.w	r2, r2, #8
 80080e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f240 523a 	movw	r2, #1338	@ 0x53a
 80080f0:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2200      	movs	r2, #0
 80080fe:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f004 fb21 	bl	800c748 <HAL_SD_RxCpltCallback>
#endif
}
 8008106:	bf00      	nop
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
	...

08008110 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b086      	sub	sp, #24
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800811c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f7fc f912 	bl	8004348 <HAL_DMA_GetError>
 8008124:	4603      	mov	r3, r0
 8008126:	2b02      	cmp	r3, #2
 8008128:	d03e      	beq.n	80081a8 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008130:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008138:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	2b01      	cmp	r3, #1
 800813e:	d002      	beq.n	8008146 <SD_DMAError+0x36>
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2b01      	cmp	r3, #1
 8008144:	d12d      	bne.n	80081a2 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a19      	ldr	r2, [pc, #100]	@ (80081b0 <SD_DMAError+0xa0>)
 800814c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800815c:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008162:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800816a:	6978      	ldr	r0, [r7, #20]
 800816c:	f7ff ff62 	bl	8008034 <HAL_SD_GetCardState>
 8008170:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	2b06      	cmp	r3, #6
 8008176:	d002      	beq.n	800817e <SD_DMAError+0x6e>
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	2b05      	cmp	r3, #5
 800817c:	d10a      	bne.n	8008194 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4618      	mov	r0, r3
 8008184:	f002 fc7e 	bl	800aa84 <SDMMC_CmdStopTransfer>
 8008188:	4602      	mov	r2, r0
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800818e:	431a      	orrs	r2, r3
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	2201      	movs	r2, #1
 8008198:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	2200      	movs	r2, #0
 80081a0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80081a2:	6978      	ldr	r0, [r7, #20]
 80081a4:	f7ff fcd2 	bl	8007b4c <HAL_SD_ErrorCallback>
#endif
  }
}
 80081a8:	bf00      	nop
 80081aa:	3718      	adds	r7, #24
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	004005ff 	.word	0x004005ff

080081b4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f240 523a 	movw	r2, #1338	@ 0x53a
 80081ca:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80081cc:	68f8      	ldr	r0, [r7, #12]
 80081ce:	f7ff ff31 	bl	8008034 <HAL_SD_GetCardState>
 80081d2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	2b06      	cmp	r3, #6
 80081e6:	d002      	beq.n	80081ee <SD_DMATxAbort+0x3a>
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	2b05      	cmp	r3, #5
 80081ec:	d10a      	bne.n	8008204 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4618      	mov	r0, r3
 80081f4:	f002 fc46 	bl	800aa84 <SDMMC_CmdStopTransfer>
 80081f8:	4602      	mov	r2, r0
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081fe:	431a      	orrs	r2, r3
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008208:	2b00      	cmp	r3, #0
 800820a:	d103      	bne.n	8008214 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800820c:	68f8      	ldr	r0, [r7, #12]
 800820e:	f004 fa87 	bl	800c720 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008212:	e002      	b.n	800821a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f7ff fc99 	bl	8007b4c <HAL_SD_ErrorCallback>
}
 800821a:	bf00      	nop
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8008222:	b580      	push	{r7, lr}
 8008224:	b084      	sub	sp, #16
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800822e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008238:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f7ff fefa 	bl	8008034 <HAL_SD_GetCardState>
 8008240:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2201      	movs	r2, #1
 8008246:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2200      	movs	r2, #0
 800824e:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	2b06      	cmp	r3, #6
 8008254:	d002      	beq.n	800825c <SD_DMARxAbort+0x3a>
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	2b05      	cmp	r3, #5
 800825a:	d10a      	bne.n	8008272 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4618      	mov	r0, r3
 8008262:	f002 fc0f 	bl	800aa84 <SDMMC_CmdStopTransfer>
 8008266:	4602      	mov	r2, r0
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800826c:	431a      	orrs	r2, r3
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008276:	2b00      	cmp	r3, #0
 8008278:	d103      	bne.n	8008282 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f004 fa50 	bl	800c720 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008280:	e002      	b.n	8008288 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008282:	68f8      	ldr	r0, [r7, #12]
 8008284:	f7ff fc62 	bl	8007b4c <HAL_SD_ErrorCallback>
}
 8008288:	bf00      	nop
 800828a:	3710      	adds	r7, #16
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}

08008290 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008290:	b5b0      	push	{r4, r5, r7, lr}
 8008292:	b094      	sub	sp, #80	@ 0x50
 8008294:	af04      	add	r7, sp, #16
 8008296:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008298:	2301      	movs	r3, #1
 800829a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4618      	mov	r0, r3
 80082a2:	f002 fac1 	bl	800a828 <SDMMC_GetPowerState>
 80082a6:	4603      	mov	r3, r0
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d102      	bne.n	80082b2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80082ac:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80082b0:	e0b8      	b.n	8008424 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082b6:	2b03      	cmp	r3, #3
 80082b8:	d02f      	beq.n	800831a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4618      	mov	r0, r3
 80082c0:	f002 fceb 	bl	800ac9a <SDMMC_CmdSendCID>
 80082c4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80082c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d001      	beq.n	80082d0 <SD_InitCard+0x40>
    {
      return errorstate;
 80082cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082ce:	e0a9      	b.n	8008424 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	2100      	movs	r1, #0
 80082d6:	4618      	mov	r0, r3
 80082d8:	f002 faeb 	bl	800a8b2 <SDMMC_GetResponse>
 80082dc:	4602      	mov	r2, r0
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2104      	movs	r1, #4
 80082e8:	4618      	mov	r0, r3
 80082ea:	f002 fae2 	bl	800a8b2 <SDMMC_GetResponse>
 80082ee:	4602      	mov	r2, r0
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2108      	movs	r1, #8
 80082fa:	4618      	mov	r0, r3
 80082fc:	f002 fad9 	bl	800a8b2 <SDMMC_GetResponse>
 8008300:	4602      	mov	r2, r0
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	210c      	movs	r1, #12
 800830c:	4618      	mov	r0, r3
 800830e:	f002 fad0 	bl	800a8b2 <SDMMC_GetResponse>
 8008312:	4602      	mov	r2, r0
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800831e:	2b03      	cmp	r3, #3
 8008320:	d00d      	beq.n	800833e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f107 020e 	add.w	r2, r7, #14
 800832a:	4611      	mov	r1, r2
 800832c:	4618      	mov	r0, r3
 800832e:	f002 fcf1 	bl	800ad14 <SDMMC_CmdSetRelAdd>
 8008332:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008334:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008336:	2b00      	cmp	r3, #0
 8008338:	d001      	beq.n	800833e <SD_InitCard+0xae>
    {
      return errorstate;
 800833a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800833c:	e072      	b.n	8008424 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008342:	2b03      	cmp	r3, #3
 8008344:	d036      	beq.n	80083b4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008346:	89fb      	ldrh	r3, [r7, #14]
 8008348:	461a      	mov	r2, r3
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008356:	041b      	lsls	r3, r3, #16
 8008358:	4619      	mov	r1, r3
 800835a:	4610      	mov	r0, r2
 800835c:	f002 fcbb 	bl	800acd6 <SDMMC_CmdSendCSD>
 8008360:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008364:	2b00      	cmp	r3, #0
 8008366:	d001      	beq.n	800836c <SD_InitCard+0xdc>
    {
      return errorstate;
 8008368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800836a:	e05b      	b.n	8008424 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2100      	movs	r1, #0
 8008372:	4618      	mov	r0, r3
 8008374:	f002 fa9d 	bl	800a8b2 <SDMMC_GetResponse>
 8008378:	4602      	mov	r2, r0
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2104      	movs	r1, #4
 8008384:	4618      	mov	r0, r3
 8008386:	f002 fa94 	bl	800a8b2 <SDMMC_GetResponse>
 800838a:	4602      	mov	r2, r0
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2108      	movs	r1, #8
 8008396:	4618      	mov	r0, r3
 8008398:	f002 fa8b 	bl	800a8b2 <SDMMC_GetResponse>
 800839c:	4602      	mov	r2, r0
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	210c      	movs	r1, #12
 80083a8:	4618      	mov	r0, r3
 80083aa:	f002 fa82 	bl	800a8b2 <SDMMC_GetResponse>
 80083ae:	4602      	mov	r2, r0
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	2104      	movs	r1, #4
 80083ba:	4618      	mov	r0, r3
 80083bc:	f002 fa79 	bl	800a8b2 <SDMMC_GetResponse>
 80083c0:	4603      	mov	r3, r0
 80083c2:	0d1a      	lsrs	r2, r3, #20
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80083c8:	f107 0310 	add.w	r3, r7, #16
 80083cc:	4619      	mov	r1, r3
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7ff fbc6 	bl	8007b60 <HAL_SD_GetCardCSD>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d002      	beq.n	80083e0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80083da:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80083de:	e021      	b.n	8008424 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6819      	ldr	r1, [r3, #0]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083e8:	041b      	lsls	r3, r3, #16
 80083ea:	2200      	movs	r2, #0
 80083ec:	461c      	mov	r4, r3
 80083ee:	4615      	mov	r5, r2
 80083f0:	4622      	mov	r2, r4
 80083f2:	462b      	mov	r3, r5
 80083f4:	4608      	mov	r0, r1
 80083f6:	f002 fb67 	bl	800aac8 <SDMMC_CmdSelDesel>
 80083fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80083fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d001      	beq.n	8008406 <SD_InitCard+0x176>
  {
    return errorstate;
 8008402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008404:	e00e      	b.n	8008424 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681d      	ldr	r5, [r3, #0]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	466c      	mov	r4, sp
 800840e:	f103 0210 	add.w	r2, r3, #16
 8008412:	ca07      	ldmia	r2, {r0, r1, r2}
 8008414:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008418:	3304      	adds	r3, #4
 800841a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800841c:	4628      	mov	r0, r5
 800841e:	f002 f99d 	bl	800a75c <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3740      	adds	r7, #64	@ 0x40
 8008428:	46bd      	mov	sp, r7
 800842a:	bdb0      	pop	{r4, r5, r7, pc}

0800842c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008434:	2300      	movs	r3, #0
 8008436:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008438:	2300      	movs	r3, #0
 800843a:	617b      	str	r3, [r7, #20]
 800843c:	2300      	movs	r3, #0
 800843e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4618      	mov	r0, r3
 8008446:	f002 fb62 	bl	800ab0e <SDMMC_CmdGoIdleState>
 800844a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d001      	beq.n	8008456 <SD_PowerON+0x2a>
  {
    return errorstate;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	e072      	b.n	800853c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4618      	mov	r0, r3
 800845c:	f002 fb75 	bl	800ab4a <SDMMC_CmdOperCond>
 8008460:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d00d      	beq.n	8008484 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4618      	mov	r0, r3
 8008474:	f002 fb4b 	bl	800ab0e <SDMMC_CmdGoIdleState>
 8008478:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d004      	beq.n	800848a <SD_PowerON+0x5e>
    {
      return errorstate;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	e05b      	b.n	800853c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800848e:	2b01      	cmp	r3, #1
 8008490:	d137      	bne.n	8008502 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	2100      	movs	r1, #0
 8008498:	4618      	mov	r0, r3
 800849a:	f002 fb75 	bl	800ab88 <SDMMC_CmdAppCommand>
 800849e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d02d      	beq.n	8008502 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80084a6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80084aa:	e047      	b.n	800853c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	2100      	movs	r1, #0
 80084b2:	4618      	mov	r0, r3
 80084b4:	f002 fb68 	bl	800ab88 <SDMMC_CmdAppCommand>
 80084b8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d001      	beq.n	80084c4 <SD_PowerON+0x98>
    {
      return errorstate;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	e03b      	b.n	800853c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	491e      	ldr	r1, [pc, #120]	@ (8008544 <SD_PowerON+0x118>)
 80084ca:	4618      	mov	r0, r3
 80084cc:	f002 fb7e 	bl	800abcc <SDMMC_CmdAppOperCommand>
 80084d0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d002      	beq.n	80084de <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80084d8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80084dc:	e02e      	b.n	800853c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2100      	movs	r1, #0
 80084e4:	4618      	mov	r0, r3
 80084e6:	f002 f9e4 	bl	800a8b2 <SDMMC_GetResponse>
 80084ea:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	0fdb      	lsrs	r3, r3, #31
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d101      	bne.n	80084f8 <SD_PowerON+0xcc>
 80084f4:	2301      	movs	r3, #1
 80084f6:	e000      	b.n	80084fa <SD_PowerON+0xce>
 80084f8:	2300      	movs	r3, #0
 80084fa:	613b      	str	r3, [r7, #16]

    count++;
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	3301      	adds	r3, #1
 8008500:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008508:	4293      	cmp	r3, r2
 800850a:	d802      	bhi.n	8008512 <SD_PowerON+0xe6>
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d0cc      	beq.n	80084ac <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008518:	4293      	cmp	r3, r2
 800851a:	d902      	bls.n	8008522 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800851c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008520:	e00c      	b.n	800853c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008528:	2b00      	cmp	r3, #0
 800852a:	d003      	beq.n	8008534 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	645a      	str	r2, [r3, #68]	@ 0x44
 8008532:	e002      	b.n	800853a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800853a:	2300      	movs	r3, #0
}
 800853c:	4618      	mov	r0, r3
 800853e:	3718      	adds	r7, #24
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}
 8008544:	c1100000 	.word	0xc1100000

08008548 <SD_PowerOFF>:
  * @brief  Turns the SDMMC output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b082      	sub	sp, #8
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4618      	mov	r0, r3
 8008556:	f002 f959 	bl	800a80c <SDMMC_PowerState_OFF>
}
 800855a:	bf00      	nop
 800855c:	3708      	adds	r7, #8
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}

08008562 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008562:	b580      	push	{r7, lr}
 8008564:	b084      	sub	sp, #16
 8008566:	af00      	add	r7, sp, #0
 8008568:	6078      	str	r0, [r7, #4]
 800856a:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d102      	bne.n	8008578 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008572:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008576:	e018      	b.n	80085aa <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008580:	041b      	lsls	r3, r3, #16
 8008582:	4619      	mov	r1, r3
 8008584:	4610      	mov	r0, r2
 8008586:	f002 fbe6 	bl	800ad56 <SDMMC_CmdSendStatus>
 800858a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d001      	beq.n	8008596 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	e009      	b.n	80085aa <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2100      	movs	r1, #0
 800859c:	4618      	mov	r0, r3
 800859e:	f002 f988 	bl	800a8b2 <SDMMC_GetResponse>
 80085a2:	4602      	mov	r2, r0
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80085a8:	2300      	movs	r3, #0
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b086      	sub	sp, #24
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80085ba:	2300      	movs	r3, #0
 80085bc:	60fb      	str	r3, [r7, #12]
 80085be:	2300      	movs	r3, #0
 80085c0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2100      	movs	r1, #0
 80085c8:	4618      	mov	r0, r3
 80085ca:	f002 f972 	bl	800a8b2 <SDMMC_GetResponse>
 80085ce:	4603      	mov	r3, r0
 80085d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80085d8:	d102      	bne.n	80085e0 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80085da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80085de:	e02f      	b.n	8008640 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80085e0:	f107 030c 	add.w	r3, r7, #12
 80085e4:	4619      	mov	r1, r3
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 f879 	bl	80086de <SD_FindSCR>
 80085ec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d001      	beq.n	80085f8 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	e023      	b.n	8008640 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d01c      	beq.n	800863c <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800860a:	041b      	lsls	r3, r3, #16
 800860c:	4619      	mov	r1, r3
 800860e:	4610      	mov	r0, r2
 8008610:	f002 faba 	bl	800ab88 <SDMMC_CmdAppCommand>
 8008614:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d001      	beq.n	8008620 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	e00f      	b.n	8008640 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2102      	movs	r1, #2
 8008626:	4618      	mov	r0, r3
 8008628:	f002 faf4 	bl	800ac14 <SDMMC_CmdBusWidth>
 800862c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d001      	beq.n	8008638 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	e003      	b.n	8008640 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008638:	2300      	movs	r3, #0
 800863a:	e001      	b.n	8008640 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800863c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008640:	4618      	mov	r0, r3
 8008642:	3718      	adds	r7, #24
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008650:	2300      	movs	r3, #0
 8008652:	60fb      	str	r3, [r7, #12]
 8008654:	2300      	movs	r3, #0
 8008656:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	2100      	movs	r1, #0
 800865e:	4618      	mov	r0, r3
 8008660:	f002 f927 	bl	800a8b2 <SDMMC_GetResponse>
 8008664:	4603      	mov	r3, r0
 8008666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800866a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800866e:	d102      	bne.n	8008676 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008670:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008674:	e02f      	b.n	80086d6 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008676:	f107 030c 	add.w	r3, r7, #12
 800867a:	4619      	mov	r1, r3
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f000 f82e 	bl	80086de <SD_FindSCR>
 8008682:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d001      	beq.n	800868e <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	e023      	b.n	80086d6 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008694:	2b00      	cmp	r3, #0
 8008696:	d01c      	beq.n	80086d2 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086a0:	041b      	lsls	r3, r3, #16
 80086a2:	4619      	mov	r1, r3
 80086a4:	4610      	mov	r0, r2
 80086a6:	f002 fa6f 	bl	800ab88 <SDMMC_CmdAppCommand>
 80086aa:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d001      	beq.n	80086b6 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	e00f      	b.n	80086d6 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2100      	movs	r1, #0
 80086bc:	4618      	mov	r0, r3
 80086be:	f002 faa9 	bl	800ac14 <SDMMC_CmdBusWidth>
 80086c2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d001      	beq.n	80086ce <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	e003      	b.n	80086d6 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80086ce:	2300      	movs	r3, #0
 80086d0:	e001      	b.n	80086d6 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80086d2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3718      	adds	r7, #24
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}

080086de <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80086de:	b590      	push	{r4, r7, lr}
 80086e0:	b08f      	sub	sp, #60	@ 0x3c
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
 80086e6:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80086e8:	f7fb f8ea 	bl	80038c0 <HAL_GetTick>
 80086ec:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 80086ee:	2300      	movs	r3, #0
 80086f0:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80086f2:	2300      	movs	r3, #0
 80086f4:	60bb      	str	r3, [r7, #8]
 80086f6:	2300      	movs	r3, #0
 80086f8:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2108      	movs	r1, #8
 8008704:	4618      	mov	r0, r3
 8008706:	f002 f913 	bl	800a930 <SDMMC_CmdBlockLength>
 800870a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800870c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800870e:	2b00      	cmp	r3, #0
 8008710:	d001      	beq.n	8008716 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008714:	e0b2      	b.n	800887c <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800871e:	041b      	lsls	r3, r3, #16
 8008720:	4619      	mov	r1, r3
 8008722:	4610      	mov	r0, r2
 8008724:	f002 fa30 	bl	800ab88 <SDMMC_CmdAppCommand>
 8008728:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800872a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872c:	2b00      	cmp	r3, #0
 800872e:	d001      	beq.n	8008734 <SD_FindSCR+0x56>
  {
    return errorstate;
 8008730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008732:	e0a3      	b.n	800887c <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008734:	f04f 33ff 	mov.w	r3, #4294967295
 8008738:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800873a:	2308      	movs	r3, #8
 800873c:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800873e:	2330      	movs	r3, #48	@ 0x30
 8008740:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008742:	2302      	movs	r3, #2
 8008744:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008746:	2300      	movs	r3, #0
 8008748:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800874a:	2301      	movs	r3, #1
 800874c:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f107 0210 	add.w	r2, r7, #16
 8008756:	4611      	mov	r1, r2
 8008758:	4618      	mov	r0, r3
 800875a:	f002 f8bd 	bl	800a8d8 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4618      	mov	r0, r3
 8008764:	f002 fa78 	bl	800ac58 <SDMMC_CmdSendSCR>
 8008768:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800876a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876c:	2b00      	cmp	r3, #0
 800876e:	d02a      	beq.n	80087c6 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8008770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008772:	e083      	b.n	800887c <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800877a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00f      	beq.n	80087a2 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6819      	ldr	r1, [r3, #0]
 8008786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	f107 0208 	add.w	r2, r7, #8
 800878e:	18d4      	adds	r4, r2, r3
 8008790:	4608      	mov	r0, r1
 8008792:	f002 f80f 	bl	800a7b4 <SDMMC_ReadFIFO>
 8008796:	4603      	mov	r3, r0
 8008798:	6023      	str	r3, [r4, #0]
      index++;
 800879a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800879c:	3301      	adds	r3, #1
 800879e:	637b      	str	r3, [r7, #52]	@ 0x34
 80087a0:	e006      	b.n	80087b0 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d012      	beq.n	80087d6 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80087b0:	f7fb f886 	bl	80038c0 <HAL_GetTick>
 80087b4:	4602      	mov	r2, r0
 80087b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b8:	1ad3      	subs	r3, r2, r3
 80087ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087be:	d102      	bne.n	80087c6 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80087c0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80087c4:	e05a      	b.n	800887c <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087cc:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d0cf      	beq.n	8008774 <SD_FindSCR+0x96>
 80087d4:	e000      	b.n	80087d8 <SD_FindSCR+0xfa>
      break;
 80087d6:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087de:	f003 0308 	and.w	r3, r3, #8
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d005      	beq.n	80087f2 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	2208      	movs	r2, #8
 80087ec:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80087ee:	2308      	movs	r3, #8
 80087f0:	e044      	b.n	800887c <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087f8:	f003 0302 	and.w	r3, r3, #2
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d005      	beq.n	800880c <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2202      	movs	r2, #2
 8008806:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008808:	2302      	movs	r3, #2
 800880a:	e037      	b.n	800887c <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008812:	f003 0320 	and.w	r3, r3, #32
 8008816:	2b00      	cmp	r3, #0
 8008818:	d005      	beq.n	8008826 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2220      	movs	r2, #32
 8008820:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008822:	2320      	movs	r3, #32
 8008824:	e02a      	b.n	800887c <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800882e:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	061a      	lsls	r2, r3, #24
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	021b      	lsls	r3, r3, #8
 8008838:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800883c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	0a1b      	lsrs	r3, r3, #8
 8008842:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008846:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	0e1b      	lsrs	r3, r3, #24
 800884c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800884e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008850:	601a      	str	r2, [r3, #0]
    scr++;
 8008852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008854:	3304      	adds	r3, #4
 8008856:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	061a      	lsls	r2, r3, #24
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	021b      	lsls	r3, r3, #8
 8008860:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008864:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	0a1b      	lsrs	r3, r3, #8
 800886a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800886e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	0e1b      	lsrs	r3, r3, #24
 8008874:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008878:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800887a:	2300      	movs	r3, #0
}
 800887c:	4618      	mov	r0, r3
 800887e:	373c      	adds	r7, #60	@ 0x3c
 8008880:	46bd      	mov	sp, r7
 8008882:	bd90      	pop	{r4, r7, pc}

08008884 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b086      	sub	sp, #24
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008890:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008896:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d03f      	beq.n	800891e <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800889e:	2300      	movs	r3, #0
 80088a0:	617b      	str	r3, [r7, #20]
 80088a2:	e033      	b.n	800890c <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4618      	mov	r0, r3
 80088aa:	f001 ff83 	bl	800a7b4 <SDMMC_ReadFIFO>
 80088ae:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	b2da      	uxtb	r2, r3
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	3301      	adds	r3, #1
 80088bc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	3b01      	subs	r3, #1
 80088c2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	0a1b      	lsrs	r3, r3, #8
 80088c8:	b2da      	uxtb	r2, r3
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	3301      	adds	r3, #1
 80088d2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	3b01      	subs	r3, #1
 80088d8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	0c1b      	lsrs	r3, r3, #16
 80088de:	b2da      	uxtb	r2, r3
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	3301      	adds	r3, #1
 80088e8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	0e1b      	lsrs	r3, r3, #24
 80088f4:	b2da      	uxtb	r2, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	3301      	adds	r3, #1
 80088fe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	3b01      	subs	r3, #1
 8008904:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	3301      	adds	r3, #1
 800890a:	617b      	str	r3, [r7, #20]
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	2b07      	cmp	r3, #7
 8008910:	d9c8      	bls.n	80088a4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	68fa      	ldr	r2, [r7, #12]
 8008916:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	693a      	ldr	r2, [r7, #16]
 800891c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800891e:	bf00      	nop
 8008920:	3718      	adds	r7, #24
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}

08008926 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008926:	b580      	push	{r7, lr}
 8008928:	b086      	sub	sp, #24
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6a1b      	ldr	r3, [r3, #32]
 8008932:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008938:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d043      	beq.n	80089c8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008940:	2300      	movs	r3, #0
 8008942:	617b      	str	r3, [r7, #20]
 8008944:	e037      	b.n	80089b6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	3301      	adds	r3, #1
 8008950:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	3b01      	subs	r3, #1
 8008956:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	021a      	lsls	r2, r3, #8
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	4313      	orrs	r3, r2
 8008962:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	3301      	adds	r3, #1
 8008968:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	3b01      	subs	r3, #1
 800896e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	041a      	lsls	r2, r3, #16
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	4313      	orrs	r3, r2
 800897a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	3301      	adds	r3, #1
 8008980:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	3b01      	subs	r3, #1
 8008986:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	781b      	ldrb	r3, [r3, #0]
 800898c:	061a      	lsls	r2, r3, #24
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	4313      	orrs	r3, r2
 8008992:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	3301      	adds	r3, #1
 8008998:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	3b01      	subs	r3, #1
 800899e:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f107 0208 	add.w	r2, r7, #8
 80089a8:	4611      	mov	r1, r2
 80089aa:	4618      	mov	r0, r3
 80089ac:	f001 ff0f 	bl	800a7ce <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	3301      	adds	r3, #1
 80089b4:	617b      	str	r3, [r7, #20]
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	2b07      	cmp	r3, #7
 80089ba:	d9c4      	bls.n	8008946 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	68fa      	ldr	r2, [r7, #12]
 80089c0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	693a      	ldr	r2, [r7, #16]
 80089c6:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 80089c8:	bf00      	nop
 80089ca:	3718      	adds	r7, #24
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d101      	bne.n	80089e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80089de:	2301      	movs	r3, #1
 80089e0:	e09d      	b.n	8008b1e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d108      	bne.n	80089fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80089f2:	d009      	beq.n	8008a08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	61da      	str	r2, [r3, #28]
 80089fa:	e005      	b.n	8008a08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2200      	movs	r2, #0
 8008a06:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d106      	bne.n	8008a28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f7fa f8b2 	bl	8002b8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2202      	movs	r2, #2
 8008a2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a3e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a48:	d902      	bls.n	8008a50 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	60fb      	str	r3, [r7, #12]
 8008a4e:	e002      	b.n	8008a56 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008a50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008a54:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	68db      	ldr	r3, [r3, #12]
 8008a5a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008a5e:	d007      	beq.n	8008a70 <HAL_SPI_Init+0xa0>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	68db      	ldr	r3, [r3, #12]
 8008a64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a68:	d002      	beq.n	8008a70 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008a80:	431a      	orrs	r2, r3
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	691b      	ldr	r3, [r3, #16]
 8008a86:	f003 0302 	and.w	r3, r3, #2
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	695b      	ldr	r3, [r3, #20]
 8008a90:	f003 0301 	and.w	r3, r3, #1
 8008a94:	431a      	orrs	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	699b      	ldr	r3, [r3, #24]
 8008a9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a9e:	431a      	orrs	r2, r3
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	69db      	ldr	r3, [r3, #28]
 8008aa4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008aa8:	431a      	orrs	r2, r3
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6a1b      	ldr	r3, [r3, #32]
 8008aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ab2:	ea42 0103 	orr.w	r1, r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	430a      	orrs	r2, r1
 8008ac4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	699b      	ldr	r3, [r3, #24]
 8008aca:	0c1b      	lsrs	r3, r3, #16
 8008acc:	f003 0204 	and.w	r2, r3, #4
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad4:	f003 0310 	and.w	r3, r3, #16
 8008ad8:	431a      	orrs	r2, r3
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ade:	f003 0308 	and.w	r3, r3, #8
 8008ae2:	431a      	orrs	r2, r3
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008aec:	ea42 0103 	orr.w	r1, r2, r3
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	430a      	orrs	r2, r1
 8008afc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	69da      	ldr	r2, [r3, #28]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008b0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008b1c:	2300      	movs	r3, #0
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3710      	adds	r7, #16
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}

08008b26 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b26:	b580      	push	{r7, lr}
 8008b28:	b088      	sub	sp, #32
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	60f8      	str	r0, [r7, #12]
 8008b2e:	60b9      	str	r1, [r7, #8]
 8008b30:	603b      	str	r3, [r7, #0]
 8008b32:	4613      	mov	r3, r2
 8008b34:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b36:	f7fa fec3 	bl	80038c0 <HAL_GetTick>
 8008b3a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008b3c:	88fb      	ldrh	r3, [r7, #6]
 8008b3e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d001      	beq.n	8008b50 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008b4c:	2302      	movs	r3, #2
 8008b4e:	e15c      	b.n	8008e0a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d002      	beq.n	8008b5c <HAL_SPI_Transmit+0x36>
 8008b56:	88fb      	ldrh	r3, [r7, #6]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d101      	bne.n	8008b60 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e154      	b.n	8008e0a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008b66:	2b01      	cmp	r3, #1
 8008b68:	d101      	bne.n	8008b6e <HAL_SPI_Transmit+0x48>
 8008b6a:	2302      	movs	r3, #2
 8008b6c:	e14d      	b.n	8008e0a <HAL_SPI_Transmit+0x2e4>
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2201      	movs	r2, #1
 8008b72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2203      	movs	r2, #3
 8008b7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	68ba      	ldr	r2, [r7, #8]
 8008b88:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	88fa      	ldrh	r2, [r7, #6]
 8008b8e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	88fa      	ldrh	r2, [r7, #6]
 8008b94:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bc0:	d10f      	bne.n	8008be2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681a      	ldr	r2, [r3, #0]
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008bd0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008be0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bec:	2b40      	cmp	r3, #64	@ 0x40
 8008bee:	d007      	beq.n	8008c00 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	681a      	ldr	r2, [r3, #0]
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bfe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c08:	d952      	bls.n	8008cb0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d002      	beq.n	8008c18 <HAL_SPI_Transmit+0xf2>
 8008c12:	8b7b      	ldrh	r3, [r7, #26]
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d145      	bne.n	8008ca4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c1c:	881a      	ldrh	r2, [r3, #0]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c28:	1c9a      	adds	r2, r3, #2
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	3b01      	subs	r3, #1
 8008c36:	b29a      	uxth	r2, r3
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008c3c:	e032      	b.n	8008ca4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	f003 0302 	and.w	r3, r3, #2
 8008c48:	2b02      	cmp	r3, #2
 8008c4a:	d112      	bne.n	8008c72 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c50:	881a      	ldrh	r2, [r3, #0]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c5c:	1c9a      	adds	r2, r3, #2
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c66:	b29b      	uxth	r3, r3
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	b29a      	uxth	r2, r3
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008c70:	e018      	b.n	8008ca4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c72:	f7fa fe25 	bl	80038c0 <HAL_GetTick>
 8008c76:	4602      	mov	r2, r0
 8008c78:	69fb      	ldr	r3, [r7, #28]
 8008c7a:	1ad3      	subs	r3, r2, r3
 8008c7c:	683a      	ldr	r2, [r7, #0]
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d803      	bhi.n	8008c8a <HAL_SPI_Transmit+0x164>
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c88:	d102      	bne.n	8008c90 <HAL_SPI_Transmit+0x16a>
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d109      	bne.n	8008ca4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2201      	movs	r2, #1
 8008c94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	e0b2      	b.n	8008e0a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d1c7      	bne.n	8008c3e <HAL_SPI_Transmit+0x118>
 8008cae:	e083      	b.n	8008db8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d002      	beq.n	8008cbe <HAL_SPI_Transmit+0x198>
 8008cb8:	8b7b      	ldrh	r3, [r7, #26]
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	d177      	bne.n	8008dae <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d912      	bls.n	8008cee <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ccc:	881a      	ldrh	r2, [r3, #0]
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd8:	1c9a      	adds	r2, r3, #2
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	3b02      	subs	r3, #2
 8008ce6:	b29a      	uxth	r2, r3
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008cec:	e05f      	b.n	8008dae <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	330c      	adds	r3, #12
 8008cf8:	7812      	ldrb	r2, [r2, #0]
 8008cfa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d00:	1c5a      	adds	r2, r3, #1
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	3b01      	subs	r3, #1
 8008d0e:	b29a      	uxth	r2, r3
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008d14:	e04b      	b.n	8008dae <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	689b      	ldr	r3, [r3, #8]
 8008d1c:	f003 0302 	and.w	r3, r3, #2
 8008d20:	2b02      	cmp	r3, #2
 8008d22:	d12b      	bne.n	8008d7c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d912      	bls.n	8008d54 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d32:	881a      	ldrh	r2, [r3, #0]
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d3e:	1c9a      	adds	r2, r3, #2
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	3b02      	subs	r3, #2
 8008d4c:	b29a      	uxth	r2, r3
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008d52:	e02c      	b.n	8008dae <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	330c      	adds	r3, #12
 8008d5e:	7812      	ldrb	r2, [r2, #0]
 8008d60:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d66:	1c5a      	adds	r2, r3, #1
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	3b01      	subs	r3, #1
 8008d74:	b29a      	uxth	r2, r3
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008d7a:	e018      	b.n	8008dae <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d7c:	f7fa fda0 	bl	80038c0 <HAL_GetTick>
 8008d80:	4602      	mov	r2, r0
 8008d82:	69fb      	ldr	r3, [r7, #28]
 8008d84:	1ad3      	subs	r3, r2, r3
 8008d86:	683a      	ldr	r2, [r7, #0]
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d803      	bhi.n	8008d94 <HAL_SPI_Transmit+0x26e>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d92:	d102      	bne.n	8008d9a <HAL_SPI_Transmit+0x274>
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d109      	bne.n	8008dae <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2200      	movs	r2, #0
 8008da6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008daa:	2303      	movs	r3, #3
 8008dac:	e02d      	b.n	8008e0a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d1ae      	bne.n	8008d16 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008db8:	69fa      	ldr	r2, [r7, #28]
 8008dba:	6839      	ldr	r1, [r7, #0]
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f000 fd19 	bl	80097f4 <SPI_EndRxTxTransaction>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2220      	movs	r2, #32
 8008dcc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10a      	bne.n	8008dec <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	617b      	str	r3, [r7, #20]
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	68db      	ldr	r3, [r3, #12]
 8008de0:	617b      	str	r3, [r7, #20]
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	617b      	str	r3, [r7, #20]
 8008dea:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2200      	movs	r2, #0
 8008df8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d001      	beq.n	8008e08 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	e000      	b.n	8008e0a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8008e08:	2300      	movs	r3, #0
  }
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3720      	adds	r7, #32
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}

08008e12 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e12:	b580      	push	{r7, lr}
 8008e14:	b088      	sub	sp, #32
 8008e16:	af02      	add	r7, sp, #8
 8008e18:	60f8      	str	r0, [r7, #12]
 8008e1a:	60b9      	str	r1, [r7, #8]
 8008e1c:	603b      	str	r3, [r7, #0]
 8008e1e:	4613      	mov	r3, r2
 8008e20:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	2b01      	cmp	r3, #1
 8008e2c:	d001      	beq.n	8008e32 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8008e2e:	2302      	movs	r3, #2
 8008e30:	e123      	b.n	800907a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d002      	beq.n	8008e3e <HAL_SPI_Receive+0x2c>
 8008e38:	88fb      	ldrh	r3, [r7, #6]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d101      	bne.n	8008e42 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e11b      	b.n	800907a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008e4a:	d112      	bne.n	8008e72 <HAL_SPI_Receive+0x60>
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	689b      	ldr	r3, [r3, #8]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d10e      	bne.n	8008e72 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2204      	movs	r2, #4
 8008e58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008e5c:	88fa      	ldrh	r2, [r7, #6]
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	9300      	str	r3, [sp, #0]
 8008e62:	4613      	mov	r3, r2
 8008e64:	68ba      	ldr	r2, [r7, #8]
 8008e66:	68b9      	ldr	r1, [r7, #8]
 8008e68:	68f8      	ldr	r0, [r7, #12]
 8008e6a:	f000 f90a 	bl	8009082 <HAL_SPI_TransmitReceive>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	e103      	b.n	800907a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e72:	f7fa fd25 	bl	80038c0 <HAL_GetTick>
 8008e76:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d101      	bne.n	8008e86 <HAL_SPI_Receive+0x74>
 8008e82:	2302      	movs	r3, #2
 8008e84:	e0f9      	b.n	800907a <HAL_SPI_Receive+0x268>
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	2204      	movs	r2, #4
 8008e92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	68ba      	ldr	r2, [r7, #8]
 8008ea0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	88fa      	ldrh	r2, [r7, #6]
 8008ea6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	88fa      	ldrh	r2, [r7, #6]
 8008eae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	68db      	ldr	r3, [r3, #12]
 8008ed4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008ed8:	d908      	bls.n	8008eec <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	685a      	ldr	r2, [r3, #4]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008ee8:	605a      	str	r2, [r3, #4]
 8008eea:	e007      	b.n	8008efc <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	685a      	ldr	r2, [r3, #4]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008efa:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f04:	d10f      	bne.n	8008f26 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008f24:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f30:	2b40      	cmp	r3, #64	@ 0x40
 8008f32:	d007      	beq.n	8008f44 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f42:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	68db      	ldr	r3, [r3, #12]
 8008f48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008f4c:	d875      	bhi.n	800903a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008f4e:	e037      	b.n	8008fc0 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	689b      	ldr	r3, [r3, #8]
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d117      	bne.n	8008f8e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f103 020c 	add.w	r2, r3, #12
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f6a:	7812      	ldrb	r2, [r2, #0]
 8008f6c:	b2d2      	uxtb	r2, r2
 8008f6e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f74:	1c5a      	adds	r2, r3, #1
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	3b01      	subs	r3, #1
 8008f84:	b29a      	uxth	r2, r3
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008f8c:	e018      	b.n	8008fc0 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f8e:	f7fa fc97 	bl	80038c0 <HAL_GetTick>
 8008f92:	4602      	mov	r2, r0
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	1ad3      	subs	r3, r2, r3
 8008f98:	683a      	ldr	r2, [r7, #0]
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	d803      	bhi.n	8008fa6 <HAL_SPI_Receive+0x194>
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fa4:	d102      	bne.n	8008fac <HAL_SPI_Receive+0x19a>
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d109      	bne.n	8008fc0 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008fbc:	2303      	movs	r3, #3
 8008fbe:	e05c      	b.n	800907a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d1c1      	bne.n	8008f50 <HAL_SPI_Receive+0x13e>
 8008fcc:	e03b      	b.n	8009046 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f003 0301 	and.w	r3, r3, #1
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d115      	bne.n	8009008 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68da      	ldr	r2, [r3, #12]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fe6:	b292      	uxth	r2, r2
 8008fe8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fee:	1c9a      	adds	r2, r3, #2
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ffa:	b29b      	uxth	r3, r3
 8008ffc:	3b01      	subs	r3, #1
 8008ffe:	b29a      	uxth	r2, r3
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8009006:	e018      	b.n	800903a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009008:	f7fa fc5a 	bl	80038c0 <HAL_GetTick>
 800900c:	4602      	mov	r2, r0
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	683a      	ldr	r2, [r7, #0]
 8009014:	429a      	cmp	r2, r3
 8009016:	d803      	bhi.n	8009020 <HAL_SPI_Receive+0x20e>
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800901e:	d102      	bne.n	8009026 <HAL_SPI_Receive+0x214>
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d109      	bne.n	800903a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2201      	movs	r2, #1
 800902a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009036:	2303      	movs	r3, #3
 8009038:	e01f      	b.n	800907a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009040:	b29b      	uxth	r3, r3
 8009042:	2b00      	cmp	r3, #0
 8009044:	d1c3      	bne.n	8008fce <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009046:	697a      	ldr	r2, [r7, #20]
 8009048:	6839      	ldr	r1, [r7, #0]
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 fb56 	bl	80096fc <SPI_EndRxTransaction>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d002      	beq.n	800905c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2220      	movs	r2, #32
 800905a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2201      	movs	r2, #1
 8009060:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2200      	movs	r2, #0
 8009068:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009070:	2b00      	cmp	r3, #0
 8009072:	d001      	beq.n	8009078 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8009074:	2301      	movs	r3, #1
 8009076:	e000      	b.n	800907a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8009078:	2300      	movs	r3, #0
  }
}
 800907a:	4618      	mov	r0, r3
 800907c:	3718      	adds	r7, #24
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}

08009082 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009082:	b580      	push	{r7, lr}
 8009084:	b08a      	sub	sp, #40	@ 0x28
 8009086:	af00      	add	r7, sp, #0
 8009088:	60f8      	str	r0, [r7, #12]
 800908a:	60b9      	str	r1, [r7, #8]
 800908c:	607a      	str	r2, [r7, #4]
 800908e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009090:	2301      	movs	r3, #1
 8009092:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009094:	f7fa fc14 	bl	80038c0 <HAL_GetTick>
 8009098:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80090a0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80090a8:	887b      	ldrh	r3, [r7, #2]
 80090aa:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80090ac:	887b      	ldrh	r3, [r7, #2]
 80090ae:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80090b0:	7ffb      	ldrb	r3, [r7, #31]
 80090b2:	2b01      	cmp	r3, #1
 80090b4:	d00c      	beq.n	80090d0 <HAL_SPI_TransmitReceive+0x4e>
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090bc:	d106      	bne.n	80090cc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	689b      	ldr	r3, [r3, #8]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d102      	bne.n	80090cc <HAL_SPI_TransmitReceive+0x4a>
 80090c6:	7ffb      	ldrb	r3, [r7, #31]
 80090c8:	2b04      	cmp	r3, #4
 80090ca:	d001      	beq.n	80090d0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80090cc:	2302      	movs	r3, #2
 80090ce:	e1f3      	b.n	80094b8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d005      	beq.n	80090e2 <HAL_SPI_TransmitReceive+0x60>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d002      	beq.n	80090e2 <HAL_SPI_TransmitReceive+0x60>
 80090dc:	887b      	ldrh	r3, [r7, #2]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d101      	bne.n	80090e6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80090e2:	2301      	movs	r3, #1
 80090e4:	e1e8      	b.n	80094b8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d101      	bne.n	80090f4 <HAL_SPI_TransmitReceive+0x72>
 80090f0:	2302      	movs	r3, #2
 80090f2:	e1e1      	b.n	80094b8 <HAL_SPI_TransmitReceive+0x436>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b04      	cmp	r3, #4
 8009106:	d003      	beq.n	8009110 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2205      	movs	r2, #5
 800910c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2200      	movs	r2, #0
 8009114:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	687a      	ldr	r2, [r7, #4]
 800911a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	887a      	ldrh	r2, [r7, #2]
 8009120:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	887a      	ldrh	r2, [r7, #2]
 8009128:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	68ba      	ldr	r2, [r7, #8]
 8009130:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	887a      	ldrh	r2, [r7, #2]
 8009136:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	887a      	ldrh	r2, [r7, #2]
 800913c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2200      	movs	r2, #0
 8009142:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	2200      	movs	r2, #0
 8009148:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009152:	d802      	bhi.n	800915a <HAL_SPI_TransmitReceive+0xd8>
 8009154:	8abb      	ldrh	r3, [r7, #20]
 8009156:	2b01      	cmp	r3, #1
 8009158:	d908      	bls.n	800916c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009168:	605a      	str	r2, [r3, #4]
 800916a:	e007      	b.n	800917c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	685a      	ldr	r2, [r3, #4]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800917a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009186:	2b40      	cmp	r3, #64	@ 0x40
 8009188:	d007      	beq.n	800919a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009198:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	68db      	ldr	r3, [r3, #12]
 800919e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80091a2:	f240 8083 	bls.w	80092ac <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d002      	beq.n	80091b4 <HAL_SPI_TransmitReceive+0x132>
 80091ae:	8afb      	ldrh	r3, [r7, #22]
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d16f      	bne.n	8009294 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091b8:	881a      	ldrh	r2, [r3, #0]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091c4:	1c9a      	adds	r2, r3, #2
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	3b01      	subs	r3, #1
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091d8:	e05c      	b.n	8009294 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	f003 0302 	and.w	r3, r3, #2
 80091e4:	2b02      	cmp	r3, #2
 80091e6:	d11b      	bne.n	8009220 <HAL_SPI_TransmitReceive+0x19e>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d016      	beq.n	8009220 <HAL_SPI_TransmitReceive+0x19e>
 80091f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d113      	bne.n	8009220 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091fc:	881a      	ldrh	r2, [r3, #0]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009208:	1c9a      	adds	r2, r3, #2
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009212:	b29b      	uxth	r3, r3
 8009214:	3b01      	subs	r3, #1
 8009216:	b29a      	uxth	r2, r3
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800921c:	2300      	movs	r3, #0
 800921e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	689b      	ldr	r3, [r3, #8]
 8009226:	f003 0301 	and.w	r3, r3, #1
 800922a:	2b01      	cmp	r3, #1
 800922c:	d11c      	bne.n	8009268 <HAL_SPI_TransmitReceive+0x1e6>
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009234:	b29b      	uxth	r3, r3
 8009236:	2b00      	cmp	r3, #0
 8009238:	d016      	beq.n	8009268 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	68da      	ldr	r2, [r3, #12]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009244:	b292      	uxth	r2, r2
 8009246:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924c:	1c9a      	adds	r2, r3, #2
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009258:	b29b      	uxth	r3, r3
 800925a:	3b01      	subs	r3, #1
 800925c:	b29a      	uxth	r2, r3
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009264:	2301      	movs	r3, #1
 8009266:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009268:	f7fa fb2a 	bl	80038c0 <HAL_GetTick>
 800926c:	4602      	mov	r2, r0
 800926e:	6a3b      	ldr	r3, [r7, #32]
 8009270:	1ad3      	subs	r3, r2, r3
 8009272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009274:	429a      	cmp	r2, r3
 8009276:	d80d      	bhi.n	8009294 <HAL_SPI_TransmitReceive+0x212>
 8009278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800927e:	d009      	beq.n	8009294 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	2200      	movs	r2, #0
 800928c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009290:	2303      	movs	r3, #3
 8009292:	e111      	b.n	80094b8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009298:	b29b      	uxth	r3, r3
 800929a:	2b00      	cmp	r3, #0
 800929c:	d19d      	bne.n	80091da <HAL_SPI_TransmitReceive+0x158>
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d197      	bne.n	80091da <HAL_SPI_TransmitReceive+0x158>
 80092aa:	e0e5      	b.n	8009478 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d003      	beq.n	80092bc <HAL_SPI_TransmitReceive+0x23a>
 80092b4:	8afb      	ldrh	r3, [r7, #22]
 80092b6:	2b01      	cmp	r3, #1
 80092b8:	f040 80d1 	bne.w	800945e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092c0:	b29b      	uxth	r3, r3
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d912      	bls.n	80092ec <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ca:	881a      	ldrh	r2, [r3, #0]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d6:	1c9a      	adds	r2, r3, #2
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	3b02      	subs	r3, #2
 80092e4:	b29a      	uxth	r2, r3
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80092ea:	e0b8      	b.n	800945e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	330c      	adds	r3, #12
 80092f6:	7812      	ldrb	r2, [r2, #0]
 80092f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092fe:	1c5a      	adds	r2, r3, #1
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009308:	b29b      	uxth	r3, r3
 800930a:	3b01      	subs	r3, #1
 800930c:	b29a      	uxth	r2, r3
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009312:	e0a4      	b.n	800945e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	689b      	ldr	r3, [r3, #8]
 800931a:	f003 0302 	and.w	r3, r3, #2
 800931e:	2b02      	cmp	r3, #2
 8009320:	d134      	bne.n	800938c <HAL_SPI_TransmitReceive+0x30a>
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009326:	b29b      	uxth	r3, r3
 8009328:	2b00      	cmp	r3, #0
 800932a:	d02f      	beq.n	800938c <HAL_SPI_TransmitReceive+0x30a>
 800932c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932e:	2b01      	cmp	r3, #1
 8009330:	d12c      	bne.n	800938c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009336:	b29b      	uxth	r3, r3
 8009338:	2b01      	cmp	r3, #1
 800933a:	d912      	bls.n	8009362 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009340:	881a      	ldrh	r2, [r3, #0]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800934c:	1c9a      	adds	r2, r3, #2
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009356:	b29b      	uxth	r3, r3
 8009358:	3b02      	subs	r3, #2
 800935a:	b29a      	uxth	r2, r3
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009360:	e012      	b.n	8009388 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	330c      	adds	r3, #12
 800936c:	7812      	ldrb	r2, [r2, #0]
 800936e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009374:	1c5a      	adds	r2, r3, #1
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800937e:	b29b      	uxth	r3, r3
 8009380:	3b01      	subs	r3, #1
 8009382:	b29a      	uxth	r2, r3
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009388:	2300      	movs	r3, #0
 800938a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	f003 0301 	and.w	r3, r3, #1
 8009396:	2b01      	cmp	r3, #1
 8009398:	d148      	bne.n	800942c <HAL_SPI_TransmitReceive+0x3aa>
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d042      	beq.n	800942c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d923      	bls.n	80093fa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	68da      	ldr	r2, [r3, #12]
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093bc:	b292      	uxth	r2, r2
 80093be:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093c4:	1c9a      	adds	r2, r3, #2
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	3b02      	subs	r3, #2
 80093d4:	b29a      	uxth	r2, r3
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093e2:	b29b      	uxth	r3, r3
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d81f      	bhi.n	8009428 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	685a      	ldr	r2, [r3, #4]
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80093f6:	605a      	str	r2, [r3, #4]
 80093f8:	e016      	b.n	8009428 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f103 020c 	add.w	r2, r3, #12
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009406:	7812      	ldrb	r2, [r2, #0]
 8009408:	b2d2      	uxtb	r2, r2
 800940a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009410:	1c5a      	adds	r2, r3, #1
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800941c:	b29b      	uxth	r3, r3
 800941e:	3b01      	subs	r3, #1
 8009420:	b29a      	uxth	r2, r3
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009428:	2301      	movs	r3, #1
 800942a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800942c:	f7fa fa48 	bl	80038c0 <HAL_GetTick>
 8009430:	4602      	mov	r2, r0
 8009432:	6a3b      	ldr	r3, [r7, #32]
 8009434:	1ad3      	subs	r3, r2, r3
 8009436:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009438:	429a      	cmp	r2, r3
 800943a:	d803      	bhi.n	8009444 <HAL_SPI_TransmitReceive+0x3c2>
 800943c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800943e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009442:	d102      	bne.n	800944a <HAL_SPI_TransmitReceive+0x3c8>
 8009444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009446:	2b00      	cmp	r3, #0
 8009448:	d109      	bne.n	800945e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2201      	movs	r2, #1
 800944e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2200      	movs	r2, #0
 8009456:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800945a:	2303      	movs	r3, #3
 800945c:	e02c      	b.n	80094b8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009462:	b29b      	uxth	r3, r3
 8009464:	2b00      	cmp	r3, #0
 8009466:	f47f af55 	bne.w	8009314 <HAL_SPI_TransmitReceive+0x292>
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009470:	b29b      	uxth	r3, r3
 8009472:	2b00      	cmp	r3, #0
 8009474:	f47f af4e 	bne.w	8009314 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009478:	6a3a      	ldr	r2, [r7, #32]
 800947a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800947c:	68f8      	ldr	r0, [r7, #12]
 800947e:	f000 f9b9 	bl	80097f4 <SPI_EndRxTxTransaction>
 8009482:	4603      	mov	r3, r0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d008      	beq.n	800949a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2220      	movs	r2, #32
 800948c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2200      	movs	r2, #0
 8009492:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	e00e      	b.n	80094b8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	2201      	movs	r2, #1
 800949e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2200      	movs	r2, #0
 80094a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d001      	beq.n	80094b6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80094b2:	2301      	movs	r3, #1
 80094b4:	e000      	b.n	80094b8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80094b6:	2300      	movs	r3, #0
  }
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3728      	adds	r7, #40	@ 0x28
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b088      	sub	sp, #32
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	603b      	str	r3, [r7, #0]
 80094cc:	4613      	mov	r3, r2
 80094ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80094d0:	f7fa f9f6 	bl	80038c0 <HAL_GetTick>
 80094d4:	4602      	mov	r2, r0
 80094d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d8:	1a9b      	subs	r3, r3, r2
 80094da:	683a      	ldr	r2, [r7, #0]
 80094dc:	4413      	add	r3, r2
 80094de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80094e0:	f7fa f9ee 	bl	80038c0 <HAL_GetTick>
 80094e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80094e6:	4b39      	ldr	r3, [pc, #228]	@ (80095cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	015b      	lsls	r3, r3, #5
 80094ec:	0d1b      	lsrs	r3, r3, #20
 80094ee:	69fa      	ldr	r2, [r7, #28]
 80094f0:	fb02 f303 	mul.w	r3, r2, r3
 80094f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094f6:	e055      	b.n	80095a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094fe:	d051      	beq.n	80095a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009500:	f7fa f9de 	bl	80038c0 <HAL_GetTick>
 8009504:	4602      	mov	r2, r0
 8009506:	69bb      	ldr	r3, [r7, #24]
 8009508:	1ad3      	subs	r3, r2, r3
 800950a:	69fa      	ldr	r2, [r7, #28]
 800950c:	429a      	cmp	r2, r3
 800950e:	d902      	bls.n	8009516 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009510:	69fb      	ldr	r3, [r7, #28]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d13d      	bne.n	8009592 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	685a      	ldr	r2, [r3, #4]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009524:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800952e:	d111      	bne.n	8009554 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009538:	d004      	beq.n	8009544 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	689b      	ldr	r3, [r3, #8]
 800953e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009542:	d107      	bne.n	8009554 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009552:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009558:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800955c:	d10f      	bne.n	800957e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800956c:	601a      	str	r2, [r3, #0]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	681a      	ldr	r2, [r3, #0]
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800957c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2201      	movs	r2, #1
 8009582:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2200      	movs	r2, #0
 800958a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e018      	b.n	80095c4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d102      	bne.n	800959e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009598:	2300      	movs	r3, #0
 800959a:	61fb      	str	r3, [r7, #28]
 800959c:	e002      	b.n	80095a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	3b01      	subs	r3, #1
 80095a2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	689a      	ldr	r2, [r3, #8]
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	4013      	ands	r3, r2
 80095ae:	68ba      	ldr	r2, [r7, #8]
 80095b0:	429a      	cmp	r2, r3
 80095b2:	bf0c      	ite	eq
 80095b4:	2301      	moveq	r3, #1
 80095b6:	2300      	movne	r3, #0
 80095b8:	b2db      	uxtb	r3, r3
 80095ba:	461a      	mov	r2, r3
 80095bc:	79fb      	ldrb	r3, [r7, #7]
 80095be:	429a      	cmp	r2, r3
 80095c0:	d19a      	bne.n	80094f8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80095c2:	2300      	movs	r3, #0
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	3720      	adds	r7, #32
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}
 80095cc:	20000000 	.word	0x20000000

080095d0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b08a      	sub	sp, #40	@ 0x28
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	60f8      	str	r0, [r7, #12]
 80095d8:	60b9      	str	r1, [r7, #8]
 80095da:	607a      	str	r2, [r7, #4]
 80095dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80095de:	2300      	movs	r3, #0
 80095e0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80095e2:	f7fa f96d 	bl	80038c0 <HAL_GetTick>
 80095e6:	4602      	mov	r2, r0
 80095e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ea:	1a9b      	subs	r3, r3, r2
 80095ec:	683a      	ldr	r2, [r7, #0]
 80095ee:	4413      	add	r3, r2
 80095f0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80095f2:	f7fa f965 	bl	80038c0 <HAL_GetTick>
 80095f6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	330c      	adds	r3, #12
 80095fe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009600:	4b3d      	ldr	r3, [pc, #244]	@ (80096f8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	4613      	mov	r3, r2
 8009606:	009b      	lsls	r3, r3, #2
 8009608:	4413      	add	r3, r2
 800960a:	00da      	lsls	r2, r3, #3
 800960c:	1ad3      	subs	r3, r2, r3
 800960e:	0d1b      	lsrs	r3, r3, #20
 8009610:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009612:	fb02 f303 	mul.w	r3, r2, r3
 8009616:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009618:	e061      	b.n	80096de <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009620:	d107      	bne.n	8009632 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d104      	bne.n	8009632 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009628:	69fb      	ldr	r3, [r7, #28]
 800962a:	781b      	ldrb	r3, [r3, #0]
 800962c:	b2db      	uxtb	r3, r3
 800962e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009630:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009638:	d051      	beq.n	80096de <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800963a:	f7fa f941 	bl	80038c0 <HAL_GetTick>
 800963e:	4602      	mov	r2, r0
 8009640:	6a3b      	ldr	r3, [r7, #32]
 8009642:	1ad3      	subs	r3, r2, r3
 8009644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009646:	429a      	cmp	r2, r3
 8009648:	d902      	bls.n	8009650 <SPI_WaitFifoStateUntilTimeout+0x80>
 800964a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800964c:	2b00      	cmp	r3, #0
 800964e:	d13d      	bne.n	80096cc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	685a      	ldr	r2, [r3, #4]
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800965e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009668:	d111      	bne.n	800968e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009672:	d004      	beq.n	800967e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	689b      	ldr	r3, [r3, #8]
 8009678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800967c:	d107      	bne.n	800968e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	681a      	ldr	r2, [r3, #0]
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800968c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009692:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009696:	d10f      	bne.n	80096b8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80096a6:	601a      	str	r2, [r3, #0]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80096b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2201      	movs	r2, #1
 80096bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2200      	movs	r2, #0
 80096c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80096c8:	2303      	movs	r3, #3
 80096ca:	e011      	b.n	80096f0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80096cc:	69bb      	ldr	r3, [r7, #24]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d102      	bne.n	80096d8 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80096d2:	2300      	movs	r3, #0
 80096d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80096d6:	e002      	b.n	80096de <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80096d8:	69bb      	ldr	r3, [r7, #24]
 80096da:	3b01      	subs	r3, #1
 80096dc:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	689a      	ldr	r2, [r3, #8]
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	4013      	ands	r3, r2
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d195      	bne.n	800961a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3728      	adds	r7, #40	@ 0x28
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}
 80096f8:	20000000 	.word	0x20000000

080096fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b088      	sub	sp, #32
 8009700:	af02      	add	r7, sp, #8
 8009702:	60f8      	str	r0, [r7, #12]
 8009704:	60b9      	str	r1, [r7, #8]
 8009706:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009710:	d111      	bne.n	8009736 <SPI_EndRxTransaction+0x3a>
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800971a:	d004      	beq.n	8009726 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009724:	d107      	bne.n	8009736 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	681a      	ldr	r2, [r3, #0]
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009734:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800973e:	d112      	bne.n	8009766 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	9300      	str	r3, [sp, #0]
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	2200      	movs	r2, #0
 8009748:	2180      	movs	r1, #128	@ 0x80
 800974a:	68f8      	ldr	r0, [r7, #12]
 800974c:	f7ff feb8 	bl	80094c0 <SPI_WaitFlagStateUntilTimeout>
 8009750:	4603      	mov	r3, r0
 8009752:	2b00      	cmp	r3, #0
 8009754:	d021      	beq.n	800979a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800975a:	f043 0220 	orr.w	r2, r3, #32
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009762:	2303      	movs	r3, #3
 8009764:	e03d      	b.n	80097e2 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009766:	4b21      	ldr	r3, [pc, #132]	@ (80097ec <SPI_EndRxTransaction+0xf0>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a21      	ldr	r2, [pc, #132]	@ (80097f0 <SPI_EndRxTransaction+0xf4>)
 800976c:	fba2 2303 	umull	r2, r3, r2, r3
 8009770:	0d5b      	lsrs	r3, r3, #21
 8009772:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009776:	fb02 f303 	mul.w	r3, r2, r3
 800977a:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d00a      	beq.n	8009798 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	3b01      	subs	r3, #1
 8009786:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009792:	2b80      	cmp	r3, #128	@ 0x80
 8009794:	d0f2      	beq.n	800977c <SPI_EndRxTransaction+0x80>
 8009796:	e000      	b.n	800979a <SPI_EndRxTransaction+0x9e>
        break;
 8009798:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80097a2:	d11d      	bne.n	80097e0 <SPI_EndRxTransaction+0xe4>
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	689b      	ldr	r3, [r3, #8]
 80097a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097ac:	d004      	beq.n	80097b8 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097b6:	d113      	bne.n	80097e0 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	9300      	str	r3, [sp, #0]
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	2200      	movs	r2, #0
 80097c0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	f7ff ff03 	bl	80095d0 <SPI_WaitFifoStateUntilTimeout>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d007      	beq.n	80097e0 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097d4:	f043 0220 	orr.w	r2, r3, #32
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80097dc:	2303      	movs	r3, #3
 80097de:	e000      	b.n	80097e2 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 80097e0:	2300      	movs	r3, #0
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3718      	adds	r7, #24
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	20000000 	.word	0x20000000
 80097f0:	165e9f81 	.word	0x165e9f81

080097f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b088      	sub	sp, #32
 80097f8:	af02      	add	r7, sp, #8
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	9300      	str	r3, [sp, #0]
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	2200      	movs	r2, #0
 8009808:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800980c:	68f8      	ldr	r0, [r7, #12]
 800980e:	f7ff fedf 	bl	80095d0 <SPI_WaitFifoStateUntilTimeout>
 8009812:	4603      	mov	r3, r0
 8009814:	2b00      	cmp	r3, #0
 8009816:	d007      	beq.n	8009828 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800981c:	f043 0220 	orr.w	r2, r3, #32
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009824:	2303      	movs	r3, #3
 8009826:	e046      	b.n	80098b6 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009828:	4b25      	ldr	r3, [pc, #148]	@ (80098c0 <SPI_EndRxTxTransaction+0xcc>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a25      	ldr	r2, [pc, #148]	@ (80098c4 <SPI_EndRxTxTransaction+0xd0>)
 800982e:	fba2 2303 	umull	r2, r3, r2, r3
 8009832:	0d5b      	lsrs	r3, r3, #21
 8009834:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009838:	fb02 f303 	mul.w	r3, r2, r3
 800983c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	685b      	ldr	r3, [r3, #4]
 8009842:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009846:	d112      	bne.n	800986e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	9300      	str	r3, [sp, #0]
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	2200      	movs	r2, #0
 8009850:	2180      	movs	r1, #128	@ 0x80
 8009852:	68f8      	ldr	r0, [r7, #12]
 8009854:	f7ff fe34 	bl	80094c0 <SPI_WaitFlagStateUntilTimeout>
 8009858:	4603      	mov	r3, r0
 800985a:	2b00      	cmp	r3, #0
 800985c:	d016      	beq.n	800988c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009862:	f043 0220 	orr.w	r2, r3, #32
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800986a:	2303      	movs	r3, #3
 800986c:	e023      	b.n	80098b6 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d00a      	beq.n	800988a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	3b01      	subs	r3, #1
 8009878:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009884:	2b80      	cmp	r3, #128	@ 0x80
 8009886:	d0f2      	beq.n	800986e <SPI_EndRxTxTransaction+0x7a>
 8009888:	e000      	b.n	800988c <SPI_EndRxTxTransaction+0x98>
        break;
 800988a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	9300      	str	r3, [sp, #0]
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	2200      	movs	r2, #0
 8009894:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009898:	68f8      	ldr	r0, [r7, #12]
 800989a:	f7ff fe99 	bl	80095d0 <SPI_WaitFifoStateUntilTimeout>
 800989e:	4603      	mov	r3, r0
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d007      	beq.n	80098b4 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098a8:	f043 0220 	orr.w	r2, r3, #32
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80098b0:	2303      	movs	r3, #3
 80098b2:	e000      	b.n	80098b6 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80098b4:	2300      	movs	r3, #0
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3718      	adds	r7, #24
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	20000000 	.word	0x20000000
 80098c4:	165e9f81 	.word	0x165e9f81

080098c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b082      	sub	sp, #8
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d101      	bne.n	80098da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80098d6:	2301      	movs	r3, #1
 80098d8:	e049      	b.n	800996e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d106      	bne.n	80098f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2200      	movs	r2, #0
 80098ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f000 f841 	bl	8009976 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2202      	movs	r2, #2
 80098f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681a      	ldr	r2, [r3, #0]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	3304      	adds	r3, #4
 8009904:	4619      	mov	r1, r3
 8009906:	4610      	mov	r0, r2
 8009908:	f000 f9e8 	bl	8009cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2201      	movs	r2, #1
 8009910:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2201      	movs	r2, #1
 8009918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2201      	movs	r2, #1
 8009928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2201      	movs	r2, #1
 8009930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2201      	movs	r2, #1
 8009940:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800996c:	2300      	movs	r3, #0
}
 800996e:	4618      	mov	r0, r3
 8009970:	3708      	adds	r7, #8
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}

08009976 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009976:	b480      	push	{r7}
 8009978:	b083      	sub	sp, #12
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800997e:	bf00      	nop
 8009980:	370c      	adds	r7, #12
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
	...

0800998c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800998c:	b480      	push	{r7}
 800998e:	b085      	sub	sp, #20
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800999a:	b2db      	uxtb	r3, r3
 800999c:	2b01      	cmp	r3, #1
 800999e:	d001      	beq.n	80099a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80099a0:	2301      	movs	r3, #1
 80099a2:	e054      	b.n	8009a4e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2202      	movs	r2, #2
 80099a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68da      	ldr	r2, [r3, #12]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f042 0201 	orr.w	r2, r2, #1
 80099ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a26      	ldr	r2, [pc, #152]	@ (8009a5c <HAL_TIM_Base_Start_IT+0xd0>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d022      	beq.n	8009a0c <HAL_TIM_Base_Start_IT+0x80>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099ce:	d01d      	beq.n	8009a0c <HAL_TIM_Base_Start_IT+0x80>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a22      	ldr	r2, [pc, #136]	@ (8009a60 <HAL_TIM_Base_Start_IT+0xd4>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d018      	beq.n	8009a0c <HAL_TIM_Base_Start_IT+0x80>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a21      	ldr	r2, [pc, #132]	@ (8009a64 <HAL_TIM_Base_Start_IT+0xd8>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d013      	beq.n	8009a0c <HAL_TIM_Base_Start_IT+0x80>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a1f      	ldr	r2, [pc, #124]	@ (8009a68 <HAL_TIM_Base_Start_IT+0xdc>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d00e      	beq.n	8009a0c <HAL_TIM_Base_Start_IT+0x80>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a1e      	ldr	r2, [pc, #120]	@ (8009a6c <HAL_TIM_Base_Start_IT+0xe0>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d009      	beq.n	8009a0c <HAL_TIM_Base_Start_IT+0x80>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a1c      	ldr	r2, [pc, #112]	@ (8009a70 <HAL_TIM_Base_Start_IT+0xe4>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d004      	beq.n	8009a0c <HAL_TIM_Base_Start_IT+0x80>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a1b      	ldr	r2, [pc, #108]	@ (8009a74 <HAL_TIM_Base_Start_IT+0xe8>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d115      	bne.n	8009a38 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	689a      	ldr	r2, [r3, #8]
 8009a12:	4b19      	ldr	r3, [pc, #100]	@ (8009a78 <HAL_TIM_Base_Start_IT+0xec>)
 8009a14:	4013      	ands	r3, r2
 8009a16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2b06      	cmp	r3, #6
 8009a1c:	d015      	beq.n	8009a4a <HAL_TIM_Base_Start_IT+0xbe>
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a24:	d011      	beq.n	8009a4a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f042 0201 	orr.w	r2, r2, #1
 8009a34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a36:	e008      	b.n	8009a4a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f042 0201 	orr.w	r2, r2, #1
 8009a46:	601a      	str	r2, [r3, #0]
 8009a48:	e000      	b.n	8009a4c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a4c:	2300      	movs	r3, #0
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3714      	adds	r7, #20
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr
 8009a5a:	bf00      	nop
 8009a5c:	40010000 	.word	0x40010000
 8009a60:	40000400 	.word	0x40000400
 8009a64:	40000800 	.word	0x40000800
 8009a68:	40000c00 	.word	0x40000c00
 8009a6c:	40010400 	.word	0x40010400
 8009a70:	40014000 	.word	0x40014000
 8009a74:	40001800 	.word	0x40001800
 8009a78:	00010007 	.word	0x00010007

08009a7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	68db      	ldr	r3, [r3, #12]
 8009a8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	f003 0302 	and.w	r3, r3, #2
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d020      	beq.n	8009ae0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f003 0302 	and.w	r3, r3, #2
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d01b      	beq.n	8009ae0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f06f 0202 	mvn.w	r2, #2
 8009ab0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	699b      	ldr	r3, [r3, #24]
 8009abe:	f003 0303 	and.w	r3, r3, #3
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d003      	beq.n	8009ace <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 f8e9 	bl	8009c9e <HAL_TIM_IC_CaptureCallback>
 8009acc:	e005      	b.n	8009ada <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 f8db 	bl	8009c8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f000 f8ec 	bl	8009cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2200      	movs	r2, #0
 8009ade:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	f003 0304 	and.w	r3, r3, #4
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d020      	beq.n	8009b2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f003 0304 	and.w	r3, r3, #4
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d01b      	beq.n	8009b2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f06f 0204 	mvn.w	r2, #4
 8009afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2202      	movs	r2, #2
 8009b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	699b      	ldr	r3, [r3, #24]
 8009b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d003      	beq.n	8009b1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 f8c3 	bl	8009c9e <HAL_TIM_IC_CaptureCallback>
 8009b18:	e005      	b.n	8009b26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f000 f8b5 	bl	8009c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 f8c6 	bl	8009cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	f003 0308 	and.w	r3, r3, #8
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d020      	beq.n	8009b78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f003 0308 	and.w	r3, r3, #8
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d01b      	beq.n	8009b78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f06f 0208 	mvn.w	r2, #8
 8009b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2204      	movs	r2, #4
 8009b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	69db      	ldr	r3, [r3, #28]
 8009b56:	f003 0303 	and.w	r3, r3, #3
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d003      	beq.n	8009b66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 f89d 	bl	8009c9e <HAL_TIM_IC_CaptureCallback>
 8009b64:	e005      	b.n	8009b72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f000 f88f 	bl	8009c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f000 f8a0 	bl	8009cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2200      	movs	r2, #0
 8009b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	f003 0310 	and.w	r3, r3, #16
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d020      	beq.n	8009bc4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f003 0310 	and.w	r3, r3, #16
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d01b      	beq.n	8009bc4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f06f 0210 	mvn.w	r2, #16
 8009b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2208      	movs	r2, #8
 8009b9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	69db      	ldr	r3, [r3, #28]
 8009ba2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d003      	beq.n	8009bb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f000 f877 	bl	8009c9e <HAL_TIM_IC_CaptureCallback>
 8009bb0:	e005      	b.n	8009bbe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f000 f869 	bl	8009c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f000 f87a 	bl	8009cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	f003 0301 	and.w	r3, r3, #1
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d00c      	beq.n	8009be8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f003 0301 	and.w	r3, r3, #1
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d007      	beq.n	8009be8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f06f 0201 	mvn.w	r2, #1
 8009be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f7f8 fbcc 	bl	8002380 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d104      	bne.n	8009bfc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d00c      	beq.n	8009c16 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d007      	beq.n	8009c16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 f913 	bl	8009e3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d00c      	beq.n	8009c3a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d007      	beq.n	8009c3a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 f90b 	bl	8009e50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d00c      	beq.n	8009c5e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d007      	beq.n	8009c5e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f000 f834 	bl	8009cc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	f003 0320 	and.w	r3, r3, #32
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d00c      	beq.n	8009c82 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	f003 0320 	and.w	r3, r3, #32
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d007      	beq.n	8009c82 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f06f 0220 	mvn.w	r2, #32
 8009c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 f8d3 	bl	8009e28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009c82:	bf00      	nop
 8009c84:	3710      	adds	r7, #16
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}

08009c8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c8a:	b480      	push	{r7}
 8009c8c:	b083      	sub	sp, #12
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c92:	bf00      	nop
 8009c94:	370c      	adds	r7, #12
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr

08009c9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009c9e:	b480      	push	{r7}
 8009ca0:	b083      	sub	sp, #12
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009ca6:	bf00      	nop
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009cb2:	b480      	push	{r7}
 8009cb4:	b083      	sub	sp, #12
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009cba:	bf00      	nop
 8009cbc:	370c      	adds	r7, #12
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr

08009cc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009cc6:	b480      	push	{r7}
 8009cc8:	b083      	sub	sp, #12
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009cce:	bf00      	nop
 8009cd0:	370c      	adds	r7, #12
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr
	...

08009cdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b085      	sub	sp, #20
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
 8009ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	4a43      	ldr	r2, [pc, #268]	@ (8009dfc <TIM_Base_SetConfig+0x120>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d013      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cfa:	d00f      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	4a40      	ldr	r2, [pc, #256]	@ (8009e00 <TIM_Base_SetConfig+0x124>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d00b      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4a3f      	ldr	r2, [pc, #252]	@ (8009e04 <TIM_Base_SetConfig+0x128>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d007      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	4a3e      	ldr	r2, [pc, #248]	@ (8009e08 <TIM_Base_SetConfig+0x12c>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d003      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	4a3d      	ldr	r2, [pc, #244]	@ (8009e0c <TIM_Base_SetConfig+0x130>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d108      	bne.n	8009d2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	68fa      	ldr	r2, [r7, #12]
 8009d2a:	4313      	orrs	r3, r2
 8009d2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	4a32      	ldr	r2, [pc, #200]	@ (8009dfc <TIM_Base_SetConfig+0x120>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d02b      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d3c:	d027      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	4a2f      	ldr	r2, [pc, #188]	@ (8009e00 <TIM_Base_SetConfig+0x124>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d023      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	4a2e      	ldr	r2, [pc, #184]	@ (8009e04 <TIM_Base_SetConfig+0x128>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d01f      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	4a2d      	ldr	r2, [pc, #180]	@ (8009e08 <TIM_Base_SetConfig+0x12c>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d01b      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	4a2c      	ldr	r2, [pc, #176]	@ (8009e0c <TIM_Base_SetConfig+0x130>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d017      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	4a2b      	ldr	r2, [pc, #172]	@ (8009e10 <TIM_Base_SetConfig+0x134>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d013      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	4a2a      	ldr	r2, [pc, #168]	@ (8009e14 <TIM_Base_SetConfig+0x138>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d00f      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	4a29      	ldr	r2, [pc, #164]	@ (8009e18 <TIM_Base_SetConfig+0x13c>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d00b      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	4a28      	ldr	r2, [pc, #160]	@ (8009e1c <TIM_Base_SetConfig+0x140>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d007      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	4a27      	ldr	r2, [pc, #156]	@ (8009e20 <TIM_Base_SetConfig+0x144>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d003      	beq.n	8009d8e <TIM_Base_SetConfig+0xb2>
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	4a26      	ldr	r2, [pc, #152]	@ (8009e24 <TIM_Base_SetConfig+0x148>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d108      	bne.n	8009da0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	68db      	ldr	r3, [r3, #12]
 8009d9a:	68fa      	ldr	r2, [r7, #12]
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	695b      	ldr	r3, [r3, #20]
 8009daa:	4313      	orrs	r3, r2
 8009dac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	689a      	ldr	r2, [r3, #8]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	4a0e      	ldr	r2, [pc, #56]	@ (8009dfc <TIM_Base_SetConfig+0x120>)
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d003      	beq.n	8009dce <TIM_Base_SetConfig+0xf2>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	4a10      	ldr	r2, [pc, #64]	@ (8009e0c <TIM_Base_SetConfig+0x130>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d103      	bne.n	8009dd6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	691a      	ldr	r2, [r3, #16]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f043 0204 	orr.w	r2, r3, #4
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2201      	movs	r2, #1
 8009de6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	68fa      	ldr	r2, [r7, #12]
 8009dec:	601a      	str	r2, [r3, #0]
}
 8009dee:	bf00      	nop
 8009df0:	3714      	adds	r7, #20
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr
 8009dfa:	bf00      	nop
 8009dfc:	40010000 	.word	0x40010000
 8009e00:	40000400 	.word	0x40000400
 8009e04:	40000800 	.word	0x40000800
 8009e08:	40000c00 	.word	0x40000c00
 8009e0c:	40010400 	.word	0x40010400
 8009e10:	40014000 	.word	0x40014000
 8009e14:	40014400 	.word	0x40014400
 8009e18:	40014800 	.word	0x40014800
 8009e1c:	40001800 	.word	0x40001800
 8009e20:	40001c00 	.word	0x40001c00
 8009e24:	40002000 	.word	0x40002000

08009e28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e30:	bf00      	nop
 8009e32:	370c      	adds	r7, #12
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr

08009e3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b083      	sub	sp, #12
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e44:	bf00      	nop
 8009e46:	370c      	adds	r7, #12
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr

08009e50 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009e50:	b480      	push	{r7}
 8009e52:	b083      	sub	sp, #12
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009e58:	bf00      	nop
 8009e5a:	370c      	adds	r7, #12
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr

08009e64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b082      	sub	sp, #8
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d101      	bne.n	8009e76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e72:	2301      	movs	r3, #1
 8009e74:	e040      	b.n	8009ef8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d106      	bne.n	8009e8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2200      	movs	r2, #0
 8009e82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f7f9 f888 	bl	8002f9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2224      	movs	r2, #36	@ 0x24
 8009e90:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f022 0201 	bic.w	r2, r2, #1
 8009ea0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d002      	beq.n	8009eb0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 fa8c 	bl	800a3c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f000 f825 	bl	8009f00 <UART_SetConfig>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	2b01      	cmp	r3, #1
 8009eba:	d101      	bne.n	8009ec0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	e01b      	b.n	8009ef8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	685a      	ldr	r2, [r3, #4]
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009ece:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	689a      	ldr	r2, [r3, #8]
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009ede:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	681a      	ldr	r2, [r3, #0]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f042 0201 	orr.w	r2, r2, #1
 8009eee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f000 fb0b 	bl	800a50c <UART_CheckIdleState>
 8009ef6:	4603      	mov	r3, r0
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3708      	adds	r7, #8
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}

08009f00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b088      	sub	sp, #32
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f08:	2300      	movs	r3, #0
 8009f0a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	689a      	ldr	r2, [r3, #8]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	691b      	ldr	r3, [r3, #16]
 8009f14:	431a      	orrs	r2, r3
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	695b      	ldr	r3, [r3, #20]
 8009f1a:	431a      	orrs	r2, r3
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	69db      	ldr	r3, [r3, #28]
 8009f20:	4313      	orrs	r3, r2
 8009f22:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	681a      	ldr	r2, [r3, #0]
 8009f2a:	4ba6      	ldr	r3, [pc, #664]	@ (800a1c4 <UART_SetConfig+0x2c4>)
 8009f2c:	4013      	ands	r3, r2
 8009f2e:	687a      	ldr	r2, [r7, #4]
 8009f30:	6812      	ldr	r2, [r2, #0]
 8009f32:	6979      	ldr	r1, [r7, #20]
 8009f34:	430b      	orrs	r3, r1
 8009f36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	68da      	ldr	r2, [r3, #12]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	430a      	orrs	r2, r1
 8009f4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	699b      	ldr	r3, [r3, #24]
 8009f52:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6a1b      	ldr	r3, [r3, #32]
 8009f58:	697a      	ldr	r2, [r7, #20]
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	689b      	ldr	r3, [r3, #8]
 8009f64:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	697a      	ldr	r2, [r7, #20]
 8009f6e:	430a      	orrs	r2, r1
 8009f70:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a94      	ldr	r2, [pc, #592]	@ (800a1c8 <UART_SetConfig+0x2c8>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d120      	bne.n	8009fbe <UART_SetConfig+0xbe>
 8009f7c:	4b93      	ldr	r3, [pc, #588]	@ (800a1cc <UART_SetConfig+0x2cc>)
 8009f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f82:	f003 0303 	and.w	r3, r3, #3
 8009f86:	2b03      	cmp	r3, #3
 8009f88:	d816      	bhi.n	8009fb8 <UART_SetConfig+0xb8>
 8009f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f90 <UART_SetConfig+0x90>)
 8009f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f90:	08009fa1 	.word	0x08009fa1
 8009f94:	08009fad 	.word	0x08009fad
 8009f98:	08009fa7 	.word	0x08009fa7
 8009f9c:	08009fb3 	.word	0x08009fb3
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	77fb      	strb	r3, [r7, #31]
 8009fa4:	e150      	b.n	800a248 <UART_SetConfig+0x348>
 8009fa6:	2302      	movs	r3, #2
 8009fa8:	77fb      	strb	r3, [r7, #31]
 8009faa:	e14d      	b.n	800a248 <UART_SetConfig+0x348>
 8009fac:	2304      	movs	r3, #4
 8009fae:	77fb      	strb	r3, [r7, #31]
 8009fb0:	e14a      	b.n	800a248 <UART_SetConfig+0x348>
 8009fb2:	2308      	movs	r3, #8
 8009fb4:	77fb      	strb	r3, [r7, #31]
 8009fb6:	e147      	b.n	800a248 <UART_SetConfig+0x348>
 8009fb8:	2310      	movs	r3, #16
 8009fba:	77fb      	strb	r3, [r7, #31]
 8009fbc:	e144      	b.n	800a248 <UART_SetConfig+0x348>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4a83      	ldr	r2, [pc, #524]	@ (800a1d0 <UART_SetConfig+0x2d0>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d132      	bne.n	800a02e <UART_SetConfig+0x12e>
 8009fc8:	4b80      	ldr	r3, [pc, #512]	@ (800a1cc <UART_SetConfig+0x2cc>)
 8009fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fce:	f003 030c 	and.w	r3, r3, #12
 8009fd2:	2b0c      	cmp	r3, #12
 8009fd4:	d828      	bhi.n	800a028 <UART_SetConfig+0x128>
 8009fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8009fdc <UART_SetConfig+0xdc>)
 8009fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fdc:	0800a011 	.word	0x0800a011
 8009fe0:	0800a029 	.word	0x0800a029
 8009fe4:	0800a029 	.word	0x0800a029
 8009fe8:	0800a029 	.word	0x0800a029
 8009fec:	0800a01d 	.word	0x0800a01d
 8009ff0:	0800a029 	.word	0x0800a029
 8009ff4:	0800a029 	.word	0x0800a029
 8009ff8:	0800a029 	.word	0x0800a029
 8009ffc:	0800a017 	.word	0x0800a017
 800a000:	0800a029 	.word	0x0800a029
 800a004:	0800a029 	.word	0x0800a029
 800a008:	0800a029 	.word	0x0800a029
 800a00c:	0800a023 	.word	0x0800a023
 800a010:	2300      	movs	r3, #0
 800a012:	77fb      	strb	r3, [r7, #31]
 800a014:	e118      	b.n	800a248 <UART_SetConfig+0x348>
 800a016:	2302      	movs	r3, #2
 800a018:	77fb      	strb	r3, [r7, #31]
 800a01a:	e115      	b.n	800a248 <UART_SetConfig+0x348>
 800a01c:	2304      	movs	r3, #4
 800a01e:	77fb      	strb	r3, [r7, #31]
 800a020:	e112      	b.n	800a248 <UART_SetConfig+0x348>
 800a022:	2308      	movs	r3, #8
 800a024:	77fb      	strb	r3, [r7, #31]
 800a026:	e10f      	b.n	800a248 <UART_SetConfig+0x348>
 800a028:	2310      	movs	r3, #16
 800a02a:	77fb      	strb	r3, [r7, #31]
 800a02c:	e10c      	b.n	800a248 <UART_SetConfig+0x348>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a68      	ldr	r2, [pc, #416]	@ (800a1d4 <UART_SetConfig+0x2d4>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d120      	bne.n	800a07a <UART_SetConfig+0x17a>
 800a038:	4b64      	ldr	r3, [pc, #400]	@ (800a1cc <UART_SetConfig+0x2cc>)
 800a03a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a03e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a042:	2b30      	cmp	r3, #48	@ 0x30
 800a044:	d013      	beq.n	800a06e <UART_SetConfig+0x16e>
 800a046:	2b30      	cmp	r3, #48	@ 0x30
 800a048:	d814      	bhi.n	800a074 <UART_SetConfig+0x174>
 800a04a:	2b20      	cmp	r3, #32
 800a04c:	d009      	beq.n	800a062 <UART_SetConfig+0x162>
 800a04e:	2b20      	cmp	r3, #32
 800a050:	d810      	bhi.n	800a074 <UART_SetConfig+0x174>
 800a052:	2b00      	cmp	r3, #0
 800a054:	d002      	beq.n	800a05c <UART_SetConfig+0x15c>
 800a056:	2b10      	cmp	r3, #16
 800a058:	d006      	beq.n	800a068 <UART_SetConfig+0x168>
 800a05a:	e00b      	b.n	800a074 <UART_SetConfig+0x174>
 800a05c:	2300      	movs	r3, #0
 800a05e:	77fb      	strb	r3, [r7, #31]
 800a060:	e0f2      	b.n	800a248 <UART_SetConfig+0x348>
 800a062:	2302      	movs	r3, #2
 800a064:	77fb      	strb	r3, [r7, #31]
 800a066:	e0ef      	b.n	800a248 <UART_SetConfig+0x348>
 800a068:	2304      	movs	r3, #4
 800a06a:	77fb      	strb	r3, [r7, #31]
 800a06c:	e0ec      	b.n	800a248 <UART_SetConfig+0x348>
 800a06e:	2308      	movs	r3, #8
 800a070:	77fb      	strb	r3, [r7, #31]
 800a072:	e0e9      	b.n	800a248 <UART_SetConfig+0x348>
 800a074:	2310      	movs	r3, #16
 800a076:	77fb      	strb	r3, [r7, #31]
 800a078:	e0e6      	b.n	800a248 <UART_SetConfig+0x348>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4a56      	ldr	r2, [pc, #344]	@ (800a1d8 <UART_SetConfig+0x2d8>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d120      	bne.n	800a0c6 <UART_SetConfig+0x1c6>
 800a084:	4b51      	ldr	r3, [pc, #324]	@ (800a1cc <UART_SetConfig+0x2cc>)
 800a086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a08a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a08e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a090:	d013      	beq.n	800a0ba <UART_SetConfig+0x1ba>
 800a092:	2bc0      	cmp	r3, #192	@ 0xc0
 800a094:	d814      	bhi.n	800a0c0 <UART_SetConfig+0x1c0>
 800a096:	2b80      	cmp	r3, #128	@ 0x80
 800a098:	d009      	beq.n	800a0ae <UART_SetConfig+0x1ae>
 800a09a:	2b80      	cmp	r3, #128	@ 0x80
 800a09c:	d810      	bhi.n	800a0c0 <UART_SetConfig+0x1c0>
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d002      	beq.n	800a0a8 <UART_SetConfig+0x1a8>
 800a0a2:	2b40      	cmp	r3, #64	@ 0x40
 800a0a4:	d006      	beq.n	800a0b4 <UART_SetConfig+0x1b4>
 800a0a6:	e00b      	b.n	800a0c0 <UART_SetConfig+0x1c0>
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	77fb      	strb	r3, [r7, #31]
 800a0ac:	e0cc      	b.n	800a248 <UART_SetConfig+0x348>
 800a0ae:	2302      	movs	r3, #2
 800a0b0:	77fb      	strb	r3, [r7, #31]
 800a0b2:	e0c9      	b.n	800a248 <UART_SetConfig+0x348>
 800a0b4:	2304      	movs	r3, #4
 800a0b6:	77fb      	strb	r3, [r7, #31]
 800a0b8:	e0c6      	b.n	800a248 <UART_SetConfig+0x348>
 800a0ba:	2308      	movs	r3, #8
 800a0bc:	77fb      	strb	r3, [r7, #31]
 800a0be:	e0c3      	b.n	800a248 <UART_SetConfig+0x348>
 800a0c0:	2310      	movs	r3, #16
 800a0c2:	77fb      	strb	r3, [r7, #31]
 800a0c4:	e0c0      	b.n	800a248 <UART_SetConfig+0x348>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4a44      	ldr	r2, [pc, #272]	@ (800a1dc <UART_SetConfig+0x2dc>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d125      	bne.n	800a11c <UART_SetConfig+0x21c>
 800a0d0:	4b3e      	ldr	r3, [pc, #248]	@ (800a1cc <UART_SetConfig+0x2cc>)
 800a0d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a0da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0de:	d017      	beq.n	800a110 <UART_SetConfig+0x210>
 800a0e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0e4:	d817      	bhi.n	800a116 <UART_SetConfig+0x216>
 800a0e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0ea:	d00b      	beq.n	800a104 <UART_SetConfig+0x204>
 800a0ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0f0:	d811      	bhi.n	800a116 <UART_SetConfig+0x216>
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d003      	beq.n	800a0fe <UART_SetConfig+0x1fe>
 800a0f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0fa:	d006      	beq.n	800a10a <UART_SetConfig+0x20a>
 800a0fc:	e00b      	b.n	800a116 <UART_SetConfig+0x216>
 800a0fe:	2300      	movs	r3, #0
 800a100:	77fb      	strb	r3, [r7, #31]
 800a102:	e0a1      	b.n	800a248 <UART_SetConfig+0x348>
 800a104:	2302      	movs	r3, #2
 800a106:	77fb      	strb	r3, [r7, #31]
 800a108:	e09e      	b.n	800a248 <UART_SetConfig+0x348>
 800a10a:	2304      	movs	r3, #4
 800a10c:	77fb      	strb	r3, [r7, #31]
 800a10e:	e09b      	b.n	800a248 <UART_SetConfig+0x348>
 800a110:	2308      	movs	r3, #8
 800a112:	77fb      	strb	r3, [r7, #31]
 800a114:	e098      	b.n	800a248 <UART_SetConfig+0x348>
 800a116:	2310      	movs	r3, #16
 800a118:	77fb      	strb	r3, [r7, #31]
 800a11a:	e095      	b.n	800a248 <UART_SetConfig+0x348>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a2f      	ldr	r2, [pc, #188]	@ (800a1e0 <UART_SetConfig+0x2e0>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d125      	bne.n	800a172 <UART_SetConfig+0x272>
 800a126:	4b29      	ldr	r3, [pc, #164]	@ (800a1cc <UART_SetConfig+0x2cc>)
 800a128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a12c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a130:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a134:	d017      	beq.n	800a166 <UART_SetConfig+0x266>
 800a136:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a13a:	d817      	bhi.n	800a16c <UART_SetConfig+0x26c>
 800a13c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a140:	d00b      	beq.n	800a15a <UART_SetConfig+0x25a>
 800a142:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a146:	d811      	bhi.n	800a16c <UART_SetConfig+0x26c>
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d003      	beq.n	800a154 <UART_SetConfig+0x254>
 800a14c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a150:	d006      	beq.n	800a160 <UART_SetConfig+0x260>
 800a152:	e00b      	b.n	800a16c <UART_SetConfig+0x26c>
 800a154:	2301      	movs	r3, #1
 800a156:	77fb      	strb	r3, [r7, #31]
 800a158:	e076      	b.n	800a248 <UART_SetConfig+0x348>
 800a15a:	2302      	movs	r3, #2
 800a15c:	77fb      	strb	r3, [r7, #31]
 800a15e:	e073      	b.n	800a248 <UART_SetConfig+0x348>
 800a160:	2304      	movs	r3, #4
 800a162:	77fb      	strb	r3, [r7, #31]
 800a164:	e070      	b.n	800a248 <UART_SetConfig+0x348>
 800a166:	2308      	movs	r3, #8
 800a168:	77fb      	strb	r3, [r7, #31]
 800a16a:	e06d      	b.n	800a248 <UART_SetConfig+0x348>
 800a16c:	2310      	movs	r3, #16
 800a16e:	77fb      	strb	r3, [r7, #31]
 800a170:	e06a      	b.n	800a248 <UART_SetConfig+0x348>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a1b      	ldr	r2, [pc, #108]	@ (800a1e4 <UART_SetConfig+0x2e4>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d138      	bne.n	800a1ee <UART_SetConfig+0x2ee>
 800a17c:	4b13      	ldr	r3, [pc, #76]	@ (800a1cc <UART_SetConfig+0x2cc>)
 800a17e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a182:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a186:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a18a:	d017      	beq.n	800a1bc <UART_SetConfig+0x2bc>
 800a18c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a190:	d82a      	bhi.n	800a1e8 <UART_SetConfig+0x2e8>
 800a192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a196:	d00b      	beq.n	800a1b0 <UART_SetConfig+0x2b0>
 800a198:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a19c:	d824      	bhi.n	800a1e8 <UART_SetConfig+0x2e8>
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d003      	beq.n	800a1aa <UART_SetConfig+0x2aa>
 800a1a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1a6:	d006      	beq.n	800a1b6 <UART_SetConfig+0x2b6>
 800a1a8:	e01e      	b.n	800a1e8 <UART_SetConfig+0x2e8>
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	77fb      	strb	r3, [r7, #31]
 800a1ae:	e04b      	b.n	800a248 <UART_SetConfig+0x348>
 800a1b0:	2302      	movs	r3, #2
 800a1b2:	77fb      	strb	r3, [r7, #31]
 800a1b4:	e048      	b.n	800a248 <UART_SetConfig+0x348>
 800a1b6:	2304      	movs	r3, #4
 800a1b8:	77fb      	strb	r3, [r7, #31]
 800a1ba:	e045      	b.n	800a248 <UART_SetConfig+0x348>
 800a1bc:	2308      	movs	r3, #8
 800a1be:	77fb      	strb	r3, [r7, #31]
 800a1c0:	e042      	b.n	800a248 <UART_SetConfig+0x348>
 800a1c2:	bf00      	nop
 800a1c4:	efff69f3 	.word	0xefff69f3
 800a1c8:	40011000 	.word	0x40011000
 800a1cc:	40023800 	.word	0x40023800
 800a1d0:	40004400 	.word	0x40004400
 800a1d4:	40004800 	.word	0x40004800
 800a1d8:	40004c00 	.word	0x40004c00
 800a1dc:	40005000 	.word	0x40005000
 800a1e0:	40011400 	.word	0x40011400
 800a1e4:	40007800 	.word	0x40007800
 800a1e8:	2310      	movs	r3, #16
 800a1ea:	77fb      	strb	r3, [r7, #31]
 800a1ec:	e02c      	b.n	800a248 <UART_SetConfig+0x348>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4a72      	ldr	r2, [pc, #456]	@ (800a3bc <UART_SetConfig+0x4bc>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d125      	bne.n	800a244 <UART_SetConfig+0x344>
 800a1f8:	4b71      	ldr	r3, [pc, #452]	@ (800a3c0 <UART_SetConfig+0x4c0>)
 800a1fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1fe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a202:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a206:	d017      	beq.n	800a238 <UART_SetConfig+0x338>
 800a208:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a20c:	d817      	bhi.n	800a23e <UART_SetConfig+0x33e>
 800a20e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a212:	d00b      	beq.n	800a22c <UART_SetConfig+0x32c>
 800a214:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a218:	d811      	bhi.n	800a23e <UART_SetConfig+0x33e>
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d003      	beq.n	800a226 <UART_SetConfig+0x326>
 800a21e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a222:	d006      	beq.n	800a232 <UART_SetConfig+0x332>
 800a224:	e00b      	b.n	800a23e <UART_SetConfig+0x33e>
 800a226:	2300      	movs	r3, #0
 800a228:	77fb      	strb	r3, [r7, #31]
 800a22a:	e00d      	b.n	800a248 <UART_SetConfig+0x348>
 800a22c:	2302      	movs	r3, #2
 800a22e:	77fb      	strb	r3, [r7, #31]
 800a230:	e00a      	b.n	800a248 <UART_SetConfig+0x348>
 800a232:	2304      	movs	r3, #4
 800a234:	77fb      	strb	r3, [r7, #31]
 800a236:	e007      	b.n	800a248 <UART_SetConfig+0x348>
 800a238:	2308      	movs	r3, #8
 800a23a:	77fb      	strb	r3, [r7, #31]
 800a23c:	e004      	b.n	800a248 <UART_SetConfig+0x348>
 800a23e:	2310      	movs	r3, #16
 800a240:	77fb      	strb	r3, [r7, #31]
 800a242:	e001      	b.n	800a248 <UART_SetConfig+0x348>
 800a244:	2310      	movs	r3, #16
 800a246:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	69db      	ldr	r3, [r3, #28]
 800a24c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a250:	d15b      	bne.n	800a30a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a252:	7ffb      	ldrb	r3, [r7, #31]
 800a254:	2b08      	cmp	r3, #8
 800a256:	d828      	bhi.n	800a2aa <UART_SetConfig+0x3aa>
 800a258:	a201      	add	r2, pc, #4	@ (adr r2, 800a260 <UART_SetConfig+0x360>)
 800a25a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a25e:	bf00      	nop
 800a260:	0800a285 	.word	0x0800a285
 800a264:	0800a28d 	.word	0x0800a28d
 800a268:	0800a295 	.word	0x0800a295
 800a26c:	0800a2ab 	.word	0x0800a2ab
 800a270:	0800a29b 	.word	0x0800a29b
 800a274:	0800a2ab 	.word	0x0800a2ab
 800a278:	0800a2ab 	.word	0x0800a2ab
 800a27c:	0800a2ab 	.word	0x0800a2ab
 800a280:	0800a2a3 	.word	0x0800a2a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a284:	f7fb f97c 	bl	8005580 <HAL_RCC_GetPCLK1Freq>
 800a288:	61b8      	str	r0, [r7, #24]
        break;
 800a28a:	e013      	b.n	800a2b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a28c:	f7fb f98c 	bl	80055a8 <HAL_RCC_GetPCLK2Freq>
 800a290:	61b8      	str	r0, [r7, #24]
        break;
 800a292:	e00f      	b.n	800a2b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a294:	4b4b      	ldr	r3, [pc, #300]	@ (800a3c4 <UART_SetConfig+0x4c4>)
 800a296:	61bb      	str	r3, [r7, #24]
        break;
 800a298:	e00c      	b.n	800a2b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a29a:	f7fb f89f 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800a29e:	61b8      	str	r0, [r7, #24]
        break;
 800a2a0:	e008      	b.n	800a2b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2a6:	61bb      	str	r3, [r7, #24]
        break;
 800a2a8:	e004      	b.n	800a2b4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	77bb      	strb	r3, [r7, #30]
        break;
 800a2b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a2b4:	69bb      	ldr	r3, [r7, #24]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d074      	beq.n	800a3a4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a2ba:	69bb      	ldr	r3, [r7, #24]
 800a2bc:	005a      	lsls	r2, r3, #1
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	085b      	lsrs	r3, r3, #1
 800a2c4:	441a      	add	r2, r3
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	685b      	ldr	r3, [r3, #4]
 800a2ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	2b0f      	cmp	r3, #15
 800a2d4:	d916      	bls.n	800a304 <UART_SetConfig+0x404>
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2dc:	d212      	bcs.n	800a304 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	b29b      	uxth	r3, r3
 800a2e2:	f023 030f 	bic.w	r3, r3, #15
 800a2e6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	085b      	lsrs	r3, r3, #1
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	f003 0307 	and.w	r3, r3, #7
 800a2f2:	b29a      	uxth	r2, r3
 800a2f4:	89fb      	ldrh	r3, [r7, #14]
 800a2f6:	4313      	orrs	r3, r2
 800a2f8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	89fa      	ldrh	r2, [r7, #14]
 800a300:	60da      	str	r2, [r3, #12]
 800a302:	e04f      	b.n	800a3a4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a304:	2301      	movs	r3, #1
 800a306:	77bb      	strb	r3, [r7, #30]
 800a308:	e04c      	b.n	800a3a4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a30a:	7ffb      	ldrb	r3, [r7, #31]
 800a30c:	2b08      	cmp	r3, #8
 800a30e:	d828      	bhi.n	800a362 <UART_SetConfig+0x462>
 800a310:	a201      	add	r2, pc, #4	@ (adr r2, 800a318 <UART_SetConfig+0x418>)
 800a312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a316:	bf00      	nop
 800a318:	0800a33d 	.word	0x0800a33d
 800a31c:	0800a345 	.word	0x0800a345
 800a320:	0800a34d 	.word	0x0800a34d
 800a324:	0800a363 	.word	0x0800a363
 800a328:	0800a353 	.word	0x0800a353
 800a32c:	0800a363 	.word	0x0800a363
 800a330:	0800a363 	.word	0x0800a363
 800a334:	0800a363 	.word	0x0800a363
 800a338:	0800a35b 	.word	0x0800a35b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a33c:	f7fb f920 	bl	8005580 <HAL_RCC_GetPCLK1Freq>
 800a340:	61b8      	str	r0, [r7, #24]
        break;
 800a342:	e013      	b.n	800a36c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a344:	f7fb f930 	bl	80055a8 <HAL_RCC_GetPCLK2Freq>
 800a348:	61b8      	str	r0, [r7, #24]
        break;
 800a34a:	e00f      	b.n	800a36c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a34c:	4b1d      	ldr	r3, [pc, #116]	@ (800a3c4 <UART_SetConfig+0x4c4>)
 800a34e:	61bb      	str	r3, [r7, #24]
        break;
 800a350:	e00c      	b.n	800a36c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a352:	f7fb f843 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800a356:	61b8      	str	r0, [r7, #24]
        break;
 800a358:	e008      	b.n	800a36c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a35a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a35e:	61bb      	str	r3, [r7, #24]
        break;
 800a360:	e004      	b.n	800a36c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a362:	2300      	movs	r3, #0
 800a364:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a366:	2301      	movs	r3, #1
 800a368:	77bb      	strb	r3, [r7, #30]
        break;
 800a36a:	bf00      	nop
    }

    if (pclk != 0U)
 800a36c:	69bb      	ldr	r3, [r7, #24]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d018      	beq.n	800a3a4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	085a      	lsrs	r2, r3, #1
 800a378:	69bb      	ldr	r3, [r7, #24]
 800a37a:	441a      	add	r2, r3
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	fbb2 f3f3 	udiv	r3, r2, r3
 800a384:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	2b0f      	cmp	r3, #15
 800a38a:	d909      	bls.n	800a3a0 <UART_SetConfig+0x4a0>
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a392:	d205      	bcs.n	800a3a0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	b29a      	uxth	r2, r3
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	60da      	str	r2, [r3, #12]
 800a39e:	e001      	b.n	800a3a4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a3b0:	7fbb      	ldrb	r3, [r7, #30]
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3720      	adds	r7, #32
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	40007c00 	.word	0x40007c00
 800a3c0:	40023800 	.word	0x40023800
 800a3c4:	00f42400 	.word	0x00f42400

0800a3c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b083      	sub	sp, #12
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3d4:	f003 0308 	and.w	r3, r3, #8
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d00a      	beq.n	800a3f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	430a      	orrs	r2, r1
 800a3f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f6:	f003 0301 	and.w	r3, r3, #1
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d00a      	beq.n	800a414 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	430a      	orrs	r2, r1
 800a412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a418:	f003 0302 	and.w	r3, r3, #2
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d00a      	beq.n	800a436 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	685b      	ldr	r3, [r3, #4]
 800a426:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	430a      	orrs	r2, r1
 800a434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a43a:	f003 0304 	and.w	r3, r3, #4
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d00a      	beq.n	800a458 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	430a      	orrs	r2, r1
 800a456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a45c:	f003 0310 	and.w	r3, r3, #16
 800a460:	2b00      	cmp	r3, #0
 800a462:	d00a      	beq.n	800a47a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	689b      	ldr	r3, [r3, #8]
 800a46a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	430a      	orrs	r2, r1
 800a478:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a47e:	f003 0320 	and.w	r3, r3, #32
 800a482:	2b00      	cmp	r3, #0
 800a484:	d00a      	beq.n	800a49c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	430a      	orrs	r2, r1
 800a49a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d01a      	beq.n	800a4de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	430a      	orrs	r2, r1
 800a4bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4c6:	d10a      	bne.n	800a4de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	430a      	orrs	r2, r1
 800a4dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d00a      	beq.n	800a500 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	430a      	orrs	r2, r1
 800a4fe:	605a      	str	r2, [r3, #4]
  }
}
 800a500:	bf00      	nop
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr

0800a50c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b08c      	sub	sp, #48	@ 0x30
 800a510:	af02      	add	r7, sp, #8
 800a512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a51c:	f7f9 f9d0 	bl	80038c0 <HAL_GetTick>
 800a520:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 0308 	and.w	r3, r3, #8
 800a52c:	2b08      	cmp	r3, #8
 800a52e:	d12e      	bne.n	800a58e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a530:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a534:	9300      	str	r3, [sp, #0]
 800a536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a538:	2200      	movs	r2, #0
 800a53a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 f83b 	bl	800a5ba <UART_WaitOnFlagUntilTimeout>
 800a544:	4603      	mov	r3, r0
 800a546:	2b00      	cmp	r3, #0
 800a548:	d021      	beq.n	800a58e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	e853 3f00 	ldrex	r3, [r3]
 800a556:	60fb      	str	r3, [r7, #12]
   return(result);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a55e:	623b      	str	r3, [r7, #32]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	461a      	mov	r2, r3
 800a566:	6a3b      	ldr	r3, [r7, #32]
 800a568:	61fb      	str	r3, [r7, #28]
 800a56a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a56c:	69b9      	ldr	r1, [r7, #24]
 800a56e:	69fa      	ldr	r2, [r7, #28]
 800a570:	e841 2300 	strex	r3, r2, [r1]
 800a574:	617b      	str	r3, [r7, #20]
   return(result);
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d1e6      	bne.n	800a54a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2220      	movs	r2, #32
 800a580:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2200      	movs	r2, #0
 800a586:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a58a:	2303      	movs	r3, #3
 800a58c:	e011      	b.n	800a5b2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2220      	movs	r2, #32
 800a592:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2220      	movs	r2, #32
 800a598:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3728      	adds	r7, #40	@ 0x28
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}

0800a5ba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a5ba:	b580      	push	{r7, lr}
 800a5bc:	b084      	sub	sp, #16
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	60f8      	str	r0, [r7, #12]
 800a5c2:	60b9      	str	r1, [r7, #8]
 800a5c4:	603b      	str	r3, [r7, #0]
 800a5c6:	4613      	mov	r3, r2
 800a5c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5ca:	e04f      	b.n	800a66c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a5cc:	69bb      	ldr	r3, [r7, #24]
 800a5ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5d2:	d04b      	beq.n	800a66c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5d4:	f7f9 f974 	bl	80038c0 <HAL_GetTick>
 800a5d8:	4602      	mov	r2, r0
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	1ad3      	subs	r3, r2, r3
 800a5de:	69ba      	ldr	r2, [r7, #24]
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d302      	bcc.n	800a5ea <UART_WaitOnFlagUntilTimeout+0x30>
 800a5e4:	69bb      	ldr	r3, [r7, #24]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d101      	bne.n	800a5ee <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a5ea:	2303      	movs	r3, #3
 800a5ec:	e04e      	b.n	800a68c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f003 0304 	and.w	r3, r3, #4
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d037      	beq.n	800a66c <UART_WaitOnFlagUntilTimeout+0xb2>
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	2b80      	cmp	r3, #128	@ 0x80
 800a600:	d034      	beq.n	800a66c <UART_WaitOnFlagUntilTimeout+0xb2>
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	2b40      	cmp	r3, #64	@ 0x40
 800a606:	d031      	beq.n	800a66c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	69db      	ldr	r3, [r3, #28]
 800a60e:	f003 0308 	and.w	r3, r3, #8
 800a612:	2b08      	cmp	r3, #8
 800a614:	d110      	bne.n	800a638 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	2208      	movs	r2, #8
 800a61c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a61e:	68f8      	ldr	r0, [r7, #12]
 800a620:	f000 f838 	bl	800a694 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2208      	movs	r2, #8
 800a628:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	2200      	movs	r2, #0
 800a630:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a634:	2301      	movs	r3, #1
 800a636:	e029      	b.n	800a68c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	69db      	ldr	r3, [r3, #28]
 800a63e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a642:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a646:	d111      	bne.n	800a66c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a650:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a652:	68f8      	ldr	r0, [r7, #12]
 800a654:	f000 f81e 	bl	800a694 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2220      	movs	r2, #32
 800a65c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	2200      	movs	r2, #0
 800a664:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a668:	2303      	movs	r3, #3
 800a66a:	e00f      	b.n	800a68c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	69da      	ldr	r2, [r3, #28]
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	4013      	ands	r3, r2
 800a676:	68ba      	ldr	r2, [r7, #8]
 800a678:	429a      	cmp	r2, r3
 800a67a:	bf0c      	ite	eq
 800a67c:	2301      	moveq	r3, #1
 800a67e:	2300      	movne	r3, #0
 800a680:	b2db      	uxtb	r3, r3
 800a682:	461a      	mov	r2, r3
 800a684:	79fb      	ldrb	r3, [r7, #7]
 800a686:	429a      	cmp	r2, r3
 800a688:	d0a0      	beq.n	800a5cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3710      	adds	r7, #16
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a694:	b480      	push	{r7}
 800a696:	b095      	sub	sp, #84	@ 0x54
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6a4:	e853 3f00 	ldrex	r3, [r3]
 800a6a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a6aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a6b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6ba:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a6c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a6c2:	e841 2300 	strex	r3, r2, [r1]
 800a6c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d1e6      	bne.n	800a69c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	3308      	adds	r3, #8
 800a6d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d6:	6a3b      	ldr	r3, [r7, #32]
 800a6d8:	e853 3f00 	ldrex	r3, [r3]
 800a6dc:	61fb      	str	r3, [r7, #28]
   return(result);
 800a6de:	69fb      	ldr	r3, [r7, #28]
 800a6e0:	f023 0301 	bic.w	r3, r3, #1
 800a6e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	3308      	adds	r3, #8
 800a6ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a6f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6f6:	e841 2300 	strex	r3, r2, [r1]
 800a6fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d1e5      	bne.n	800a6ce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a706:	2b01      	cmp	r3, #1
 800a708:	d118      	bne.n	800a73c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	e853 3f00 	ldrex	r3, [r3]
 800a716:	60bb      	str	r3, [r7, #8]
   return(result);
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	f023 0310 	bic.w	r3, r3, #16
 800a71e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	461a      	mov	r2, r3
 800a726:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a728:	61bb      	str	r3, [r7, #24]
 800a72a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a72c:	6979      	ldr	r1, [r7, #20]
 800a72e:	69ba      	ldr	r2, [r7, #24]
 800a730:	e841 2300 	strex	r3, r2, [r1]
 800a734:	613b      	str	r3, [r7, #16]
   return(result);
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d1e6      	bne.n	800a70a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2220      	movs	r2, #32
 800a740:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2200      	movs	r2, #0
 800a748:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2200      	movs	r2, #0
 800a74e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a750:	bf00      	nop
 800a752:	3754      	adds	r7, #84	@ 0x54
 800a754:	46bd      	mov	sp, r7
 800a756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75a:	4770      	bx	lr

0800a75c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800a75c:	b084      	sub	sp, #16
 800a75e:	b480      	push	{r7}
 800a760:	b085      	sub	sp, #20
 800a762:	af00      	add	r7, sp, #0
 800a764:	6078      	str	r0, [r7, #4]
 800a766:	f107 001c 	add.w	r0, r7, #28
 800a76a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a76e:	2300      	movs	r3, #0
 800a770:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a772:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a774:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a776:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800a77a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800a77e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800a782:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800a786:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a788:	68fa      	ldr	r2, [r7, #12]
 800a78a:	4313      	orrs	r3, r2
 800a78c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	685a      	ldr	r2, [r3, #4]
 800a792:	4b07      	ldr	r3, [pc, #28]	@ (800a7b0 <SDMMC_Init+0x54>)
 800a794:	4013      	ands	r3, r2
 800a796:	68fa      	ldr	r2, [r7, #12]
 800a798:	431a      	orrs	r2, r3
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a79e:	2300      	movs	r3, #0
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	3714      	adds	r7, #20
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7aa:	b004      	add	sp, #16
 800a7ac:	4770      	bx	lr
 800a7ae:	bf00      	nop
 800a7b0:	ffff8100 	.word	0xffff8100

0800a7b4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b083      	sub	sp, #12
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	370c      	adds	r7, #12
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr

0800a7ce <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800a7ce:	b480      	push	{r7}
 800a7d0:	b083      	sub	sp, #12
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	6078      	str	r0, [r7, #4]
 800a7d6:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	681a      	ldr	r2, [r3, #0]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a7e2:	2300      	movs	r3, #0
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	370c      	adds	r7, #12
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr

0800a7f0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800a7f0:	b480      	push	{r7}
 800a7f2:	b083      	sub	sp, #12
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2203      	movs	r2, #3
 800a7fc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a7fe:	2300      	movs	r3, #0
}
 800a800:	4618      	mov	r0, r3
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr

0800a80c <SDMMC_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b083      	sub	sp, #12
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDMMCx->POWER = (uint32_t)0x00000000;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2200      	movs	r2, #0
 800a818:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 800a81a:	2300      	movs	r3, #0
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	370c      	adds	r7, #12
 800a820:	46bd      	mov	sp, r7
 800a822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a826:	4770      	bx	lr

0800a828 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800a828:	b480      	push	{r7}
 800a82a:	b083      	sub	sp, #12
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	f003 0303 	and.w	r3, r3, #3
}
 800a838:	4618      	mov	r0, r3
 800a83a:	370c      	adds	r7, #12
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800a844:	b480      	push	{r7}
 800a846:	b085      	sub	sp, #20
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
 800a84c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a84e:	2300      	movs	r3, #0
 800a850:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	681a      	ldr	r2, [r3, #0]
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a862:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a868:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a86e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	4313      	orrs	r3, r2
 800a874:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	68da      	ldr	r2, [r3, #12]
 800a87a:	4b06      	ldr	r3, [pc, #24]	@ (800a894 <SDMMC_SendCommand+0x50>)
 800a87c:	4013      	ands	r3, r2
 800a87e:	68fa      	ldr	r2, [r7, #12]
 800a880:	431a      	orrs	r2, r3
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a886:	2300      	movs	r3, #0
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3714      	adds	r7, #20
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr
 800a894:	fffff000 	.word	0xfffff000

0800a898 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800a898:	b480      	push	{r7}
 800a89a:	b083      	sub	sp, #12
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	691b      	ldr	r3, [r3, #16]
 800a8a4:	b2db      	uxtb	r3, r3
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	370c      	adds	r7, #12
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b0:	4770      	bx	lr

0800a8b2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800a8b2:	b480      	push	{r7}
 800a8b4:	b085      	sub	sp, #20
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	6078      	str	r0, [r7, #4]
 800a8ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	3314      	adds	r3, #20
 800a8c0:	461a      	mov	r2, r3
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	4413      	add	r3, r2
 800a8c6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
}  
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3714      	adds	r7, #20
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b085      	sub	sp, #20
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
 800a8e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	681a      	ldr	r2, [r3, #0]
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	685a      	ldr	r2, [r3, #4]
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a8fe:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a904:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a90a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a90c:	68fa      	ldr	r2, [r7, #12]
 800a90e:	4313      	orrs	r3, r2
 800a910:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a916:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	431a      	orrs	r2, r3
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a922:	2300      	movs	r3, #0

}
 800a924:	4618      	mov	r0, r3
 800a926:	3714      	adds	r7, #20
 800a928:	46bd      	mov	sp, r7
 800a92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92e:	4770      	bx	lr

0800a930 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b088      	sub	sp, #32
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a93e:	2310      	movs	r3, #16
 800a940:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a942:	2340      	movs	r3, #64	@ 0x40
 800a944:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a946:	2300      	movs	r3, #0
 800a948:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a94a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a94e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a950:	f107 0308 	add.w	r3, r7, #8
 800a954:	4619      	mov	r1, r3
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f7ff ff74 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800a95c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a960:	2110      	movs	r1, #16
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f000 fa1a 	bl	800ad9c <SDMMC_GetCmdResp1>
 800a968:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a96a:	69fb      	ldr	r3, [r7, #28]
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3720      	adds	r7, #32
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}

0800a974 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b088      	sub	sp, #32
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
 800a97c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a982:	2311      	movs	r3, #17
 800a984:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a986:	2340      	movs	r3, #64	@ 0x40
 800a988:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a98a:	2300      	movs	r3, #0
 800a98c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a98e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a992:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a994:	f107 0308 	add.w	r3, r7, #8
 800a998:	4619      	mov	r1, r3
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	f7ff ff52 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a9a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9a4:	2111      	movs	r1, #17
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 f9f8 	bl	800ad9c <SDMMC_GetCmdResp1>
 800a9ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9ae:	69fb      	ldr	r3, [r7, #28]
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3720      	adds	r7, #32
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}

0800a9b8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b088      	sub	sp, #32
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a9c6:	2312      	movs	r3, #18
 800a9c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a9ca:	2340      	movs	r3, #64	@ 0x40
 800a9cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a9d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9d6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a9d8:	f107 0308 	add.w	r3, r7, #8
 800a9dc:	4619      	mov	r1, r3
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f7ff ff30 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a9e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9e8:	2112      	movs	r1, #18
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 f9d6 	bl	800ad9c <SDMMC_GetCmdResp1>
 800a9f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9f2:	69fb      	ldr	r3, [r7, #28]
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3720      	adds	r7, #32
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b088      	sub	sp, #32
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800aa0a:	2318      	movs	r3, #24
 800aa0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aa0e:	2340      	movs	r3, #64	@ 0x40
 800aa10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aa12:	2300      	movs	r3, #0
 800aa14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aa16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa1a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aa1c:	f107 0308 	add.w	r3, r7, #8
 800aa20:	4619      	mov	r1, r3
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f7ff ff0e 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800aa28:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa2c:	2118      	movs	r1, #24
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f000 f9b4 	bl	800ad9c <SDMMC_GetCmdResp1>
 800aa34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa36:	69fb      	ldr	r3, [r7, #28]
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	3720      	adds	r7, #32
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}

0800aa40 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b088      	sub	sp, #32
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
 800aa48:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800aa4e:	2319      	movs	r3, #25
 800aa50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aa52:	2340      	movs	r3, #64	@ 0x40
 800aa54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aa56:	2300      	movs	r3, #0
 800aa58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aa5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aa60:	f107 0308 	add.w	r3, r7, #8
 800aa64:	4619      	mov	r1, r3
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f7ff feec 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800aa6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa70:	2119      	movs	r1, #25
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f000 f992 	bl	800ad9c <SDMMC_GetCmdResp1>
 800aa78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa7a:	69fb      	ldr	r3, [r7, #28]
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3720      	adds	r7, #32
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b088      	sub	sp, #32
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800aa90:	230c      	movs	r3, #12
 800aa92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aa94:	2340      	movs	r3, #64	@ 0x40
 800aa96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aa9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aaa0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aaa2:	f107 0308 	add.w	r3, r7, #8
 800aaa6:	4619      	mov	r1, r3
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f7ff fecb 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800aaae:	4a05      	ldr	r2, [pc, #20]	@ (800aac4 <SDMMC_CmdStopTransfer+0x40>)
 800aab0:	210c      	movs	r1, #12
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f000 f972 	bl	800ad9c <SDMMC_GetCmdResp1>
 800aab8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aaba:	69fb      	ldr	r3, [r7, #28]
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	3720      	adds	r7, #32
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	05f5e100 	.word	0x05f5e100

0800aac8 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b08a      	sub	sp, #40	@ 0x28
 800aacc:	af00      	add	r7, sp, #0
 800aace:	60f8      	str	r0, [r7, #12]
 800aad0:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800aad8:	2307      	movs	r3, #7
 800aada:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aadc:	2340      	movs	r3, #64	@ 0x40
 800aade:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aae0:	2300      	movs	r3, #0
 800aae2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aae4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aae8:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aaea:	f107 0310 	add.w	r3, r7, #16
 800aaee:	4619      	mov	r1, r3
 800aaf0:	68f8      	ldr	r0, [r7, #12]
 800aaf2:	f7ff fea7 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800aaf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aafa:	2107      	movs	r1, #7
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f000 f94d 	bl	800ad9c <SDMMC_GetCmdResp1>
 800ab02:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800ab04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3728      	adds	r7, #40	@ 0x28
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}

0800ab0e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800ab0e:	b580      	push	{r7, lr}
 800ab10:	b088      	sub	sp, #32
 800ab12:	af00      	add	r7, sp, #0
 800ab14:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800ab16:	2300      	movs	r3, #0
 800ab18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab22:	2300      	movs	r3, #0
 800ab24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ab26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab2a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ab2c:	f107 0308 	add.w	r3, r7, #8
 800ab30:	4619      	mov	r1, r3
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f7ff fe86 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f000 fb67 	bl	800b20c <SDMMC_GetCmdError>
 800ab3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab40:	69fb      	ldr	r3, [r7, #28]
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3720      	adds	r7, #32
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800ab4a:	b580      	push	{r7, lr}
 800ab4c:	b088      	sub	sp, #32
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ab52:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800ab56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ab58:	2308      	movs	r3, #8
 800ab5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ab5c:	2340      	movs	r3, #64	@ 0x40
 800ab5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab60:	2300      	movs	r3, #0
 800ab62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ab64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab68:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ab6a:	f107 0308 	add.w	r3, r7, #8
 800ab6e:	4619      	mov	r1, r3
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f7ff fe67 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 fafa 	bl	800b170 <SDMMC_GetCmdResp7>
 800ab7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab7e:	69fb      	ldr	r3, [r7, #28]
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3720      	adds	r7, #32
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}

0800ab88 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b088      	sub	sp, #32
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ab96:	2337      	movs	r3, #55	@ 0x37
 800ab98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ab9a:	2340      	movs	r3, #64	@ 0x40
 800ab9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aba2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aba6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aba8:	f107 0308 	add.w	r3, r7, #8
 800abac:	4619      	mov	r1, r3
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f7ff fe48 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800abb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800abb8:	2137      	movs	r1, #55	@ 0x37
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 f8ee 	bl	800ad9c <SDMMC_GetCmdResp1>
 800abc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abc2:	69fb      	ldr	r3, [r7, #28]
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	3720      	adds	r7, #32
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}

0800abcc <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b088      	sub	sp, #32
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
 800abd4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800abd6:	683a      	ldr	r2, [r7, #0]
 800abd8:	4b0d      	ldr	r3, [pc, #52]	@ (800ac10 <SDMMC_CmdAppOperCommand+0x44>)
 800abda:	4313      	orrs	r3, r2
 800abdc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800abde:	2329      	movs	r3, #41	@ 0x29
 800abe0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800abe2:	2340      	movs	r3, #64	@ 0x40
 800abe4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800abe6:	2300      	movs	r3, #0
 800abe8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800abea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800abee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800abf0:	f107 0308 	add.w	r3, r7, #8
 800abf4:	4619      	mov	r1, r3
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f7ff fe24 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f000 fa03 	bl	800b008 <SDMMC_GetCmdResp3>
 800ac02:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac04:	69fb      	ldr	r3, [r7, #28]
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3720      	adds	r7, #32
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	bf00      	nop
 800ac10:	80100000 	.word	0x80100000

0800ac14 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b088      	sub	sp, #32
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ac22:	2306      	movs	r3, #6
 800ac24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ac26:	2340      	movs	r3, #64	@ 0x40
 800ac28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac34:	f107 0308 	add.w	r3, r7, #8
 800ac38:	4619      	mov	r1, r3
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f7ff fe02 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800ac40:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac44:	2106      	movs	r1, #6
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f000 f8a8 	bl	800ad9c <SDMMC_GetCmdResp1>
 800ac4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac4e:	69fb      	ldr	r3, [r7, #28]
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3720      	adds	r7, #32
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}

0800ac58 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b088      	sub	sp, #32
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800ac60:	2300      	movs	r3, #0
 800ac62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800ac64:	2333      	movs	r3, #51	@ 0x33
 800ac66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ac68:	2340      	movs	r3, #64	@ 0x40
 800ac6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac76:	f107 0308 	add.w	r3, r7, #8
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f7ff fde1 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800ac82:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac86:	2133      	movs	r1, #51	@ 0x33
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 f887 	bl	800ad9c <SDMMC_GetCmdResp1>
 800ac8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac90:	69fb      	ldr	r3, [r7, #28]
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	3720      	adds	r7, #32
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}

0800ac9a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800ac9a:	b580      	push	{r7, lr}
 800ac9c:	b088      	sub	sp, #32
 800ac9e:	af00      	add	r7, sp, #0
 800aca0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800aca2:	2300      	movs	r3, #0
 800aca4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800aca6:	2302      	movs	r3, #2
 800aca8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800acaa:	23c0      	movs	r3, #192	@ 0xc0
 800acac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800acae:	2300      	movs	r3, #0
 800acb0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800acb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acb6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800acb8:	f107 0308 	add.w	r3, r7, #8
 800acbc:	4619      	mov	r1, r3
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f7ff fdc0 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 f957 	bl	800af78 <SDMMC_GetCmdResp2>
 800acca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800accc:	69fb      	ldr	r3, [r7, #28]
}
 800acce:	4618      	mov	r0, r3
 800acd0:	3720      	adds	r7, #32
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}

0800acd6 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800acd6:	b580      	push	{r7, lr}
 800acd8:	b088      	sub	sp, #32
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
 800acde:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ace4:	2309      	movs	r3, #9
 800ace6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ace8:	23c0      	movs	r3, #192	@ 0xc0
 800acea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800acec:	2300      	movs	r3, #0
 800acee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800acf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acf4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800acf6:	f107 0308 	add.w	r3, r7, #8
 800acfa:	4619      	mov	r1, r3
 800acfc:	6878      	ldr	r0, [r7, #4]
 800acfe:	f7ff fda1 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 f938 	bl	800af78 <SDMMC_GetCmdResp2>
 800ad08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad0a:	69fb      	ldr	r3, [r7, #28]
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3720      	adds	r7, #32
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b088      	sub	sp, #32
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ad22:	2303      	movs	r3, #3
 800ad24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad26:	2340      	movs	r3, #64	@ 0x40
 800ad28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad34:	f107 0308 	add.w	r3, r7, #8
 800ad38:	4619      	mov	r1, r3
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f7ff fd82 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ad40:	683a      	ldr	r2, [r7, #0]
 800ad42:	2103      	movs	r1, #3
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f000 f99d 	bl	800b084 <SDMMC_GetCmdResp6>
 800ad4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad4c:	69fb      	ldr	r3, [r7, #28]
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3720      	adds	r7, #32
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}

0800ad56 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ad56:	b580      	push	{r7, lr}
 800ad58:	b088      	sub	sp, #32
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	6078      	str	r0, [r7, #4]
 800ad5e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ad64:	230d      	movs	r3, #13
 800ad66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad68:	2340      	movs	r3, #64	@ 0x40
 800ad6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad76:	f107 0308 	add.w	r3, r7, #8
 800ad7a:	4619      	mov	r1, r3
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f7ff fd61 	bl	800a844 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800ad82:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad86:	210d      	movs	r1, #13
 800ad88:	6878      	ldr	r0, [r7, #4]
 800ad8a:	f000 f807 	bl	800ad9c <SDMMC_GetCmdResp1>
 800ad8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad90:	69fb      	ldr	r3, [r7, #28]
}
 800ad92:	4618      	mov	r0, r3
 800ad94:	3720      	adds	r7, #32
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}
	...

0800ad9c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b088      	sub	sp, #32
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	60f8      	str	r0, [r7, #12]
 800ada4:	460b      	mov	r3, r1
 800ada6:	607a      	str	r2, [r7, #4]
 800ada8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800adaa:	4b70      	ldr	r3, [pc, #448]	@ (800af6c <SDMMC_GetCmdResp1+0x1d0>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4a70      	ldr	r2, [pc, #448]	@ (800af70 <SDMMC_GetCmdResp1+0x1d4>)
 800adb0:	fba2 2303 	umull	r2, r3, r2, r3
 800adb4:	0a5a      	lsrs	r2, r3, #9
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	fb02 f303 	mul.w	r3, r2, r3
 800adbc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800adbe:	69fb      	ldr	r3, [r7, #28]
 800adc0:	1e5a      	subs	r2, r3, #1
 800adc2:	61fa      	str	r2, [r7, #28]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d102      	bne.n	800adce <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800adc8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800adcc:	e0c9      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800add2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800add4:	69bb      	ldr	r3, [r7, #24]
 800add6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800adda:	2b00      	cmp	r3, #0
 800addc:	d0ef      	beq.n	800adbe <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d1ea      	bne.n	800adbe <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adec:	f003 0304 	and.w	r3, r3, #4
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d004      	beq.n	800adfe <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2204      	movs	r2, #4
 800adf8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800adfa:	2304      	movs	r3, #4
 800adfc:	e0b1      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae02:	f003 0301 	and.w	r3, r3, #1
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d004      	beq.n	800ae14 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ae10:	2301      	movs	r3, #1
 800ae12:	e0a6      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	22c5      	movs	r2, #197	@ 0xc5
 800ae18:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ae1a:	68f8      	ldr	r0, [r7, #12]
 800ae1c:	f7ff fd3c 	bl	800a898 <SDMMC_GetCommandResponse>
 800ae20:	4603      	mov	r3, r0
 800ae22:	461a      	mov	r2, r3
 800ae24:	7afb      	ldrb	r3, [r7, #11]
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d001      	beq.n	800ae2e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	e099      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ae2e:	2100      	movs	r1, #0
 800ae30:	68f8      	ldr	r0, [r7, #12]
 800ae32:	f7ff fd3e 	bl	800a8b2 <SDMMC_GetResponse>
 800ae36:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ae38:	697a      	ldr	r2, [r7, #20]
 800ae3a:	4b4e      	ldr	r3, [pc, #312]	@ (800af74 <SDMMC_GetCmdResp1+0x1d8>)
 800ae3c:	4013      	ands	r3, r2
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d101      	bne.n	800ae46 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800ae42:	2300      	movs	r3, #0
 800ae44:	e08d      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	da02      	bge.n	800ae52 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ae4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ae50:	e087      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ae52:	697b      	ldr	r3, [r7, #20]
 800ae54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d001      	beq.n	800ae60 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ae5c:	2340      	movs	r3, #64	@ 0x40
 800ae5e:	e080      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d001      	beq.n	800ae6e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ae6a:	2380      	movs	r3, #128	@ 0x80
 800ae6c:	e079      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d002      	beq.n	800ae7e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ae78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ae7c:	e071      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d002      	beq.n	800ae8e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ae88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ae8c:	e069      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d002      	beq.n	800ae9e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ae98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae9c:	e061      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d002      	beq.n	800aeae <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800aea8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800aeac:	e059      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d002      	beq.n	800aebe <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800aeb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800aebc:	e051      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800aebe:	697b      	ldr	r3, [r7, #20]
 800aec0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d002      	beq.n	800aece <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800aec8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800aecc:	e049      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d002      	beq.n	800aede <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800aed8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800aedc:	e041      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d002      	beq.n	800aeee <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800aee8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aeec:	e039      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d002      	beq.n	800aefe <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800aef8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800aefc:	e031      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af04:	2b00      	cmp	r3, #0
 800af06:	d002      	beq.n	800af0e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800af08:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800af0c:	e029      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af14:	2b00      	cmp	r3, #0
 800af16:	d002      	beq.n	800af1e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800af18:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800af1c:	e021      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af24:	2b00      	cmp	r3, #0
 800af26:	d002      	beq.n	800af2e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800af28:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800af2c:	e019      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af34:	2b00      	cmp	r3, #0
 800af36:	d002      	beq.n	800af3e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800af38:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800af3c:	e011      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800af44:	2b00      	cmp	r3, #0
 800af46:	d002      	beq.n	800af4e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800af48:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800af4c:	e009      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	f003 0308 	and.w	r3, r3, #8
 800af54:	2b00      	cmp	r3, #0
 800af56:	d002      	beq.n	800af5e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800af58:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800af5c:	e001      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800af5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800af62:	4618      	mov	r0, r3
 800af64:	3720      	adds	r7, #32
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}
 800af6a:	bf00      	nop
 800af6c:	20000000 	.word	0x20000000
 800af70:	10624dd3 	.word	0x10624dd3
 800af74:	fdffe008 	.word	0xfdffe008

0800af78 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800af78:	b480      	push	{r7}
 800af7a:	b085      	sub	sp, #20
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800af80:	4b1f      	ldr	r3, [pc, #124]	@ (800b000 <SDMMC_GetCmdResp2+0x88>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	4a1f      	ldr	r2, [pc, #124]	@ (800b004 <SDMMC_GetCmdResp2+0x8c>)
 800af86:	fba2 2303 	umull	r2, r3, r2, r3
 800af8a:	0a5b      	lsrs	r3, r3, #9
 800af8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af90:	fb02 f303 	mul.w	r3, r2, r3
 800af94:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	1e5a      	subs	r2, r3, #1
 800af9a:	60fa      	str	r2, [r7, #12]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d102      	bne.n	800afa6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800afa0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800afa4:	e026      	b.n	800aff4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afaa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d0ef      	beq.n	800af96 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d1ea      	bne.n	800af96 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afc4:	f003 0304 	and.w	r3, r3, #4
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d004      	beq.n	800afd6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2204      	movs	r2, #4
 800afd0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800afd2:	2304      	movs	r3, #4
 800afd4:	e00e      	b.n	800aff4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afda:	f003 0301 	and.w	r3, r3, #1
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d004      	beq.n	800afec <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	2201      	movs	r2, #1
 800afe6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800afe8:	2301      	movs	r3, #1
 800afea:	e003      	b.n	800aff4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	22c5      	movs	r2, #197	@ 0xc5
 800aff0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800aff2:	2300      	movs	r3, #0
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3714      	adds	r7, #20
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr
 800b000:	20000000 	.word	0x20000000
 800b004:	10624dd3 	.word	0x10624dd3

0800b008 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800b008:	b480      	push	{r7}
 800b00a:	b085      	sub	sp, #20
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b010:	4b1a      	ldr	r3, [pc, #104]	@ (800b07c <SDMMC_GetCmdResp3+0x74>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	4a1a      	ldr	r2, [pc, #104]	@ (800b080 <SDMMC_GetCmdResp3+0x78>)
 800b016:	fba2 2303 	umull	r2, r3, r2, r3
 800b01a:	0a5b      	lsrs	r3, r3, #9
 800b01c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b020:	fb02 f303 	mul.w	r3, r2, r3
 800b024:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	1e5a      	subs	r2, r3, #1
 800b02a:	60fa      	str	r2, [r7, #12]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d102      	bne.n	800b036 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b030:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b034:	e01b      	b.n	800b06e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b03a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b042:	2b00      	cmp	r3, #0
 800b044:	d0ef      	beq.n	800b026 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d1ea      	bne.n	800b026 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b054:	f003 0304 	and.w	r3, r3, #4
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d004      	beq.n	800b066 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2204      	movs	r2, #4
 800b060:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b062:	2304      	movs	r3, #4
 800b064:	e003      	b.n	800b06e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	22c5      	movs	r2, #197	@ 0xc5
 800b06a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b06c:	2300      	movs	r3, #0
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3714      	adds	r7, #20
 800b072:	46bd      	mov	sp, r7
 800b074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b078:	4770      	bx	lr
 800b07a:	bf00      	nop
 800b07c:	20000000 	.word	0x20000000
 800b080:	10624dd3 	.word	0x10624dd3

0800b084 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b088      	sub	sp, #32
 800b088:	af00      	add	r7, sp, #0
 800b08a:	60f8      	str	r0, [r7, #12]
 800b08c:	460b      	mov	r3, r1
 800b08e:	607a      	str	r2, [r7, #4]
 800b090:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b092:	4b35      	ldr	r3, [pc, #212]	@ (800b168 <SDMMC_GetCmdResp6+0xe4>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	4a35      	ldr	r2, [pc, #212]	@ (800b16c <SDMMC_GetCmdResp6+0xe8>)
 800b098:	fba2 2303 	umull	r2, r3, r2, r3
 800b09c:	0a5b      	lsrs	r3, r3, #9
 800b09e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0a2:	fb02 f303 	mul.w	r3, r2, r3
 800b0a6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	1e5a      	subs	r2, r3, #1
 800b0ac:	61fa      	str	r2, [r7, #28]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d102      	bne.n	800b0b8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b0b2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b0b6:	e052      	b.n	800b15e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0bc:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b0be:	69bb      	ldr	r3, [r7, #24]
 800b0c0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d0ef      	beq.n	800b0a8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b0c8:	69bb      	ldr	r3, [r7, #24]
 800b0ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d1ea      	bne.n	800b0a8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0d6:	f003 0304 	and.w	r3, r3, #4
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d004      	beq.n	800b0e8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	2204      	movs	r2, #4
 800b0e2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b0e4:	2304      	movs	r3, #4
 800b0e6:	e03a      	b.n	800b15e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0ec:	f003 0301 	and.w	r3, r3, #1
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d004      	beq.n	800b0fe <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2201      	movs	r2, #1
 800b0f8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	e02f      	b.n	800b15e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b0fe:	68f8      	ldr	r0, [r7, #12]
 800b100:	f7ff fbca 	bl	800a898 <SDMMC_GetCommandResponse>
 800b104:	4603      	mov	r3, r0
 800b106:	461a      	mov	r2, r3
 800b108:	7afb      	ldrb	r3, [r7, #11]
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d001      	beq.n	800b112 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b10e:	2301      	movs	r3, #1
 800b110:	e025      	b.n	800b15e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	22c5      	movs	r2, #197	@ 0xc5
 800b116:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b118:	2100      	movs	r1, #0
 800b11a:	68f8      	ldr	r0, [r7, #12]
 800b11c:	f7ff fbc9 	bl	800a8b2 <SDMMC_GetResponse>
 800b120:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d106      	bne.n	800b13a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	0c1b      	lsrs	r3, r3, #16
 800b130:	b29a      	uxth	r2, r3
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b136:	2300      	movs	r3, #0
 800b138:	e011      	b.n	800b15e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b13a:	697b      	ldr	r3, [r7, #20]
 800b13c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b140:	2b00      	cmp	r3, #0
 800b142:	d002      	beq.n	800b14a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b144:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b148:	e009      	b.n	800b15e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b150:	2b00      	cmp	r3, #0
 800b152:	d002      	beq.n	800b15a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b158:	e001      	b.n	800b15e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b15a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3720      	adds	r7, #32
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
 800b166:	bf00      	nop
 800b168:	20000000 	.word	0x20000000
 800b16c:	10624dd3 	.word	0x10624dd3

0800b170 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800b170:	b480      	push	{r7}
 800b172:	b085      	sub	sp, #20
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b178:	4b22      	ldr	r3, [pc, #136]	@ (800b204 <SDMMC_GetCmdResp7+0x94>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	4a22      	ldr	r2, [pc, #136]	@ (800b208 <SDMMC_GetCmdResp7+0x98>)
 800b17e:	fba2 2303 	umull	r2, r3, r2, r3
 800b182:	0a5b      	lsrs	r3, r3, #9
 800b184:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b188:	fb02 f303 	mul.w	r3, r2, r3
 800b18c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	1e5a      	subs	r2, r3, #1
 800b192:	60fa      	str	r2, [r7, #12]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d102      	bne.n	800b19e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b198:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b19c:	e02c      	b.n	800b1f8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1a2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d0ef      	beq.n	800b18e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d1ea      	bne.n	800b18e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1bc:	f003 0304 	and.w	r3, r3, #4
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d004      	beq.n	800b1ce <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2204      	movs	r2, #4
 800b1c8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b1ca:	2304      	movs	r3, #4
 800b1cc:	e014      	b.n	800b1f8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1d2:	f003 0301 	and.w	r3, r3, #1
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d004      	beq.n	800b1e4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2201      	movs	r2, #1
 800b1de:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	e009      	b.n	800b1f8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d002      	beq.n	800b1f6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2240      	movs	r2, #64	@ 0x40
 800b1f4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b1f6:	2300      	movs	r3, #0
  
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	3714      	adds	r7, #20
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr
 800b204:	20000000 	.word	0x20000000
 800b208:	10624dd3 	.word	0x10624dd3

0800b20c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800b20c:	b480      	push	{r7}
 800b20e:	b085      	sub	sp, #20
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b214:	4b11      	ldr	r3, [pc, #68]	@ (800b25c <SDMMC_GetCmdError+0x50>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	4a11      	ldr	r2, [pc, #68]	@ (800b260 <SDMMC_GetCmdError+0x54>)
 800b21a:	fba2 2303 	umull	r2, r3, r2, r3
 800b21e:	0a5b      	lsrs	r3, r3, #9
 800b220:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b224:	fb02 f303 	mul.w	r3, r2, r3
 800b228:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	1e5a      	subs	r2, r3, #1
 800b22e:	60fa      	str	r2, [r7, #12]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d102      	bne.n	800b23a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b234:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b238:	e009      	b.n	800b24e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b23e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b242:	2b00      	cmp	r3, #0
 800b244:	d0f1      	beq.n	800b22a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	22c5      	movs	r2, #197	@ 0xc5
 800b24a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800b24c:	2300      	movs	r3, #0
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3714      	adds	r7, #20
 800b252:	46bd      	mov	sp, r7
 800b254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b258:	4770      	bx	lr
 800b25a:	bf00      	nop
 800b25c:	20000000 	.word	0x20000000
 800b260:	10624dd3 	.word	0x10624dd3

0800b264 <ethernet_init>:
 * @param mul_ip Pointer to multicast IP address.
 * @param mul_port Multicast port number.
 * @param port Local port number.
 */
void ethernet_init(void)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	af00      	add	r7, sp, #0
  do
  {
    // Reset hw w5500
    SET_BIT(GPIOC->BSRR, GPIO_BSRR_BR5); // W5500 pin reset to low state
 800b268:	4b20      	ldr	r3, [pc, #128]	@ (800b2ec <ethernet_init+0x88>)
 800b26a:	699b      	ldr	r3, [r3, #24]
 800b26c:	4a1f      	ldr	r2, [pc, #124]	@ (800b2ec <ethernet_init+0x88>)
 800b26e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b272:	6193      	str	r3, [r2, #24]
    ethernet_delay(100);
 800b274:	2064      	movs	r0, #100	@ 0x64
 800b276:	f7f6 fd26 	bl	8001cc6 <ethernet_delay>
    SET_BIT(GPIOC->BSRR, GPIO_BSRR_BS5); // W5500 pin reset to high state
 800b27a:	4b1c      	ldr	r3, [pc, #112]	@ (800b2ec <ethernet_init+0x88>)
 800b27c:	699b      	ldr	r3, [r3, #24]
 800b27e:	4a1b      	ldr	r2, [pc, #108]	@ (800b2ec <ethernet_init+0x88>)
 800b280:	f043 0320 	orr.w	r3, r3, #32
 800b284:	6193      	str	r3, [r2, #24]
    ethernet_delay(2000);
 800b286:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b28a:	f7f6 fd1c 	bl	8001cc6 <ethernet_delay>
  } while (w5500_get_phylink() != PHY_LINK_ON);
 800b28e:	f001 f926 	bl	800c4de <w5500_get_phylink>
 800b292:	4603      	mov	r3, r0
 800b294:	2b01      	cmp	r3, #1
 800b296:	d1e7      	bne.n	800b268 <ethernet_init+0x4>

  // Perform software reset and initialize W5500 module with buffer sizes
  w5500_init(tx_buf_size, rx_buf_size);
 800b298:	4915      	ldr	r1, [pc, #84]	@ (800b2f0 <ethernet_init+0x8c>)
 800b29a:	4816      	ldr	r0, [pc, #88]	@ (800b2f4 <ethernet_init+0x90>)
 800b29c:	f001 f8f8 	bl	800c490 <w5500_init>

  // Set MAC address and configure EXTI interrupt priority for W5500 interrupt pin
  if (dev_addr_get() == DEV_ADDR_A) // DEV_ADDR_A
 800b2a0:	f7f7 ff8e 	bl	80031c0 <dev_addr_get>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d109      	bne.n	800b2be <ethernet_init+0x5a>
  {
    w5500_net_info.ip[3] = 101;
 800b2aa:	4b13      	ldr	r3, [pc, #76]	@ (800b2f8 <ethernet_init+0x94>)
 800b2ac:	2265      	movs	r2, #101	@ 0x65
 800b2ae:	725a      	strb	r2, [r3, #9]
    w5500_net_info.mac[5] = 101;
 800b2b0:	4b11      	ldr	r3, [pc, #68]	@ (800b2f8 <ethernet_init+0x94>)
 800b2b2:	2265      	movs	r2, #101	@ 0x65
 800b2b4:	715a      	strb	r2, [r3, #5]
    ip_dest[3] = 102;
 800b2b6:	4b11      	ldr	r3, [pc, #68]	@ (800b2fc <ethernet_init+0x98>)
 800b2b8:	2266      	movs	r2, #102	@ 0x66
 800b2ba:	70da      	strb	r2, [r3, #3]
 800b2bc:	e008      	b.n	800b2d0 <ethernet_init+0x6c>
  }
  else // DEV_ADDR_B
  {
    w5500_net_info.ip[3] = 102;
 800b2be:	4b0e      	ldr	r3, [pc, #56]	@ (800b2f8 <ethernet_init+0x94>)
 800b2c0:	2266      	movs	r2, #102	@ 0x66
 800b2c2:	725a      	strb	r2, [r3, #9]
    w5500_net_info.mac[5] = 102;
 800b2c4:	4b0c      	ldr	r3, [pc, #48]	@ (800b2f8 <ethernet_init+0x94>)
 800b2c6:	2266      	movs	r2, #102	@ 0x66
 800b2c8:	715a      	strb	r2, [r3, #5]
    ip_dest[3] = 101;
 800b2ca:	4b0c      	ldr	r3, [pc, #48]	@ (800b2fc <ethernet_init+0x98>)
 800b2cc:	2265      	movs	r2, #101	@ 0x65
 800b2ce:	70da      	strb	r2, [r3, #3]
  }
  w5500_set_shar(w5500_net_info.mac);
 800b2d0:	4809      	ldr	r0, [pc, #36]	@ (800b2f8 <ethernet_init+0x94>)
 800b2d2:	f000 fe6a 	bl	800bfaa <w5500_set_shar>
  // Configure network settings
  w5500_set_sipr(w5500_net_info.ip);
 800b2d6:	480a      	ldr	r0, [pc, #40]	@ (800b300 <ethernet_init+0x9c>)
 800b2d8:	f000 fe83 	bl	800bfe2 <w5500_set_sipr>
  w5500_set_gar(w5500_net_info.gw);
 800b2dc:	4809      	ldr	r0, [pc, #36]	@ (800b304 <ethernet_init+0xa0>)
 800b2de:	f000 fe2c 	bl	800bf3a <w5500_set_gar>
  w5500_set_subr(w5500_net_info.sn);
 800b2e2:	4809      	ldr	r0, [pc, #36]	@ (800b308 <ethernet_init+0xa4>)
 800b2e4:	f000 fe45 	bl	800bf72 <w5500_set_subr>
}
 800b2e8:	bf00      	nop
 800b2ea:	bd80      	pop	{r7, pc}
 800b2ec:	40020800 	.word	0x40020800
 800b2f0:	20000050 	.word	0x20000050
 800b2f4:	20000048 	.word	0x20000048
 800b2f8:	20000030 	.word	0x20000030
 800b2fc:	2000002c 	.word	0x2000002c
 800b300:	20000036 	.word	0x20000036
 800b304:	2000003e 	.word	0x2000003e
 800b308:	2000003a 	.word	0x2000003a

0800b30c <udp_socket_open>:
 * configures it for UDP communication with multicast IP and port, sets up
 * necessary configurations including multicast MAC address, socket mode,
 * and interrupt masks.
 */
void udp_socket_open(void)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b082      	sub	sp, #8
 800b310:	af00      	add	r7, sp, #0
  int32_t ret;

  if (w5500_get_sn_sr(UDP_SOCKET) == SOCK_CLOSED)
 800b312:	2000      	movs	r0, #0
 800b314:	f000 ff2d 	bl	800c172 <w5500_get_sn_sr>
 800b318:	4603      	mov	r3, r0
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d116      	bne.n	800b34c <udp_socket_open+0x40>
  {
    if ((ret = socket(UDP_SOCKET, Sn_MR_UDP, UDP_PORT, 0x00)) != UDP_SOCKET)
 800b31e:	2300      	movs	r3, #0
 800b320:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b324:	2102      	movs	r1, #2
 800b326:	2000      	movs	r0, #0
 800b328:	f000 f862 	bl	800b3f0 <socket>
 800b32c:	4603      	mov	r3, r0
 800b32e:	607b      	str	r3, [r7, #4]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d10a      	bne.n	800b34c <udp_socket_open+0x40>
    {
    }
    else
    {
      w5500_set_simr(1 << UDP_SOCKET);
 800b336:	2001      	movs	r0, #1
 800b338:	f000 fe6f 	bl	800c01a <w5500_set_simr>
      w5500_set_sn_imr(UDP_SOCKET, SOCKET_INT_RECV);
 800b33c:	2104      	movs	r1, #4
 800b33e:	2000      	movs	r0, #0
 800b340:	f000 feff 	bl	800c142 <w5500_set_sn_imr>
      w5500_set_sn_ir(UDP_SOCKET, SOCKET_INT_RECV);
 800b344:	2104      	movs	r1, #4
 800b346:	2000      	movs	r0, #0
 800b348:	f000 fed0 	bl	800c0ec <w5500_set_sn_ir>
    }
  }
}
 800b34c:	bf00      	nop
 800b34e:	3708      	adds	r7, #8
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <udp_socket_send>:
 *
 * @param data Pointer to the data to be sent.
 * @param len Length of the data to be sent.
 */
void udp_socket_send(uint8_t *data, uint16_t len)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b084      	sub	sp, #16
 800b358:	af02      	add	r7, sp, #8
 800b35a:	6078      	str	r0, [r7, #4]
 800b35c:	460b      	mov	r3, r1
 800b35e:	807b      	strh	r3, [r7, #2]
  if (w5500_get_phylink() == PHY_LINK_ON)
 800b360:	f001 f8bd 	bl	800c4de <w5500_get_phylink>
 800b364:	4603      	mov	r3, r0
 800b366:	2b01      	cmp	r3, #1
 800b368:	d10e      	bne.n	800b388 <udp_socket_send+0x34>
  {
    // Check if DHCP is enabled in the network info
    if (w5500_get_sn_sr(UDP_SOCKET) == SOCK_UDP)
 800b36a:	2000      	movs	r0, #0
 800b36c:	f000 ff01 	bl	800c172 <w5500_get_sn_sr>
 800b370:	4603      	mov	r3, r0
 800b372:	2b22      	cmp	r3, #34	@ 0x22
 800b374:	d108      	bne.n	800b388 <udp_socket_send+0x34>
    {
      // Send data to the multicast IP and port
      sendto(UDP_SOCKET, data, len, ip_dest, UDP_PORT);
 800b376:	887a      	ldrh	r2, [r7, #2]
 800b378:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800b37c:	9300      	str	r3, [sp, #0]
 800b37e:	4b04      	ldr	r3, [pc, #16]	@ (800b390 <udp_socket_send+0x3c>)
 800b380:	6879      	ldr	r1, [r7, #4]
 800b382:	2000      	movs	r0, #0
 800b384:	f000 f968 	bl	800b658 <sendto>
    }
  }
}
 800b388:	bf00      	nop
 800b38a:	3708      	adds	r7, #8
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}
 800b390:	2000002c 	.word	0x2000002c

0800b394 <udp_socket_receive>:
 * @brief
 * @param data
 * @param len
 */
uint16_t udp_socket_receive(uint8_t *data)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b088      	sub	sp, #32
 800b398:	af02      	add	r7, sp, #8
 800b39a:	6078      	str	r0, [r7, #4]
  uint16_t pack_len = 0;
 800b39c:	2300      	movs	r3, #0
 800b39e:	82fb      	strh	r3, [r7, #22]
  uint16_t size = 0;
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	82bb      	strh	r3, [r7, #20]
  uint8_t destip[4];
  uint16_t destport;

  if ((size = w5500_get_sn_rx_rsr(UDP_SOCKET)) > 0)
 800b3a4:	2000      	movs	r0, #0
 800b3a6:	f000 fce7 	bl	800bd78 <w5500_get_sn_rx_rsr>
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	82bb      	strh	r3, [r7, #20]
 800b3ae:	8abb      	ldrh	r3, [r7, #20]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d013      	beq.n	800b3dc <udp_socket_receive+0x48>
  {
    if (size > DATA_BUF_SIZE)
 800b3b4:	8abb      	ldrh	r3, [r7, #20]
 800b3b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3ba:	d902      	bls.n	800b3c2 <udp_socket_receive+0x2e>
    {
      size = DATA_BUF_SIZE;
 800b3bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b3c0:	82bb      	strh	r3, [r7, #20]
    }
    pack_len = recvfrom(UDP_SOCKET, data, size, destip, (uint16_t *)&destport);
 800b3c2:	f107 0110 	add.w	r1, r7, #16
 800b3c6:	8aba      	ldrh	r2, [r7, #20]
 800b3c8:	f107 030e 	add.w	r3, r7, #14
 800b3cc:	9300      	str	r3, [sp, #0]
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	6879      	ldr	r1, [r7, #4]
 800b3d2:	2000      	movs	r0, #0
 800b3d4:	f000 fa24 	bl	800b820 <recvfrom>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	82fb      	strh	r3, [r7, #22]
  }

  w5500_set_sn_ir(UDP_SOCKET, SOCKET_INT_RECV);
 800b3dc:	2104      	movs	r1, #4
 800b3de:	2000      	movs	r0, #0
 800b3e0:	f000 fe84 	bl	800c0ec <w5500_set_sn_ir>

  return pack_len;
 800b3e4:	8afb      	ldrh	r3, [r7, #22]
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3718      	adds	r7, #24
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
	...

0800b3f0 <socket>:
 * @param port
 * @param flag
 * @return
 */
int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 800b3f0:	b590      	push	{r4, r7, lr}
 800b3f2:	b085      	sub	sp, #20
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	4604      	mov	r4, r0
 800b3f8:	4608      	mov	r0, r1
 800b3fa:	4611      	mov	r1, r2
 800b3fc:	461a      	mov	r2, r3
 800b3fe:	4623      	mov	r3, r4
 800b400:	71fb      	strb	r3, [r7, #7]
 800b402:	4603      	mov	r3, r0
 800b404:	71bb      	strb	r3, [r7, #6]
 800b406:	460b      	mov	r3, r1
 800b408:	80bb      	strh	r3, [r7, #4]
 800b40a:	4613      	mov	r3, r2
 800b40c:	70fb      	strb	r3, [r7, #3]
  CHECK_SOCKNUM();
 800b40e:	79fb      	ldrb	r3, [r7, #7]
 800b410:	2b08      	cmp	r3, #8
 800b412:	d902      	bls.n	800b41a <socket+0x2a>
 800b414:	f04f 33ff 	mov.w	r3, #4294967295
 800b418:	e0b7      	b.n	800b58a <socket+0x19a>
  switch (protocol)
 800b41a:	79bb      	ldrb	r3, [r7, #6]
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d005      	beq.n	800b42c <socket+0x3c>
 800b420:	2b00      	cmp	r3, #0
 800b422:	dd0e      	ble.n	800b442 <socket+0x52>
 800b424:	3b02      	subs	r3, #2
 800b426:	2b02      	cmp	r3, #2
 800b428:	d80b      	bhi.n	800b442 <socket+0x52>
    w5500_get_sipr((uint8_t *)&taddr);
    if (taddr == 0) return SOCKERR_SOCKINIT;
    break;
  case Sn_MR_UDP:
  case Sn_MR_MACRAW:
  case Sn_MR_IPRAW: break;
 800b42a:	e00e      	b.n	800b44a <socket+0x5a>
    w5500_get_sipr((uint8_t *)&taddr);
 800b42c:	f107 030c 	add.w	r3, r7, #12
 800b430:	4618      	mov	r0, r3
 800b432:	f000 fde4 	bl	800bffe <w5500_get_sipr>
    if (taddr == 0) return SOCKERR_SOCKINIT;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d105      	bne.n	800b448 <socket+0x58>
 800b43c:	f06f 0302 	mvn.w	r3, #2
 800b440:	e0a3      	b.n	800b58a <socket+0x19a>
  default: return SOCKERR_SOCKMODE;
 800b442:	f06f 0304 	mvn.w	r3, #4
 800b446:	e0a0      	b.n	800b58a <socket+0x19a>
    break;
 800b448:	bf00      	nop
  }
  if ((flag & 0x04) != 0)
 800b44a:	78fb      	ldrb	r3, [r7, #3]
 800b44c:	f003 0304 	and.w	r3, r3, #4
 800b450:	2b00      	cmp	r3, #0
 800b452:	d002      	beq.n	800b45a <socket+0x6a>
  {
    return SOCKERR_SOCKFLAG;
 800b454:	f06f 0305 	mvn.w	r3, #5
 800b458:	e097      	b.n	800b58a <socket+0x19a>
  }

  if (flag != 0)
 800b45a:	78fb      	ldrb	r3, [r7, #3]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d028      	beq.n	800b4b2 <socket+0xc2>
  {
    switch (protocol)
 800b460:	79bb      	ldrb	r3, [r7, #6]
 800b462:	2b01      	cmp	r3, #1
 800b464:	d002      	beq.n	800b46c <socket+0x7c>
 800b466:	2b02      	cmp	r3, #2
 800b468:	d008      	beq.n	800b47c <socket+0x8c>
      if (flag & SF_UNI_BLOCK)
      {
        if ((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      }
      break;
    default: break;
 800b46a:	e022      	b.n	800b4b2 <socket+0xc2>
      if ((flag & (SF_TCP_NODELAY | SF_IO_NONBLOCK)) == 0)
 800b46c:	78fb      	ldrb	r3, [r7, #3]
 800b46e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800b472:	2b00      	cmp	r3, #0
 800b474:	d11a      	bne.n	800b4ac <socket+0xbc>
        return SOCKERR_SOCKFLAG;
 800b476:	f06f 0305 	mvn.w	r3, #5
 800b47a:	e086      	b.n	800b58a <socket+0x19a>
      if (flag & SF_IGMP_VER2)
 800b47c:	78fb      	ldrb	r3, [r7, #3]
 800b47e:	f003 0320 	and.w	r3, r3, #32
 800b482:	2b00      	cmp	r3, #0
 800b484:	d006      	beq.n	800b494 <socket+0xa4>
        if ((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800b486:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	db02      	blt.n	800b494 <socket+0xa4>
 800b48e:	f06f 0305 	mvn.w	r3, #5
 800b492:	e07a      	b.n	800b58a <socket+0x19a>
      if (flag & SF_UNI_BLOCK)
 800b494:	78fb      	ldrb	r3, [r7, #3]
 800b496:	f003 0310 	and.w	r3, r3, #16
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d008      	beq.n	800b4b0 <socket+0xc0>
        if ((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800b49e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	db04      	blt.n	800b4b0 <socket+0xc0>
 800b4a6:	f06f 0305 	mvn.w	r3, #5
 800b4aa:	e06e      	b.n	800b58a <socket+0x19a>
      break;
 800b4ac:	bf00      	nop
 800b4ae:	e000      	b.n	800b4b2 <socket+0xc2>
      break;
 800b4b0:	bf00      	nop
    }
  }

  close(sn);
 800b4b2:	79fb      	ldrb	r3, [r7, #7]
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f000 f875 	bl	800b5a4 <close>
  w5500_set_sn_mr(sn, (protocol | (flag & 0xF0)));
 800b4ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b4be:	f023 030f 	bic.w	r3, r3, #15
 800b4c2:	b25a      	sxtb	r2, r3
 800b4c4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	b25b      	sxtb	r3, r3
 800b4cc:	b2da      	uxtb	r2, r3
 800b4ce:	79fb      	ldrb	r3, [r7, #7]
 800b4d0:	4611      	mov	r1, r2
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f000 fdb9 	bl	800c04a <w5500_set_sn_mr>

  if (!port)
 800b4d8:	88bb      	ldrh	r3, [r7, #4]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d102      	bne.n	800b4e4 <socket+0xf4>
  {
    port = DEFAULT_PORT;
 800b4de:	f240 736c 	movw	r3, #1900	@ 0x76c
 800b4e2:	80bb      	strh	r3, [r7, #4]
  }

  w5500_set_sn_port(sn, port);
 800b4e4:	88ba      	ldrh	r2, [r7, #4]
 800b4e6:	79fb      	ldrb	r3, [r7, #7]
 800b4e8:	4611      	mov	r1, r2
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f000 fe54 	bl	800c198 <w5500_set_sn_port>
  w5500_set_sn_cr(sn, Sn_CR_OPEN);
 800b4f0:	79fb      	ldrb	r3, [r7, #7]
 800b4f2:	2101      	movs	r1, #1
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	f000 fdce 	bl	800c096 <w5500_set_sn_cr>

  while (w5500_get_sn_cr(sn));
 800b4fa:	bf00      	nop
 800b4fc:	79fb      	ldrb	r3, [r7, #7]
 800b4fe:	4618      	mov	r0, r3
 800b500:	f000 fde1 	bl	800c0c6 <w5500_get_sn_cr>
 800b504:	4603      	mov	r3, r0
 800b506:	2b00      	cmp	r3, #0
 800b508:	d1f8      	bne.n	800b4fc <socket+0x10c>
  sock_io_mode &= ~(1 << sn);
 800b50a:	79fb      	ldrb	r3, [r7, #7]
 800b50c:	2201      	movs	r2, #1
 800b50e:	fa02 f303 	lsl.w	r3, r2, r3
 800b512:	b21b      	sxth	r3, r3
 800b514:	43db      	mvns	r3, r3
 800b516:	b21a      	sxth	r2, r3
 800b518:	4b1e      	ldr	r3, [pc, #120]	@ (800b594 <socket+0x1a4>)
 800b51a:	881b      	ldrh	r3, [r3, #0]
 800b51c:	b21b      	sxth	r3, r3
 800b51e:	4013      	ands	r3, r2
 800b520:	b21b      	sxth	r3, r3
 800b522:	b29a      	uxth	r2, r3
 800b524:	4b1b      	ldr	r3, [pc, #108]	@ (800b594 <socket+0x1a4>)
 800b526:	801a      	strh	r2, [r3, #0]
  sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 800b528:	78fb      	ldrb	r3, [r7, #3]
 800b52a:	f003 0201 	and.w	r2, r3, #1
 800b52e:	79fb      	ldrb	r3, [r7, #7]
 800b530:	fa02 f303 	lsl.w	r3, r2, r3
 800b534:	b21a      	sxth	r2, r3
 800b536:	4b17      	ldr	r3, [pc, #92]	@ (800b594 <socket+0x1a4>)
 800b538:	881b      	ldrh	r3, [r3, #0]
 800b53a:	b21b      	sxth	r3, r3
 800b53c:	4313      	orrs	r3, r2
 800b53e:	b21b      	sxth	r3, r3
 800b540:	b29a      	uxth	r2, r3
 800b542:	4b14      	ldr	r3, [pc, #80]	@ (800b594 <socket+0x1a4>)
 800b544:	801a      	strh	r2, [r3, #0]
  sock_is_sending &= ~(1 << sn);
 800b546:	79fb      	ldrb	r3, [r7, #7]
 800b548:	2201      	movs	r2, #1
 800b54a:	fa02 f303 	lsl.w	r3, r2, r3
 800b54e:	b21b      	sxth	r3, r3
 800b550:	43db      	mvns	r3, r3
 800b552:	b21a      	sxth	r2, r3
 800b554:	4b10      	ldr	r3, [pc, #64]	@ (800b598 <socket+0x1a8>)
 800b556:	881b      	ldrh	r3, [r3, #0]
 800b558:	b21b      	sxth	r3, r3
 800b55a:	4013      	ands	r3, r2
 800b55c:	b21b      	sxth	r3, r3
 800b55e:	b29a      	uxth	r2, r3
 800b560:	4b0d      	ldr	r3, [pc, #52]	@ (800b598 <socket+0x1a8>)
 800b562:	801a      	strh	r2, [r3, #0]
  sock_remained_size[sn] = 0;
 800b564:	79fb      	ldrb	r3, [r7, #7]
 800b566:	4a0d      	ldr	r2, [pc, #52]	@ (800b59c <socket+0x1ac>)
 800b568:	2100      	movs	r1, #0
 800b56a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  sock_pack_info[sn] = PACK_COMPLETED;
 800b56e:	79fb      	ldrb	r3, [r7, #7]
 800b570:	4a0b      	ldr	r2, [pc, #44]	@ (800b5a0 <socket+0x1b0>)
 800b572:	2100      	movs	r1, #0
 800b574:	54d1      	strb	r1, [r2, r3]

  while (w5500_get_sn_sr(sn) == SOCK_CLOSED);
 800b576:	bf00      	nop
 800b578:	79fb      	ldrb	r3, [r7, #7]
 800b57a:	4618      	mov	r0, r3
 800b57c:	f000 fdf9 	bl	800c172 <w5500_get_sn_sr>
 800b580:	4603      	mov	r3, r0
 800b582:	2b00      	cmp	r3, #0
 800b584:	d0f8      	beq.n	800b578 <socket+0x188>
  return (int8_t)sn;
 800b586:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	3714      	adds	r7, #20
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd90      	pop	{r4, r7, pc}
 800b592:	bf00      	nop
 800b594:	2000ae5c 	.word	0x2000ae5c
 800b598:	2000ae5e 	.word	0x2000ae5e
 800b59c:	2000ae60 	.word	0x2000ae60
 800b5a0:	2000ae70 	.word	0x2000ae70

0800b5a4 <close>:
 * @brief
 * @param sn
 * @return
 */
int8_t close(uint8_t sn)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b082      	sub	sp, #8
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	71fb      	strb	r3, [r7, #7]
  CHECK_SOCKNUM();
 800b5ae:	79fb      	ldrb	r3, [r7, #7]
 800b5b0:	2b08      	cmp	r3, #8
 800b5b2:	d902      	bls.n	800b5ba <close+0x16>
 800b5b4:	f04f 33ff 	mov.w	r3, #4294967295
 800b5b8:	e041      	b.n	800b63e <close+0x9a>

  w5500_set_sn_cr(sn, Sn_CR_CLOSE);
 800b5ba:	79fb      	ldrb	r3, [r7, #7]
 800b5bc:	2110      	movs	r1, #16
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f000 fd69 	bl	800c096 <w5500_set_sn_cr>
  /* wait to process the command... */
  while (w5500_get_sn_cr(sn));
 800b5c4:	bf00      	nop
 800b5c6:	79fb      	ldrb	r3, [r7, #7]
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	f000 fd7c 	bl	800c0c6 <w5500_get_sn_cr>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d1f8      	bne.n	800b5c6 <close+0x22>
  /* clear all interrupt of the socket. */
  w5500_set_sn_ir(sn, 0xFF);
 800b5d4:	79fb      	ldrb	r3, [r7, #7]
 800b5d6:	21ff      	movs	r1, #255	@ 0xff
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f000 fd87 	bl	800c0ec <w5500_set_sn_ir>
  sock_io_mode &= ~(1 << sn);
 800b5de:	79fb      	ldrb	r3, [r7, #7]
 800b5e0:	2201      	movs	r2, #1
 800b5e2:	fa02 f303 	lsl.w	r3, r2, r3
 800b5e6:	b21b      	sxth	r3, r3
 800b5e8:	43db      	mvns	r3, r3
 800b5ea:	b21a      	sxth	r2, r3
 800b5ec:	4b16      	ldr	r3, [pc, #88]	@ (800b648 <close+0xa4>)
 800b5ee:	881b      	ldrh	r3, [r3, #0]
 800b5f0:	b21b      	sxth	r3, r3
 800b5f2:	4013      	ands	r3, r2
 800b5f4:	b21b      	sxth	r3, r3
 800b5f6:	b29a      	uxth	r2, r3
 800b5f8:	4b13      	ldr	r3, [pc, #76]	@ (800b648 <close+0xa4>)
 800b5fa:	801a      	strh	r2, [r3, #0]
  sock_is_sending &= ~(1 << sn);
 800b5fc:	79fb      	ldrb	r3, [r7, #7]
 800b5fe:	2201      	movs	r2, #1
 800b600:	fa02 f303 	lsl.w	r3, r2, r3
 800b604:	b21b      	sxth	r3, r3
 800b606:	43db      	mvns	r3, r3
 800b608:	b21a      	sxth	r2, r3
 800b60a:	4b10      	ldr	r3, [pc, #64]	@ (800b64c <close+0xa8>)
 800b60c:	881b      	ldrh	r3, [r3, #0]
 800b60e:	b21b      	sxth	r3, r3
 800b610:	4013      	ands	r3, r2
 800b612:	b21b      	sxth	r3, r3
 800b614:	b29a      	uxth	r2, r3
 800b616:	4b0d      	ldr	r3, [pc, #52]	@ (800b64c <close+0xa8>)
 800b618:	801a      	strh	r2, [r3, #0]
  sock_remained_size[sn] = 0;
 800b61a:	79fb      	ldrb	r3, [r7, #7]
 800b61c:	4a0c      	ldr	r2, [pc, #48]	@ (800b650 <close+0xac>)
 800b61e:	2100      	movs	r1, #0
 800b620:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  sock_pack_info[sn] = 0;
 800b624:	79fb      	ldrb	r3, [r7, #7]
 800b626:	4a0b      	ldr	r2, [pc, #44]	@ (800b654 <close+0xb0>)
 800b628:	2100      	movs	r1, #0
 800b62a:	54d1      	strb	r1, [r2, r3]
  while (w5500_get_sn_sr(sn) != SOCK_CLOSED);
 800b62c:	bf00      	nop
 800b62e:	79fb      	ldrb	r3, [r7, #7]
 800b630:	4618      	mov	r0, r3
 800b632:	f000 fd9e 	bl	800c172 <w5500_get_sn_sr>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d1f8      	bne.n	800b62e <close+0x8a>
  return SOCK_OK;
 800b63c:	2301      	movs	r3, #1
}
 800b63e:	4618      	mov	r0, r3
 800b640:	3708      	adds	r7, #8
 800b642:	46bd      	mov	sp, r7
 800b644:	bd80      	pop	{r7, pc}
 800b646:	bf00      	nop
 800b648:	2000ae5c 	.word	0x2000ae5c
 800b64c:	2000ae5e 	.word	0x2000ae5e
 800b650:	2000ae60 	.word	0x2000ae60
 800b654:	2000ae70 	.word	0x2000ae70

0800b658 <sendto>:
 * @param addr
 * @param port
 * @return
 */
int32_t sendto(uint8_t sn, uint8_t *buf, uint16_t len, uint8_t *addr, uint16_t port)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b086      	sub	sp, #24
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	60b9      	str	r1, [r7, #8]
 800b660:	607b      	str	r3, [r7, #4]
 800b662:	4603      	mov	r3, r0
 800b664:	73fb      	strb	r3, [r7, #15]
 800b666:	4613      	mov	r3, r2
 800b668:	81bb      	strh	r3, [r7, #12]
  uint8_t tmp = 0;
 800b66a:	2300      	movs	r3, #0
 800b66c:	75fb      	strb	r3, [r7, #23]
  uint16_t freesize = 0;
 800b66e:	2300      	movs	r3, #0
 800b670:	82bb      	strh	r3, [r7, #20]
  uint32_t taddr;

  CHECK_SOCKNUM();
 800b672:	7bfb      	ldrb	r3, [r7, #15]
 800b674:	2b08      	cmp	r3, #8
 800b676:	d902      	bls.n	800b67e <sendto+0x26>
 800b678:	f04f 33ff 	mov.w	r3, #4294967295
 800b67c:	e0ca      	b.n	800b814 <sendto+0x1bc>

  switch (w5500_get_sn_mr(sn) & 0x0F)
 800b67e:	7bfb      	ldrb	r3, [r7, #15]
 800b680:	4618      	mov	r0, r3
 800b682:	f000 fcf7 	bl	800c074 <w5500_get_sn_mr>
 800b686:	4603      	mov	r3, r0
 800b688:	f003 030f 	and.w	r3, r3, #15
 800b68c:	3b02      	subs	r3, #2
 800b68e:	2b02      	cmp	r3, #2
 800b690:	d902      	bls.n	800b698 <sendto+0x40>
  {
  case Sn_MR_UDP:
  case Sn_MR_MACRAW:
  case Sn_MR_IPRAW: break;
  default: return SOCKERR_SOCKMODE;
 800b692:	f06f 0304 	mvn.w	r3, #4
 800b696:	e0bd      	b.n	800b814 <sendto+0x1bc>
  case Sn_MR_IPRAW: break;
 800b698:	bf00      	nop
  }

  CHECK_SOCKDATA();
 800b69a:	89bb      	ldrh	r3, [r7, #12]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d102      	bne.n	800b6a6 <sendto+0x4e>
 800b6a0:	f06f 030d 	mvn.w	r3, #13
 800b6a4:	e0b6      	b.n	800b814 <sendto+0x1bc>

  taddr = ((uint32_t)addr[0]) & 0x000000FF;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	781b      	ldrb	r3, [r3, #0]
 800b6aa:	613b      	str	r3, [r7, #16]
  taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	021b      	lsls	r3, r3, #8
 800b6b0:	687a      	ldr	r2, [r7, #4]
 800b6b2:	3201      	adds	r2, #1
 800b6b4:	7812      	ldrb	r2, [r2, #0]
 800b6b6:	4413      	add	r3, r2
 800b6b8:	613b      	str	r3, [r7, #16]
  taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 800b6ba:	693b      	ldr	r3, [r7, #16]
 800b6bc:	021b      	lsls	r3, r3, #8
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	3202      	adds	r2, #2
 800b6c2:	7812      	ldrb	r2, [r2, #0]
 800b6c4:	4413      	add	r3, r2
 800b6c6:	613b      	str	r3, [r7, #16]
  taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 800b6c8:	693b      	ldr	r3, [r7, #16]
 800b6ca:	021b      	lsls	r3, r3, #8
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	3203      	adds	r2, #3
 800b6d0:	7812      	ldrb	r2, [r2, #0]
 800b6d2:	4413      	add	r3, r2
 800b6d4:	613b      	str	r3, [r7, #16]

  if ((taddr == 0) && ((w5500_get_sn_mr(sn) & Sn_MR_MACRAW) != Sn_MR_MACRAW))
 800b6d6:	693b      	ldr	r3, [r7, #16]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d10b      	bne.n	800b6f4 <sendto+0x9c>
 800b6dc:	7bfb      	ldrb	r3, [r7, #15]
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f000 fcc8 	bl	800c074 <w5500_get_sn_mr>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	f003 0304 	and.w	r3, r3, #4
 800b6ea:	2b04      	cmp	r3, #4
 800b6ec:	d002      	beq.n	800b6f4 <sendto+0x9c>
  {
    return SOCKERR_IPINVALID;
 800b6ee:	f06f 030b 	mvn.w	r3, #11
 800b6f2:	e08f      	b.n	800b814 <sendto+0x1bc>
  }
  if ((port == 0) && ((w5500_get_sn_mr(sn) & Sn_MR_MACRAW) != Sn_MR_MACRAW))
 800b6f4:	8c3b      	ldrh	r3, [r7, #32]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d10b      	bne.n	800b712 <sendto+0xba>
 800b6fa:	7bfb      	ldrb	r3, [r7, #15]
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f000 fcb9 	bl	800c074 <w5500_get_sn_mr>
 800b702:	4603      	mov	r3, r0
 800b704:	f003 0304 	and.w	r3, r3, #4
 800b708:	2b04      	cmp	r3, #4
 800b70a:	d002      	beq.n	800b712 <sendto+0xba>
  {
    return SOCKERR_PORTZERO;
 800b70c:	f06f 030a 	mvn.w	r3, #10
 800b710:	e080      	b.n	800b814 <sendto+0x1bc>
  }
  tmp = w5500_get_sn_sr(sn);
 800b712:	7bfb      	ldrb	r3, [r7, #15]
 800b714:	4618      	mov	r0, r3
 800b716:	f000 fd2c 	bl	800c172 <w5500_get_sn_sr>
 800b71a:	4603      	mov	r3, r0
 800b71c:	75fb      	strb	r3, [r7, #23]

  if ((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW))
 800b71e:	7dfb      	ldrb	r3, [r7, #23]
 800b720:	2b42      	cmp	r3, #66	@ 0x42
 800b722:	d008      	beq.n	800b736 <sendto+0xde>
 800b724:	7dfb      	ldrb	r3, [r7, #23]
 800b726:	2b22      	cmp	r3, #34	@ 0x22
 800b728:	d005      	beq.n	800b736 <sendto+0xde>
 800b72a:	7dfb      	ldrb	r3, [r7, #23]
 800b72c:	2b32      	cmp	r3, #50	@ 0x32
 800b72e:	d002      	beq.n	800b736 <sendto+0xde>
  {
    return SOCKERR_SOCKSTATUS;
 800b730:	f06f 0306 	mvn.w	r3, #6
 800b734:	e06e      	b.n	800b814 <sendto+0x1bc>
  }

  w5500_set_sn_dipr(sn, addr);
 800b736:	7bfb      	ldrb	r3, [r7, #15]
 800b738:	6879      	ldr	r1, [r7, #4]
 800b73a:	4618      	mov	r0, r3
 800b73c:	f000 fd54 	bl	800c1e8 <w5500_set_sn_dipr>
  w5500_set_sn_dport(sn, port);
 800b740:	8c3a      	ldrh	r2, [r7, #32]
 800b742:	7bfb      	ldrb	r3, [r7, #15]
 800b744:	4611      	mov	r1, r2
 800b746:	4618      	mov	r0, r3
 800b748:	f000 fd63 	bl	800c212 <w5500_set_sn_dport>
  freesize = w5500_get_sn_tx_max(sn);
 800b74c:	7bfb      	ldrb	r3, [r7, #15]
 800b74e:	4618      	mov	r0, r3
 800b750:	f000 fe5c 	bl	800c40c <w5500_get_sn_tx_max>
 800b754:	4603      	mov	r3, r0
 800b756:	82bb      	strh	r3, [r7, #20]
  if (len > freesize)
 800b758:	89ba      	ldrh	r2, [r7, #12]
 800b75a:	8abb      	ldrh	r3, [r7, #20]
 800b75c:	429a      	cmp	r2, r3
 800b75e:	d901      	bls.n	800b764 <sendto+0x10c>
  {
    len = freesize; // check size not to exceed MAX size.
 800b760:	8abb      	ldrh	r3, [r7, #20]
 800b762:	81bb      	strh	r3, [r7, #12]
  }
  while (1)
  {
    freesize = w5500_get_sn_tx_fsr(sn);
 800b764:	7bfb      	ldrb	r3, [r7, #15]
 800b766:	4618      	mov	r0, r3
 800b768:	f000 fabd 	bl	800bce6 <w5500_get_sn_tx_fsr>
 800b76c:	4603      	mov	r3, r0
 800b76e:	82bb      	strh	r3, [r7, #20]
    if (w5500_get_sn_sr(sn) == SOCK_CLOSED)
 800b770:	7bfb      	ldrb	r3, [r7, #15]
 800b772:	4618      	mov	r0, r3
 800b774:	f000 fcfd 	bl	800c172 <w5500_get_sn_sr>
 800b778:	4603      	mov	r3, r0
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d102      	bne.n	800b784 <sendto+0x12c>
    {
      return SOCKERR_SOCKCLOSED;
 800b77e:	f06f 0303 	mvn.w	r3, #3
 800b782:	e047      	b.n	800b814 <sendto+0x1bc>
    }
    if ((sock_io_mode & (1 << sn)) && (len > freesize))
 800b784:	4b25      	ldr	r3, [pc, #148]	@ (800b81c <sendto+0x1c4>)
 800b786:	881b      	ldrh	r3, [r3, #0]
 800b788:	461a      	mov	r2, r3
 800b78a:	7bfb      	ldrb	r3, [r7, #15]
 800b78c:	fa42 f303 	asr.w	r3, r2, r3
 800b790:	f003 0301 	and.w	r3, r3, #1
 800b794:	2b00      	cmp	r3, #0
 800b796:	d005      	beq.n	800b7a4 <sendto+0x14c>
 800b798:	89ba      	ldrh	r2, [r7, #12]
 800b79a:	8abb      	ldrh	r3, [r7, #20]
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d901      	bls.n	800b7a4 <sendto+0x14c>
    {
      return SOCK_BUSY;
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	e037      	b.n	800b814 <sendto+0x1bc>
    }
    if (len <= freesize)
 800b7a4:	89ba      	ldrh	r2, [r7, #12]
 800b7a6:	8abb      	ldrh	r3, [r7, #20]
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	d900      	bls.n	800b7ae <sendto+0x156>
    freesize = w5500_get_sn_tx_fsr(sn);
 800b7ac:	e7da      	b.n	800b764 <sendto+0x10c>
    {
      break;
 800b7ae:	bf00      	nop
    }
  };

  w5500_send_data(sn, buf, len);
 800b7b0:	89ba      	ldrh	r2, [r7, #12]
 800b7b2:	7bfb      	ldrb	r3, [r7, #15]
 800b7b4:	68b9      	ldr	r1, [r7, #8]
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	f000 fb27 	bl	800be0a <w5500_send_data>

  w5500_set_sn_cr(sn, Sn_CR_SEND);
 800b7bc:	7bfb      	ldrb	r3, [r7, #15]
 800b7be:	2120      	movs	r1, #32
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f000 fc68 	bl	800c096 <w5500_set_sn_cr>
  /* wait to process the command... */
  while (w5500_get_sn_cr(sn));
 800b7c6:	bf00      	nop
 800b7c8:	7bfb      	ldrb	r3, [r7, #15]
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f000 fc7b 	bl	800c0c6 <w5500_get_sn_cr>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d1f8      	bne.n	800b7c8 <sendto+0x170>
  while (1)
  {
    tmp = w5500_get_sn_ir(sn);
 800b7d6:	7bfb      	ldrb	r3, [r7, #15]
 800b7d8:	4618      	mov	r0, r3
 800b7da:	f000 fc9f 	bl	800c11c <w5500_get_sn_ir>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	75fb      	strb	r3, [r7, #23]
    if (tmp & Sn_IR_SENDOK)
 800b7e2:	7dfb      	ldrb	r3, [r7, #23]
 800b7e4:	f003 0310 	and.w	r3, r3, #16
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d007      	beq.n	800b7fc <sendto+0x1a4>
    {
      w5500_set_sn_ir(sn, Sn_IR_SENDOK);
 800b7ec:	7bfb      	ldrb	r3, [r7, #15]
 800b7ee:	2110      	movs	r1, #16
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	f000 fc7b 	bl	800c0ec <w5500_set_sn_ir>
      break;
 800b7f6:	bf00      	nop
      w5500_set_sn_ir(sn, Sn_IR_TIMEOUT);
      return SOCKERR_TIMEOUT;
    }
  }

  return (int32_t)len;
 800b7f8:	89bb      	ldrh	r3, [r7, #12]
 800b7fa:	e00b      	b.n	800b814 <sendto+0x1bc>
    else if (tmp & Sn_IR_TIMEOUT)
 800b7fc:	7dfb      	ldrb	r3, [r7, #23]
 800b7fe:	f003 0308 	and.w	r3, r3, #8
 800b802:	2b00      	cmp	r3, #0
 800b804:	d0e7      	beq.n	800b7d6 <sendto+0x17e>
      w5500_set_sn_ir(sn, Sn_IR_TIMEOUT);
 800b806:	7bfb      	ldrb	r3, [r7, #15]
 800b808:	2108      	movs	r1, #8
 800b80a:	4618      	mov	r0, r3
 800b80c:	f000 fc6e 	bl	800c0ec <w5500_set_sn_ir>
      return SOCKERR_TIMEOUT;
 800b810:	f06f 030c 	mvn.w	r3, #12
}
 800b814:	4618      	mov	r0, r3
 800b816:	3718      	adds	r7, #24
 800b818:	46bd      	mov	sp, r7
 800b81a:	bd80      	pop	{r7, pc}
 800b81c:	2000ae5c 	.word	0x2000ae5c

0800b820 <recvfrom>:
 * @param addr
 * @param port
 * @return
 */
int32_t recvfrom(uint8_t sn, uint8_t *buf, uint16_t len, uint8_t *addr, uint16_t *port)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b088      	sub	sp, #32
 800b824:	af00      	add	r7, sp, #0
 800b826:	60b9      	str	r1, [r7, #8]
 800b828:	607b      	str	r3, [r7, #4]
 800b82a:	4603      	mov	r3, r0
 800b82c:	73fb      	strb	r3, [r7, #15]
 800b82e:	4613      	mov	r3, r2
 800b830:	81bb      	strh	r3, [r7, #12]
  uint8_t mr;

  uint8_t head[8];
  uint16_t pack_len = 0;
 800b832:	2300      	movs	r3, #0
 800b834:	83fb      	strh	r3, [r7, #30]

  CHECK_SOCKNUM();
 800b836:	7bfb      	ldrb	r3, [r7, #15]
 800b838:	2b08      	cmp	r3, #8
 800b83a:	d902      	bls.n	800b842 <recvfrom+0x22>
 800b83c:	f04f 33ff 	mov.w	r3, #4294967295
 800b840:	e1a1      	b.n	800bb86 <recvfrom+0x366>

  switch ((mr = w5500_get_sn_mr(sn)) & 0x0F)
 800b842:	7bfb      	ldrb	r3, [r7, #15]
 800b844:	4618      	mov	r0, r3
 800b846:	f000 fc15 	bl	800c074 <w5500_get_sn_mr>
 800b84a:	4603      	mov	r3, r0
 800b84c:	777b      	strb	r3, [r7, #29]
 800b84e:	7f7b      	ldrb	r3, [r7, #29]
 800b850:	f003 030f 	and.w	r3, r3, #15
 800b854:	3b02      	subs	r3, #2
 800b856:	2b02      	cmp	r3, #2
 800b858:	d902      	bls.n	800b860 <recvfrom+0x40>
  {
  case Sn_MR_UDP:
  case Sn_MR_IPRAW:
  case Sn_MR_MACRAW: break;
  default: return SOCKERR_SOCKMODE;
 800b85a:	f06f 0304 	mvn.w	r3, #4
 800b85e:	e192      	b.n	800bb86 <recvfrom+0x366>
  case Sn_MR_MACRAW: break;
 800b860:	bf00      	nop
  }

  CHECK_SOCKDATA();
 800b862:	89bb      	ldrh	r3, [r7, #12]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d102      	bne.n	800b86e <recvfrom+0x4e>
 800b868:	f06f 030d 	mvn.w	r3, #13
 800b86c:	e18b      	b.n	800bb86 <recvfrom+0x366>

  if (sock_remained_size[sn] == 0)
 800b86e:	7bfb      	ldrb	r3, [r7, #15]
 800b870:	4aa5      	ldr	r2, [pc, #660]	@ (800bb08 <recvfrom+0x2e8>)
 800b872:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d123      	bne.n	800b8c2 <recvfrom+0xa2>
  {
    while (1)
    {
      pack_len = w5500_get_sn_rx_rsr(sn);
 800b87a:	7bfb      	ldrb	r3, [r7, #15]
 800b87c:	4618      	mov	r0, r3
 800b87e:	f000 fa7b 	bl	800bd78 <w5500_get_sn_rx_rsr>
 800b882:	4603      	mov	r3, r0
 800b884:	83fb      	strh	r3, [r7, #30]
      if (w5500_get_sn_sr(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 800b886:	7bfb      	ldrb	r3, [r7, #15]
 800b888:	4618      	mov	r0, r3
 800b88a:	f000 fc72 	bl	800c172 <w5500_get_sn_sr>
 800b88e:	4603      	mov	r3, r0
 800b890:	2b00      	cmp	r3, #0
 800b892:	d102      	bne.n	800b89a <recvfrom+0x7a>
 800b894:	f06f 0303 	mvn.w	r3, #3
 800b898:	e175      	b.n	800bb86 <recvfrom+0x366>
      if ((sock_io_mode & (1 << sn)) && (pack_len == 0)) return SOCK_BUSY;
 800b89a:	4b9c      	ldr	r3, [pc, #624]	@ (800bb0c <recvfrom+0x2ec>)
 800b89c:	881b      	ldrh	r3, [r3, #0]
 800b89e:	461a      	mov	r2, r3
 800b8a0:	7bfb      	ldrb	r3, [r7, #15]
 800b8a2:	fa42 f303 	asr.w	r3, r2, r3
 800b8a6:	f003 0301 	and.w	r3, r3, #1
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d004      	beq.n	800b8b8 <recvfrom+0x98>
 800b8ae:	8bfb      	ldrh	r3, [r7, #30]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d101      	bne.n	800b8b8 <recvfrom+0x98>
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	e166      	b.n	800bb86 <recvfrom+0x366>
      if (pack_len != 0) break;
 800b8b8:	8bfb      	ldrh	r3, [r7, #30]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d100      	bne.n	800b8c0 <recvfrom+0xa0>
      pack_len = w5500_get_sn_rx_rsr(sn);
 800b8be:	e7dc      	b.n	800b87a <recvfrom+0x5a>
      if (pack_len != 0) break;
 800b8c0:	bf00      	nop
    };
  }
  switch (mr & 0x07)
 800b8c2:	7f7b      	ldrb	r3, [r7, #29]
 800b8c4:	f003 0307 	and.w	r3, r3, #7
 800b8c8:	2b04      	cmp	r3, #4
 800b8ca:	d06e      	beq.n	800b9aa <recvfrom+0x18a>
 800b8cc:	2b04      	cmp	r3, #4
 800b8ce:	f300 8121 	bgt.w	800bb14 <recvfrom+0x2f4>
 800b8d2:	2b02      	cmp	r3, #2
 800b8d4:	d003      	beq.n	800b8de <recvfrom+0xbe>
 800b8d6:	2b03      	cmp	r3, #3
 800b8d8:	f000 80bf 	beq.w	800ba5a <recvfrom+0x23a>
 800b8dc:	e11a      	b.n	800bb14 <recvfrom+0x2f4>
  {
  case Sn_MR_UDP:
    if (sock_remained_size[sn] == 0)
 800b8de:	7bfb      	ldrb	r3, [r7, #15]
 800b8e0:	4a89      	ldr	r2, [pc, #548]	@ (800bb08 <recvfrom+0x2e8>)
 800b8e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d147      	bne.n	800b97a <recvfrom+0x15a>
    {
      w5500_recv_data(sn, head, 8);
 800b8ea:	f107 0114 	add.w	r1, r7, #20
 800b8ee:	7bfb      	ldrb	r3, [r7, #15]
 800b8f0:	2208      	movs	r2, #8
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f000 fabb 	bl	800be6e <w5500_recv_data>
      w5500_set_sn_cr(sn, Sn_CR_RECV);
 800b8f8:	7bfb      	ldrb	r3, [r7, #15]
 800b8fa:	2140      	movs	r1, #64	@ 0x40
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f000 fbca 	bl	800c096 <w5500_set_sn_cr>
      while (w5500_get_sn_cr(sn));
 800b902:	bf00      	nop
 800b904:	7bfb      	ldrb	r3, [r7, #15]
 800b906:	4618      	mov	r0, r3
 800b908:	f000 fbdd 	bl	800c0c6 <w5500_get_sn_cr>
 800b90c:	4603      	mov	r3, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d1f8      	bne.n	800b904 <recvfrom+0xe4>
      addr[0] = head[0];
 800b912:	7d3a      	ldrb	r2, [r7, #20]
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	701a      	strb	r2, [r3, #0]
      addr[1] = head[1];
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	3301      	adds	r3, #1
 800b91c:	7d7a      	ldrb	r2, [r7, #21]
 800b91e:	701a      	strb	r2, [r3, #0]
      addr[2] = head[2];
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	3302      	adds	r3, #2
 800b924:	7dba      	ldrb	r2, [r7, #22]
 800b926:	701a      	strb	r2, [r3, #0]
      addr[3] = head[3];
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	3303      	adds	r3, #3
 800b92c:	7dfa      	ldrb	r2, [r7, #23]
 800b92e:	701a      	strb	r2, [r3, #0]
      *port = head[4];
 800b930:	7e3b      	ldrb	r3, [r7, #24]
 800b932:	461a      	mov	r2, r3
 800b934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b936:	801a      	strh	r2, [r3, #0]
      *port = (*port << 8) + head[5];
 800b938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b93a:	881b      	ldrh	r3, [r3, #0]
 800b93c:	021b      	lsls	r3, r3, #8
 800b93e:	b29b      	uxth	r3, r3
 800b940:	7e7a      	ldrb	r2, [r7, #25]
 800b942:	4413      	add	r3, r2
 800b944:	b29a      	uxth	r2, r3
 800b946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b948:	801a      	strh	r2, [r3, #0]
      sock_remained_size[sn] = head[6];
 800b94a:	7eba      	ldrb	r2, [r7, #26]
 800b94c:	7bfb      	ldrb	r3, [r7, #15]
 800b94e:	4611      	mov	r1, r2
 800b950:	4a6d      	ldr	r2, [pc, #436]	@ (800bb08 <recvfrom+0x2e8>)
 800b952:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 800b956:	7bfb      	ldrb	r3, [r7, #15]
 800b958:	4a6b      	ldr	r2, [pc, #428]	@ (800bb08 <recvfrom+0x2e8>)
 800b95a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b95e:	021b      	lsls	r3, r3, #8
 800b960:	b29a      	uxth	r2, r3
 800b962:	7efb      	ldrb	r3, [r7, #27]
 800b964:	4619      	mov	r1, r3
 800b966:	7bfb      	ldrb	r3, [r7, #15]
 800b968:	440a      	add	r2, r1
 800b96a:	b291      	uxth	r1, r2
 800b96c:	4a66      	ldr	r2, [pc, #408]	@ (800bb08 <recvfrom+0x2e8>)
 800b96e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_pack_info[sn] = PACK_FIRST;
 800b972:	7bfb      	ldrb	r3, [r7, #15]
 800b974:	4a66      	ldr	r2, [pc, #408]	@ (800bb10 <recvfrom+0x2f0>)
 800b976:	2180      	movs	r1, #128	@ 0x80
 800b978:	54d1      	strb	r1, [r2, r3]
    }
    if (len < sock_remained_size[sn])
 800b97a:	7bfb      	ldrb	r3, [r7, #15]
 800b97c:	4a62      	ldr	r2, [pc, #392]	@ (800bb08 <recvfrom+0x2e8>)
 800b97e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b982:	89ba      	ldrh	r2, [r7, #12]
 800b984:	429a      	cmp	r2, r3
 800b986:	d202      	bcs.n	800b98e <recvfrom+0x16e>
    {
      pack_len = len;
 800b988:	89bb      	ldrh	r3, [r7, #12]
 800b98a:	83fb      	strh	r3, [r7, #30]
 800b98c:	e004      	b.n	800b998 <recvfrom+0x178>
    }
    else
    {
      pack_len = sock_remained_size[sn];
 800b98e:	7bfb      	ldrb	r3, [r7, #15]
 800b990:	4a5d      	ldr	r2, [pc, #372]	@ (800bb08 <recvfrom+0x2e8>)
 800b992:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b996:	83fb      	strh	r3, [r7, #30]
    }
    len = pack_len;
 800b998:	8bfb      	ldrh	r3, [r7, #30]
 800b99a:	81bb      	strh	r3, [r7, #12]
    //
    // Need to packet length check (default 1472)
    //
    w5500_recv_data(sn, buf, pack_len); // data copy.
 800b99c:	8bfa      	ldrh	r2, [r7, #30]
 800b99e:	7bfb      	ldrb	r3, [r7, #15]
 800b9a0:	68b9      	ldr	r1, [r7, #8]
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f000 fa63 	bl	800be6e <w5500_recv_data>
    break;
 800b9a8:	e0c0      	b.n	800bb2c <recvfrom+0x30c>
  case Sn_MR_MACRAW:
    if (sock_remained_size[sn] == 0)
 800b9aa:	7bfb      	ldrb	r3, [r7, #15]
 800b9ac:	4a56      	ldr	r2, [pc, #344]	@ (800bb08 <recvfrom+0x2e8>)
 800b9ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d13b      	bne.n	800ba2e <recvfrom+0x20e>
    {
      w5500_recv_data(sn, head, 2);
 800b9b6:	f107 0114 	add.w	r1, r7, #20
 800b9ba:	7bfb      	ldrb	r3, [r7, #15]
 800b9bc:	2202      	movs	r2, #2
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f000 fa55 	bl	800be6e <w5500_recv_data>
      w5500_set_sn_cr(sn, Sn_CR_RECV);
 800b9c4:	7bfb      	ldrb	r3, [r7, #15]
 800b9c6:	2140      	movs	r1, #64	@ 0x40
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f000 fb64 	bl	800c096 <w5500_set_sn_cr>
      while (w5500_get_sn_cr(sn));
 800b9ce:	bf00      	nop
 800b9d0:	7bfb      	ldrb	r3, [r7, #15]
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f000 fb77 	bl	800c0c6 <w5500_get_sn_cr>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d1f8      	bne.n	800b9d0 <recvfrom+0x1b0>
      // read peer's IP address, port number & packet length
      sock_remained_size[sn] = head[0];
 800b9de:	7d3a      	ldrb	r2, [r7, #20]
 800b9e0:	7bfb      	ldrb	r3, [r7, #15]
 800b9e2:	4611      	mov	r1, r2
 800b9e4:	4a48      	ldr	r2, [pc, #288]	@ (800bb08 <recvfrom+0x2e8>)
 800b9e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[1] - 2;
 800b9ea:	7bfb      	ldrb	r3, [r7, #15]
 800b9ec:	4a46      	ldr	r2, [pc, #280]	@ (800bb08 <recvfrom+0x2e8>)
 800b9ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9f2:	021b      	lsls	r3, r3, #8
 800b9f4:	b29b      	uxth	r3, r3
 800b9f6:	7d7a      	ldrb	r2, [r7, #21]
 800b9f8:	4413      	add	r3, r2
 800b9fa:	b29a      	uxth	r2, r3
 800b9fc:	7bfb      	ldrb	r3, [r7, #15]
 800b9fe:	3a02      	subs	r2, #2
 800ba00:	b291      	uxth	r1, r2
 800ba02:	4a41      	ldr	r2, [pc, #260]	@ (800bb08 <recvfrom+0x2e8>)
 800ba04:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      if (sock_remained_size[sn] > 1514)
 800ba08:	7bfb      	ldrb	r3, [r7, #15]
 800ba0a:	4a3f      	ldr	r2, [pc, #252]	@ (800bb08 <recvfrom+0x2e8>)
 800ba0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba10:	f240 52ea 	movw	r2, #1514	@ 0x5ea
 800ba14:	4293      	cmp	r3, r2
 800ba16:	d906      	bls.n	800ba26 <recvfrom+0x206>
      {
        close(sn);
 800ba18:	7bfb      	ldrb	r3, [r7, #15]
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f7ff fdc2 	bl	800b5a4 <close>
        return SOCKFATAL_PACKLEN;
 800ba20:	f46f 737a 	mvn.w	r3, #1000	@ 0x3e8
 800ba24:	e0af      	b.n	800bb86 <recvfrom+0x366>
      }
      sock_pack_info[sn] = PACK_FIRST;
 800ba26:	7bfb      	ldrb	r3, [r7, #15]
 800ba28:	4a39      	ldr	r2, [pc, #228]	@ (800bb10 <recvfrom+0x2f0>)
 800ba2a:	2180      	movs	r1, #128	@ 0x80
 800ba2c:	54d1      	strb	r1, [r2, r3]
    }
    if (len < sock_remained_size[sn])
 800ba2e:	7bfb      	ldrb	r3, [r7, #15]
 800ba30:	4a35      	ldr	r2, [pc, #212]	@ (800bb08 <recvfrom+0x2e8>)
 800ba32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba36:	89ba      	ldrh	r2, [r7, #12]
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d202      	bcs.n	800ba42 <recvfrom+0x222>
    {
      pack_len = len;
 800ba3c:	89bb      	ldrh	r3, [r7, #12]
 800ba3e:	83fb      	strh	r3, [r7, #30]
 800ba40:	e004      	b.n	800ba4c <recvfrom+0x22c>
    }
    else
    {
      pack_len = sock_remained_size[sn];
 800ba42:	7bfb      	ldrb	r3, [r7, #15]
 800ba44:	4a30      	ldr	r2, [pc, #192]	@ (800bb08 <recvfrom+0x2e8>)
 800ba46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba4a:	83fb      	strh	r3, [r7, #30]
    }
    w5500_recv_data(sn, buf, pack_len);
 800ba4c:	8bfa      	ldrh	r2, [r7, #30]
 800ba4e:	7bfb      	ldrb	r3, [r7, #15]
 800ba50:	68b9      	ldr	r1, [r7, #8]
 800ba52:	4618      	mov	r0, r3
 800ba54:	f000 fa0b 	bl	800be6e <w5500_recv_data>
    break;
 800ba58:	e068      	b.n	800bb2c <recvfrom+0x30c>
  case Sn_MR_IPRAW:
    if (sock_remained_size[sn] == 0)
 800ba5a:	7bfb      	ldrb	r3, [r7, #15]
 800ba5c:	4a2a      	ldr	r2, [pc, #168]	@ (800bb08 <recvfrom+0x2e8>)
 800ba5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d13a      	bne.n	800badc <recvfrom+0x2bc>
    {
      w5500_recv_data(sn, head, 6);
 800ba66:	f107 0114 	add.w	r1, r7, #20
 800ba6a:	7bfb      	ldrb	r3, [r7, #15]
 800ba6c:	2206      	movs	r2, #6
 800ba6e:	4618      	mov	r0, r3
 800ba70:	f000 f9fd 	bl	800be6e <w5500_recv_data>
      w5500_set_sn_cr(sn, Sn_CR_RECV);
 800ba74:	7bfb      	ldrb	r3, [r7, #15]
 800ba76:	2140      	movs	r1, #64	@ 0x40
 800ba78:	4618      	mov	r0, r3
 800ba7a:	f000 fb0c 	bl	800c096 <w5500_set_sn_cr>
      while (w5500_get_sn_cr(sn));
 800ba7e:	bf00      	nop
 800ba80:	7bfb      	ldrb	r3, [r7, #15]
 800ba82:	4618      	mov	r0, r3
 800ba84:	f000 fb1f 	bl	800c0c6 <w5500_get_sn_cr>
 800ba88:	4603      	mov	r3, r0
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d1f8      	bne.n	800ba80 <recvfrom+0x260>
      addr[0] = head[0];
 800ba8e:	7d3a      	ldrb	r2, [r7, #20]
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	701a      	strb	r2, [r3, #0]
      addr[1] = head[1];
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	3301      	adds	r3, #1
 800ba98:	7d7a      	ldrb	r2, [r7, #21]
 800ba9a:	701a      	strb	r2, [r3, #0]
      addr[2] = head[2];
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	3302      	adds	r3, #2
 800baa0:	7dba      	ldrb	r2, [r7, #22]
 800baa2:	701a      	strb	r2, [r3, #0]
      addr[3] = head[3];
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	3303      	adds	r3, #3
 800baa8:	7dfa      	ldrb	r2, [r7, #23]
 800baaa:	701a      	strb	r2, [r3, #0]
      sock_remained_size[sn] = head[4];
 800baac:	7e3a      	ldrb	r2, [r7, #24]
 800baae:	7bfb      	ldrb	r3, [r7, #15]
 800bab0:	4611      	mov	r1, r2
 800bab2:	4a15      	ldr	r2, [pc, #84]	@ (800bb08 <recvfrom+0x2e8>)
 800bab4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 800bab8:	7bfb      	ldrb	r3, [r7, #15]
 800baba:	4a13      	ldr	r2, [pc, #76]	@ (800bb08 <recvfrom+0x2e8>)
 800babc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bac0:	021b      	lsls	r3, r3, #8
 800bac2:	b29a      	uxth	r2, r3
 800bac4:	7e7b      	ldrb	r3, [r7, #25]
 800bac6:	4619      	mov	r1, r3
 800bac8:	7bfb      	ldrb	r3, [r7, #15]
 800baca:	440a      	add	r2, r1
 800bacc:	b291      	uxth	r1, r2
 800bace:	4a0e      	ldr	r2, [pc, #56]	@ (800bb08 <recvfrom+0x2e8>)
 800bad0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      sock_pack_info[sn] = PACK_FIRST;
 800bad4:	7bfb      	ldrb	r3, [r7, #15]
 800bad6:	4a0e      	ldr	r2, [pc, #56]	@ (800bb10 <recvfrom+0x2f0>)
 800bad8:	2180      	movs	r1, #128	@ 0x80
 800bada:	54d1      	strb	r1, [r2, r3]
    }
    //
    // Need to packet length check
    //
    if (len < sock_remained_size[sn])
 800badc:	7bfb      	ldrb	r3, [r7, #15]
 800bade:	4a0a      	ldr	r2, [pc, #40]	@ (800bb08 <recvfrom+0x2e8>)
 800bae0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bae4:	89ba      	ldrh	r2, [r7, #12]
 800bae6:	429a      	cmp	r2, r3
 800bae8:	d202      	bcs.n	800baf0 <recvfrom+0x2d0>
    {
      pack_len = len;
 800baea:	89bb      	ldrh	r3, [r7, #12]
 800baec:	83fb      	strh	r3, [r7, #30]
 800baee:	e004      	b.n	800bafa <recvfrom+0x2da>
    }
    else
    {
      pack_len = sock_remained_size[sn];
 800baf0:	7bfb      	ldrb	r3, [r7, #15]
 800baf2:	4a05      	ldr	r2, [pc, #20]	@ (800bb08 <recvfrom+0x2e8>)
 800baf4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800baf8:	83fb      	strh	r3, [r7, #30]
    }
    w5500_recv_data(sn, buf, pack_len); // data copy.
 800bafa:	8bfa      	ldrh	r2, [r7, #30]
 800bafc:	7bfb      	ldrb	r3, [r7, #15]
 800bafe:	68b9      	ldr	r1, [r7, #8]
 800bb00:	4618      	mov	r0, r3
 800bb02:	f000 f9b4 	bl	800be6e <w5500_recv_data>
    break;
 800bb06:	e011      	b.n	800bb2c <recvfrom+0x30c>
 800bb08:	2000ae60 	.word	0x2000ae60
 800bb0c:	2000ae5c 	.word	0x2000ae5c
 800bb10:	2000ae70 	.word	0x2000ae70
  default:
    w5500_recv_ignore(sn, pack_len); // data copy.
 800bb14:	8bfa      	ldrh	r2, [r7, #30]
 800bb16:	7bfb      	ldrb	r3, [r7, #15]
 800bb18:	4611      	mov	r1, r2
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	f000 f9d9 	bl	800bed2 <w5500_recv_ignore>
    sock_remained_size[sn] = pack_len;
 800bb20:	7bfb      	ldrb	r3, [r7, #15]
 800bb22:	491b      	ldr	r1, [pc, #108]	@ (800bb90 <recvfrom+0x370>)
 800bb24:	8bfa      	ldrh	r2, [r7, #30]
 800bb26:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    break;
 800bb2a:	bf00      	nop
  }
  w5500_set_sn_cr(sn, Sn_CR_RECV);
 800bb2c:	7bfb      	ldrb	r3, [r7, #15]
 800bb2e:	2140      	movs	r1, #64	@ 0x40
 800bb30:	4618      	mov	r0, r3
 800bb32:	f000 fab0 	bl	800c096 <w5500_set_sn_cr>
  /* wait to process the command... */
  while (w5500_get_sn_cr(sn));
 800bb36:	bf00      	nop
 800bb38:	7bfb      	ldrb	r3, [r7, #15]
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f000 fac3 	bl	800c0c6 <w5500_get_sn_cr>
 800bb40:	4603      	mov	r3, r0
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d1f8      	bne.n	800bb38 <recvfrom+0x318>
  sock_remained_size[sn] -= pack_len;
 800bb46:	7bfb      	ldrb	r3, [r7, #15]
 800bb48:	4a11      	ldr	r2, [pc, #68]	@ (800bb90 <recvfrom+0x370>)
 800bb4a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bb4e:	7bfb      	ldrb	r3, [r7, #15]
 800bb50:	8bfa      	ldrh	r2, [r7, #30]
 800bb52:	1a8a      	subs	r2, r1, r2
 800bb54:	b291      	uxth	r1, r2
 800bb56:	4a0e      	ldr	r2, [pc, #56]	@ (800bb90 <recvfrom+0x370>)
 800bb58:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  if (sock_remained_size[sn] != 0)
 800bb5c:	7bfb      	ldrb	r3, [r7, #15]
 800bb5e:	4a0c      	ldr	r2, [pc, #48]	@ (800bb90 <recvfrom+0x370>)
 800bb60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d009      	beq.n	800bb7c <recvfrom+0x35c>
  {
    sock_pack_info[sn] |= PACK_REMAINED;
 800bb68:	7bfb      	ldrb	r3, [r7, #15]
 800bb6a:	4a0a      	ldr	r2, [pc, #40]	@ (800bb94 <recvfrom+0x374>)
 800bb6c:	5cd2      	ldrb	r2, [r2, r3]
 800bb6e:	7bfb      	ldrb	r3, [r7, #15]
 800bb70:	f042 0201 	orr.w	r2, r2, #1
 800bb74:	b2d1      	uxtb	r1, r2
 800bb76:	4a07      	ldr	r2, [pc, #28]	@ (800bb94 <recvfrom+0x374>)
 800bb78:	54d1      	strb	r1, [r2, r3]
 800bb7a:	e003      	b.n	800bb84 <recvfrom+0x364>
  }
  else
  {
    sock_pack_info[sn] = PACK_COMPLETED;
 800bb7c:	7bfb      	ldrb	r3, [r7, #15]
 800bb7e:	4a05      	ldr	r2, [pc, #20]	@ (800bb94 <recvfrom+0x374>)
 800bb80:	2100      	movs	r1, #0
 800bb82:	54d1      	strb	r1, [r2, r3]
  }

  return (int32_t)pack_len;
 800bb84:	8bfb      	ldrh	r3, [r7, #30]
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	3720      	adds	r7, #32
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}
 800bb8e:	bf00      	nop
 800bb90:	2000ae60 	.word	0x2000ae60
 800bb94:	2000ae70 	.word	0x2000ae70

0800bb98 <w5500_read>:
 * @brief It reads 1 byte value from a register
 * @param addr Register address
 * @return The value of register
 */
uint8_t w5500_read(uint32_t addr)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b084      	sub	sp, #16
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  uint8_t ret;
  uint8_t data[3];

  w5500_critcical_enter();
 800bba0:	f000 fcb1 	bl	800c506 <w5500_critcical_enter>
  w5500_spi_cs_low();
 800bba4:	f000 fcbe 	bl	800c524 <w5500_spi_cs_low>

  addr |= (W5500_SPI_READ | W5500_SPI_VDM_OP);

  data[0] = (addr & 0x00FF0000) >> 16;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	0c1b      	lsrs	r3, r3, #16
 800bbac:	b2db      	uxtb	r3, r3
 800bbae:	733b      	strb	r3, [r7, #12]
  data[1] = (addr & 0x0000FF00) >> 8;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	0a1b      	lsrs	r3, r3, #8
 800bbb4:	b2db      	uxtb	r3, r3
 800bbb6:	737b      	strb	r3, [r7, #13]
  data[2] = (addr & 0x000000FF) >> 0;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	73bb      	strb	r3, [r7, #14]

  w5500_spi_write(data, 3);
 800bbbe:	f107 030c 	add.w	r3, r7, #12
 800bbc2:	2103      	movs	r1, #3
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	f000 fcd7 	bl	800c578 <w5500_spi_write>
  w5500_spi_read(&ret, 1);
 800bbca:	f107 030f 	add.w	r3, r7, #15
 800bbce:	2101      	movs	r1, #1
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f000 fcbf 	bl	800c554 <w5500_spi_read>

  w5500_spi_cs_hi();
 800bbd6:	f000 fcb1 	bl	800c53c <w5500_spi_cs_hi>
  w5500_critcical_exit();
 800bbda:	f000 fc9b 	bl	800c514 <w5500_critcical_exit>

  return ret;
 800bbde:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3710      	adds	r7, #16
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}

0800bbe8 <w5500_write>:
 * @brief It writes 1 byte value to a register
 * @param addr Register address
 * @param wb Write data
 */
void w5500_write(uint32_t addr, uint8_t wb)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b084      	sub	sp, #16
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	70fb      	strb	r3, [r7, #3]
  uint8_t data[4];

  w5500_critcical_enter();
 800bbf4:	f000 fc87 	bl	800c506 <w5500_critcical_enter>
  w5500_spi_cs_low();
 800bbf8:	f000 fc94 	bl	800c524 <w5500_spi_cs_low>

  addr |= (W5500_SPI_WRITE | W5500_SPI_VDM_OP);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f043 0304 	orr.w	r3, r3, #4
 800bc02:	607b      	str	r3, [r7, #4]

  data[0] = (addr & 0x00FF0000) >> 16;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	0c1b      	lsrs	r3, r3, #16
 800bc08:	b2db      	uxtb	r3, r3
 800bc0a:	733b      	strb	r3, [r7, #12]
  data[1] = (addr & 0x0000FF00) >> 8;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	0a1b      	lsrs	r3, r3, #8
 800bc10:	b2db      	uxtb	r3, r3
 800bc12:	737b      	strb	r3, [r7, #13]
  data[2] = (addr & 0x000000FF) >> 0;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	73bb      	strb	r3, [r7, #14]
  data[3] = wb;
 800bc1a:	78fb      	ldrb	r3, [r7, #3]
 800bc1c:	73fb      	strb	r3, [r7, #15]
  w5500_spi_write(data, 4);
 800bc1e:	f107 030c 	add.w	r3, r7, #12
 800bc22:	2104      	movs	r1, #4
 800bc24:	4618      	mov	r0, r3
 800bc26:	f000 fca7 	bl	800c578 <w5500_spi_write>

  w5500_spi_cs_hi();
 800bc2a:	f000 fc87 	bl	800c53c <w5500_spi_cs_hi>
  w5500_critcical_exit();
 800bc2e:	f000 fc71 	bl	800c514 <w5500_critcical_exit>
}
 800bc32:	bf00      	nop
 800bc34:	3710      	adds	r7, #16
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <w5500_read_buf>:
 * @param addr Register address
 * @param p_buf Pointer buffer to read data
 * @param len Data length
 */
void w5500_read_buf(uint32_t addr, uint8_t *p_buf, uint16_t len)
{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b086      	sub	sp, #24
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	60f8      	str	r0, [r7, #12]
 800bc42:	60b9      	str	r1, [r7, #8]
 800bc44:	4613      	mov	r3, r2
 800bc46:	80fb      	strh	r3, [r7, #6]
  uint8_t data[3];

  w5500_critcical_enter();
 800bc48:	f000 fc5d 	bl	800c506 <w5500_critcical_enter>
  w5500_spi_cs_low();
 800bc4c:	f000 fc6a 	bl	800c524 <w5500_spi_cs_low>

  addr |= (W5500_SPI_READ | W5500_SPI_VDM_OP);

  data[0] = (addr & 0x00FF0000) >> 16;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	0c1b      	lsrs	r3, r3, #16
 800bc54:	b2db      	uxtb	r3, r3
 800bc56:	753b      	strb	r3, [r7, #20]
  data[1] = (addr & 0x0000FF00) >> 8;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	0a1b      	lsrs	r3, r3, #8
 800bc5c:	b2db      	uxtb	r3, r3
 800bc5e:	757b      	strb	r3, [r7, #21]
  data[2] = (addr & 0x000000FF) >> 0;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	b2db      	uxtb	r3, r3
 800bc64:	75bb      	strb	r3, [r7, #22]

  w5500_spi_write(data, 3);
 800bc66:	f107 0314 	add.w	r3, r7, #20
 800bc6a:	2103      	movs	r1, #3
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	f000 fc83 	bl	800c578 <w5500_spi_write>
  w5500_spi_read(p_buf, len);
 800bc72:	88fb      	ldrh	r3, [r7, #6]
 800bc74:	4619      	mov	r1, r3
 800bc76:	68b8      	ldr	r0, [r7, #8]
 800bc78:	f000 fc6c 	bl	800c554 <w5500_spi_read>

  w5500_spi_cs_hi();
 800bc7c:	f000 fc5e 	bl	800c53c <w5500_spi_cs_hi>
  w5500_critcical_exit();
 800bc80:	f000 fc48 	bl	800c514 <w5500_critcical_exit>
}
 800bc84:	bf00      	nop
 800bc86:	3718      	adds	r7, #24
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bd80      	pop	{r7, pc}

0800bc8c <w5500_write_buf>:
 * @param addr Register address
 * @param p_buf Pointer buffer to write data
 * @param len Data length
 */
void w5500_write_buf(uint32_t addr, uint8_t *p_buf, uint16_t len)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b086      	sub	sp, #24
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	60f8      	str	r0, [r7, #12]
 800bc94:	60b9      	str	r1, [r7, #8]
 800bc96:	4613      	mov	r3, r2
 800bc98:	80fb      	strh	r3, [r7, #6]
  uint8_t data[4];

  w5500_critcical_enter();
 800bc9a:	f000 fc34 	bl	800c506 <w5500_critcical_enter>
  w5500_spi_cs_low();
 800bc9e:	f000 fc41 	bl	800c524 <w5500_spi_cs_low>

  addr |= (W5500_SPI_WRITE | W5500_SPI_VDM_OP);
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	f043 0304 	orr.w	r3, r3, #4
 800bca8:	60fb      	str	r3, [r7, #12]

  data[0] = (addr & 0x00FF0000) >> 16;
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	0c1b      	lsrs	r3, r3, #16
 800bcae:	b2db      	uxtb	r3, r3
 800bcb0:	753b      	strb	r3, [r7, #20]
  data[1] = (addr & 0x0000FF00) >> 8;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	0a1b      	lsrs	r3, r3, #8
 800bcb6:	b2db      	uxtb	r3, r3
 800bcb8:	757b      	strb	r3, [r7, #21]
  data[2] = (addr & 0x000000FF) >> 0;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	b2db      	uxtb	r3, r3
 800bcbe:	75bb      	strb	r3, [r7, #22]
  w5500_spi_write(data, 3);
 800bcc0:	f107 0314 	add.w	r3, r7, #20
 800bcc4:	2103      	movs	r1, #3
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f000 fc56 	bl	800c578 <w5500_spi_write>
  w5500_spi_write(p_buf, len);
 800bccc:	88fb      	ldrh	r3, [r7, #6]
 800bcce:	4619      	mov	r1, r3
 800bcd0:	68b8      	ldr	r0, [r7, #8]
 800bcd2:	f000 fc51 	bl	800c578 <w5500_spi_write>

  w5500_spi_cs_hi();
 800bcd6:	f000 fc31 	bl	800c53c <w5500_spi_cs_hi>
  w5500_critcical_exit();
 800bcda:	f000 fc1b 	bl	800c514 <w5500_critcical_exit>
}
 800bcde:	bf00      	nop
 800bce0:	3718      	adds	r7, #24
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}

0800bce6 <w5500_get_sn_tx_fsr>:
 * @brief Get Sn_TX_FSR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_TX_FSR
 */
uint16_t w5500_get_sn_tx_fsr(uint8_t sn)
{
 800bce6:	b590      	push	{r4, r7, lr}
 800bce8:	b085      	sub	sp, #20
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	4603      	mov	r3, r0
 800bcee:	71fb      	strb	r3, [r7, #7]
  uint16_t val = 0, val1 = 0;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	81fb      	strh	r3, [r7, #14]
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	81bb      	strh	r3, [r7, #12]

  do
  {
    val1 = w5500_read(W5500_SOCKETn_REG_TX_FSR_ADDR(sn));
 800bcf8:	79fb      	ldrb	r3, [r7, #7]
 800bcfa:	009b      	lsls	r3, r3, #2
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	00db      	lsls	r3, r3, #3
 800bd00:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7ff ff47 	bl	800bb98 <w5500_read>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	81bb      	strh	r3, [r7, #12]
    val1 = (val1 << 8) + w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_TX_FSR_ADDR(sn), 1));
 800bd0e:	89bb      	ldrh	r3, [r7, #12]
 800bd10:	021b      	lsls	r3, r3, #8
 800bd12:	b29c      	uxth	r4, r3
 800bd14:	79fb      	ldrb	r3, [r7, #7]
 800bd16:	009b      	lsls	r3, r3, #2
 800bd18:	3301      	adds	r3, #1
 800bd1a:	00db      	lsls	r3, r3, #3
 800bd1c:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800bd20:	4618      	mov	r0, r3
 800bd22:	f7ff ff39 	bl	800bb98 <w5500_read>
 800bd26:	4603      	mov	r3, r0
 800bd28:	4423      	add	r3, r4
 800bd2a:	81bb      	strh	r3, [r7, #12]
    if (val1 != 0)
 800bd2c:	89bb      	ldrh	r3, [r7, #12]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d019      	beq.n	800bd66 <w5500_get_sn_tx_fsr+0x80>
    {
      val = w5500_read(W5500_SOCKETn_REG_TX_FSR_ADDR(sn));
 800bd32:	79fb      	ldrb	r3, [r7, #7]
 800bd34:	009b      	lsls	r3, r3, #2
 800bd36:	3301      	adds	r3, #1
 800bd38:	00db      	lsls	r3, r3, #3
 800bd3a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f7ff ff2a 	bl	800bb98 <w5500_read>
 800bd44:	4603      	mov	r3, r0
 800bd46:	81fb      	strh	r3, [r7, #14]
      val = (val << 8) + w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_TX_FSR_ADDR(sn), 1));
 800bd48:	89fb      	ldrh	r3, [r7, #14]
 800bd4a:	021b      	lsls	r3, r3, #8
 800bd4c:	b29c      	uxth	r4, r3
 800bd4e:	79fb      	ldrb	r3, [r7, #7]
 800bd50:	009b      	lsls	r3, r3, #2
 800bd52:	3301      	adds	r3, #1
 800bd54:	00db      	lsls	r3, r3, #3
 800bd56:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f7ff ff1c 	bl	800bb98 <w5500_read>
 800bd60:	4603      	mov	r3, r0
 800bd62:	4423      	add	r3, r4
 800bd64:	81fb      	strh	r3, [r7, #14]
    }
  } while (val != val1);
 800bd66:	89fa      	ldrh	r2, [r7, #14]
 800bd68:	89bb      	ldrh	r3, [r7, #12]
 800bd6a:	429a      	cmp	r2, r3
 800bd6c:	d1c4      	bne.n	800bcf8 <w5500_get_sn_tx_fsr+0x12>

  return val;
 800bd6e:	89fb      	ldrh	r3, [r7, #14]
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	3714      	adds	r7, #20
 800bd74:	46bd      	mov	sp, r7
 800bd76:	bd90      	pop	{r4, r7, pc}

0800bd78 <w5500_get_sn_rx_rsr>:
 * @brief Get Sn_RX_RSR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of @ref Sn_RX_RSR
 */
uint16_t w5500_get_sn_rx_rsr(uint8_t sn)
{
 800bd78:	b590      	push	{r4, r7, lr}
 800bd7a:	b085      	sub	sp, #20
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	4603      	mov	r3, r0
 800bd80:	71fb      	strb	r3, [r7, #7]
  uint16_t val = 0, val1 = 0;
 800bd82:	2300      	movs	r3, #0
 800bd84:	81fb      	strh	r3, [r7, #14]
 800bd86:	2300      	movs	r3, #0
 800bd88:	81bb      	strh	r3, [r7, #12]

  do
  {
    val1 = w5500_read(W5500_SOCKETn_REG_RX_RSR_ADDR(sn));
 800bd8a:	79fb      	ldrb	r3, [r7, #7]
 800bd8c:	009b      	lsls	r3, r3, #2
 800bd8e:	3301      	adds	r3, #1
 800bd90:	00db      	lsls	r3, r3, #3
 800bd92:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 800bd96:	4618      	mov	r0, r3
 800bd98:	f7ff fefe 	bl	800bb98 <w5500_read>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	81bb      	strh	r3, [r7, #12]
    val1 = (val1 << 8) + w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_RX_RSR_ADDR(sn), 1));
 800bda0:	89bb      	ldrh	r3, [r7, #12]
 800bda2:	021b      	lsls	r3, r3, #8
 800bda4:	b29c      	uxth	r4, r3
 800bda6:	79fb      	ldrb	r3, [r7, #7]
 800bda8:	009b      	lsls	r3, r3, #2
 800bdaa:	3301      	adds	r3, #1
 800bdac:	00db      	lsls	r3, r3, #3
 800bdae:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f7ff fef0 	bl	800bb98 <w5500_read>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	4423      	add	r3, r4
 800bdbc:	81bb      	strh	r3, [r7, #12]
    if (val1 != 0)
 800bdbe:	89bb      	ldrh	r3, [r7, #12]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d019      	beq.n	800bdf8 <w5500_get_sn_rx_rsr+0x80>
    {
      val = w5500_read(W5500_SOCKETn_REG_RX_RSR_ADDR(sn));
 800bdc4:	79fb      	ldrb	r3, [r7, #7]
 800bdc6:	009b      	lsls	r3, r3, #2
 800bdc8:	3301      	adds	r3, #1
 800bdca:	00db      	lsls	r3, r3, #3
 800bdcc:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	f7ff fee1 	bl	800bb98 <w5500_read>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	81fb      	strh	r3, [r7, #14]
      val = (val << 8) + w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_RX_RSR_ADDR(sn), 1));
 800bdda:	89fb      	ldrh	r3, [r7, #14]
 800bddc:	021b      	lsls	r3, r3, #8
 800bdde:	b29c      	uxth	r4, r3
 800bde0:	79fb      	ldrb	r3, [r7, #7]
 800bde2:	009b      	lsls	r3, r3, #2
 800bde4:	3301      	adds	r3, #1
 800bde6:	00db      	lsls	r3, r3, #3
 800bde8:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800bdec:	4618      	mov	r0, r3
 800bdee:	f7ff fed3 	bl	800bb98 <w5500_read>
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	4423      	add	r3, r4
 800bdf6:	81fb      	strh	r3, [r7, #14]
    }
  } while (val != val1);
 800bdf8:	89fa      	ldrh	r2, [r7, #14]
 800bdfa:	89bb      	ldrh	r3, [r7, #12]
 800bdfc:	429a      	cmp	r2, r3
 800bdfe:	d1c4      	bne.n	800bd8a <w5500_get_sn_rx_rsr+0x12>
  return val;
 800be00:	89fb      	ldrh	r3, [r7, #14]
}
 800be02:	4618      	mov	r0, r3
 800be04:	3714      	adds	r7, #20
 800be06:	46bd      	mov	sp, r7
 800be08:	bd90      	pop	{r4, r7, pc}

0800be0a <w5500_send_data>:
 * @param sn Socket number. It should be 0 - 7
 * @param data Pointer buffer to write data
 * @param len Data length
 */
void w5500_send_data(uint8_t sn, uint8_t *data, uint16_t len)
{
 800be0a:	b580      	push	{r7, lr}
 800be0c:	b084      	sub	sp, #16
 800be0e:	af00      	add	r7, sp, #0
 800be10:	4603      	mov	r3, r0
 800be12:	6039      	str	r1, [r7, #0]
 800be14:	71fb      	strb	r3, [r7, #7]
 800be16:	4613      	mov	r3, r2
 800be18:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr = 0;
 800be1a:	2300      	movs	r3, #0
 800be1c:	81fb      	strh	r3, [r7, #14]
  uint32_t addr = 0;
 800be1e:	2300      	movs	r3, #0
 800be20:	60bb      	str	r3, [r7, #8]

  if (len == 0) return;
 800be22:	88bb      	ldrh	r3, [r7, #4]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d01e      	beq.n	800be66 <w5500_send_data+0x5c>

  ptr = w5500_get_tx_wr(sn);
 800be28:	79fb      	ldrb	r3, [r7, #7]
 800be2a:	4618      	mov	r0, r3
 800be2c:	f000 fa84 	bl	800c338 <w5500_get_tx_wr>
 800be30:	4603      	mov	r3, r0
 800be32:	81fb      	strh	r3, [r7, #14]
  addr = ((uint32_t)ptr << 8) + (W5500_TXBUF_BLOCK(sn) << 3);
 800be34:	89fb      	ldrh	r3, [r7, #14]
 800be36:	021a      	lsls	r2, r3, #8
 800be38:	79fb      	ldrb	r3, [r7, #7]
 800be3a:	009b      	lsls	r3, r3, #2
 800be3c:	3302      	adds	r3, #2
 800be3e:	00db      	lsls	r3, r3, #3
 800be40:	4413      	add	r3, r2
 800be42:	60bb      	str	r3, [r7, #8]

  w5500_write_buf(addr, data, len);
 800be44:	88bb      	ldrh	r3, [r7, #4]
 800be46:	461a      	mov	r2, r3
 800be48:	6839      	ldr	r1, [r7, #0]
 800be4a:	68b8      	ldr	r0, [r7, #8]
 800be4c:	f7ff ff1e 	bl	800bc8c <w5500_write_buf>

  ptr += len;
 800be50:	89fa      	ldrh	r2, [r7, #14]
 800be52:	88bb      	ldrh	r3, [r7, #4]
 800be54:	4413      	add	r3, r2
 800be56:	81fb      	strh	r3, [r7, #14]
  w5500_set_tx_wr(sn, ptr);
 800be58:	89fa      	ldrh	r2, [r7, #14]
 800be5a:	79fb      	ldrb	r3, [r7, #7]
 800be5c:	4611      	mov	r1, r2
 800be5e:	4618      	mov	r0, r3
 800be60:	f000 fa42 	bl	800c2e8 <w5500_set_tx_wr>
 800be64:	e000      	b.n	800be68 <w5500_send_data+0x5e>
  if (len == 0) return;
 800be66:	bf00      	nop
}
 800be68:	3710      	adds	r7, #16
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}

0800be6e <w5500_recv_data>:
 * @param sn Socket number. It should be 0 - 7
 * @param data Pointer buffer to read data
 * @param len Data length
 */
void w5500_recv_data(uint8_t sn, uint8_t *data, uint16_t len)
{
 800be6e:	b580      	push	{r7, lr}
 800be70:	b084      	sub	sp, #16
 800be72:	af00      	add	r7, sp, #0
 800be74:	4603      	mov	r3, r0
 800be76:	6039      	str	r1, [r7, #0]
 800be78:	71fb      	strb	r3, [r7, #7]
 800be7a:	4613      	mov	r3, r2
 800be7c:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr = 0;
 800be7e:	2300      	movs	r3, #0
 800be80:	81fb      	strh	r3, [r7, #14]
  uint32_t addr = 0;
 800be82:	2300      	movs	r3, #0
 800be84:	60bb      	str	r3, [r7, #8]

  if (len == 0) return;
 800be86:	88bb      	ldrh	r3, [r7, #4]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d01e      	beq.n	800beca <w5500_recv_data+0x5c>

  ptr = w5500_get_rx_rd(sn);
 800be8c:	79fb      	ldrb	r3, [r7, #7]
 800be8e:	4618      	mov	r0, r3
 800be90:	f000 fa9b 	bl	800c3ca <w5500_get_rx_rd>
 800be94:	4603      	mov	r3, r0
 800be96:	81fb      	strh	r3, [r7, #14]
  addr = ((uint32_t)ptr << 8) + (W5500_RXBUF_BLOCK(sn) << 3);
 800be98:	89fb      	ldrh	r3, [r7, #14]
 800be9a:	021a      	lsls	r2, r3, #8
 800be9c:	79fb      	ldrb	r3, [r7, #7]
 800be9e:	009b      	lsls	r3, r3, #2
 800bea0:	3303      	adds	r3, #3
 800bea2:	00db      	lsls	r3, r3, #3
 800bea4:	4413      	add	r3, r2
 800bea6:	60bb      	str	r3, [r7, #8]

  w5500_read_buf(addr, data, len);
 800bea8:	88bb      	ldrh	r3, [r7, #4]
 800beaa:	461a      	mov	r2, r3
 800beac:	6839      	ldr	r1, [r7, #0]
 800beae:	68b8      	ldr	r0, [r7, #8]
 800beb0:	f7ff fec3 	bl	800bc3a <w5500_read_buf>
  ptr += len;
 800beb4:	89fa      	ldrh	r2, [r7, #14]
 800beb6:	88bb      	ldrh	r3, [r7, #4]
 800beb8:	4413      	add	r3, r2
 800beba:	81fb      	strh	r3, [r7, #14]

  w5500_set_rx_rd(sn, ptr);
 800bebc:	89fa      	ldrh	r2, [r7, #14]
 800bebe:	79fb      	ldrb	r3, [r7, #7]
 800bec0:	4611      	mov	r1, r2
 800bec2:	4618      	mov	r0, r3
 800bec4:	f000 fa59 	bl	800c37a <w5500_set_rx_rd>
 800bec8:	e000      	b.n	800becc <w5500_recv_data+0x5e>
  if (len == 0) return;
 800beca:	bf00      	nop
}
 800becc:	3710      	adds	r7, #16
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}

0800bed2 <w5500_recv_ignore>:
 * @brief It discard the received data in RX memory
 * @param sn Socket number. It should be 0 - 7
 * @param len Data length
 */
void w5500_recv_ignore(uint8_t sn, uint16_t len)
{
 800bed2:	b580      	push	{r7, lr}
 800bed4:	b084      	sub	sp, #16
 800bed6:	af00      	add	r7, sp, #0
 800bed8:	4603      	mov	r3, r0
 800beda:	460a      	mov	r2, r1
 800bedc:	71fb      	strb	r3, [r7, #7]
 800bede:	4613      	mov	r3, r2
 800bee0:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr = 0;
 800bee2:	2300      	movs	r3, #0
 800bee4:	81fb      	strh	r3, [r7, #14]

  ptr = w5500_get_rx_rd(sn);
 800bee6:	79fb      	ldrb	r3, [r7, #7]
 800bee8:	4618      	mov	r0, r3
 800beea:	f000 fa6e 	bl	800c3ca <w5500_get_rx_rd>
 800beee:	4603      	mov	r3, r0
 800bef0:	81fb      	strh	r3, [r7, #14]
  ptr += len;
 800bef2:	89fa      	ldrh	r2, [r7, #14]
 800bef4:	88bb      	ldrh	r3, [r7, #4]
 800bef6:	4413      	add	r3, r2
 800bef8:	81fb      	strh	r3, [r7, #14]
  w5500_set_rx_rd(sn, ptr);
 800befa:	89fa      	ldrh	r2, [r7, #14]
 800befc:	79fb      	ldrb	r3, [r7, #7]
 800befe:	4611      	mov	r1, r2
 800bf00:	4618      	mov	r0, r3
 800bf02:	f000 fa3a 	bl	800c37a <w5500_set_rx_rd>
}
 800bf06:	bf00      	nop
 800bf08:	3710      	adds	r7, #16
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}

0800bf0e <w5500_set_mr>:
/**
 * @brief Set Mode Register
 * @param data The value to be set
 */
void w5500_set_mr(uint8_t data)
{
 800bf0e:	b580      	push	{r7, lr}
 800bf10:	b082      	sub	sp, #8
 800bf12:	af00      	add	r7, sp, #0
 800bf14:	4603      	mov	r3, r0
 800bf16:	71fb      	strb	r3, [r7, #7]
  w5500_write(W5500_COMMON_REG_MR_ADDR, data);
 800bf18:	79fb      	ldrb	r3, [r7, #7]
 800bf1a:	4619      	mov	r1, r3
 800bf1c:	2000      	movs	r0, #0
 800bf1e:	f7ff fe63 	bl	800bbe8 <w5500_write>
}
 800bf22:	bf00      	nop
 800bf24:	3708      	adds	r7, #8
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bd80      	pop	{r7, pc}

0800bf2a <w5500_get_mr>:
/**
 * @brief Get Mode Register
 * @return The value of Mode register
 */
uint8_t w5500_get_mr(void)
{
 800bf2a:	b580      	push	{r7, lr}
 800bf2c:	af00      	add	r7, sp, #0
  return w5500_read(W5500_COMMON_REG_MR_ADDR);
 800bf2e:	2000      	movs	r0, #0
 800bf30:	f7ff fe32 	bl	800bb98 <w5500_read>
 800bf34:	4603      	mov	r3, r0
}
 800bf36:	4618      	mov	r0, r3
 800bf38:	bd80      	pop	{r7, pc}

0800bf3a <w5500_set_gar>:
/**
 * @brief Set gateway IP address
 * @param data Pointer variable to set gateway IP address. It should be allocated 4 bytes
 */
void w5500_set_gar(uint8_t *data)
{
 800bf3a:	b580      	push	{r7, lr}
 800bf3c:	b082      	sub	sp, #8
 800bf3e:	af00      	add	r7, sp, #0
 800bf40:	6078      	str	r0, [r7, #4]
  w5500_write_buf(W5500_COMMON_REG_GAR_ADDR, data, 4);
 800bf42:	2204      	movs	r2, #4
 800bf44:	6879      	ldr	r1, [r7, #4]
 800bf46:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800bf4a:	f7ff fe9f 	bl	800bc8c <w5500_write_buf>
}
 800bf4e:	bf00      	nop
 800bf50:	3708      	adds	r7, #8
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd80      	pop	{r7, pc}

0800bf56 <w5500_get_gar>:
/**
 * @brief Get gateway IP address
 * @param data Pointer variable to get gateway IP address. It should be allocated 4 bytes
 */
void w5500_get_gar(uint8_t *data)
{
 800bf56:	b580      	push	{r7, lr}
 800bf58:	b082      	sub	sp, #8
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	6078      	str	r0, [r7, #4]
  w5500_read_buf(W5500_COMMON_REG_GAR_ADDR, data, 4);
 800bf5e:	2204      	movs	r2, #4
 800bf60:	6879      	ldr	r1, [r7, #4]
 800bf62:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800bf66:	f7ff fe68 	bl	800bc3a <w5500_read_buf>
}
 800bf6a:	bf00      	nop
 800bf6c:	3708      	adds	r7, #8
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}

0800bf72 <w5500_set_subr>:
/**
 * @brief Set subnet mask address
 * @param data Pointer variable to set subnet mask address. It should be allocated 4 bytes
 */
void w5500_set_subr(uint8_t *data)
{
 800bf72:	b580      	push	{r7, lr}
 800bf74:	b082      	sub	sp, #8
 800bf76:	af00      	add	r7, sp, #0
 800bf78:	6078      	str	r0, [r7, #4]
  w5500_write_buf(W5500_COMMON_REG_SUBR_ADDR, data, 4);
 800bf7a:	2204      	movs	r2, #4
 800bf7c:	6879      	ldr	r1, [r7, #4]
 800bf7e:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800bf82:	f7ff fe83 	bl	800bc8c <w5500_write_buf>
}
 800bf86:	bf00      	nop
 800bf88:	3708      	adds	r7, #8
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	bd80      	pop	{r7, pc}

0800bf8e <w5500_get_subr>:
/**
 * @brief Get subnet mask address
 * @param data Pointer variable to get subnet mask address. It should be allocated 4 bytes
 */
void w5500_get_subr(uint8_t *data)
{
 800bf8e:	b580      	push	{r7, lr}
 800bf90:	b082      	sub	sp, #8
 800bf92:	af00      	add	r7, sp, #0
 800bf94:	6078      	str	r0, [r7, #4]
  w5500_read_buf(W5500_COMMON_REG_SUBR_ADDR, data, 4);
 800bf96:	2204      	movs	r2, #4
 800bf98:	6879      	ldr	r1, [r7, #4]
 800bf9a:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800bf9e:	f7ff fe4c 	bl	800bc3a <w5500_read_buf>
}
 800bfa2:	bf00      	nop
 800bfa4:	3708      	adds	r7, #8
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	bd80      	pop	{r7, pc}

0800bfaa <w5500_set_shar>:
/**
 * @brief Set local MAC address
 * @param data Pointer variable to set local MAC address. It should be allocated 6 bytes
 */
void w5500_set_shar(uint8_t *data)
{
 800bfaa:	b580      	push	{r7, lr}
 800bfac:	b082      	sub	sp, #8
 800bfae:	af00      	add	r7, sp, #0
 800bfb0:	6078      	str	r0, [r7, #4]
  w5500_write_buf(W5500_COMMON_REG_SHAR_ADDR, data, 6);
 800bfb2:	2206      	movs	r2, #6
 800bfb4:	6879      	ldr	r1, [r7, #4]
 800bfb6:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800bfba:	f7ff fe67 	bl	800bc8c <w5500_write_buf>
}
 800bfbe:	bf00      	nop
 800bfc0:	3708      	adds	r7, #8
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}

0800bfc6 <w5500_get_shar>:
/**
 * @brief Get local MAC address
 * @param data Pointer variable to set local MAC address. It should be allocated 6 bytes
 */
void w5500_get_shar(uint8_t *data)
{
 800bfc6:	b580      	push	{r7, lr}
 800bfc8:	b082      	sub	sp, #8
 800bfca:	af00      	add	r7, sp, #0
 800bfcc:	6078      	str	r0, [r7, #4]
  w5500_read_buf(W5500_COMMON_REG_SHAR_ADDR, data, 6);
 800bfce:	2206      	movs	r2, #6
 800bfd0:	6879      	ldr	r1, [r7, #4]
 800bfd2:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800bfd6:	f7ff fe30 	bl	800bc3a <w5500_read_buf>
}
 800bfda:	bf00      	nop
 800bfdc:	3708      	adds	r7, #8
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}

0800bfe2 <w5500_set_sipr>:
/**
 * @brief Set local IP address
 * @param data Pointer variable to set local IP address. It should be allocated 4 bytes
 */
void w5500_set_sipr(uint8_t *data)
{
 800bfe2:	b580      	push	{r7, lr}
 800bfe4:	b082      	sub	sp, #8
 800bfe6:	af00      	add	r7, sp, #0
 800bfe8:	6078      	str	r0, [r7, #4]
  w5500_write_buf(W5500_COMMON_REG_SIPR_ADDR, data, 4);
 800bfea:	2204      	movs	r2, #4
 800bfec:	6879      	ldr	r1, [r7, #4]
 800bfee:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800bff2:	f7ff fe4b 	bl	800bc8c <w5500_write_buf>
}
 800bff6:	bf00      	nop
 800bff8:	3708      	adds	r7, #8
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bd80      	pop	{r7, pc}

0800bffe <w5500_get_sipr>:
/**
 * @brief Get local IP address
 * @param data Pointer variable to set local IP address. It should be allocated 4 bytes
 */
void w5500_get_sipr(uint8_t *data)
{
 800bffe:	b580      	push	{r7, lr}
 800c000:	b082      	sub	sp, #8
 800c002:	af00      	add	r7, sp, #0
 800c004:	6078      	str	r0, [r7, #4]
  w5500_read_buf(W5500_COMMON_REG_SIPR_ADDR, data, 4);
 800c006:	2204      	movs	r2, #4
 800c008:	6879      	ldr	r1, [r7, #4]
 800c00a:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800c00e:	f7ff fe14 	bl	800bc3a <w5500_read_buf>
}
 800c012:	bf00      	nop
 800c014:	3708      	adds	r7, #8
 800c016:	46bd      	mov	sp, r7
 800c018:	bd80      	pop	{r7, pc}

0800c01a <w5500_set_simr>:
/**
 * @brief Set SIMR register
 * @param data Value to set SIMR register
 */
void w5500_set_simr(uint8_t data)
{
 800c01a:	b580      	push	{r7, lr}
 800c01c:	b082      	sub	sp, #8
 800c01e:	af00      	add	r7, sp, #0
 800c020:	4603      	mov	r3, r0
 800c022:	71fb      	strb	r3, [r7, #7]
  w5500_write(W5500_COMMON_REG_SIMR_ADDR, data);
 800c024:	79fb      	ldrb	r3, [r7, #7]
 800c026:	4619      	mov	r1, r3
 800c028:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 800c02c:	f7ff fddc 	bl	800bbe8 <w5500_write>
}
 800c030:	bf00      	nop
 800c032:	3708      	adds	r7, #8
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}

0800c038 <w5500_get_phycfgr>:
/**
 * @brief Get PHYCFGR register
 * @return Value of PHYCFGR register
 */
uint8_t w5500_get_phycfgr(void)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	af00      	add	r7, sp, #0
  return w5500_read(W5500_COMMON_REG_PHYCFGR_ADDR);
 800c03c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800c040:	f7ff fdaa 	bl	800bb98 <w5500_read>
 800c044:	4603      	mov	r3, r0
}
 800c046:	4618      	mov	r0, r3
 800c048:	bd80      	pop	{r7, pc}

0800c04a <w5500_set_sn_mr>:
 * @brief Set Sn_MR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_MR register
 */
void w5500_set_sn_mr(uint8_t sn, uint8_t data)
{
 800c04a:	b580      	push	{r7, lr}
 800c04c:	b082      	sub	sp, #8
 800c04e:	af00      	add	r7, sp, #0
 800c050:	4603      	mov	r3, r0
 800c052:	460a      	mov	r2, r1
 800c054:	71fb      	strb	r3, [r7, #7]
 800c056:	4613      	mov	r3, r2
 800c058:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_MR_ADDR(sn), data);
 800c05a:	79fb      	ldrb	r3, [r7, #7]
 800c05c:	009b      	lsls	r3, r3, #2
 800c05e:	3301      	adds	r3, #1
 800c060:	00db      	lsls	r3, r3, #3
 800c062:	79ba      	ldrb	r2, [r7, #6]
 800c064:	4611      	mov	r1, r2
 800c066:	4618      	mov	r0, r3
 800c068:	f7ff fdbe 	bl	800bbe8 <w5500_write>
}
 800c06c:	bf00      	nop
 800c06e:	3708      	adds	r7, #8
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}

0800c074 <w5500_get_sn_mr>:
 * @brief Get Sn_MR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_MR register
 */
uint8_t w5500_get_sn_mr(uint8_t sn)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b082      	sub	sp, #8
 800c078:	af00      	add	r7, sp, #0
 800c07a:	4603      	mov	r3, r0
 800c07c:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_MR_ADDR(sn));
 800c07e:	79fb      	ldrb	r3, [r7, #7]
 800c080:	009b      	lsls	r3, r3, #2
 800c082:	3301      	adds	r3, #1
 800c084:	00db      	lsls	r3, r3, #3
 800c086:	4618      	mov	r0, r3
 800c088:	f7ff fd86 	bl	800bb98 <w5500_read>
 800c08c:	4603      	mov	r3, r0
}
 800c08e:	4618      	mov	r0, r3
 800c090:	3708      	adds	r7, #8
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}

0800c096 <w5500_set_sn_cr>:
 * @brief Set Sn_CR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_CR register
 */
void w5500_set_sn_cr(uint8_t sn, uint8_t data)
{
 800c096:	b580      	push	{r7, lr}
 800c098:	b082      	sub	sp, #8
 800c09a:	af00      	add	r7, sp, #0
 800c09c:	4603      	mov	r3, r0
 800c09e:	460a      	mov	r2, r1
 800c0a0:	71fb      	strb	r3, [r7, #7]
 800c0a2:	4613      	mov	r3, r2
 800c0a4:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_CR_ADDR(sn), data);
 800c0a6:	79fb      	ldrb	r3, [r7, #7]
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	00db      	lsls	r3, r3, #3
 800c0ae:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800c0b2:	461a      	mov	r2, r3
 800c0b4:	79bb      	ldrb	r3, [r7, #6]
 800c0b6:	4619      	mov	r1, r3
 800c0b8:	4610      	mov	r0, r2
 800c0ba:	f7ff fd95 	bl	800bbe8 <w5500_write>
}
 800c0be:	bf00      	nop
 800c0c0:	3708      	adds	r7, #8
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}

0800c0c6 <w5500_get_sn_cr>:
 * @brief Get Sn_CR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_CR register
 */
uint8_t w5500_get_sn_cr(uint8_t sn)
{
 800c0c6:	b580      	push	{r7, lr}
 800c0c8:	b082      	sub	sp, #8
 800c0ca:	af00      	add	r7, sp, #0
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_CR_ADDR(sn));
 800c0d0:	79fb      	ldrb	r3, [r7, #7]
 800c0d2:	009b      	lsls	r3, r3, #2
 800c0d4:	3301      	adds	r3, #1
 800c0d6:	00db      	lsls	r3, r3, #3
 800c0d8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f7ff fd5b 	bl	800bb98 <w5500_read>
 800c0e2:	4603      	mov	r3, r0
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3708      	adds	r7, #8
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}

0800c0ec <w5500_set_sn_ir>:
 * @brief Set Sn_IR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_IR register
 */
void w5500_set_sn_ir(uint8_t sn, uint8_t data)
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b082      	sub	sp, #8
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	460a      	mov	r2, r1
 800c0f6:	71fb      	strb	r3, [r7, #7]
 800c0f8:	4613      	mov	r3, r2
 800c0fa:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_IR_ADDR(sn), data);
 800c0fc:	79fb      	ldrb	r3, [r7, #7]
 800c0fe:	009b      	lsls	r3, r3, #2
 800c100:	3301      	adds	r3, #1
 800c102:	00db      	lsls	r3, r3, #3
 800c104:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800c108:	461a      	mov	r2, r3
 800c10a:	79bb      	ldrb	r3, [r7, #6]
 800c10c:	4619      	mov	r1, r3
 800c10e:	4610      	mov	r0, r2
 800c110:	f7ff fd6a 	bl	800bbe8 <w5500_write>
}
 800c114:	bf00      	nop
 800c116:	3708      	adds	r7, #8
 800c118:	46bd      	mov	sp, r7
 800c11a:	bd80      	pop	{r7, pc}

0800c11c <w5500_get_sn_ir>:
 * @brief Get Sn_IR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_IR register
 */
uint8_t w5500_get_sn_ir(uint8_t sn)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b082      	sub	sp, #8
 800c120:	af00      	add	r7, sp, #0
 800c122:	4603      	mov	r3, r0
 800c124:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_IR_ADDR(sn));
 800c126:	79fb      	ldrb	r3, [r7, #7]
 800c128:	009b      	lsls	r3, r3, #2
 800c12a:	3301      	adds	r3, #1
 800c12c:	00db      	lsls	r3, r3, #3
 800c12e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800c132:	4618      	mov	r0, r3
 800c134:	f7ff fd30 	bl	800bb98 <w5500_read>
 800c138:	4603      	mov	r3, r0
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3708      	adds	r7, #8
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}

0800c142 <w5500_set_sn_imr>:
 * @brief Set Sn_IMR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_IMR register
 */
void w5500_set_sn_imr(uint8_t sn, uint8_t data)
{
 800c142:	b580      	push	{r7, lr}
 800c144:	b082      	sub	sp, #8
 800c146:	af00      	add	r7, sp, #0
 800c148:	4603      	mov	r3, r0
 800c14a:	460a      	mov	r2, r1
 800c14c:	71fb      	strb	r3, [r7, #7]
 800c14e:	4613      	mov	r3, r2
 800c150:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_IMR_ADDR(sn), data);
 800c152:	79fb      	ldrb	r3, [r7, #7]
 800c154:	009b      	lsls	r3, r3, #2
 800c156:	3301      	adds	r3, #1
 800c158:	00db      	lsls	r3, r3, #3
 800c15a:	f503 5330 	add.w	r3, r3, #11264	@ 0x2c00
 800c15e:	461a      	mov	r2, r3
 800c160:	79bb      	ldrb	r3, [r7, #6]
 800c162:	4619      	mov	r1, r3
 800c164:	4610      	mov	r0, r2
 800c166:	f7ff fd3f 	bl	800bbe8 <w5500_write>
}
 800c16a:	bf00      	nop
 800c16c:	3708      	adds	r7, #8
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}

0800c172 <w5500_get_sn_sr>:
 * @brief Get Sn_SR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_SR register
 */
uint8_t w5500_get_sn_sr(uint8_t sn)
{
 800c172:	b580      	push	{r7, lr}
 800c174:	b082      	sub	sp, #8
 800c176:	af00      	add	r7, sp, #0
 800c178:	4603      	mov	r3, r0
 800c17a:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_SR_ADDR(sn));
 800c17c:	79fb      	ldrb	r3, [r7, #7]
 800c17e:	009b      	lsls	r3, r3, #2
 800c180:	3301      	adds	r3, #1
 800c182:	00db      	lsls	r3, r3, #3
 800c184:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800c188:	4618      	mov	r0, r3
 800c18a:	f7ff fd05 	bl	800bb98 <w5500_read>
 800c18e:	4603      	mov	r3, r0
}
 800c190:	4618      	mov	r0, r3
 800c192:	3708      	adds	r7, #8
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}

0800c198 <w5500_set_sn_port>:
 * @brief Set Sn_PORT register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_PORT register
 */
void w5500_set_sn_port(uint8_t sn, uint16_t data)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b082      	sub	sp, #8
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	4603      	mov	r3, r0
 800c1a0:	460a      	mov	r2, r1
 800c1a2:	71fb      	strb	r3, [r7, #7]
 800c1a4:	4613      	mov	r3, r2
 800c1a6:	80bb      	strh	r3, [r7, #4]
  w5500_write(W5500_SOCKETn_REG_PORT_ADDR(sn), (uint8_t)(data >> 8));
 800c1a8:	79fb      	ldrb	r3, [r7, #7]
 800c1aa:	009b      	lsls	r3, r3, #2
 800c1ac:	3301      	adds	r3, #1
 800c1ae:	00db      	lsls	r3, r3, #3
 800c1b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c1b4:	461a      	mov	r2, r3
 800c1b6:	88bb      	ldrh	r3, [r7, #4]
 800c1b8:	0a1b      	lsrs	r3, r3, #8
 800c1ba:	b29b      	uxth	r3, r3
 800c1bc:	b2db      	uxtb	r3, r3
 800c1be:	4619      	mov	r1, r3
 800c1c0:	4610      	mov	r0, r2
 800c1c2:	f7ff fd11 	bl	800bbe8 <w5500_write>
  w5500_write(W5500_OFFSET_INC(W5500_SOCKETn_REG_PORT_ADDR(sn), 1), (uint8_t)data);
 800c1c6:	79fb      	ldrb	r3, [r7, #7]
 800c1c8:	009b      	lsls	r3, r3, #2
 800c1ca:	3301      	adds	r3, #1
 800c1cc:	00db      	lsls	r3, r3, #3
 800c1ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c1d2:	461a      	mov	r2, r3
 800c1d4:	88bb      	ldrh	r3, [r7, #4]
 800c1d6:	b2db      	uxtb	r3, r3
 800c1d8:	4619      	mov	r1, r3
 800c1da:	4610      	mov	r0, r2
 800c1dc:	f7ff fd04 	bl	800bbe8 <w5500_write>
}
 800c1e0:	bf00      	nop
 800c1e2:	3708      	adds	r7, #8
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}

0800c1e8 <w5500_set_sn_dipr>:
 * @brief Set Sn_DIPR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_DIPR register
 */
void w5500_set_sn_dipr(uint8_t sn, uint8_t *data)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b082      	sub	sp, #8
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	6039      	str	r1, [r7, #0]
 800c1f2:	71fb      	strb	r3, [r7, #7]
  w5500_write_buf(W5500_SOCKETn_REG_DIPR_ADDR(sn), data, 4);
 800c1f4:	79fb      	ldrb	r3, [r7, #7]
 800c1f6:	009b      	lsls	r3, r3, #2
 800c1f8:	3301      	adds	r3, #1
 800c1fa:	00db      	lsls	r3, r3, #3
 800c1fc:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800c200:	2204      	movs	r2, #4
 800c202:	6839      	ldr	r1, [r7, #0]
 800c204:	4618      	mov	r0, r3
 800c206:	f7ff fd41 	bl	800bc8c <w5500_write_buf>
}
 800c20a:	bf00      	nop
 800c20c:	3708      	adds	r7, #8
 800c20e:	46bd      	mov	sp, r7
 800c210:	bd80      	pop	{r7, pc}

0800c212 <w5500_set_sn_dport>:
 * @brief Set Sn_DPORT register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_DPORT register
 */
void w5500_set_sn_dport(uint8_t sn, uint16_t data)
{
 800c212:	b580      	push	{r7, lr}
 800c214:	b082      	sub	sp, #8
 800c216:	af00      	add	r7, sp, #0
 800c218:	4603      	mov	r3, r0
 800c21a:	460a      	mov	r2, r1
 800c21c:	71fb      	strb	r3, [r7, #7]
 800c21e:	4613      	mov	r3, r2
 800c220:	80bb      	strh	r3, [r7, #4]
  w5500_write(W5500_SOCKETn_REG_DPORT_ADDR(sn), (uint8_t)(data >> 8));
 800c222:	79fb      	ldrb	r3, [r7, #7]
 800c224:	009b      	lsls	r3, r3, #2
 800c226:	3301      	adds	r3, #1
 800c228:	00db      	lsls	r3, r3, #3
 800c22a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c22e:	461a      	mov	r2, r3
 800c230:	88bb      	ldrh	r3, [r7, #4]
 800c232:	0a1b      	lsrs	r3, r3, #8
 800c234:	b29b      	uxth	r3, r3
 800c236:	b2db      	uxtb	r3, r3
 800c238:	4619      	mov	r1, r3
 800c23a:	4610      	mov	r0, r2
 800c23c:	f7ff fcd4 	bl	800bbe8 <w5500_write>
  w5500_write(W5500_OFFSET_INC(W5500_SOCKETn_REG_DPORT_ADDR(sn), 1), (uint8_t)data);
 800c240:	79fb      	ldrb	r3, [r7, #7]
 800c242:	009b      	lsls	r3, r3, #2
 800c244:	3301      	adds	r3, #1
 800c246:	00db      	lsls	r3, r3, #3
 800c248:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 800c24c:	461a      	mov	r2, r3
 800c24e:	88bb      	ldrh	r3, [r7, #4]
 800c250:	b2db      	uxtb	r3, r3
 800c252:	4619      	mov	r1, r3
 800c254:	4610      	mov	r0, r2
 800c256:	f7ff fcc7 	bl	800bbe8 <w5500_write>
}
 800c25a:	bf00      	nop
 800c25c:	3708      	adds	r7, #8
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}

0800c262 <w5500_set_sn_rxbuf_size>:
 * @brief Set Sn_RXBUF_SIZE register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_RXBUF_SIZE register
 */
void w5500_set_sn_rxbuf_size(uint8_t sn, uint8_t data)
{
 800c262:	b580      	push	{r7, lr}
 800c264:	b082      	sub	sp, #8
 800c266:	af00      	add	r7, sp, #0
 800c268:	4603      	mov	r3, r0
 800c26a:	460a      	mov	r2, r1
 800c26c:	71fb      	strb	r3, [r7, #7]
 800c26e:	4613      	mov	r3, r2
 800c270:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_RXBUF_SIZE_ADDR(sn), data);
 800c272:	79fb      	ldrb	r3, [r7, #7]
 800c274:	009b      	lsls	r3, r3, #2
 800c276:	3301      	adds	r3, #1
 800c278:	00db      	lsls	r3, r3, #3
 800c27a:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 800c27e:	461a      	mov	r2, r3
 800c280:	79bb      	ldrb	r3, [r7, #6]
 800c282:	4619      	mov	r1, r3
 800c284:	4610      	mov	r0, r2
 800c286:	f7ff fcaf 	bl	800bbe8 <w5500_write>
}
 800c28a:	bf00      	nop
 800c28c:	3708      	adds	r7, #8
 800c28e:	46bd      	mov	sp, r7
 800c290:	bd80      	pop	{r7, pc}

0800c292 <w5500_set_sn_txbuf_size>:
 * @brief Set Sn_TXBUF_SIZE register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_TXBUF_SIZE register
 */
void w5500_set_sn_txbuf_size(uint8_t sn, uint8_t data)
{
 800c292:	b580      	push	{r7, lr}
 800c294:	b082      	sub	sp, #8
 800c296:	af00      	add	r7, sp, #0
 800c298:	4603      	mov	r3, r0
 800c29a:	460a      	mov	r2, r1
 800c29c:	71fb      	strb	r3, [r7, #7]
 800c29e:	4613      	mov	r3, r2
 800c2a0:	71bb      	strb	r3, [r7, #6]
  w5500_write(W5500_SOCKETn_REG_TXBUF_SIZE_ADDR(sn), data);
 800c2a2:	79fb      	ldrb	r3, [r7, #7]
 800c2a4:	009b      	lsls	r3, r3, #2
 800c2a6:	3301      	adds	r3, #1
 800c2a8:	00db      	lsls	r3, r3, #3
 800c2aa:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 800c2ae:	461a      	mov	r2, r3
 800c2b0:	79bb      	ldrb	r3, [r7, #6]
 800c2b2:	4619      	mov	r1, r3
 800c2b4:	4610      	mov	r0, r2
 800c2b6:	f7ff fc97 	bl	800bbe8 <w5500_write>
}
 800c2ba:	bf00      	nop
 800c2bc:	3708      	adds	r7, #8
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}

0800c2c2 <w5500_get_sn_txbuf_size>:
 * @brief Get Sn_TXBUF_SIZE register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_TXBUF_SIZE register
 */
uint8_t w5500_get_sn_txbuf_size(uint8_t sn)
{
 800c2c2:	b580      	push	{r7, lr}
 800c2c4:	b082      	sub	sp, #8
 800c2c6:	af00      	add	r7, sp, #0
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	71fb      	strb	r3, [r7, #7]
  return w5500_read(W5500_SOCKETn_REG_TXBUF_SIZE_ADDR(sn));
 800c2cc:	79fb      	ldrb	r3, [r7, #7]
 800c2ce:	009b      	lsls	r3, r3, #2
 800c2d0:	3301      	adds	r3, #1
 800c2d2:	00db      	lsls	r3, r3, #3
 800c2d4:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f7ff fc5d 	bl	800bb98 <w5500_read>
 800c2de:	4603      	mov	r3, r0
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3708      	adds	r7, #8
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}

0800c2e8 <w5500_set_tx_wr>:
 * @brief Set Sn_TX_WR register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_TX_WR register
 */
void w5500_set_tx_wr(uint8_t sn, uint16_t data)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b082      	sub	sp, #8
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	460a      	mov	r2, r1
 800c2f2:	71fb      	strb	r3, [r7, #7]
 800c2f4:	4613      	mov	r3, r2
 800c2f6:	80bb      	strh	r3, [r7, #4]
  w5500_write(W5500_SOCKETn_REG_TX_WR_ADDR(sn), (uint8_t)(data >> 8));
 800c2f8:	79fb      	ldrb	r3, [r7, #7]
 800c2fa:	009b      	lsls	r3, r3, #2
 800c2fc:	3301      	adds	r3, #1
 800c2fe:	00db      	lsls	r3, r3, #3
 800c300:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800c304:	461a      	mov	r2, r3
 800c306:	88bb      	ldrh	r3, [r7, #4]
 800c308:	0a1b      	lsrs	r3, r3, #8
 800c30a:	b29b      	uxth	r3, r3
 800c30c:	b2db      	uxtb	r3, r3
 800c30e:	4619      	mov	r1, r3
 800c310:	4610      	mov	r0, r2
 800c312:	f7ff fc69 	bl	800bbe8 <w5500_write>
  w5500_write(W5500_OFFSET_INC(W5500_SOCKETn_REG_TX_WR_ADDR(sn), 1), (uint8_t)data);
 800c316:	79fb      	ldrb	r3, [r7, #7]
 800c318:	009b      	lsls	r3, r3, #2
 800c31a:	3301      	adds	r3, #1
 800c31c:	00db      	lsls	r3, r3, #3
 800c31e:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 800c322:	461a      	mov	r2, r3
 800c324:	88bb      	ldrh	r3, [r7, #4]
 800c326:	b2db      	uxtb	r3, r3
 800c328:	4619      	mov	r1, r3
 800c32a:	4610      	mov	r0, r2
 800c32c:	f7ff fc5c 	bl	800bbe8 <w5500_write>
}
 800c330:	bf00      	nop
 800c332:	3708      	adds	r7, #8
 800c334:	46bd      	mov	sp, r7
 800c336:	bd80      	pop	{r7, pc}

0800c338 <w5500_get_tx_wr>:
 * @brief Get Sn_TX_WR register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_TX_WR register
 */
uint16_t w5500_get_tx_wr(uint8_t sn)
{
 800c338:	b590      	push	{r4, r7, lr}
 800c33a:	b083      	sub	sp, #12
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	4603      	mov	r3, r0
 800c340:	71fb      	strb	r3, [r7, #7]
  return ((uint16_t)(w5500_read(W5500_SOCKETn_REG_TX_WR_ADDR(sn)) << 8)) +
 800c342:	79fb      	ldrb	r3, [r7, #7]
 800c344:	009b      	lsls	r3, r3, #2
 800c346:	3301      	adds	r3, #1
 800c348:	00db      	lsls	r3, r3, #3
 800c34a:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800c34e:	4618      	mov	r0, r3
 800c350:	f7ff fc22 	bl	800bb98 <w5500_read>
 800c354:	4603      	mov	r3, r0
 800c356:	021b      	lsls	r3, r3, #8
 800c358:	b29c      	uxth	r4, r3
         w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_TX_WR_ADDR(sn), 1));
 800c35a:	79fb      	ldrb	r3, [r7, #7]
 800c35c:	009b      	lsls	r3, r3, #2
 800c35e:	3301      	adds	r3, #1
 800c360:	00db      	lsls	r3, r3, #3
 800c362:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 800c366:	4618      	mov	r0, r3
 800c368:	f7ff fc16 	bl	800bb98 <w5500_read>
 800c36c:	4603      	mov	r3, r0
  return ((uint16_t)(w5500_read(W5500_SOCKETn_REG_TX_WR_ADDR(sn)) << 8)) +
 800c36e:	4423      	add	r3, r4
 800c370:	b29b      	uxth	r3, r3
}
 800c372:	4618      	mov	r0, r3
 800c374:	370c      	adds	r7, #12
 800c376:	46bd      	mov	sp, r7
 800c378:	bd90      	pop	{r4, r7, pc}

0800c37a <w5500_set_rx_rd>:
 * @brief Set Sn_RX_RD register
 * @param sn Socket number. It should be 0 - 7
 * @param data Value to set Sn_RX_RD register
 */
void w5500_set_rx_rd(uint8_t sn, uint16_t data)
{
 800c37a:	b580      	push	{r7, lr}
 800c37c:	b082      	sub	sp, #8
 800c37e:	af00      	add	r7, sp, #0
 800c380:	4603      	mov	r3, r0
 800c382:	460a      	mov	r2, r1
 800c384:	71fb      	strb	r3, [r7, #7]
 800c386:	4613      	mov	r3, r2
 800c388:	80bb      	strh	r3, [r7, #4]
  w5500_write(W5500_SOCKETn_REG_RX_RD_ADDR(sn), (uint8_t)(data >> 8));
 800c38a:	79fb      	ldrb	r3, [r7, #7]
 800c38c:	009b      	lsls	r3, r3, #2
 800c38e:	3301      	adds	r3, #1
 800c390:	00db      	lsls	r3, r3, #3
 800c392:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800c396:	461a      	mov	r2, r3
 800c398:	88bb      	ldrh	r3, [r7, #4]
 800c39a:	0a1b      	lsrs	r3, r3, #8
 800c39c:	b29b      	uxth	r3, r3
 800c39e:	b2db      	uxtb	r3, r3
 800c3a0:	4619      	mov	r1, r3
 800c3a2:	4610      	mov	r0, r2
 800c3a4:	f7ff fc20 	bl	800bbe8 <w5500_write>
  w5500_write(W5500_OFFSET_INC(W5500_SOCKETn_REG_RX_RD_ADDR(sn), 1), (uint8_t)data);
 800c3a8:	79fb      	ldrb	r3, [r7, #7]
 800c3aa:	009b      	lsls	r3, r3, #2
 800c3ac:	3301      	adds	r3, #1
 800c3ae:	00db      	lsls	r3, r3, #3
 800c3b0:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800c3b4:	461a      	mov	r2, r3
 800c3b6:	88bb      	ldrh	r3, [r7, #4]
 800c3b8:	b2db      	uxtb	r3, r3
 800c3ba:	4619      	mov	r1, r3
 800c3bc:	4610      	mov	r0, r2
 800c3be:	f7ff fc13 	bl	800bbe8 <w5500_write>
}
 800c3c2:	bf00      	nop
 800c3c4:	3708      	adds	r7, #8
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}

0800c3ca <w5500_get_rx_rd>:
 * @brief Get Sn_RX_RD register
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Sn_RX_RD register
 */
uint16_t w5500_get_rx_rd(uint8_t sn)
{
 800c3ca:	b590      	push	{r4, r7, lr}
 800c3cc:	b083      	sub	sp, #12
 800c3ce:	af00      	add	r7, sp, #0
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	71fb      	strb	r3, [r7, #7]
  return ((uint16_t)(w5500_read(W5500_SOCKETn_REG_RX_RD_ADDR(sn)) << 8)) +
 800c3d4:	79fb      	ldrb	r3, [r7, #7]
 800c3d6:	009b      	lsls	r3, r3, #2
 800c3d8:	3301      	adds	r3, #1
 800c3da:	00db      	lsls	r3, r3, #3
 800c3dc:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	f7ff fbd9 	bl	800bb98 <w5500_read>
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	021b      	lsls	r3, r3, #8
 800c3ea:	b29c      	uxth	r4, r3
         w5500_read(W5500_OFFSET_INC(W5500_SOCKETn_REG_RX_RD_ADDR(sn), 1));
 800c3ec:	79fb      	ldrb	r3, [r7, #7]
 800c3ee:	009b      	lsls	r3, r3, #2
 800c3f0:	3301      	adds	r3, #1
 800c3f2:	00db      	lsls	r3, r3, #3
 800c3f4:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f7ff fbcd 	bl	800bb98 <w5500_read>
 800c3fe:	4603      	mov	r3, r0
  return ((uint16_t)(w5500_read(W5500_SOCKETn_REG_RX_RD_ADDR(sn)) << 8)) +
 800c400:	4423      	add	r3, r4
 800c402:	b29b      	uxth	r3, r3
}
 800c404:	4618      	mov	r0, r3
 800c406:	370c      	adds	r7, #12
 800c408:	46bd      	mov	sp, r7
 800c40a:	bd90      	pop	{r4, r7, pc}

0800c40c <w5500_get_sn_tx_max>:
 * @brief Gets the max buffer size of socket sn passed as parameters
 * @param sn Socket number. It should be 0 - 7
 * @return Value of Socket n TX max buffer size
 */
uint16_t w5500_get_sn_tx_max(uint8_t sn)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b082      	sub	sp, #8
 800c410:	af00      	add	r7, sp, #0
 800c412:	4603      	mov	r3, r0
 800c414:	71fb      	strb	r3, [r7, #7]
  return (((uint16_t)w5500_get_sn_txbuf_size(sn)) << 10);
 800c416:	79fb      	ldrb	r3, [r7, #7]
 800c418:	4618      	mov	r0, r3
 800c41a:	f7ff ff52 	bl	800c2c2 <w5500_get_sn_txbuf_size>
 800c41e:	4603      	mov	r3, r0
 800c420:	029b      	lsls	r3, r3, #10
 800c422:	b29b      	uxth	r3, r3
}
 800c424:	4618      	mov	r0, r3
 800c426:	3708      	adds	r7, #8
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}

0800c42c <w5500_sw_reset>:
///* Configuration functions *///
/**
 * @brief Reset W5500 by softly
 */
void w5500_sw_reset(void)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b086      	sub	sp, #24
 800c430:	af00      	add	r7, sp, #0
  uint8_t gw[4], sn[4], sip[4];
  uint8_t mac[6];

  w5500_get_shar(mac); // get Source Hardware Address Register
 800c432:	1d3b      	adds	r3, r7, #4
 800c434:	4618      	mov	r0, r3
 800c436:	f7ff fdc6 	bl	800bfc6 <w5500_get_shar>
  w5500_get_gar(gw);   // get Gateway IP Address Register
 800c43a:	f107 0314 	add.w	r3, r7, #20
 800c43e:	4618      	mov	r0, r3
 800c440:	f7ff fd89 	bl	800bf56 <w5500_get_gar>
  w5500_get_subr(sn);  // get Subnet Mask Register
 800c444:	f107 0310 	add.w	r3, r7, #16
 800c448:	4618      	mov	r0, r3
 800c44a:	f7ff fda0 	bl	800bf8e <w5500_get_subr>
  w5500_get_sipr(sip); // get Source IP Address Register
 800c44e:	f107 030c 	add.w	r3, r7, #12
 800c452:	4618      	mov	r0, r3
 800c454:	f7ff fdd3 	bl	800bffe <w5500_get_sipr>

  w5500_set_mr(MR_RST); // reset chip
 800c458:	2080      	movs	r0, #128	@ 0x80
 800c45a:	f7ff fd58 	bl	800bf0e <w5500_set_mr>
  w5500_get_mr();       // for delay
 800c45e:	f7ff fd64 	bl	800bf2a <w5500_get_mr>

  w5500_set_shar(mac); // set Source Hardware Address Register
 800c462:	1d3b      	adds	r3, r7, #4
 800c464:	4618      	mov	r0, r3
 800c466:	f7ff fda0 	bl	800bfaa <w5500_set_shar>
  w5500_set_gar(gw);   // set Gateway IP Address Register
 800c46a:	f107 0314 	add.w	r3, r7, #20
 800c46e:	4618      	mov	r0, r3
 800c470:	f7ff fd63 	bl	800bf3a <w5500_set_gar>
  w5500_set_subr(sn);  // set Subnet Mask Register
 800c474:	f107 0310 	add.w	r3, r7, #16
 800c478:	4618      	mov	r0, r3
 800c47a:	f7ff fd7a 	bl	800bf72 <w5500_set_subr>
  w5500_set_sipr(sip); // set Source IP Address Register
 800c47e:	f107 030c 	add.w	r3, r7, #12
 800c482:	4618      	mov	r0, r3
 800c484:	f7ff fdad 	bl	800bfe2 <w5500_set_sipr>
}
 800c488:	bf00      	nop
 800c48a:	3718      	adds	r7, #24
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}

0800c490 <w5500_init>:
 * @brief Initializes W5500 with socket buffer size
 * @param txsize Socket tx buffer sizes
 * @param rxsize Socket rx buffer sizes
 */
void w5500_init(uint8_t *txsize, uint8_t *rxsize)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b084      	sub	sp, #16
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
 800c498:	6039      	str	r1, [r7, #0]
  w5500_sw_reset();
 800c49a:	f7ff ffc7 	bl	800c42c <w5500_sw_reset>

  for (uint8_t i = 0; i < W5500_SOCK_NUM; i++)
 800c49e:	2300      	movs	r3, #0
 800c4a0:	73fb      	strb	r3, [r7, #15]
 800c4a2:	e014      	b.n	800c4ce <w5500_init+0x3e>
  {
    w5500_set_sn_txbuf_size(i, txsize[i]);
 800c4a4:	7bfb      	ldrb	r3, [r7, #15]
 800c4a6:	687a      	ldr	r2, [r7, #4]
 800c4a8:	4413      	add	r3, r2
 800c4aa:	781a      	ldrb	r2, [r3, #0]
 800c4ac:	7bfb      	ldrb	r3, [r7, #15]
 800c4ae:	4611      	mov	r1, r2
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	f7ff feee 	bl	800c292 <w5500_set_sn_txbuf_size>
    w5500_set_sn_rxbuf_size(i, rxsize[i]);
 800c4b6:	7bfb      	ldrb	r3, [r7, #15]
 800c4b8:	683a      	ldr	r2, [r7, #0]
 800c4ba:	4413      	add	r3, r2
 800c4bc:	781a      	ldrb	r2, [r3, #0]
 800c4be:	7bfb      	ldrb	r3, [r7, #15]
 800c4c0:	4611      	mov	r1, r2
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	f7ff fecd 	bl	800c262 <w5500_set_sn_rxbuf_size>
  for (uint8_t i = 0; i < W5500_SOCK_NUM; i++)
 800c4c8:	7bfb      	ldrb	r3, [r7, #15]
 800c4ca:	3301      	adds	r3, #1
 800c4cc:	73fb      	strb	r3, [r7, #15]
 800c4ce:	7bfb      	ldrb	r3, [r7, #15]
 800c4d0:	2b07      	cmp	r3, #7
 800c4d2:	d9e7      	bls.n	800c4a4 <w5500_init+0x14>
  }
}
 800c4d4:	bf00      	nop
 800c4d6:	bf00      	nop
 800c4d8:	3710      	adds	r7, #16
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}

0800c4de <w5500_get_phylink>:
/**
 * @brief Get the link status of phy in W5500
 * @return PHY_LINK_ON or PHY_LINK_OFF
 */
int8_t w5500_get_phylink(void)
{
 800c4de:	b580      	push	{r7, lr}
 800c4e0:	b082      	sub	sp, #8
 800c4e2:	af00      	add	r7, sp, #0
  int8_t link = PHY_LINK_OFF;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	71fb      	strb	r3, [r7, #7]

  if (w5500_get_phycfgr() & PHYCFGR_LNK_ON)
 800c4e8:	f7ff fda6 	bl	800c038 <w5500_get_phycfgr>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	f003 0301 	and.w	r3, r3, #1
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d001      	beq.n	800c4fa <w5500_get_phylink+0x1c>
  {
    link = PHY_LINK_ON;
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	71fb      	strb	r3, [r7, #7]
  }

  return link;
 800c4fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800c4fe:	4618      	mov	r0, r3
 800c500:	3708      	adds	r7, #8
 800c502:	46bd      	mov	sp, r7
 800c504:	bd80      	pop	{r7, pc}

0800c506 <w5500_critcical_enter>:
 *
 * This function can be overridden to disable interrupts or perform
 * other protection before accessing W5500 shared resources.
 */
__WEAK void w5500_critcical_enter(void)
{
 800c506:	b480      	push	{r7}
 800c508:	af00      	add	r7, sp, #0
  // Default implementation: do nothing
}
 800c50a:	bf00      	nop
 800c50c:	46bd      	mov	sp, r7
 800c50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c512:	4770      	bx	lr

0800c514 <w5500_critcical_exit>:
 *
 * This function can be overridden to re-enable interrupts or
 * finalize protection after accessing W5500 shared resources.
 */
__WEAK void w5500_critcical_exit(void)
{
 800c514:	b480      	push	{r7}
 800c516:	af00      	add	r7, sp, #0
  // Default implementation: do nothing
}
 800c518:	bf00      	nop
 800c51a:	46bd      	mov	sp, r7
 800c51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c520:	4770      	bx	lr
	...

0800c524 <w5500_spi_cs_low>:
 * @brief Set W5500 chip select (CS) pin low.
 *
 * Activates the W5500 SPI interface by pulling the CS pin low.
 */
void w5500_spi_cs_low(void)
{
 800c524:	b580      	push	{r7, lr}
 800c526:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_RESET);
 800c528:	2200      	movs	r2, #0
 800c52a:	2110      	movs	r1, #16
 800c52c:	4802      	ldr	r0, [pc, #8]	@ (800c538 <w5500_spi_cs_low+0x14>)
 800c52e:	f7f8 fac7 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800c532:	bf00      	nop
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	40020000 	.word	0x40020000

0800c53c <w5500_spi_cs_hi>:
 * @brief Set W5500 chip select (CS) pin high.
 *
 * Deactivates the W5500 SPI interface by releasing the CS pin.
 */
void w5500_spi_cs_hi(void)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_SET);
 800c540:	2201      	movs	r2, #1
 800c542:	2110      	movs	r1, #16
 800c544:	4802      	ldr	r0, [pc, #8]	@ (800c550 <w5500_spi_cs_hi+0x14>)
 800c546:	f7f8 fabb 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800c54a:	bf00      	nop
 800c54c:	bd80      	pop	{r7, pc}
 800c54e:	bf00      	nop
 800c550:	40020000 	.word	0x40020000

0800c554 <w5500_spi_read>:
 *
 * @param data Pointer to the buffer where received data will be stored.
 * @param len  Number of bytes to receive.
 */
void w5500_spi_read(uint8_t *data, uint16_t len)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b082      	sub	sp, #8
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
 800c55c:	460b      	mov	r3, r1
 800c55e:	807b      	strh	r3, [r7, #2]
  HAL_SPI_Receive(&hspi1, data, len, 100);
 800c560:	887a      	ldrh	r2, [r7, #2]
 800c562:	2364      	movs	r3, #100	@ 0x64
 800c564:	6879      	ldr	r1, [r7, #4]
 800c566:	4803      	ldr	r0, [pc, #12]	@ (800c574 <w5500_spi_read+0x20>)
 800c568:	f7fc fc53 	bl	8008e12 <HAL_SPI_Receive>
}
 800c56c:	bf00      	nop
 800c56e:	3708      	adds	r7, #8
 800c570:	46bd      	mov	sp, r7
 800c572:	bd80      	pop	{r7, pc}
 800c574:	2000ad0c 	.word	0x2000ad0c

0800c578 <w5500_spi_write>:
 *
 * @param data Pointer to the buffer containing data to be sent.
 * @param len  Number of bytes to transmit.
 */
void w5500_spi_write(uint8_t *data, uint16_t len)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
 800c580:	460b      	mov	r3, r1
 800c582:	807b      	strh	r3, [r7, #2]
  HAL_SPI_Transmit(&hspi1, data, len, 100);
 800c584:	887a      	ldrh	r2, [r7, #2]
 800c586:	2364      	movs	r3, #100	@ 0x64
 800c588:	6879      	ldr	r1, [r7, #4]
 800c58a:	4803      	ldr	r0, [pc, #12]	@ (800c598 <w5500_spi_write+0x20>)
 800c58c:	f7fc facb 	bl	8008b26 <HAL_SPI_Transmit>
}
 800c590:	bf00      	nop
 800c592:	3708      	adds	r7, #8
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}
 800c598:	2000ad0c 	.word	0x2000ad0c

0800c59c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */
#include "rtc.h"
/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c5a0:	4904      	ldr	r1, [pc, #16]	@ (800c5b4 <MX_FATFS_Init+0x18>)
 800c5a2:	4805      	ldr	r0, [pc, #20]	@ (800c5b8 <MX_FATFS_Init+0x1c>)
 800c5a4:	f004 fa50 	bl	8010a48 <FATFS_LinkDriver>
 800c5a8:	4603      	mov	r3, r0
 800c5aa:	461a      	mov	r2, r3
 800c5ac:	4b03      	ldr	r3, [pc, #12]	@ (800c5bc <MX_FATFS_Init+0x20>)
 800c5ae:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c5b0:	bf00      	nop
 800c5b2:	bd80      	pop	{r7, pc}
 800c5b4:	2000ae7c 	.word	0x2000ae7c
 800c5b8:	080225a0 	.word	0x080225a0
 800c5bc:	2000ae78 	.word	0x2000ae78

0800c5c0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b086      	sub	sp, #24
 800c5c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef sDate;

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800c5c6:	1d3b      	adds	r3, r7, #4
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	4619      	mov	r1, r3
 800c5cc:	480f      	ldr	r0, [pc, #60]	@ (800c60c <get_fattime+0x4c>)
 800c5ce:	f7f9 fe7d 	bl	80062cc <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800c5d2:	463b      	mov	r3, r7
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	4619      	mov	r1, r3
 800c5d8:	480c      	ldr	r0, [pc, #48]	@ (800c60c <get_fattime+0x4c>)
 800c5da:	f7f9 ff59 	bl	8006490 <HAL_RTC_GetDate>

  return ((DWORD)(sDate.Year + 2000 - 1980) << 25) | ((DWORD)(sDate.Month) << 21) | ((DWORD)(sDate.Date) << 16) |
 800c5de:	78fb      	ldrb	r3, [r7, #3]
 800c5e0:	3314      	adds	r3, #20
 800c5e2:	065a      	lsls	r2, r3, #25
 800c5e4:	787b      	ldrb	r3, [r7, #1]
 800c5e6:	055b      	lsls	r3, r3, #21
 800c5e8:	431a      	orrs	r2, r3
 800c5ea:	78bb      	ldrb	r3, [r7, #2]
 800c5ec:	041b      	lsls	r3, r3, #16
 800c5ee:	431a      	orrs	r2, r3
         ((DWORD)(sTime.Hours) << 11) | ((DWORD)(sTime.Minutes) << 5) | ((DWORD)(sTime.Seconds / 2));
 800c5f0:	793b      	ldrb	r3, [r7, #4]
 800c5f2:	02db      	lsls	r3, r3, #11
  return ((DWORD)(sDate.Year + 2000 - 1980) << 25) | ((DWORD)(sDate.Month) << 21) | ((DWORD)(sDate.Date) << 16) |
 800c5f4:	431a      	orrs	r2, r3
         ((DWORD)(sTime.Hours) << 11) | ((DWORD)(sTime.Minutes) << 5) | ((DWORD)(sTime.Seconds / 2));
 800c5f6:	797b      	ldrb	r3, [r7, #5]
 800c5f8:	015b      	lsls	r3, r3, #5
 800c5fa:	4313      	orrs	r3, r2
 800c5fc:	79ba      	ldrb	r2, [r7, #6]
 800c5fe:	0852      	lsrs	r2, r2, #1
 800c600:	b2d2      	uxtb	r2, r2
 800c602:	4313      	orrs	r3, r2
  /* USER CODE END get_fattime */
}
 800c604:	4618      	mov	r0, r3
 800c606:	3718      	adds	r7, #24
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}
 800c60c:	2000a9dc 	.word	0x2000a9dc

0800c610 <MX_FATFS_DeInit>:

/* USER CODE BEGIN Application */
void MX_FATFS_DeInit(void)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	af00      	add	r7, sp, #0
  retSD = FATFS_UnLinkDriverEx(SDPath, 0);
 800c614:	2100      	movs	r1, #0
 800c616:	4804      	ldr	r0, [pc, #16]	@ (800c628 <MX_FATFS_DeInit+0x18>)
 800c618:	f004 fa26 	bl	8010a68 <FATFS_UnLinkDriverEx>
 800c61c:	4603      	mov	r3, r0
 800c61e:	461a      	mov	r2, r3
 800c620:	4b02      	ldr	r3, [pc, #8]	@ (800c62c <MX_FATFS_DeInit+0x1c>)
 800c622:	701a      	strb	r2, [r3, #0]
}
 800c624:	bf00      	nop
 800c626:	bd80      	pop	{r7, pc}
 800c628:	2000ae7c 	.word	0x2000ae7c
 800c62c:	2000ae78 	.word	0x2000ae78

0800c630 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	b082      	sub	sp, #8
 800c634:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c636:	2300      	movs	r3, #0
 800c638:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c63a:	f000 f896 	bl	800c76a <BSP_SD_IsDetected>
 800c63e:	4603      	mov	r3, r0
 800c640:	2b01      	cmp	r3, #1
 800c642:	d001      	beq.n	800c648 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800c644:	2302      	movs	r3, #2
 800c646:	e012      	b.n	800c66e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800c648:	480b      	ldr	r0, [pc, #44]	@ (800c678 <BSP_SD_Init+0x48>)
 800c64a:	f7fa fe71 	bl	8007330 <HAL_SD_Init>
 800c64e:	4603      	mov	r3, r0
 800c650:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c652:	79fb      	ldrb	r3, [r7, #7]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d109      	bne.n	800c66c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800c658:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800c65c:	4806      	ldr	r0, [pc, #24]	@ (800c678 <BSP_SD_Init+0x48>)
 800c65e:	f7fb fc4f 	bl	8007f00 <HAL_SD_ConfigWideBusOperation>
 800c662:	4603      	mov	r3, r0
 800c664:	2b00      	cmp	r3, #0
 800c666:	d001      	beq.n	800c66c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c668:	2301      	movs	r3, #1
 800c66a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c66c:	79fb      	ldrb	r3, [r7, #7]
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3708      	adds	r7, #8
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}
 800c676:	bf00      	nop
 800c678:	2000abc8 	.word	0x2000abc8

0800c67c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b086      	sub	sp, #24
 800c680:	af00      	add	r7, sp, #0
 800c682:	60f8      	str	r0, [r7, #12]
 800c684:	60b9      	str	r1, [r7, #8]
 800c686:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c688:	2300      	movs	r3, #0
 800c68a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	68ba      	ldr	r2, [r7, #8]
 800c690:	68f9      	ldr	r1, [r7, #12]
 800c692:	4806      	ldr	r0, [pc, #24]	@ (800c6ac <BSP_SD_ReadBlocks_DMA+0x30>)
 800c694:	f7fa ff1c 	bl	80074d0 <HAL_SD_ReadBlocks_DMA>
 800c698:	4603      	mov	r3, r0
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d001      	beq.n	800c6a2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c69e:	2301      	movs	r3, #1
 800c6a0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c6a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	3718      	adds	r7, #24
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}
 800c6ac:	2000abc8 	.word	0x2000abc8

0800c6b0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b086      	sub	sp, #24
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	60f8      	str	r0, [r7, #12]
 800c6b8:	60b9      	str	r1, [r7, #8]
 800c6ba:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c6bc:	2300      	movs	r3, #0
 800c6be:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	68ba      	ldr	r2, [r7, #8]
 800c6c4:	68f9      	ldr	r1, [r7, #12]
 800c6c6:	4806      	ldr	r0, [pc, #24]	@ (800c6e0 <BSP_SD_WriteBlocks_DMA+0x30>)
 800c6c8:	f7fa ffe4 	bl	8007694 <HAL_SD_WriteBlocks_DMA>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d001      	beq.n	800c6d6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c6d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3718      	adds	r7, #24
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}
 800c6e0:	2000abc8 	.word	0x2000abc8

0800c6e4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c6e8:	4805      	ldr	r0, [pc, #20]	@ (800c700 <BSP_SD_GetCardState+0x1c>)
 800c6ea:	f7fb fca3 	bl	8008034 <HAL_SD_GetCardState>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	2b04      	cmp	r3, #4
 800c6f2:	bf14      	ite	ne
 800c6f4:	2301      	movne	r3, #1
 800c6f6:	2300      	moveq	r3, #0
 800c6f8:	b2db      	uxtb	r3, r3
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	bd80      	pop	{r7, pc}
 800c6fe:	bf00      	nop
 800c700:	2000abc8 	.word	0x2000abc8

0800c704 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b082      	sub	sp, #8
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c70c:	6879      	ldr	r1, [r7, #4]
 800c70e:	4803      	ldr	r0, [pc, #12]	@ (800c71c <BSP_SD_GetCardInfo+0x18>)
 800c710:	f7fb fbca 	bl	8007ea8 <HAL_SD_GetCardInfo>
}
 800c714:	bf00      	nop
 800c716:	3708      	adds	r7, #8
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}
 800c71c:	2000abc8 	.word	0x2000abc8

0800c720 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b082      	sub	sp, #8
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800c728:	f000 f818 	bl	800c75c <BSP_SD_AbortCallback>
}
 800c72c:	bf00      	nop
 800c72e:	3708      	adds	r7, #8
 800c730:	46bd      	mov	sp, r7
 800c732:	bd80      	pop	{r7, pc}

0800c734 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b082      	sub	sp, #8
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800c73c:	f000 f998 	bl	800ca70 <BSP_SD_WriteCpltCallback>
}
 800c740:	bf00      	nop
 800c742:	3708      	adds	r7, #8
 800c744:	46bd      	mov	sp, r7
 800c746:	bd80      	pop	{r7, pc}

0800c748 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b082      	sub	sp, #8
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c750:	f000 f9a0 	bl	800ca94 <BSP_SD_ReadCpltCallback>
}
 800c754:	bf00      	nop
 800c756:	3708      	adds	r7, #8
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}

0800c75c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800c75c:	b480      	push	{r7}
 800c75e:	af00      	add	r7, sp, #0

}
 800c760:	bf00      	nop
 800c762:	46bd      	mov	sp, r7
 800c764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c768:	4770      	bx	lr

0800c76a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c76a:	b480      	push	{r7}
 800c76c:	b083      	sub	sp, #12
 800c76e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c770:	2301      	movs	r3, #1
 800c772:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800c774:	79fb      	ldrb	r3, [r7, #7]
 800c776:	b2db      	uxtb	r3, r3
}
 800c778:	4618      	mov	r0, r3
 800c77a:	370c      	adds	r7, #12
 800c77c:	46bd      	mov	sp, r7
 800c77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c782:	4770      	bx	lr

0800c784 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800c784:	b580      	push	{r7, lr}
 800c786:	b084      	sub	sp, #16
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800c78c:	f004 fa7e 	bl	8010c8c <osKernelGetTickCount>
 800c790:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800c792:	e006      	b.n	800c7a2 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c794:	f7ff ffa6 	bl	800c6e4 <BSP_SD_GetCardState>
 800c798:	4603      	mov	r3, r0
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d101      	bne.n	800c7a2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	e009      	b.n	800c7b6 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800c7a2:	f004 fa73 	bl	8010c8c <osKernelGetTickCount>
 800c7a6:	4602      	mov	r2, r0
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	1ad3      	subs	r3, r2, r3
 800c7ac:	687a      	ldr	r2, [r7, #4]
 800c7ae:	429a      	cmp	r2, r3
 800c7b0:	d8f0      	bhi.n	800c794 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800c7b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	3710      	adds	r7, #16
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}
	...

0800c7c0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c7ca:	4b0b      	ldr	r3, [pc, #44]	@ (800c7f8 <SD_CheckStatus+0x38>)
 800c7cc:	2201      	movs	r2, #1
 800c7ce:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c7d0:	f7ff ff88 	bl	800c6e4 <BSP_SD_GetCardState>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d107      	bne.n	800c7ea <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c7da:	4b07      	ldr	r3, [pc, #28]	@ (800c7f8 <SD_CheckStatus+0x38>)
 800c7dc:	781b      	ldrb	r3, [r3, #0]
 800c7de:	b2db      	uxtb	r3, r3
 800c7e0:	f023 0301 	bic.w	r3, r3, #1
 800c7e4:	b2da      	uxtb	r2, r3
 800c7e6:	4b04      	ldr	r3, [pc, #16]	@ (800c7f8 <SD_CheckStatus+0x38>)
 800c7e8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c7ea:	4b03      	ldr	r3, [pc, #12]	@ (800c7f8 <SD_CheckStatus+0x38>)
 800c7ec:	781b      	ldrb	r3, [r3, #0]
 800c7ee:	b2db      	uxtb	r3, r3
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	3708      	adds	r7, #8
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}
 800c7f8:	20000058 	.word	0x20000058

0800c7fc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b082      	sub	sp, #8
 800c800:	af00      	add	r7, sp, #0
 800c802:	4603      	mov	r3, r0
 800c804:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800c806:	4b1c      	ldr	r3, [pc, #112]	@ (800c878 <SD_initialize+0x7c>)
 800c808:	2201      	movs	r2, #1
 800c80a:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800c80c:	f004 f9e6 	bl	8010bdc <osKernelGetState>
 800c810:	4603      	mov	r3, r0
 800c812:	2b02      	cmp	r3, #2
 800c814:	d129      	bne.n	800c86a <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800c816:	f7ff ff0b 	bl	800c630 <BSP_SD_Init>
 800c81a:	4603      	mov	r3, r0
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d107      	bne.n	800c830 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800c820:	79fb      	ldrb	r3, [r7, #7]
 800c822:	4618      	mov	r0, r3
 800c824:	f7ff ffcc 	bl	800c7c0 <SD_CheckStatus>
 800c828:	4603      	mov	r3, r0
 800c82a:	461a      	mov	r2, r3
 800c82c:	4b12      	ldr	r3, [pc, #72]	@ (800c878 <SD_initialize+0x7c>)
 800c82e:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800c830:	4b11      	ldr	r3, [pc, #68]	@ (800c878 <SD_initialize+0x7c>)
 800c832:	781b      	ldrb	r3, [r3, #0]
 800c834:	b2db      	uxtb	r3, r3
 800c836:	2b01      	cmp	r3, #1
 800c838:	d017      	beq.n	800c86a <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800c83a:	4b10      	ldr	r3, [pc, #64]	@ (800c87c <SD_initialize+0x80>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d107      	bne.n	800c852 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800c842:	2200      	movs	r2, #0
 800c844:	2102      	movs	r1, #2
 800c846:	200a      	movs	r0, #10
 800c848:	f004 fdd0 	bl	80113ec <osMessageQueueNew>
 800c84c:	4603      	mov	r3, r0
 800c84e:	4a0b      	ldr	r2, [pc, #44]	@ (800c87c <SD_initialize+0x80>)
 800c850:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800c852:	4b0a      	ldr	r3, [pc, #40]	@ (800c87c <SD_initialize+0x80>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d107      	bne.n	800c86a <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800c85a:	4b07      	ldr	r3, [pc, #28]	@ (800c878 <SD_initialize+0x7c>)
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	f043 0301 	orr.w	r3, r3, #1
 800c864:	b2da      	uxtb	r2, r3
 800c866:	4b04      	ldr	r3, [pc, #16]	@ (800c878 <SD_initialize+0x7c>)
 800c868:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800c86a:	4b03      	ldr	r3, [pc, #12]	@ (800c878 <SD_initialize+0x7c>)
 800c86c:	781b      	ldrb	r3, [r3, #0]
 800c86e:	b2db      	uxtb	r3, r3
}
 800c870:	4618      	mov	r0, r3
 800c872:	3708      	adds	r7, #8
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}
 800c878:	20000058 	.word	0x20000058
 800c87c:	2000ae80 	.word	0x2000ae80

0800c880 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b082      	sub	sp, #8
 800c884:	af00      	add	r7, sp, #0
 800c886:	4603      	mov	r3, r0
 800c888:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c88a:	79fb      	ldrb	r3, [r7, #7]
 800c88c:	4618      	mov	r0, r3
 800c88e:	f7ff ff97 	bl	800c7c0 <SD_CheckStatus>
 800c892:	4603      	mov	r3, r0
}
 800c894:	4618      	mov	r0, r3
 800c896:	3708      	adds	r7, #8
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}

0800c89c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b088      	sub	sp, #32
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	60b9      	str	r1, [r7, #8]
 800c8a4:	607a      	str	r2, [r7, #4]
 800c8a6:	603b      	str	r3, [r7, #0]
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800c8ac:	2301      	movs	r3, #1
 800c8ae:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c8b0:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c8b4:	f7ff ff66 	bl	800c784 <SD_CheckStatusWithTimeout>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	da01      	bge.n	800c8c2 <SD_read+0x26>
  {
    return res;
 800c8be:	7ffb      	ldrb	r3, [r7, #31]
 800c8c0:	e02f      	b.n	800c922 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800c8c2:	683a      	ldr	r2, [r7, #0]
 800c8c4:	6879      	ldr	r1, [r7, #4]
 800c8c6:	68b8      	ldr	r0, [r7, #8]
 800c8c8:	f7ff fed8 	bl	800c67c <BSP_SD_ReadBlocks_DMA>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800c8d0:	7fbb      	ldrb	r3, [r7, #30]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d124      	bne.n	800c920 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800c8d6:	4b15      	ldr	r3, [pc, #84]	@ (800c92c <SD_read+0x90>)
 800c8d8:	6818      	ldr	r0, [r3, #0]
 800c8da:	f107 0112 	add.w	r1, r7, #18
 800c8de:	f247 5330 	movw	r3, #30000	@ 0x7530
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	f004 fe7c 	bl	80115e0 <osMessageQueueGet>
 800c8e8:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800c8ea:	69bb      	ldr	r3, [r7, #24]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d117      	bne.n	800c920 <SD_read+0x84>
 800c8f0:	8a7b      	ldrh	r3, [r7, #18]
 800c8f2:	2b01      	cmp	r3, #1
 800c8f4:	d114      	bne.n	800c920 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800c8f6:	f004 f9c9 	bl	8010c8c <osKernelGetTickCount>
 800c8fa:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800c8fc:	e007      	b.n	800c90e <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c8fe:	f7ff fef1 	bl	800c6e4 <BSP_SD_GetCardState>
 800c902:	4603      	mov	r3, r0
 800c904:	2b00      	cmp	r3, #0
 800c906:	d102      	bne.n	800c90e <SD_read+0x72>
              {
                res = RES_OK;
 800c908:	2300      	movs	r3, #0
 800c90a:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800c90c:	e008      	b.n	800c920 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800c90e:	f004 f9bd 	bl	8010c8c <osKernelGetTickCount>
 800c912:	4602      	mov	r2, r0
 800c914:	697b      	ldr	r3, [r7, #20]
 800c916:	1ad3      	subs	r3, r2, r3
 800c918:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c91c:	4293      	cmp	r3, r2
 800c91e:	d9ee      	bls.n	800c8fe <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800c920:	7ffb      	ldrb	r3, [r7, #31]
}
 800c922:	4618      	mov	r0, r3
 800c924:	3720      	adds	r7, #32
 800c926:	46bd      	mov	sp, r7
 800c928:	bd80      	pop	{r7, pc}
 800c92a:	bf00      	nop
 800c92c:	2000ae80 	.word	0x2000ae80

0800c930 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c930:	b580      	push	{r7, lr}
 800c932:	b088      	sub	sp, #32
 800c934:	af00      	add	r7, sp, #0
 800c936:	60b9      	str	r1, [r7, #8]
 800c938:	607a      	str	r2, [r7, #4]
 800c93a:	603b      	str	r3, [r7, #0]
 800c93c:	4603      	mov	r3, r0
 800c93e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c940:	2301      	movs	r3, #1
 800c942:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c944:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c948:	f7ff ff1c 	bl	800c784 <SD_CheckStatusWithTimeout>
 800c94c:	4603      	mov	r3, r0
 800c94e:	2b00      	cmp	r3, #0
 800c950:	da01      	bge.n	800c956 <SD_write+0x26>
  {
    return res;
 800c952:	7ffb      	ldrb	r3, [r7, #31]
 800c954:	e02d      	b.n	800c9b2 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800c956:	683a      	ldr	r2, [r7, #0]
 800c958:	6879      	ldr	r1, [r7, #4]
 800c95a:	68b8      	ldr	r0, [r7, #8]
 800c95c:	f7ff fea8 	bl	800c6b0 <BSP_SD_WriteBlocks_DMA>
 800c960:	4603      	mov	r3, r0
 800c962:	2b00      	cmp	r3, #0
 800c964:	d124      	bne.n	800c9b0 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800c966:	4b15      	ldr	r3, [pc, #84]	@ (800c9bc <SD_write+0x8c>)
 800c968:	6818      	ldr	r0, [r3, #0]
 800c96a:	f107 0112 	add.w	r1, r7, #18
 800c96e:	f247 5330 	movw	r3, #30000	@ 0x7530
 800c972:	2200      	movs	r2, #0
 800c974:	f004 fe34 	bl	80115e0 <osMessageQueueGet>
 800c978:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800c97a:	69bb      	ldr	r3, [r7, #24]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d117      	bne.n	800c9b0 <SD_write+0x80>
 800c980:	8a7b      	ldrh	r3, [r7, #18]
 800c982:	2b02      	cmp	r3, #2
 800c984:	d114      	bne.n	800c9b0 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800c986:	f004 f981 	bl	8010c8c <osKernelGetTickCount>
 800c98a:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800c98c:	e007      	b.n	800c99e <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c98e:	f7ff fea9 	bl	800c6e4 <BSP_SD_GetCardState>
 800c992:	4603      	mov	r3, r0
 800c994:	2b00      	cmp	r3, #0
 800c996:	d102      	bne.n	800c99e <SD_write+0x6e>
          {
            res = RES_OK;
 800c998:	2300      	movs	r3, #0
 800c99a:	77fb      	strb	r3, [r7, #31]
            break;
 800c99c:	e008      	b.n	800c9b0 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800c99e:	f004 f975 	bl	8010c8c <osKernelGetTickCount>
 800c9a2:	4602      	mov	r2, r0
 800c9a4:	697b      	ldr	r3, [r7, #20]
 800c9a6:	1ad3      	subs	r3, r2, r3
 800c9a8:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c9ac:	4293      	cmp	r3, r2
 800c9ae:	d9ee      	bls.n	800c98e <SD_write+0x5e>
        res = RES_OK;
    }

#endif

  return res;
 800c9b0:	7ffb      	ldrb	r3, [r7, #31]
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3720      	adds	r7, #32
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	bd80      	pop	{r7, pc}
 800c9ba:	bf00      	nop
 800c9bc:	2000ae80 	.word	0x2000ae80

0800c9c0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b08c      	sub	sp, #48	@ 0x30
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	603a      	str	r2, [r7, #0]
 800c9ca:	71fb      	strb	r3, [r7, #7]
 800c9cc:	460b      	mov	r3, r1
 800c9ce:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c9d0:	2301      	movs	r3, #1
 800c9d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c9d6:	4b25      	ldr	r3, [pc, #148]	@ (800ca6c <SD_ioctl+0xac>)
 800c9d8:	781b      	ldrb	r3, [r3, #0]
 800c9da:	b2db      	uxtb	r3, r3
 800c9dc:	f003 0301 	and.w	r3, r3, #1
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d001      	beq.n	800c9e8 <SD_ioctl+0x28>
 800c9e4:	2303      	movs	r3, #3
 800c9e6:	e03c      	b.n	800ca62 <SD_ioctl+0xa2>

  switch (cmd)
 800c9e8:	79bb      	ldrb	r3, [r7, #6]
 800c9ea:	2b03      	cmp	r3, #3
 800c9ec:	d834      	bhi.n	800ca58 <SD_ioctl+0x98>
 800c9ee:	a201      	add	r2, pc, #4	@ (adr r2, 800c9f4 <SD_ioctl+0x34>)
 800c9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9f4:	0800ca05 	.word	0x0800ca05
 800c9f8:	0800ca0d 	.word	0x0800ca0d
 800c9fc:	0800ca25 	.word	0x0800ca25
 800ca00:	0800ca3f 	.word	0x0800ca3f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ca04:	2300      	movs	r3, #0
 800ca06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ca0a:	e028      	b.n	800ca5e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ca0c:	f107 030c 	add.w	r3, r7, #12
 800ca10:	4618      	mov	r0, r3
 800ca12:	f7ff fe77 	bl	800c704 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ca16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ca22:	e01c      	b.n	800ca5e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ca24:	f107 030c 	add.w	r3, r7, #12
 800ca28:	4618      	mov	r0, r3
 800ca2a:	f7ff fe6b 	bl	800c704 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ca2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca30:	b29a      	uxth	r2, r3
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ca36:	2300      	movs	r3, #0
 800ca38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ca3c:	e00f      	b.n	800ca5e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ca3e:	f107 030c 	add.w	r3, r7, #12
 800ca42:	4618      	mov	r0, r3
 800ca44:	f7ff fe5e 	bl	800c704 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ca48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca4a:	0a5a      	lsrs	r2, r3, #9
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ca50:	2300      	movs	r3, #0
 800ca52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ca56:	e002      	b.n	800ca5e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800ca58:	2304      	movs	r3, #4
 800ca5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800ca5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ca62:	4618      	mov	r0, r3
 800ca64:	3730      	adds	r7, #48	@ 0x30
 800ca66:	46bd      	mov	sp, r7
 800ca68:	bd80      	pop	{r7, pc}
 800ca6a:	bf00      	nop
 800ca6c:	20000058 	.word	0x20000058

0800ca70 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b082      	sub	sp, #8
 800ca74:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800ca76:	2302      	movs	r3, #2
 800ca78:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800ca7a:	4b05      	ldr	r3, [pc, #20]	@ (800ca90 <BSP_SD_WriteCpltCallback+0x20>)
 800ca7c:	6818      	ldr	r0, [r3, #0]
 800ca7e:	1db9      	adds	r1, r7, #6
 800ca80:	2300      	movs	r3, #0
 800ca82:	2200      	movs	r2, #0
 800ca84:	f004 fd38 	bl	80114f8 <osMessageQueuePut>
#endif
}
 800ca88:	bf00      	nop
 800ca8a:	3708      	adds	r7, #8
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bd80      	pop	{r7, pc}
 800ca90:	2000ae80 	.word	0x2000ae80

0800ca94 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b082      	sub	sp, #8
 800ca98:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800ca9a:	2301      	movs	r3, #1
 800ca9c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800ca9e:	4b05      	ldr	r3, [pc, #20]	@ (800cab4 <BSP_SD_ReadCpltCallback+0x20>)
 800caa0:	6818      	ldr	r0, [r3, #0]
 800caa2:	1db9      	adds	r1, r7, #6
 800caa4:	2300      	movs	r3, #0
 800caa6:	2200      	movs	r2, #0
 800caa8:	f004 fd26 	bl	80114f8 <osMessageQueuePut>
#endif
}
 800caac:	bf00      	nop
 800caae:	3708      	adds	r7, #8
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}
 800cab4:	2000ae80 	.word	0x2000ae80

0800cab8 <heap_pool_lock>:

/**
 * @brief Enter critical section. Can be overridden.
 */
__attribute__((weak)) void heap_pool_lock(void)
{
 800cab8:	b480      	push	{r7}
 800caba:	af00      	add	r7, sp, #0
  // Default: do nothing (non-thread-safe)
}
 800cabc:	bf00      	nop
 800cabe:	46bd      	mov	sp, r7
 800cac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac4:	4770      	bx	lr

0800cac6 <heap_pool_unlock>:

/**
 * @brief Exit critical section. Can be overridden.
 */
__attribute__((weak)) void heap_pool_unlock(void)
{
 800cac6:	b480      	push	{r7}
 800cac8:	af00      	add	r7, sp, #0
  // Default: do nothing (non-thread-safe)
}
 800caca:	bf00      	nop
 800cacc:	46bd      	mov	sp, r7
 800cace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad2:	4770      	bx	lr

0800cad4 <heap_pool_init>:
 * @param bitmap       Pointer to bitmap buffer [(block_count + 7) / 8] bytes.
 * @param block_size   Size of each block in bytes.
 * @param block_count  Number of blocks.
 */
void heap_pool_init(heap_pool_t *pool, uint8_t *memory, uint8_t *bitmap, uint16_t block_size, uint16_t block_count)
{
 800cad4:	b580      	push	{r7, lr}
 800cad6:	b086      	sub	sp, #24
 800cad8:	af00      	add	r7, sp, #0
 800cada:	60f8      	str	r0, [r7, #12]
 800cadc:	60b9      	str	r1, [r7, #8]
 800cade:	607a      	str	r2, [r7, #4]
 800cae0:	807b      	strh	r3, [r7, #2]
  pool->memory = memory;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	68ba      	ldr	r2, [r7, #8]
 800cae6:	601a      	str	r2, [r3, #0]
  pool->used_bitmap = bitmap;
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	687a      	ldr	r2, [r7, #4]
 800caec:	605a      	str	r2, [r3, #4]
  pool->block_size = block_size;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	887a      	ldrh	r2, [r7, #2]
 800caf2:	811a      	strh	r2, [r3, #8]
  pool->block_count = block_count;
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	8c3a      	ldrh	r2, [r7, #32]
 800caf8:	815a      	strh	r2, [r3, #10]

  uint16_t bitmap_size = (block_count + 7) / 8;
 800cafa:	8c3b      	ldrh	r3, [r7, #32]
 800cafc:	3307      	adds	r3, #7
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	da00      	bge.n	800cb04 <heap_pool_init+0x30>
 800cb02:	3307      	adds	r3, #7
 800cb04:	10db      	asrs	r3, r3, #3
 800cb06:	82fb      	strh	r3, [r7, #22]
  memset(pool->used_bitmap, 0, bitmap_size);
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	685b      	ldr	r3, [r3, #4]
 800cb0c:	8afa      	ldrh	r2, [r7, #22]
 800cb0e:	2100      	movs	r1, #0
 800cb10:	4618      	mov	r0, r3
 800cb12:	f008 f90f 	bl	8014d34 <memset>
}
 800cb16:	bf00      	nop
 800cb18:	3718      	adds	r7, #24
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	bd80      	pop	{r7, pc}

0800cb1e <heap_pool_alloc>:
 *
 * @param pool Pointer to heap structure.
 * @return Pointer to the allocated block, or NULL if none available.
 */
void *heap_pool_alloc(heap_pool_t *pool)
{
 800cb1e:	b580      	push	{r7, lr}
 800cb20:	b084      	sub	sp, #16
 800cb22:	af00      	add	r7, sp, #0
 800cb24:	6078      	str	r0, [r7, #4]
  heap_pool_lock();
 800cb26:	f7ff ffc7 	bl	800cab8 <heap_pool_lock>

  for (uint16_t i = 0; i < pool->block_count; ++i)
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	81fb      	strh	r3, [r7, #14]
 800cb2e:	e033      	b.n	800cb98 <heap_pool_alloc+0x7a>
  {
    if (!BITMAP_GET(pool->used_bitmap, i))
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	685b      	ldr	r3, [r3, #4]
 800cb34:	89fa      	ldrh	r2, [r7, #14]
 800cb36:	08d2      	lsrs	r2, r2, #3
 800cb38:	b292      	uxth	r2, r2
 800cb3a:	4413      	add	r3, r2
 800cb3c:	781b      	ldrb	r3, [r3, #0]
 800cb3e:	461a      	mov	r2, r3
 800cb40:	89fb      	ldrh	r3, [r7, #14]
 800cb42:	f003 0307 	and.w	r3, r3, #7
 800cb46:	fa42 f303 	asr.w	r3, r2, r3
 800cb4a:	f003 0301 	and.w	r3, r3, #1
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d11f      	bne.n	800cb92 <heap_pool_alloc+0x74>
    {
      BITMAP_SET(pool->used_bitmap, i);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	685b      	ldr	r3, [r3, #4]
 800cb56:	89fa      	ldrh	r2, [r7, #14]
 800cb58:	08d2      	lsrs	r2, r2, #3
 800cb5a:	b290      	uxth	r0, r2
 800cb5c:	4602      	mov	r2, r0
 800cb5e:	4413      	add	r3, r2
 800cb60:	7819      	ldrb	r1, [r3, #0]
 800cb62:	89fb      	ldrh	r3, [r7, #14]
 800cb64:	f003 0307 	and.w	r3, r3, #7
 800cb68:	2201      	movs	r2, #1
 800cb6a:	fa02 f303 	lsl.w	r3, r2, r3
 800cb6e:	b2da      	uxtb	r2, r3
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	685b      	ldr	r3, [r3, #4]
 800cb74:	4403      	add	r3, r0
 800cb76:	430a      	orrs	r2, r1
 800cb78:	b2d2      	uxtb	r2, r2
 800cb7a:	701a      	strb	r2, [r3, #0]
      heap_pool_unlock();
 800cb7c:	f7ff ffa3 	bl	800cac6 <heap_pool_unlock>
      return pool->memory + i * pool->block_size;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	89fa      	ldrh	r2, [r7, #14]
 800cb86:	6879      	ldr	r1, [r7, #4]
 800cb88:	8909      	ldrh	r1, [r1, #8]
 800cb8a:	fb01 f202 	mul.w	r2, r1, r2
 800cb8e:	4413      	add	r3, r2
 800cb90:	e00a      	b.n	800cba8 <heap_pool_alloc+0x8a>
  for (uint16_t i = 0; i < pool->block_count; ++i)
 800cb92:	89fb      	ldrh	r3, [r7, #14]
 800cb94:	3301      	adds	r3, #1
 800cb96:	81fb      	strh	r3, [r7, #14]
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	895b      	ldrh	r3, [r3, #10]
 800cb9c:	89fa      	ldrh	r2, [r7, #14]
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	d3c6      	bcc.n	800cb30 <heap_pool_alloc+0x12>
    }
  }

  heap_pool_unlock();
 800cba2:	f7ff ff90 	bl	800cac6 <heap_pool_unlock>
  return NULL;
 800cba6:	2300      	movs	r3, #0
}
 800cba8:	4618      	mov	r0, r3
 800cbaa:	3710      	adds	r7, #16
 800cbac:	46bd      	mov	sp, r7
 800cbae:	bd80      	pop	{r7, pc}

0800cbb0 <heap_pool_free>:
 *
 * @param pool Pointer to heap structure.
 * @param ptr  Pointer to block to be freed.
 */
void heap_pool_free(heap_pool_t *pool, void *ptr)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b084      	sub	sp, #16
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
 800cbb8:	6039      	str	r1, [r7, #0]
  heap_pool_lock();
 800cbba:	f7ff ff7d 	bl	800cab8 <heap_pool_lock>

  uintptr_t offset = (uint8_t *)ptr - pool->memory;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	683a      	ldr	r2, [r7, #0]
 800cbc4:	1ad3      	subs	r3, r2, r3
 800cbc6:	60fb      	str	r3, [r7, #12]

  if (offset % pool->block_size == 0)
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	891b      	ldrh	r3, [r3, #8]
 800cbcc:	461a      	mov	r2, r3
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	fbb3 f1f2 	udiv	r1, r3, r2
 800cbd4:	fb01 f202 	mul.w	r2, r1, r2
 800cbd8:	1a9b      	subs	r3, r3, r2
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d122      	bne.n	800cc24 <heap_pool_free+0x74>
  {
    uint16_t index = offset / pool->block_size;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	891b      	ldrh	r3, [r3, #8]
 800cbe2:	461a      	mov	r2, r3
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	fbb3 f3f2 	udiv	r3, r3, r2
 800cbea:	817b      	strh	r3, [r7, #10]
    if (index < pool->block_count)
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	895b      	ldrh	r3, [r3, #10]
 800cbf0:	897a      	ldrh	r2, [r7, #10]
 800cbf2:	429a      	cmp	r2, r3
 800cbf4:	d216      	bcs.n	800cc24 <heap_pool_free+0x74>
    {
      BITMAP_CLR(pool->used_bitmap, index);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	685b      	ldr	r3, [r3, #4]
 800cbfa:	897a      	ldrh	r2, [r7, #10]
 800cbfc:	08d2      	lsrs	r2, r2, #3
 800cbfe:	b290      	uxth	r0, r2
 800cc00:	4602      	mov	r2, r0
 800cc02:	4413      	add	r3, r2
 800cc04:	7819      	ldrb	r1, [r3, #0]
 800cc06:	897b      	ldrh	r3, [r7, #10]
 800cc08:	f003 0307 	and.w	r3, r3, #7
 800cc0c:	2201      	movs	r2, #1
 800cc0e:	fa02 f303 	lsl.w	r3, r2, r3
 800cc12:	b2db      	uxtb	r3, r3
 800cc14:	43db      	mvns	r3, r3
 800cc16:	b2da      	uxtb	r2, r3
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	685b      	ldr	r3, [r3, #4]
 800cc1c:	4403      	add	r3, r0
 800cc1e:	400a      	ands	r2, r1
 800cc20:	b2d2      	uxtb	r2, r2
 800cc22:	701a      	strb	r2, [r3, #0]
    }
  }

  heap_pool_unlock();
 800cc24:	f7ff ff4f 	bl	800cac6 <heap_pool_unlock>
}
 800cc28:	bf00      	nop
 800cc2a:	3710      	adds	r7, #16
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}

0800cc30 <vocoder_enable>:
 * @brief  Enable vocoder power/control line.
 * @note   Sets the PCM_PUI pin to logical high level.
 * @retval None
 */
void vocoder_enable(void)
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PCM_PUI_GPIO_Port, PCM_PUI_Pin, GPIO_PIN_SET);
 800cc34:	2201      	movs	r2, #1
 800cc36:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cc3a:	4802      	ldr	r0, [pc, #8]	@ (800cc44 <vocoder_enable+0x14>)
 800cc3c:	f7f7 ff40 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cc40:	bf00      	nop
 800cc42:	bd80      	pop	{r7, pc}
 800cc44:	40020800 	.word	0x40020800

0800cc48 <vocoder_disable>:
 * @brief  Disable vocoder power/control line.
 * @note   Sets the PCM_PUI pin to logical low level.
 * @retval None
 */
void vocoder_disable(void)
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PCM_PUI_GPIO_Port, PCM_PUI_Pin, GPIO_PIN_RESET);
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cc52:	4802      	ldr	r0, [pc, #8]	@ (800cc5c <vocoder_disable+0x14>)
 800cc54:	f7f7 ff34 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cc58:	bf00      	nop
 800cc5a:	bd80      	pop	{r7, pc}
 800cc5c:	40020800 	.word	0x40020800

0800cc60 <BCLKR_Set_Low>:
 * @brief  Configure PE1 as output and set logical low level.
 * @note   This mode pulls BCLKR input to GND (16-bit data format select).
 * @retval None
 */
void BCLKR_Set_Low(void)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b086      	sub	sp, #24
 800cc64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cc66:	1d3b      	adds	r3, r7, #4
 800cc68:	2200      	movs	r2, #0
 800cc6a:	601a      	str	r2, [r3, #0]
 800cc6c:	605a      	str	r2, [r3, #4]
 800cc6e:	609a      	str	r2, [r3, #8]
 800cc70:	60da      	str	r2, [r3, #12]
 800cc72:	611a      	str	r2, [r3, #16]

  GPIO_InitStruct.Pin = BCLKR_CTRL_Pin;
 800cc74:	2302      	movs	r3, #2
 800cc76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cc78:	2301      	movs	r3, #1
 800cc7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cc80:	2300      	movs	r3, #0
 800cc82:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BCLKR_CTRL_GPIO_Port, &GPIO_InitStruct);
 800cc84:	1d3b      	adds	r3, r7, #4
 800cc86:	4619      	mov	r1, r3
 800cc88:	4805      	ldr	r0, [pc, #20]	@ (800cca0 <BCLKR_Set_Low+0x40>)
 800cc8a:	f7f7 fc49 	bl	8004520 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(BCLKR_CTRL_GPIO_Port, BCLKR_CTRL_Pin, GPIO_PIN_RESET);
 800cc8e:	2200      	movs	r2, #0
 800cc90:	2102      	movs	r1, #2
 800cc92:	4803      	ldr	r0, [pc, #12]	@ (800cca0 <BCLKR_Set_Low+0x40>)
 800cc94:	f7f7 ff14 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cc98:	bf00      	nop
 800cc9a:	3718      	adds	r7, #24
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bd80      	pop	{r7, pc}
 800cca0:	40021000 	.word	0x40021000

0800cca4 <sd_cd_state_get>:
  if (bit > 7) return;
  flags &= ~(1U << bit);
}

sd_cd_state_t sd_cd_state_get(void)
{
 800cca4:	b580      	push	{r7, lr}
 800cca6:	b082      	sub	sp, #8
 800cca8:	af00      	add	r7, sp, #0
  GPIO_PinState pin_state = HAL_GPIO_ReadPin(SD_CD_GPIO_Port, SD_CD_Pin);
 800ccaa:	2104      	movs	r1, #4
 800ccac:	4807      	ldr	r0, [pc, #28]	@ (800cccc <sd_cd_state_get+0x28>)
 800ccae:	f7f7 feef 	bl	8004a90 <HAL_GPIO_ReadPin>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	71fb      	strb	r3, [r7, #7]

  if (pin_state == GPIO_PIN_RESET)
 800ccb6:	79fb      	ldrb	r3, [r7, #7]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d101      	bne.n	800ccc0 <sd_cd_state_get+0x1c>
  {
    return SD_CD_LOW;
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	e000      	b.n	800ccc2 <sd_cd_state_get+0x1e>
  }
  else
  {
    return SD_CD_HI;
 800ccc0:	2301      	movs	r3, #1
  }
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3708      	adds	r7, #8
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	bd80      	pop	{r7, pc}
 800ccca:	bf00      	nop
 800cccc:	40020800 	.word	0x40020800

0800ccd0 <ptt_state_get>:
 *
 * @note   This function reads the GPIO pin associated with the PTT input.
 *         The pin and port must be properly configured before calling this function.
 */
ptt_state_t ptt_state_get(void)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b082      	sub	sp, #8
 800ccd4:	af00      	add	r7, sp, #0
  GPIO_PinState pin_state = HAL_GPIO_ReadPin(PTT_GPIO_Port, PTT_Pin);
 800ccd6:	2110      	movs	r1, #16
 800ccd8:	4807      	ldr	r0, [pc, #28]	@ (800ccf8 <ptt_state_get+0x28>)
 800ccda:	f7f7 fed9 	bl	8004a90 <HAL_GPIO_ReadPin>
 800ccde:	4603      	mov	r3, r0
 800cce0:	71fb      	strb	r3, [r7, #7]

  if (pin_state == GPIO_PIN_RESET)
 800cce2:	79fb      	ldrb	r3, [r7, #7]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d101      	bne.n	800ccec <ptt_state_get+0x1c>
  {
    return PTT_ACTIVE;
 800cce8:	2301      	movs	r3, #1
 800ccea:	e000      	b.n	800ccee <ptt_state_get+0x1e>
  }
  else
  {
    return PTT_INACTIVE;
 800ccec:	2300      	movs	r3, #0
  }
}
 800ccee:	4618      	mov	r0, r3
 800ccf0:	3708      	adds	r7, #8
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}
 800ccf6:	bf00      	nop
 800ccf8:	40021400 	.word	0x40021400

0800ccfc <group_led_on>:

/**
 * @brief
 */
void group_led_on(void)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_GROUP_SENSOR_GPIO_Port, LED_GROUP_SENSOR_Pin, GPIO_PIN_RESET); // LED ON
 800cd00:	2200      	movs	r2, #0
 800cd02:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800cd06:	4802      	ldr	r0, [pc, #8]	@ (800cd10 <group_led_on+0x14>)
 800cd08:	f7f7 feda 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cd0c:	bf00      	nop
 800cd0e:	bd80      	pop	{r7, pc}
 800cd10:	40020400 	.word	0x40020400

0800cd14 <group_led_off>:

/**
 * @brief
 */
void group_led_off(void)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_GROUP_SENSOR_GPIO_Port, LED_GROUP_SENSOR_Pin, GPIO_PIN_SET); // LED OFF
 800cd18:	2201      	movs	r2, #1
 800cd1a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800cd1e:	4802      	ldr	r0, [pc, #8]	@ (800cd28 <group_led_off+0x14>)
 800cd20:	f7f7 fece 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cd24:	bf00      	nop
 800cd26:	bd80      	pop	{r7, pc}
 800cd28:	40020400 	.word	0x40020400

0800cd2c <sensor_1_led_on>:

/**
 * @brief
 */
void sensor_1_led_on(void)
{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_1_GPIO_Port, LED_SENSOR_1_Pin, GPIO_PIN_RESET); // LED ON
 800cd30:	2200      	movs	r2, #0
 800cd32:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800cd36:	4802      	ldr	r0, [pc, #8]	@ (800cd40 <sensor_1_led_on+0x14>)
 800cd38:	f7f7 fec2 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cd3c:	bf00      	nop
 800cd3e:	bd80      	pop	{r7, pc}
 800cd40:	40020400 	.word	0x40020400

0800cd44 <sensor_1_led_off>:

/**
 * @brief
 */
void sensor_1_led_off(void)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_1_GPIO_Port, LED_SENSOR_1_Pin, GPIO_PIN_SET); // LED OFF
 800cd48:	2201      	movs	r2, #1
 800cd4a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800cd4e:	4802      	ldr	r0, [pc, #8]	@ (800cd58 <sensor_1_led_off+0x14>)
 800cd50:	f7f7 feb6 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cd54:	bf00      	nop
 800cd56:	bd80      	pop	{r7, pc}
 800cd58:	40020400 	.word	0x40020400

0800cd5c <sensor_2_led_on>:

/**
 * @brief
 */
void sensor_2_led_on(void)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_2_GPIO_Port, LED_SENSOR_2_Pin, GPIO_PIN_RESET); // LED ON
 800cd60:	2200      	movs	r2, #0
 800cd62:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800cd66:	4802      	ldr	r0, [pc, #8]	@ (800cd70 <sensor_2_led_on+0x14>)
 800cd68:	f7f7 feaa 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cd6c:	bf00      	nop
 800cd6e:	bd80      	pop	{r7, pc}
 800cd70:	40020400 	.word	0x40020400

0800cd74 <sensor_2_led_off>:

/**
 * @brief
 */
void sensor_2_led_off(void)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_2_GPIO_Port, LED_SENSOR_2_Pin, GPIO_PIN_SET); // LED OFF
 800cd78:	2201      	movs	r2, #1
 800cd7a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800cd7e:	4802      	ldr	r0, [pc, #8]	@ (800cd88 <sensor_2_led_off+0x14>)
 800cd80:	f7f7 fe9e 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cd84:	bf00      	nop
 800cd86:	bd80      	pop	{r7, pc}
 800cd88:	40020400 	.word	0x40020400

0800cd8c <sensor_3_led_on>:

/**
 * @brief
 */
void sensor_3_led_on(void)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin, GPIO_PIN_RESET); // LED ON
 800cd90:	2200      	movs	r2, #0
 800cd92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cd96:	4802      	ldr	r0, [pc, #8]	@ (800cda0 <sensor_3_led_on+0x14>)
 800cd98:	f7f7 fe92 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cd9c:	bf00      	nop
 800cd9e:	bd80      	pop	{r7, pc}
 800cda0:	40020400 	.word	0x40020400

0800cda4 <sensor_3_led_off>:

/**
 * @brief
 */
void sensor_3_led_off(void)
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_3_GPIO_Port, LED_SENSOR_3_Pin, GPIO_PIN_SET); // LED OFF
 800cda8:	2201      	movs	r2, #1
 800cdaa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cdae:	4802      	ldr	r0, [pc, #8]	@ (800cdb8 <sensor_3_led_off+0x14>)
 800cdb0:	f7f7 fe86 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cdb4:	bf00      	nop
 800cdb6:	bd80      	pop	{r7, pc}
 800cdb8:	40020400 	.word	0x40020400

0800cdbc <sensor_4_led_on>:

/**
 * @brief
 */
void sensor_4_led_on(void)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin, GPIO_PIN_RESET); // LED ON
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800cdc6:	4802      	ldr	r0, [pc, #8]	@ (800cdd0 <sensor_4_led_on+0x14>)
 800cdc8:	f7f7 fe7a 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cdcc:	bf00      	nop
 800cdce:	bd80      	pop	{r7, pc}
 800cdd0:	40020400 	.word	0x40020400

0800cdd4 <sensor_4_led_off>:

/**
 * @brief
 */
void sensor_4_led_off(void)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_4_GPIO_Port, LED_SENSOR_4_Pin, GPIO_PIN_SET); // LED OFF
 800cdd8:	2201      	movs	r2, #1
 800cdda:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800cdde:	4802      	ldr	r0, [pc, #8]	@ (800cde8 <sensor_4_led_off+0x14>)
 800cde0:	f7f7 fe6e 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cde4:	bf00      	nop
 800cde6:	bd80      	pop	{r7, pc}
 800cde8:	40020400 	.word	0x40020400

0800cdec <sensor_5_led_on>:

/**
 * @brief
 */
void sensor_5_led_on(void)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_5_GPIO_Port, LED_SENSOR_5_Pin, GPIO_PIN_RESET); // LED ON
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800cdf6:	4802      	ldr	r0, [pc, #8]	@ (800ce00 <sensor_5_led_on+0x14>)
 800cdf8:	f7f7 fe62 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cdfc:	bf00      	nop
 800cdfe:	bd80      	pop	{r7, pc}
 800ce00:	40020400 	.word	0x40020400

0800ce04 <sensor_5_led_off>:

/**
 * @brief
 */
void sensor_5_led_off(void)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SENSOR_5_GPIO_Port, LED_SENSOR_5_Pin, GPIO_PIN_SET); // LED OFF
 800ce08:	2201      	movs	r2, #1
 800ce0a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ce0e:	4802      	ldr	r0, [pc, #8]	@ (800ce18 <sensor_5_led_off+0x14>)
 800ce10:	f7f7 fe56 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800ce14:	bf00      	nop
 800ce16:	bd80      	pop	{r7, pc}
 800ce18:	40020400 	.word	0x40020400

0800ce1c <alarm_led_on>:
 * @brief  Turn ON the ALARM LED.
 * @note   LED ON corresponds to logic 0: alarm active.
 * @retval None
 */
void alarm_led_on(void)
{
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_ALARM_GPIO_Port, LED_ALARM_Pin, GPIO_PIN_RESET); // 0 → LED ON
 800ce20:	2200      	movs	r2, #0
 800ce22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ce26:	4802      	ldr	r0, [pc, #8]	@ (800ce30 <alarm_led_on+0x14>)
 800ce28:	f7f7 fe4a 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800ce2c:	bf00      	nop
 800ce2e:	bd80      	pop	{r7, pc}
 800ce30:	40020c00 	.word	0x40020c00

0800ce34 <alarm_led_off>:
 * @brief  Turn OFF the ALARM LED.
 * @note   LED OFF corresponds to logic 1: no alarm.
 * @retval None
 */
void alarm_led_off(void)
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_ALARM_GPIO_Port, LED_ALARM_Pin, GPIO_PIN_SET); // 1 → LED OFF
 800ce38:	2201      	movs	r2, #1
 800ce3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ce3e:	4802      	ldr	r0, [pc, #8]	@ (800ce48 <alarm_led_off+0x14>)
 800ce40:	f7f7 fe3e 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800ce44:	bf00      	nop
 800ce46:	bd80      	pop	{r7, pc}
 800ce48:	40020c00 	.word	0x40020c00

0800ce4c <call_led_on>:
 * @brief  Turn ON the CALL LED.
 * @note   LED ON corresponds to logic 0: alarm active.
 * @retval None
 */
void call_led_on(void)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_CALL_GPIO_Port, LED_CALL_Pin, GPIO_PIN_RESET); // 0 → LED ON
 800ce50:	2200      	movs	r2, #0
 800ce52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ce56:	4802      	ldr	r0, [pc, #8]	@ (800ce60 <call_led_on+0x14>)
 800ce58:	f7f7 fe32 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800ce5c:	bf00      	nop
 800ce5e:	bd80      	pop	{r7, pc}
 800ce60:	40020c00 	.word	0x40020c00

0800ce64 <call_led_off>:
 * @brief  Turn OFF the CALL LED.
 * @note   LED OFF corresponds to logic 1: no alarm.
 * @retval None
 */
void call_led_off(void)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_CALL_GPIO_Port, LED_CALL_Pin, GPIO_PIN_SET); // 1 → LED OFF
 800ce68:	2201      	movs	r2, #1
 800ce6a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ce6e:	4802      	ldr	r0, [pc, #8]	@ (800ce78 <call_led_off+0x14>)
 800ce70:	f7f7 fe26 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800ce74:	bf00      	nop
 800ce76:	bd80      	pop	{r7, pc}
 800ce78:	40020c00 	.word	0x40020c00

0800ce7c <sd_card_led_on>:
 * @brief  Turn ON the SD Card Status LED.
 * @note   LED ON corresponds to logic 1: SD card OK.
 * @retval None
 */
void sd_card_led_on(void)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SD_CARD_GPIO_Port, LED_SD_CARD_Pin, GPIO_PIN_SET); // 1 → LED ON
 800ce80:	2201      	movs	r2, #1
 800ce82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ce86:	4802      	ldr	r0, [pc, #8]	@ (800ce90 <sd_card_led_on+0x14>)
 800ce88:	f7f7 fe1a 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800ce8c:	bf00      	nop
 800ce8e:	bd80      	pop	{r7, pc}
 800ce90:	40020c00 	.word	0x40020c00

0800ce94 <sd_card_led_off>:
 * @brief  Turn OFF the SD Card Status LED.
 * @note   LED OFF corresponds to logic 0: SD card absent or error.
 * @retval None
 */
void sd_card_led_off(void)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_SD_CARD_GPIO_Port, LED_SD_CARD_Pin, GPIO_PIN_RESET); // 0 → LED OFF
 800ce98:	2200      	movs	r2, #0
 800ce9a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ce9e:	4802      	ldr	r0, [pc, #8]	@ (800cea8 <sd_card_led_off+0x14>)
 800cea0:	f7f7 fe0e 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cea4:	bf00      	nop
 800cea6:	bd80      	pop	{r7, pc}
 800cea8:	40020c00 	.word	0x40020c00

0800ceac <sp_on>:
 * @brief  Turn ON the speaker amplifier.
 * @note   Logic 0 → amplifier enabled
 * @retval None
 */
void sp_on(void)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SP_GPIO_Port, SP_Pin, GPIO_PIN_RESET); // 0 → amplifier ON
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	2101      	movs	r1, #1
 800ceb4:	4802      	ldr	r0, [pc, #8]	@ (800cec0 <sp_on+0x14>)
 800ceb6:	f7f7 fe03 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800ceba:	bf00      	nop
 800cebc:	bd80      	pop	{r7, pc}
 800cebe:	bf00      	nop
 800cec0:	40021400 	.word	0x40021400

0800cec4 <sp_off>:
 * @brief  Turn OFF the speaker amplifier.
 * @note   Logic 1 → amplifier disabled
 * @retval None
 */
void sp_off(void)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SP_GPIO_Port, SP_Pin, GPIO_PIN_SET); // 1 → amplifier OFF
 800cec8:	2201      	movs	r2, #1
 800ceca:	2101      	movs	r1, #1
 800cecc:	4802      	ldr	r0, [pc, #8]	@ (800ced8 <sp_off+0x14>)
 800cece:	f7f7 fdf7 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800ced2:	bf00      	nop
 800ced4:	bd80      	pop	{r7, pc}
 800ced6:	bf00      	nop
 800ced8:	40021400 	.word	0x40021400

0800cedc <hp_on>:
 * @brief  Turn ON the handset speaker amplifier.
 * @note   Logic 0 → amplifier enabled
 * @retval None
 */
void hp_on(void)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(HP_GPIO_Port, HP_Pin, GPIO_PIN_RESET); // 0 → amplifier ON
 800cee0:	2200      	movs	r2, #0
 800cee2:	2102      	movs	r1, #2
 800cee4:	4802      	ldr	r0, [pc, #8]	@ (800cef0 <hp_on+0x14>)
 800cee6:	f7f7 fdeb 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800ceea:	bf00      	nop
 800ceec:	bd80      	pop	{r7, pc}
 800ceee:	bf00      	nop
 800cef0:	40021400 	.word	0x40021400

0800cef4 <hp_off>:
 * @brief  Turn OFF the handset speaker amplifier.
 * @note   Logic 1 → amplifier disabled
 * @retval None
 */
void hp_off(void)
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(HP_GPIO_Port, HP_Pin, GPIO_PIN_SET); // 1 → amplifier OFF
 800cef8:	2201      	movs	r2, #1
 800cefa:	2102      	movs	r1, #2
 800cefc:	4802      	ldr	r0, [pc, #8]	@ (800cf08 <hp_off+0x14>)
 800cefe:	f7f7 fddf 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cf02:	bf00      	nop
 800cf04:	bd80      	pop	{r7, pc}
 800cf06:	bf00      	nop
 800cf08:	40021400 	.word	0x40021400

0800cf0c <mic_on>:
 * @brief  Turn ON the microphone amplifier.
 * @note   MIC = 1 → MIC enabled, only during voice session.
 * @retval None
 */
void mic_on(void)
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(MIC_GPIO_Port, MIC_Pin, GPIO_PIN_SET);
 800cf10:	2201      	movs	r2, #1
 800cf12:	2120      	movs	r1, #32
 800cf14:	4802      	ldr	r0, [pc, #8]	@ (800cf20 <mic_on+0x14>)
 800cf16:	f7f7 fdd3 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cf1a:	bf00      	nop
 800cf1c:	bd80      	pop	{r7, pc}
 800cf1e:	bf00      	nop
 800cf20:	40021400 	.word	0x40021400

0800cf24 <mic_off>:
 * @brief  Turn OFF the microphone amplifier.
 * @note   MIC = 0 → MIC disabled.
 * @retval None
 */
void mic_off(void)
{
 800cf24:	b580      	push	{r7, lr}
 800cf26:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(MIC_GPIO_Port, MIC_Pin, GPIO_PIN_RESET);
 800cf28:	2200      	movs	r2, #0
 800cf2a:	2120      	movs	r1, #32
 800cf2c:	4802      	ldr	r0, [pc, #8]	@ (800cf38 <mic_off+0x14>)
 800cf2e:	f7f7 fdc7 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 800cf32:	bf00      	nop
 800cf34:	bd80      	pop	{r7, pc}
 800cf36:	bf00      	nop
 800cf38:	40021400 	.word	0x40021400

0800cf3c <mic_ar_set>:
 * @brief  Set the AGC speed for the microphone amplifier.
 * @param  speed Desired AGC speed (AR_FAST, AR_MED, AR_SLOW)
 * @retval None
 */
void mic_ar_set(ar_speed_t speed)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b088      	sub	sp, #32
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	4603      	mov	r3, r0
 800cf44:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf46:	f107 030c 	add.w	r3, r7, #12
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	601a      	str	r2, [r3, #0]
 800cf4e:	605a      	str	r2, [r3, #4]
 800cf50:	609a      	str	r2, [r3, #8]
 800cf52:	60da      	str	r2, [r3, #12]
 800cf54:	611a      	str	r2, [r3, #16]

  switch (speed)
 800cf56:	79fb      	ldrb	r3, [r7, #7]
 800cf58:	2b02      	cmp	r3, #2
 800cf5a:	d02e      	beq.n	800cfba <mic_ar_set+0x7e>
 800cf5c:	2b02      	cmp	r3, #2
 800cf5e:	dc39      	bgt.n	800cfd4 <mic_ar_set+0x98>
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d002      	beq.n	800cf6a <mic_ar_set+0x2e>
 800cf64:	2b01      	cmp	r3, #1
 800cf66:	d014      	beq.n	800cf92 <mic_ar_set+0x56>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(MIC_A_R_GPIO_Port, &GPIO_InitStruct);
    break;
  }
}
 800cf68:	e034      	b.n	800cfd4 <mic_ar_set+0x98>
    GPIO_InitStruct.Pin = MIC_A_R_Pin;
 800cf6a:	2304      	movs	r3, #4
 800cf6c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cf6e:	2301      	movs	r3, #1
 800cf70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf72:	2300      	movs	r3, #0
 800cf74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cf76:	2300      	movs	r3, #0
 800cf78:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MIC_A_R_GPIO_Port, &GPIO_InitStruct);
 800cf7a:	f107 030c 	add.w	r3, r7, #12
 800cf7e:	4619      	mov	r1, r3
 800cf80:	4816      	ldr	r0, [pc, #88]	@ (800cfdc <mic_ar_set+0xa0>)
 800cf82:	f7f7 facd 	bl	8004520 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(MIC_A_R_GPIO_Port, MIC_A_R_Pin, GPIO_PIN_RESET); // 0 → fast
 800cf86:	2200      	movs	r2, #0
 800cf88:	2104      	movs	r1, #4
 800cf8a:	4814      	ldr	r0, [pc, #80]	@ (800cfdc <mic_ar_set+0xa0>)
 800cf8c:	f7f7 fd98 	bl	8004ac0 <HAL_GPIO_WritePin>
    break;
 800cf90:	e020      	b.n	800cfd4 <mic_ar_set+0x98>
    GPIO_InitStruct.Pin = MIC_A_R_Pin;
 800cf92:	2304      	movs	r3, #4
 800cf94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cf96:	2301      	movs	r3, #1
 800cf98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MIC_A_R_GPIO_Port, &GPIO_InitStruct);
 800cfa2:	f107 030c 	add.w	r3, r7, #12
 800cfa6:	4619      	mov	r1, r3
 800cfa8:	480c      	ldr	r0, [pc, #48]	@ (800cfdc <mic_ar_set+0xa0>)
 800cfaa:	f7f7 fab9 	bl	8004520 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(MIC_A_R_GPIO_Port, MIC_A_R_Pin, GPIO_PIN_SET); // 1 → medium
 800cfae:	2201      	movs	r2, #1
 800cfb0:	2104      	movs	r1, #4
 800cfb2:	480a      	ldr	r0, [pc, #40]	@ (800cfdc <mic_ar_set+0xa0>)
 800cfb4:	f7f7 fd84 	bl	8004ac0 <HAL_GPIO_WritePin>
    break;
 800cfb8:	e00c      	b.n	800cfd4 <mic_ar_set+0x98>
    GPIO_InitStruct.Pin = MIC_A_R_Pin;
 800cfba:	2304      	movs	r3, #4
 800cfbc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(MIC_A_R_GPIO_Port, &GPIO_InitStruct);
 800cfc6:	f107 030c 	add.w	r3, r7, #12
 800cfca:	4619      	mov	r1, r3
 800cfcc:	4803      	ldr	r0, [pc, #12]	@ (800cfdc <mic_ar_set+0xa0>)
 800cfce:	f7f7 faa7 	bl	8004520 <HAL_GPIO_Init>
    break;
 800cfd2:	bf00      	nop
}
 800cfd4:	bf00      	nop
 800cfd6:	3720      	adds	r7, #32
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	bd80      	pop	{r7, pc}
 800cfdc:	40021400 	.word	0x40021400

0800cfe0 <mic_gain_set>:
 * @brief  Set the gain of the microphone amplifier.
 * @param  gain Desired gain (GAIN_40DB, GAIN_50DB, GAIN_60DB)
 * @retval None
 */
void mic_gain_set(mic_gain_t gain)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b088      	sub	sp, #32
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cfea:	f107 030c 	add.w	r3, r7, #12
 800cfee:	2200      	movs	r2, #0
 800cff0:	601a      	str	r2, [r3, #0]
 800cff2:	605a      	str	r2, [r3, #4]
 800cff4:	609a      	str	r2, [r3, #8]
 800cff6:	60da      	str	r2, [r3, #12]
 800cff8:	611a      	str	r2, [r3, #16]

  switch (gain)
 800cffa:	79fb      	ldrb	r3, [r7, #7]
 800cffc:	2b02      	cmp	r3, #2
 800cffe:	d02d      	beq.n	800d05c <mic_gain_set+0x7c>
 800d000:	2b02      	cmp	r3, #2
 800d002:	dc38      	bgt.n	800d076 <mic_gain_set+0x96>
 800d004:	2b00      	cmp	r3, #0
 800d006:	d015      	beq.n	800d034 <mic_gain_set+0x54>
 800d008:	2b01      	cmp	r3, #1
 800d00a:	d134      	bne.n	800d076 <mic_gain_set+0x96>
  {
  case GAIN_40DB:
    GPIO_InitStruct.Pin = GAIN_Pin;
 800d00c:	2308      	movs	r3, #8
 800d00e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d010:	2301      	movs	r3, #1
 800d012:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d014:	2300      	movs	r3, #0
 800d016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d018:	2300      	movs	r3, #0
 800d01a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GAIN_GPIO_Port, &GPIO_InitStruct);
 800d01c:	f107 030c 	add.w	r3, r7, #12
 800d020:	4619      	mov	r1, r3
 800d022:	4817      	ldr	r0, [pc, #92]	@ (800d080 <mic_gain_set+0xa0>)
 800d024:	f7f7 fa7c 	bl	8004520 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GAIN_GPIO_Port, GAIN_Pin, GPIO_PIN_SET);
 800d028:	2201      	movs	r2, #1
 800d02a:	2108      	movs	r1, #8
 800d02c:	4814      	ldr	r0, [pc, #80]	@ (800d080 <mic_gain_set+0xa0>)
 800d02e:	f7f7 fd47 	bl	8004ac0 <HAL_GPIO_WritePin>
    break;
 800d032:	e020      	b.n	800d076 <mic_gain_set+0x96>
  case GAIN_50DB:
    GPIO_InitStruct.Pin = GAIN_Pin;
 800d034:	2308      	movs	r3, #8
 800d036:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d038:	2301      	movs	r3, #1
 800d03a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d03c:	2300      	movs	r3, #0
 800d03e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d040:	2300      	movs	r3, #0
 800d042:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GAIN_GPIO_Port, &GPIO_InitStruct);
 800d044:	f107 030c 	add.w	r3, r7, #12
 800d048:	4619      	mov	r1, r3
 800d04a:	480d      	ldr	r0, [pc, #52]	@ (800d080 <mic_gain_set+0xa0>)
 800d04c:	f7f7 fa68 	bl	8004520 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GAIN_GPIO_Port, GAIN_Pin, GPIO_PIN_RESET);
 800d050:	2200      	movs	r2, #0
 800d052:	2108      	movs	r1, #8
 800d054:	480a      	ldr	r0, [pc, #40]	@ (800d080 <mic_gain_set+0xa0>)
 800d056:	f7f7 fd33 	bl	8004ac0 <HAL_GPIO_WritePin>
    break;
 800d05a:	e00c      	b.n	800d076 <mic_gain_set+0x96>
  case GAIN_60DB:
    // High-Z mode
    GPIO_InitStruct.Pin = GAIN_Pin;
 800d05c:	2308      	movs	r3, #8
 800d05e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d060:	2300      	movs	r3, #0
 800d062:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d064:	2300      	movs	r3, #0
 800d066:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GAIN_GPIO_Port, &GPIO_InitStruct);
 800d068:	f107 030c 	add.w	r3, r7, #12
 800d06c:	4619      	mov	r1, r3
 800d06e:	4804      	ldr	r0, [pc, #16]	@ (800d080 <mic_gain_set+0xa0>)
 800d070:	f7f7 fa56 	bl	8004520 <HAL_GPIO_Init>
    break;
 800d074:	bf00      	nop
  }
}
 800d076:	bf00      	nop
 800d078:	3720      	adds	r7, #32
 800d07a:	46bd      	mov	sp, r7
 800d07c:	bd80      	pop	{r7, pc}
 800d07e:	bf00      	nop
 800d080:	40021400 	.word	0x40021400

0800d084 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b084      	sub	sp, #16
 800d088:	af00      	add	r7, sp, #0
 800d08a:	4603      	mov	r3, r0
 800d08c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d08e:	79fb      	ldrb	r3, [r7, #7]
 800d090:	4a08      	ldr	r2, [pc, #32]	@ (800d0b4 <disk_status+0x30>)
 800d092:	009b      	lsls	r3, r3, #2
 800d094:	4413      	add	r3, r2
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	685b      	ldr	r3, [r3, #4]
 800d09a:	79fa      	ldrb	r2, [r7, #7]
 800d09c:	4905      	ldr	r1, [pc, #20]	@ (800d0b4 <disk_status+0x30>)
 800d09e:	440a      	add	r2, r1
 800d0a0:	7a12      	ldrb	r2, [r2, #8]
 800d0a2:	4610      	mov	r0, r2
 800d0a4:	4798      	blx	r3
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d0aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	3710      	adds	r7, #16
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	bd80      	pop	{r7, pc}
 800d0b4:	2000aeac 	.word	0x2000aeac

0800d0b8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b084      	sub	sp, #16
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	4603      	mov	r3, r0
 800d0c0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d0c6:	79fb      	ldrb	r3, [r7, #7]
 800d0c8:	4a0d      	ldr	r2, [pc, #52]	@ (800d100 <disk_initialize+0x48>)
 800d0ca:	5cd3      	ldrb	r3, [r2, r3]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d111      	bne.n	800d0f4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800d0d0:	79fb      	ldrb	r3, [r7, #7]
 800d0d2:	4a0b      	ldr	r2, [pc, #44]	@ (800d100 <disk_initialize+0x48>)
 800d0d4:	2101      	movs	r1, #1
 800d0d6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d0d8:	79fb      	ldrb	r3, [r7, #7]
 800d0da:	4a09      	ldr	r2, [pc, #36]	@ (800d100 <disk_initialize+0x48>)
 800d0dc:	009b      	lsls	r3, r3, #2
 800d0de:	4413      	add	r3, r2
 800d0e0:	685b      	ldr	r3, [r3, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	79fa      	ldrb	r2, [r7, #7]
 800d0e6:	4906      	ldr	r1, [pc, #24]	@ (800d100 <disk_initialize+0x48>)
 800d0e8:	440a      	add	r2, r1
 800d0ea:	7a12      	ldrb	r2, [r2, #8]
 800d0ec:	4610      	mov	r0, r2
 800d0ee:	4798      	blx	r3
 800d0f0:	4603      	mov	r3, r0
 800d0f2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800d0f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3710      	adds	r7, #16
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	bd80      	pop	{r7, pc}
 800d0fe:	bf00      	nop
 800d100:	2000aeac 	.word	0x2000aeac

0800d104 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d104:	b590      	push	{r4, r7, lr}
 800d106:	b087      	sub	sp, #28
 800d108:	af00      	add	r7, sp, #0
 800d10a:	60b9      	str	r1, [r7, #8]
 800d10c:	607a      	str	r2, [r7, #4]
 800d10e:	603b      	str	r3, [r7, #0]
 800d110:	4603      	mov	r3, r0
 800d112:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d114:	7bfb      	ldrb	r3, [r7, #15]
 800d116:	4a0a      	ldr	r2, [pc, #40]	@ (800d140 <disk_read+0x3c>)
 800d118:	009b      	lsls	r3, r3, #2
 800d11a:	4413      	add	r3, r2
 800d11c:	685b      	ldr	r3, [r3, #4]
 800d11e:	689c      	ldr	r4, [r3, #8]
 800d120:	7bfb      	ldrb	r3, [r7, #15]
 800d122:	4a07      	ldr	r2, [pc, #28]	@ (800d140 <disk_read+0x3c>)
 800d124:	4413      	add	r3, r2
 800d126:	7a18      	ldrb	r0, [r3, #8]
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	687a      	ldr	r2, [r7, #4]
 800d12c:	68b9      	ldr	r1, [r7, #8]
 800d12e:	47a0      	blx	r4
 800d130:	4603      	mov	r3, r0
 800d132:	75fb      	strb	r3, [r7, #23]
  return res;
 800d134:	7dfb      	ldrb	r3, [r7, #23]
}
 800d136:	4618      	mov	r0, r3
 800d138:	371c      	adds	r7, #28
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd90      	pop	{r4, r7, pc}
 800d13e:	bf00      	nop
 800d140:	2000aeac 	.word	0x2000aeac

0800d144 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d144:	b590      	push	{r4, r7, lr}
 800d146:	b087      	sub	sp, #28
 800d148:	af00      	add	r7, sp, #0
 800d14a:	60b9      	str	r1, [r7, #8]
 800d14c:	607a      	str	r2, [r7, #4]
 800d14e:	603b      	str	r3, [r7, #0]
 800d150:	4603      	mov	r3, r0
 800d152:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d154:	7bfb      	ldrb	r3, [r7, #15]
 800d156:	4a0a      	ldr	r2, [pc, #40]	@ (800d180 <disk_write+0x3c>)
 800d158:	009b      	lsls	r3, r3, #2
 800d15a:	4413      	add	r3, r2
 800d15c:	685b      	ldr	r3, [r3, #4]
 800d15e:	68dc      	ldr	r4, [r3, #12]
 800d160:	7bfb      	ldrb	r3, [r7, #15]
 800d162:	4a07      	ldr	r2, [pc, #28]	@ (800d180 <disk_write+0x3c>)
 800d164:	4413      	add	r3, r2
 800d166:	7a18      	ldrb	r0, [r3, #8]
 800d168:	683b      	ldr	r3, [r7, #0]
 800d16a:	687a      	ldr	r2, [r7, #4]
 800d16c:	68b9      	ldr	r1, [r7, #8]
 800d16e:	47a0      	blx	r4
 800d170:	4603      	mov	r3, r0
 800d172:	75fb      	strb	r3, [r7, #23]
  return res;
 800d174:	7dfb      	ldrb	r3, [r7, #23]
}
 800d176:	4618      	mov	r0, r3
 800d178:	371c      	adds	r7, #28
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd90      	pop	{r4, r7, pc}
 800d17e:	bf00      	nop
 800d180:	2000aeac 	.word	0x2000aeac

0800d184 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b084      	sub	sp, #16
 800d188:	af00      	add	r7, sp, #0
 800d18a:	4603      	mov	r3, r0
 800d18c:	603a      	str	r2, [r7, #0]
 800d18e:	71fb      	strb	r3, [r7, #7]
 800d190:	460b      	mov	r3, r1
 800d192:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d194:	79fb      	ldrb	r3, [r7, #7]
 800d196:	4a09      	ldr	r2, [pc, #36]	@ (800d1bc <disk_ioctl+0x38>)
 800d198:	009b      	lsls	r3, r3, #2
 800d19a:	4413      	add	r3, r2
 800d19c:	685b      	ldr	r3, [r3, #4]
 800d19e:	691b      	ldr	r3, [r3, #16]
 800d1a0:	79fa      	ldrb	r2, [r7, #7]
 800d1a2:	4906      	ldr	r1, [pc, #24]	@ (800d1bc <disk_ioctl+0x38>)
 800d1a4:	440a      	add	r2, r1
 800d1a6:	7a10      	ldrb	r0, [r2, #8]
 800d1a8:	79b9      	ldrb	r1, [r7, #6]
 800d1aa:	683a      	ldr	r2, [r7, #0]
 800d1ac:	4798      	blx	r3
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	73fb      	strb	r3, [r7, #15]
  return res;
 800d1b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	3710      	adds	r7, #16
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	bd80      	pop	{r7, pc}
 800d1bc:	2000aeac 	.word	0x2000aeac

0800d1c0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b085      	sub	sp, #20
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	781b      	ldrb	r3, [r3, #0]
 800d1ce:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d1d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d1d4:	021b      	lsls	r3, r3, #8
 800d1d6:	b21a      	sxth	r2, r3
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	781b      	ldrb	r3, [r3, #0]
 800d1dc:	b21b      	sxth	r3, r3
 800d1de:	4313      	orrs	r3, r2
 800d1e0:	b21b      	sxth	r3, r3
 800d1e2:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d1e4:	89fb      	ldrh	r3, [r7, #14]
}
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	3714      	adds	r7, #20
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f0:	4770      	bx	lr

0800d1f2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d1f2:	b480      	push	{r7}
 800d1f4:	b085      	sub	sp, #20
 800d1f6:	af00      	add	r7, sp, #0
 800d1f8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	3303      	adds	r3, #3
 800d1fe:	781b      	ldrb	r3, [r3, #0]
 800d200:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	021b      	lsls	r3, r3, #8
 800d206:	687a      	ldr	r2, [r7, #4]
 800d208:	3202      	adds	r2, #2
 800d20a:	7812      	ldrb	r2, [r2, #0]
 800d20c:	4313      	orrs	r3, r2
 800d20e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	021b      	lsls	r3, r3, #8
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	3201      	adds	r2, #1
 800d218:	7812      	ldrb	r2, [r2, #0]
 800d21a:	4313      	orrs	r3, r2
 800d21c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	021b      	lsls	r3, r3, #8
 800d222:	687a      	ldr	r2, [r7, #4]
 800d224:	7812      	ldrb	r2, [r2, #0]
 800d226:	4313      	orrs	r3, r2
 800d228:	60fb      	str	r3, [r7, #12]
	return rv;
 800d22a:	68fb      	ldr	r3, [r7, #12]
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3714      	adds	r7, #20
 800d230:	46bd      	mov	sp, r7
 800d232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d236:	4770      	bx	lr

0800d238 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d238:	b480      	push	{r7}
 800d23a:	b083      	sub	sp, #12
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	6078      	str	r0, [r7, #4]
 800d240:	460b      	mov	r3, r1
 800d242:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	1c5a      	adds	r2, r3, #1
 800d248:	607a      	str	r2, [r7, #4]
 800d24a:	887a      	ldrh	r2, [r7, #2]
 800d24c:	b2d2      	uxtb	r2, r2
 800d24e:	701a      	strb	r2, [r3, #0]
 800d250:	887b      	ldrh	r3, [r7, #2]
 800d252:	0a1b      	lsrs	r3, r3, #8
 800d254:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	1c5a      	adds	r2, r3, #1
 800d25a:	607a      	str	r2, [r7, #4]
 800d25c:	887a      	ldrh	r2, [r7, #2]
 800d25e:	b2d2      	uxtb	r2, r2
 800d260:	701a      	strb	r2, [r3, #0]
}
 800d262:	bf00      	nop
 800d264:	370c      	adds	r7, #12
 800d266:	46bd      	mov	sp, r7
 800d268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26c:	4770      	bx	lr

0800d26e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d26e:	b480      	push	{r7}
 800d270:	b083      	sub	sp, #12
 800d272:	af00      	add	r7, sp, #0
 800d274:	6078      	str	r0, [r7, #4]
 800d276:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	1c5a      	adds	r2, r3, #1
 800d27c:	607a      	str	r2, [r7, #4]
 800d27e:	683a      	ldr	r2, [r7, #0]
 800d280:	b2d2      	uxtb	r2, r2
 800d282:	701a      	strb	r2, [r3, #0]
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	0a1b      	lsrs	r3, r3, #8
 800d288:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	1c5a      	adds	r2, r3, #1
 800d28e:	607a      	str	r2, [r7, #4]
 800d290:	683a      	ldr	r2, [r7, #0]
 800d292:	b2d2      	uxtb	r2, r2
 800d294:	701a      	strb	r2, [r3, #0]
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	0a1b      	lsrs	r3, r3, #8
 800d29a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	1c5a      	adds	r2, r3, #1
 800d2a0:	607a      	str	r2, [r7, #4]
 800d2a2:	683a      	ldr	r2, [r7, #0]
 800d2a4:	b2d2      	uxtb	r2, r2
 800d2a6:	701a      	strb	r2, [r3, #0]
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	0a1b      	lsrs	r3, r3, #8
 800d2ac:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	1c5a      	adds	r2, r3, #1
 800d2b2:	607a      	str	r2, [r7, #4]
 800d2b4:	683a      	ldr	r2, [r7, #0]
 800d2b6:	b2d2      	uxtb	r2, r2
 800d2b8:	701a      	strb	r2, [r3, #0]
}
 800d2ba:	bf00      	nop
 800d2bc:	370c      	adds	r7, #12
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c4:	4770      	bx	lr

0800d2c6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d2c6:	b480      	push	{r7}
 800d2c8:	b087      	sub	sp, #28
 800d2ca:	af00      	add	r7, sp, #0
 800d2cc:	60f8      	str	r0, [r7, #12]
 800d2ce:	60b9      	str	r1, [r7, #8]
 800d2d0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d2d6:	68bb      	ldr	r3, [r7, #8]
 800d2d8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d00d      	beq.n	800d2fc <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d2e0:	693a      	ldr	r2, [r7, #16]
 800d2e2:	1c53      	adds	r3, r2, #1
 800d2e4:	613b      	str	r3, [r7, #16]
 800d2e6:	697b      	ldr	r3, [r7, #20]
 800d2e8:	1c59      	adds	r1, r3, #1
 800d2ea:	6179      	str	r1, [r7, #20]
 800d2ec:	7812      	ldrb	r2, [r2, #0]
 800d2ee:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	3b01      	subs	r3, #1
 800d2f4:	607b      	str	r3, [r7, #4]
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d1f1      	bne.n	800d2e0 <mem_cpy+0x1a>
	}
}
 800d2fc:	bf00      	nop
 800d2fe:	371c      	adds	r7, #28
 800d300:	46bd      	mov	sp, r7
 800d302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d306:	4770      	bx	lr

0800d308 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d308:	b480      	push	{r7}
 800d30a:	b087      	sub	sp, #28
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	60f8      	str	r0, [r7, #12]
 800d310:	60b9      	str	r1, [r7, #8]
 800d312:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	1c5a      	adds	r2, r3, #1
 800d31c:	617a      	str	r2, [r7, #20]
 800d31e:	68ba      	ldr	r2, [r7, #8]
 800d320:	b2d2      	uxtb	r2, r2
 800d322:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	3b01      	subs	r3, #1
 800d328:	607b      	str	r3, [r7, #4]
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d1f3      	bne.n	800d318 <mem_set+0x10>
}
 800d330:	bf00      	nop
 800d332:	bf00      	nop
 800d334:	371c      	adds	r7, #28
 800d336:	46bd      	mov	sp, r7
 800d338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33c:	4770      	bx	lr

0800d33e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d33e:	b480      	push	{r7}
 800d340:	b089      	sub	sp, #36	@ 0x24
 800d342:	af00      	add	r7, sp, #0
 800d344:	60f8      	str	r0, [r7, #12]
 800d346:	60b9      	str	r1, [r7, #8]
 800d348:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	61fb      	str	r3, [r7, #28]
 800d34e:	68bb      	ldr	r3, [r7, #8]
 800d350:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d352:	2300      	movs	r3, #0
 800d354:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d356:	69fb      	ldr	r3, [r7, #28]
 800d358:	1c5a      	adds	r2, r3, #1
 800d35a:	61fa      	str	r2, [r7, #28]
 800d35c:	781b      	ldrb	r3, [r3, #0]
 800d35e:	4619      	mov	r1, r3
 800d360:	69bb      	ldr	r3, [r7, #24]
 800d362:	1c5a      	adds	r2, r3, #1
 800d364:	61ba      	str	r2, [r7, #24]
 800d366:	781b      	ldrb	r3, [r3, #0]
 800d368:	1acb      	subs	r3, r1, r3
 800d36a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	3b01      	subs	r3, #1
 800d370:	607b      	str	r3, [r7, #4]
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d002      	beq.n	800d37e <mem_cmp+0x40>
 800d378:	697b      	ldr	r3, [r7, #20]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d0eb      	beq.n	800d356 <mem_cmp+0x18>

	return r;
 800d37e:	697b      	ldr	r3, [r7, #20]
}
 800d380:	4618      	mov	r0, r3
 800d382:	3724      	adds	r7, #36	@ 0x24
 800d384:	46bd      	mov	sp, r7
 800d386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38a:	4770      	bx	lr

0800d38c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d38c:	b480      	push	{r7}
 800d38e:	b083      	sub	sp, #12
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
 800d394:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d396:	e002      	b.n	800d39e <chk_chr+0x12>
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	3301      	adds	r3, #1
 800d39c:	607b      	str	r3, [r7, #4]
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	781b      	ldrb	r3, [r3, #0]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d005      	beq.n	800d3b2 <chk_chr+0x26>
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	781b      	ldrb	r3, [r3, #0]
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	683b      	ldr	r3, [r7, #0]
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	d1f2      	bne.n	800d398 <chk_chr+0xc>
	return *str;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	781b      	ldrb	r3, [r3, #0]
}
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	370c      	adds	r7, #12
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c0:	4770      	bx	lr

0800d3c2 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800d3c2:	b580      	push	{r7, lr}
 800d3c4:	b082      	sub	sp, #8
 800d3c6:	af00      	add	r7, sp, #0
 800d3c8:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d009      	beq.n	800d3e4 <lock_fs+0x22>
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	691b      	ldr	r3, [r3, #16]
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	f003 fba6 	bl	8010b26 <ff_req_grant>
 800d3da:	4603      	mov	r3, r0
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d001      	beq.n	800d3e4 <lock_fs+0x22>
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	e000      	b.n	800d3e6 <lock_fs+0x24>
 800d3e4:	2300      	movs	r3, #0
}
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	3708      	adds	r7, #8
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	bd80      	pop	{r7, pc}

0800d3ee <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800d3ee:	b580      	push	{r7, lr}
 800d3f0:	b082      	sub	sp, #8
 800d3f2:	af00      	add	r7, sp, #0
 800d3f4:	6078      	str	r0, [r7, #4]
 800d3f6:	460b      	mov	r3, r1
 800d3f8:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d00d      	beq.n	800d41c <unlock_fs+0x2e>
 800d400:	78fb      	ldrb	r3, [r7, #3]
 800d402:	2b0c      	cmp	r3, #12
 800d404:	d00a      	beq.n	800d41c <unlock_fs+0x2e>
 800d406:	78fb      	ldrb	r3, [r7, #3]
 800d408:	2b0b      	cmp	r3, #11
 800d40a:	d007      	beq.n	800d41c <unlock_fs+0x2e>
 800d40c:	78fb      	ldrb	r3, [r7, #3]
 800d40e:	2b0f      	cmp	r3, #15
 800d410:	d004      	beq.n	800d41c <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	691b      	ldr	r3, [r3, #16]
 800d416:	4618      	mov	r0, r3
 800d418:	f003 fb9a 	bl	8010b50 <ff_rel_grant>
	}
}
 800d41c:	bf00      	nop
 800d41e:	3708      	adds	r7, #8
 800d420:	46bd      	mov	sp, r7
 800d422:	bd80      	pop	{r7, pc}

0800d424 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d424:	b480      	push	{r7}
 800d426:	b085      	sub	sp, #20
 800d428:	af00      	add	r7, sp, #0
 800d42a:	6078      	str	r0, [r7, #4]
 800d42c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d42e:	2300      	movs	r3, #0
 800d430:	60bb      	str	r3, [r7, #8]
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	60fb      	str	r3, [r7, #12]
 800d436:	e029      	b.n	800d48c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d438:	4a27      	ldr	r2, [pc, #156]	@ (800d4d8 <chk_lock+0xb4>)
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	011b      	lsls	r3, r3, #4
 800d43e:	4413      	add	r3, r2
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d01d      	beq.n	800d482 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d446:	4a24      	ldr	r2, [pc, #144]	@ (800d4d8 <chk_lock+0xb4>)
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	011b      	lsls	r3, r3, #4
 800d44c:	4413      	add	r3, r2
 800d44e:	681a      	ldr	r2, [r3, #0]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	429a      	cmp	r2, r3
 800d456:	d116      	bne.n	800d486 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d458:	4a1f      	ldr	r2, [pc, #124]	@ (800d4d8 <chk_lock+0xb4>)
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	011b      	lsls	r3, r3, #4
 800d45e:	4413      	add	r3, r2
 800d460:	3304      	adds	r3, #4
 800d462:	681a      	ldr	r2, [r3, #0]
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d468:	429a      	cmp	r2, r3
 800d46a:	d10c      	bne.n	800d486 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d46c:	4a1a      	ldr	r2, [pc, #104]	@ (800d4d8 <chk_lock+0xb4>)
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	011b      	lsls	r3, r3, #4
 800d472:	4413      	add	r3, r2
 800d474:	3308      	adds	r3, #8
 800d476:	681a      	ldr	r2, [r3, #0]
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d47c:	429a      	cmp	r2, r3
 800d47e:	d102      	bne.n	800d486 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d480:	e007      	b.n	800d492 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d482:	2301      	movs	r3, #1
 800d484:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	3301      	adds	r3, #1
 800d48a:	60fb      	str	r3, [r7, #12]
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	2b01      	cmp	r3, #1
 800d490:	d9d2      	bls.n	800d438 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	2b02      	cmp	r3, #2
 800d496:	d109      	bne.n	800d4ac <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d102      	bne.n	800d4a4 <chk_lock+0x80>
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	2b02      	cmp	r3, #2
 800d4a2:	d101      	bne.n	800d4a8 <chk_lock+0x84>
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	e010      	b.n	800d4ca <chk_lock+0xa6>
 800d4a8:	2312      	movs	r3, #18
 800d4aa:	e00e      	b.n	800d4ca <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d108      	bne.n	800d4c4 <chk_lock+0xa0>
 800d4b2:	4a09      	ldr	r2, [pc, #36]	@ (800d4d8 <chk_lock+0xb4>)
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	011b      	lsls	r3, r3, #4
 800d4b8:	4413      	add	r3, r2
 800d4ba:	330c      	adds	r3, #12
 800d4bc:	881b      	ldrh	r3, [r3, #0]
 800d4be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d4c2:	d101      	bne.n	800d4c8 <chk_lock+0xa4>
 800d4c4:	2310      	movs	r3, #16
 800d4c6:	e000      	b.n	800d4ca <chk_lock+0xa6>
 800d4c8:	2300      	movs	r3, #0
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3714      	adds	r7, #20
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d4:	4770      	bx	lr
 800d4d6:	bf00      	nop
 800d4d8:	2000ae8c 	.word	0x2000ae8c

0800d4dc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d4dc:	b480      	push	{r7}
 800d4de:	b083      	sub	sp, #12
 800d4e0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	607b      	str	r3, [r7, #4]
 800d4e6:	e002      	b.n	800d4ee <enq_lock+0x12>
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	3301      	adds	r3, #1
 800d4ec:	607b      	str	r3, [r7, #4]
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	2b01      	cmp	r3, #1
 800d4f2:	d806      	bhi.n	800d502 <enq_lock+0x26>
 800d4f4:	4a09      	ldr	r2, [pc, #36]	@ (800d51c <enq_lock+0x40>)
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	011b      	lsls	r3, r3, #4
 800d4fa:	4413      	add	r3, r2
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d1f2      	bne.n	800d4e8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2b02      	cmp	r3, #2
 800d506:	bf14      	ite	ne
 800d508:	2301      	movne	r3, #1
 800d50a:	2300      	moveq	r3, #0
 800d50c:	b2db      	uxtb	r3, r3
}
 800d50e:	4618      	mov	r0, r3
 800d510:	370c      	adds	r7, #12
 800d512:	46bd      	mov	sp, r7
 800d514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d518:	4770      	bx	lr
 800d51a:	bf00      	nop
 800d51c:	2000ae8c 	.word	0x2000ae8c

0800d520 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d520:	b480      	push	{r7}
 800d522:	b085      	sub	sp, #20
 800d524:	af00      	add	r7, sp, #0
 800d526:	6078      	str	r0, [r7, #4]
 800d528:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d52a:	2300      	movs	r3, #0
 800d52c:	60fb      	str	r3, [r7, #12]
 800d52e:	e01f      	b.n	800d570 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d530:	4a41      	ldr	r2, [pc, #260]	@ (800d638 <inc_lock+0x118>)
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	011b      	lsls	r3, r3, #4
 800d536:	4413      	add	r3, r2
 800d538:	681a      	ldr	r2, [r3, #0]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	429a      	cmp	r2, r3
 800d540:	d113      	bne.n	800d56a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d542:	4a3d      	ldr	r2, [pc, #244]	@ (800d638 <inc_lock+0x118>)
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	011b      	lsls	r3, r3, #4
 800d548:	4413      	add	r3, r2
 800d54a:	3304      	adds	r3, #4
 800d54c:	681a      	ldr	r2, [r3, #0]
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d552:	429a      	cmp	r2, r3
 800d554:	d109      	bne.n	800d56a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d556:	4a38      	ldr	r2, [pc, #224]	@ (800d638 <inc_lock+0x118>)
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	011b      	lsls	r3, r3, #4
 800d55c:	4413      	add	r3, r2
 800d55e:	3308      	adds	r3, #8
 800d560:	681a      	ldr	r2, [r3, #0]
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d566:	429a      	cmp	r2, r3
 800d568:	d006      	beq.n	800d578 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	3301      	adds	r3, #1
 800d56e:	60fb      	str	r3, [r7, #12]
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	2b01      	cmp	r3, #1
 800d574:	d9dc      	bls.n	800d530 <inc_lock+0x10>
 800d576:	e000      	b.n	800d57a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d578:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	2b02      	cmp	r3, #2
 800d57e:	d132      	bne.n	800d5e6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d580:	2300      	movs	r3, #0
 800d582:	60fb      	str	r3, [r7, #12]
 800d584:	e002      	b.n	800d58c <inc_lock+0x6c>
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	3301      	adds	r3, #1
 800d58a:	60fb      	str	r3, [r7, #12]
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	2b01      	cmp	r3, #1
 800d590:	d806      	bhi.n	800d5a0 <inc_lock+0x80>
 800d592:	4a29      	ldr	r2, [pc, #164]	@ (800d638 <inc_lock+0x118>)
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	011b      	lsls	r3, r3, #4
 800d598:	4413      	add	r3, r2
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d1f2      	bne.n	800d586 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	2b02      	cmp	r3, #2
 800d5a4:	d101      	bne.n	800d5aa <inc_lock+0x8a>
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	e040      	b.n	800d62c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	681a      	ldr	r2, [r3, #0]
 800d5ae:	4922      	ldr	r1, [pc, #136]	@ (800d638 <inc_lock+0x118>)
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	011b      	lsls	r3, r3, #4
 800d5b4:	440b      	add	r3, r1
 800d5b6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	689a      	ldr	r2, [r3, #8]
 800d5bc:	491e      	ldr	r1, [pc, #120]	@ (800d638 <inc_lock+0x118>)
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	011b      	lsls	r3, r3, #4
 800d5c2:	440b      	add	r3, r1
 800d5c4:	3304      	adds	r3, #4
 800d5c6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	695a      	ldr	r2, [r3, #20]
 800d5cc:	491a      	ldr	r1, [pc, #104]	@ (800d638 <inc_lock+0x118>)
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	011b      	lsls	r3, r3, #4
 800d5d2:	440b      	add	r3, r1
 800d5d4:	3308      	adds	r3, #8
 800d5d6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d5d8:	4a17      	ldr	r2, [pc, #92]	@ (800d638 <inc_lock+0x118>)
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	011b      	lsls	r3, r3, #4
 800d5de:	4413      	add	r3, r2
 800d5e0:	330c      	adds	r3, #12
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d5e6:	683b      	ldr	r3, [r7, #0]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d009      	beq.n	800d600 <inc_lock+0xe0>
 800d5ec:	4a12      	ldr	r2, [pc, #72]	@ (800d638 <inc_lock+0x118>)
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	011b      	lsls	r3, r3, #4
 800d5f2:	4413      	add	r3, r2
 800d5f4:	330c      	adds	r3, #12
 800d5f6:	881b      	ldrh	r3, [r3, #0]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d001      	beq.n	800d600 <inc_lock+0xe0>
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	e015      	b.n	800d62c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d108      	bne.n	800d618 <inc_lock+0xf8>
 800d606:	4a0c      	ldr	r2, [pc, #48]	@ (800d638 <inc_lock+0x118>)
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	011b      	lsls	r3, r3, #4
 800d60c:	4413      	add	r3, r2
 800d60e:	330c      	adds	r3, #12
 800d610:	881b      	ldrh	r3, [r3, #0]
 800d612:	3301      	adds	r3, #1
 800d614:	b29a      	uxth	r2, r3
 800d616:	e001      	b.n	800d61c <inc_lock+0xfc>
 800d618:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d61c:	4906      	ldr	r1, [pc, #24]	@ (800d638 <inc_lock+0x118>)
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	011b      	lsls	r3, r3, #4
 800d622:	440b      	add	r3, r1
 800d624:	330c      	adds	r3, #12
 800d626:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	3301      	adds	r3, #1
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	3714      	adds	r7, #20
 800d630:	46bd      	mov	sp, r7
 800d632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d636:	4770      	bx	lr
 800d638:	2000ae8c 	.word	0x2000ae8c

0800d63c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d63c:	b480      	push	{r7}
 800d63e:	b085      	sub	sp, #20
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	3b01      	subs	r3, #1
 800d648:	607b      	str	r3, [r7, #4]
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	2b01      	cmp	r3, #1
 800d64e:	d825      	bhi.n	800d69c <dec_lock+0x60>
		n = Files[i].ctr;
 800d650:	4a17      	ldr	r2, [pc, #92]	@ (800d6b0 <dec_lock+0x74>)
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	011b      	lsls	r3, r3, #4
 800d656:	4413      	add	r3, r2
 800d658:	330c      	adds	r3, #12
 800d65a:	881b      	ldrh	r3, [r3, #0]
 800d65c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d65e:	89fb      	ldrh	r3, [r7, #14]
 800d660:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d664:	d101      	bne.n	800d66a <dec_lock+0x2e>
 800d666:	2300      	movs	r3, #0
 800d668:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d66a:	89fb      	ldrh	r3, [r7, #14]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d002      	beq.n	800d676 <dec_lock+0x3a>
 800d670:	89fb      	ldrh	r3, [r7, #14]
 800d672:	3b01      	subs	r3, #1
 800d674:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d676:	4a0e      	ldr	r2, [pc, #56]	@ (800d6b0 <dec_lock+0x74>)
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	011b      	lsls	r3, r3, #4
 800d67c:	4413      	add	r3, r2
 800d67e:	330c      	adds	r3, #12
 800d680:	89fa      	ldrh	r2, [r7, #14]
 800d682:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d684:	89fb      	ldrh	r3, [r7, #14]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d105      	bne.n	800d696 <dec_lock+0x5a>
 800d68a:	4a09      	ldr	r2, [pc, #36]	@ (800d6b0 <dec_lock+0x74>)
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	011b      	lsls	r3, r3, #4
 800d690:	4413      	add	r3, r2
 800d692:	2200      	movs	r2, #0
 800d694:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d696:	2300      	movs	r3, #0
 800d698:	737b      	strb	r3, [r7, #13]
 800d69a:	e001      	b.n	800d6a0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d69c:	2302      	movs	r3, #2
 800d69e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d6a0:	7b7b      	ldrb	r3, [r7, #13]
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3714      	adds	r7, #20
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ac:	4770      	bx	lr
 800d6ae:	bf00      	nop
 800d6b0:	2000ae8c 	.word	0x2000ae8c

0800d6b4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b085      	sub	sp, #20
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d6bc:	2300      	movs	r3, #0
 800d6be:	60fb      	str	r3, [r7, #12]
 800d6c0:	e010      	b.n	800d6e4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d6c2:	4a0d      	ldr	r2, [pc, #52]	@ (800d6f8 <clear_lock+0x44>)
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	011b      	lsls	r3, r3, #4
 800d6c8:	4413      	add	r3, r2
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	687a      	ldr	r2, [r7, #4]
 800d6ce:	429a      	cmp	r2, r3
 800d6d0:	d105      	bne.n	800d6de <clear_lock+0x2a>
 800d6d2:	4a09      	ldr	r2, [pc, #36]	@ (800d6f8 <clear_lock+0x44>)
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	011b      	lsls	r3, r3, #4
 800d6d8:	4413      	add	r3, r2
 800d6da:	2200      	movs	r2, #0
 800d6dc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	3301      	adds	r3, #1
 800d6e2:	60fb      	str	r3, [r7, #12]
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	2b01      	cmp	r3, #1
 800d6e8:	d9eb      	bls.n	800d6c2 <clear_lock+0xe>
	}
}
 800d6ea:	bf00      	nop
 800d6ec:	bf00      	nop
 800d6ee:	3714      	adds	r7, #20
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f6:	4770      	bx	lr
 800d6f8:	2000ae8c 	.word	0x2000ae8c

0800d6fc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b086      	sub	sp, #24
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d704:	2300      	movs	r3, #0
 800d706:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	78db      	ldrb	r3, [r3, #3]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d034      	beq.n	800d77a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d714:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	7858      	ldrb	r0, [r3, #1]
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800d720:	2301      	movs	r3, #1
 800d722:	697a      	ldr	r2, [r7, #20]
 800d724:	f7ff fd0e 	bl	800d144 <disk_write>
 800d728:	4603      	mov	r3, r0
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d002      	beq.n	800d734 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d72e:	2301      	movs	r3, #1
 800d730:	73fb      	strb	r3, [r7, #15]
 800d732:	e022      	b.n	800d77a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2200      	movs	r2, #0
 800d738:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d73e:	697a      	ldr	r2, [r7, #20]
 800d740:	1ad2      	subs	r2, r2, r3
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	6a1b      	ldr	r3, [r3, #32]
 800d746:	429a      	cmp	r2, r3
 800d748:	d217      	bcs.n	800d77a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	789b      	ldrb	r3, [r3, #2]
 800d74e:	613b      	str	r3, [r7, #16]
 800d750:	e010      	b.n	800d774 <sync_window+0x78>
					wsect += fs->fsize;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6a1b      	ldr	r3, [r3, #32]
 800d756:	697a      	ldr	r2, [r7, #20]
 800d758:	4413      	add	r3, r2
 800d75a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	7858      	ldrb	r0, [r3, #1]
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800d766:	2301      	movs	r3, #1
 800d768:	697a      	ldr	r2, [r7, #20]
 800d76a:	f7ff fceb 	bl	800d144 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d76e:	693b      	ldr	r3, [r7, #16]
 800d770:	3b01      	subs	r3, #1
 800d772:	613b      	str	r3, [r7, #16]
 800d774:	693b      	ldr	r3, [r7, #16]
 800d776:	2b01      	cmp	r3, #1
 800d778:	d8eb      	bhi.n	800d752 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d77a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d77c:	4618      	mov	r0, r3
 800d77e:	3718      	adds	r7, #24
 800d780:	46bd      	mov	sp, r7
 800d782:	bd80      	pop	{r7, pc}

0800d784 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b084      	sub	sp, #16
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
 800d78c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d78e:	2300      	movs	r3, #0
 800d790:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d796:	683a      	ldr	r2, [r7, #0]
 800d798:	429a      	cmp	r2, r3
 800d79a:	d01b      	beq.n	800d7d4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f7ff ffad 	bl	800d6fc <sync_window>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d7a6:	7bfb      	ldrb	r3, [r7, #15]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d113      	bne.n	800d7d4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	7858      	ldrb	r0, [r3, #1]
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800d7b6:	2301      	movs	r3, #1
 800d7b8:	683a      	ldr	r2, [r7, #0]
 800d7ba:	f7ff fca3 	bl	800d104 <disk_read>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d004      	beq.n	800d7ce <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d7c4:	f04f 33ff 	mov.w	r3, #4294967295
 800d7c8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d7ca:	2301      	movs	r3, #1
 800d7cc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	683a      	ldr	r2, [r7, #0]
 800d7d2:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800d7d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	3710      	adds	r7, #16
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}
	...

0800d7e0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b084      	sub	sp, #16
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f7ff ff87 	bl	800d6fc <sync_window>
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d7f2:	7bfb      	ldrb	r3, [r7, #15]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d159      	bne.n	800d8ac <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	781b      	ldrb	r3, [r3, #0]
 800d7fc:	2b03      	cmp	r3, #3
 800d7fe:	d149      	bne.n	800d894 <sync_fs+0xb4>
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	791b      	ldrb	r3, [r3, #4]
 800d804:	2b01      	cmp	r3, #1
 800d806:	d145      	bne.n	800d894 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	899b      	ldrh	r3, [r3, #12]
 800d812:	461a      	mov	r2, r3
 800d814:	2100      	movs	r1, #0
 800d816:	f7ff fd77 	bl	800d308 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	3338      	adds	r3, #56	@ 0x38
 800d81e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d822:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d826:	4618      	mov	r0, r3
 800d828:	f7ff fd06 	bl	800d238 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	3338      	adds	r3, #56	@ 0x38
 800d830:	4921      	ldr	r1, [pc, #132]	@ (800d8b8 <sync_fs+0xd8>)
 800d832:	4618      	mov	r0, r3
 800d834:	f7ff fd1b 	bl	800d26e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	3338      	adds	r3, #56	@ 0x38
 800d83c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d840:	491e      	ldr	r1, [pc, #120]	@ (800d8bc <sync_fs+0xdc>)
 800d842:	4618      	mov	r0, r3
 800d844:	f7ff fd13 	bl	800d26e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	3338      	adds	r3, #56	@ 0x38
 800d84c:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	699b      	ldr	r3, [r3, #24]
 800d854:	4619      	mov	r1, r3
 800d856:	4610      	mov	r0, r2
 800d858:	f7ff fd09 	bl	800d26e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	3338      	adds	r3, #56	@ 0x38
 800d860:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	695b      	ldr	r3, [r3, #20]
 800d868:	4619      	mov	r1, r3
 800d86a:	4610      	mov	r0, r2
 800d86c:	f7ff fcff 	bl	800d26e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d874:	1c5a      	adds	r2, r3, #1
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	7858      	ldrb	r0, [r3, #1]
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d888:	2301      	movs	r3, #1
 800d88a:	f7ff fc5b 	bl	800d144 <disk_write>
			fs->fsi_flag = 0;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	2200      	movs	r2, #0
 800d892:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	785b      	ldrb	r3, [r3, #1]
 800d898:	2200      	movs	r2, #0
 800d89a:	2100      	movs	r1, #0
 800d89c:	4618      	mov	r0, r3
 800d89e:	f7ff fc71 	bl	800d184 <disk_ioctl>
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d001      	beq.n	800d8ac <sync_fs+0xcc>
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d8ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	3710      	adds	r7, #16
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bd80      	pop	{r7, pc}
 800d8b6:	bf00      	nop
 800d8b8:	41615252 	.word	0x41615252
 800d8bc:	61417272 	.word	0x61417272

0800d8c0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d8c0:	b480      	push	{r7}
 800d8c2:	b083      	sub	sp, #12
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
 800d8c8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	3b02      	subs	r3, #2
 800d8ce:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	69db      	ldr	r3, [r3, #28]
 800d8d4:	3b02      	subs	r3, #2
 800d8d6:	683a      	ldr	r2, [r7, #0]
 800d8d8:	429a      	cmp	r2, r3
 800d8da:	d301      	bcc.n	800d8e0 <clust2sect+0x20>
 800d8dc:	2300      	movs	r3, #0
 800d8de:	e008      	b.n	800d8f2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	895b      	ldrh	r3, [r3, #10]
 800d8e4:	461a      	mov	r2, r3
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	fb03 f202 	mul.w	r2, r3, r2
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8f0:	4413      	add	r3, r2
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	370c      	adds	r7, #12
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fc:	4770      	bx	lr

0800d8fe <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d8fe:	b580      	push	{r7, lr}
 800d900:	b086      	sub	sp, #24
 800d902:	af00      	add	r7, sp, #0
 800d904:	6078      	str	r0, [r7, #4]
 800d906:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	2b01      	cmp	r3, #1
 800d912:	d904      	bls.n	800d91e <get_fat+0x20>
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	69db      	ldr	r3, [r3, #28]
 800d918:	683a      	ldr	r2, [r7, #0]
 800d91a:	429a      	cmp	r2, r3
 800d91c:	d302      	bcc.n	800d924 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d91e:	2301      	movs	r3, #1
 800d920:	617b      	str	r3, [r7, #20]
 800d922:	e0ba      	b.n	800da9a <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d924:	f04f 33ff 	mov.w	r3, #4294967295
 800d928:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d92a:	693b      	ldr	r3, [r7, #16]
 800d92c:	781b      	ldrb	r3, [r3, #0]
 800d92e:	2b03      	cmp	r3, #3
 800d930:	f000 8082 	beq.w	800da38 <get_fat+0x13a>
 800d934:	2b03      	cmp	r3, #3
 800d936:	f300 80a6 	bgt.w	800da86 <get_fat+0x188>
 800d93a:	2b01      	cmp	r3, #1
 800d93c:	d002      	beq.n	800d944 <get_fat+0x46>
 800d93e:	2b02      	cmp	r3, #2
 800d940:	d055      	beq.n	800d9ee <get_fat+0xf0>
 800d942:	e0a0      	b.n	800da86 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	60fb      	str	r3, [r7, #12]
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	085b      	lsrs	r3, r3, #1
 800d94c:	68fa      	ldr	r2, [r7, #12]
 800d94e:	4413      	add	r3, r2
 800d950:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d956:	693b      	ldr	r3, [r7, #16]
 800d958:	899b      	ldrh	r3, [r3, #12]
 800d95a:	4619      	mov	r1, r3
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	fbb3 f3f1 	udiv	r3, r3, r1
 800d962:	4413      	add	r3, r2
 800d964:	4619      	mov	r1, r3
 800d966:	6938      	ldr	r0, [r7, #16]
 800d968:	f7ff ff0c 	bl	800d784 <move_window>
 800d96c:	4603      	mov	r3, r0
 800d96e:	2b00      	cmp	r3, #0
 800d970:	f040 808c 	bne.w	800da8c <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	1c5a      	adds	r2, r3, #1
 800d978:	60fa      	str	r2, [r7, #12]
 800d97a:	693a      	ldr	r2, [r7, #16]
 800d97c:	8992      	ldrh	r2, [r2, #12]
 800d97e:	fbb3 f1f2 	udiv	r1, r3, r2
 800d982:	fb01 f202 	mul.w	r2, r1, r2
 800d986:	1a9b      	subs	r3, r3, r2
 800d988:	693a      	ldr	r2, [r7, #16]
 800d98a:	4413      	add	r3, r2
 800d98c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d990:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d992:	693b      	ldr	r3, [r7, #16]
 800d994:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d996:	693b      	ldr	r3, [r7, #16]
 800d998:	899b      	ldrh	r3, [r3, #12]
 800d99a:	4619      	mov	r1, r3
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	fbb3 f3f1 	udiv	r3, r3, r1
 800d9a2:	4413      	add	r3, r2
 800d9a4:	4619      	mov	r1, r3
 800d9a6:	6938      	ldr	r0, [r7, #16]
 800d9a8:	f7ff feec 	bl	800d784 <move_window>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d16e      	bne.n	800da90 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d9b2:	693b      	ldr	r3, [r7, #16]
 800d9b4:	899b      	ldrh	r3, [r3, #12]
 800d9b6:	461a      	mov	r2, r3
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	fbb3 f1f2 	udiv	r1, r3, r2
 800d9be:	fb01 f202 	mul.w	r2, r1, r2
 800d9c2:	1a9b      	subs	r3, r3, r2
 800d9c4:	693a      	ldr	r2, [r7, #16]
 800d9c6:	4413      	add	r3, r2
 800d9c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d9cc:	021b      	lsls	r3, r3, #8
 800d9ce:	68ba      	ldr	r2, [r7, #8]
 800d9d0:	4313      	orrs	r3, r2
 800d9d2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	f003 0301 	and.w	r3, r3, #1
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d002      	beq.n	800d9e4 <get_fat+0xe6>
 800d9de:	68bb      	ldr	r3, [r7, #8]
 800d9e0:	091b      	lsrs	r3, r3, #4
 800d9e2:	e002      	b.n	800d9ea <get_fat+0xec>
 800d9e4:	68bb      	ldr	r3, [r7, #8]
 800d9e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d9ea:	617b      	str	r3, [r7, #20]
			break;
 800d9ec:	e055      	b.n	800da9a <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d9ee:	693b      	ldr	r3, [r7, #16]
 800d9f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	899b      	ldrh	r3, [r3, #12]
 800d9f6:	085b      	lsrs	r3, r3, #1
 800d9f8:	b29b      	uxth	r3, r3
 800d9fa:	4619      	mov	r1, r3
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	fbb3 f3f1 	udiv	r3, r3, r1
 800da02:	4413      	add	r3, r2
 800da04:	4619      	mov	r1, r3
 800da06:	6938      	ldr	r0, [r7, #16]
 800da08:	f7ff febc 	bl	800d784 <move_window>
 800da0c:	4603      	mov	r3, r0
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d140      	bne.n	800da94 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800da12:	693b      	ldr	r3, [r7, #16]
 800da14:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800da18:	683b      	ldr	r3, [r7, #0]
 800da1a:	005b      	lsls	r3, r3, #1
 800da1c:	693a      	ldr	r2, [r7, #16]
 800da1e:	8992      	ldrh	r2, [r2, #12]
 800da20:	fbb3 f0f2 	udiv	r0, r3, r2
 800da24:	fb00 f202 	mul.w	r2, r0, r2
 800da28:	1a9b      	subs	r3, r3, r2
 800da2a:	440b      	add	r3, r1
 800da2c:	4618      	mov	r0, r3
 800da2e:	f7ff fbc7 	bl	800d1c0 <ld_word>
 800da32:	4603      	mov	r3, r0
 800da34:	617b      	str	r3, [r7, #20]
			break;
 800da36:	e030      	b.n	800da9a <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800da38:	693b      	ldr	r3, [r7, #16]
 800da3a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	899b      	ldrh	r3, [r3, #12]
 800da40:	089b      	lsrs	r3, r3, #2
 800da42:	b29b      	uxth	r3, r3
 800da44:	4619      	mov	r1, r3
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	fbb3 f3f1 	udiv	r3, r3, r1
 800da4c:	4413      	add	r3, r2
 800da4e:	4619      	mov	r1, r3
 800da50:	6938      	ldr	r0, [r7, #16]
 800da52:	f7ff fe97 	bl	800d784 <move_window>
 800da56:	4603      	mov	r3, r0
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d11d      	bne.n	800da98 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800da5c:	693b      	ldr	r3, [r7, #16]
 800da5e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	009b      	lsls	r3, r3, #2
 800da66:	693a      	ldr	r2, [r7, #16]
 800da68:	8992      	ldrh	r2, [r2, #12]
 800da6a:	fbb3 f0f2 	udiv	r0, r3, r2
 800da6e:	fb00 f202 	mul.w	r2, r0, r2
 800da72:	1a9b      	subs	r3, r3, r2
 800da74:	440b      	add	r3, r1
 800da76:	4618      	mov	r0, r3
 800da78:	f7ff fbbb 	bl	800d1f2 <ld_dword>
 800da7c:	4603      	mov	r3, r0
 800da7e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800da82:	617b      	str	r3, [r7, #20]
			break;
 800da84:	e009      	b.n	800da9a <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800da86:	2301      	movs	r3, #1
 800da88:	617b      	str	r3, [r7, #20]
 800da8a:	e006      	b.n	800da9a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800da8c:	bf00      	nop
 800da8e:	e004      	b.n	800da9a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800da90:	bf00      	nop
 800da92:	e002      	b.n	800da9a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800da94:	bf00      	nop
 800da96:	e000      	b.n	800da9a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800da98:	bf00      	nop
		}
	}

	return val;
 800da9a:	697b      	ldr	r3, [r7, #20]
}
 800da9c:	4618      	mov	r0, r3
 800da9e:	3718      	adds	r7, #24
 800daa0:	46bd      	mov	sp, r7
 800daa2:	bd80      	pop	{r7, pc}

0800daa4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800daa4:	b590      	push	{r4, r7, lr}
 800daa6:	b089      	sub	sp, #36	@ 0x24
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	60f8      	str	r0, [r7, #12]
 800daac:	60b9      	str	r1, [r7, #8]
 800daae:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800dab0:	2302      	movs	r3, #2
 800dab2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800dab4:	68bb      	ldr	r3, [r7, #8]
 800dab6:	2b01      	cmp	r3, #1
 800dab8:	f240 8109 	bls.w	800dcce <put_fat+0x22a>
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	69db      	ldr	r3, [r3, #28]
 800dac0:	68ba      	ldr	r2, [r7, #8]
 800dac2:	429a      	cmp	r2, r3
 800dac4:	f080 8103 	bcs.w	800dcce <put_fat+0x22a>
		switch (fs->fs_type) {
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	781b      	ldrb	r3, [r3, #0]
 800dacc:	2b03      	cmp	r3, #3
 800dace:	f000 80b6 	beq.w	800dc3e <put_fat+0x19a>
 800dad2:	2b03      	cmp	r3, #3
 800dad4:	f300 80fb 	bgt.w	800dcce <put_fat+0x22a>
 800dad8:	2b01      	cmp	r3, #1
 800dada:	d003      	beq.n	800dae4 <put_fat+0x40>
 800dadc:	2b02      	cmp	r3, #2
 800dade:	f000 8083 	beq.w	800dbe8 <put_fat+0x144>
 800dae2:	e0f4      	b.n	800dcce <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	61bb      	str	r3, [r7, #24]
 800dae8:	69bb      	ldr	r3, [r7, #24]
 800daea:	085b      	lsrs	r3, r3, #1
 800daec:	69ba      	ldr	r2, [r7, #24]
 800daee:	4413      	add	r3, r2
 800daf0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	899b      	ldrh	r3, [r3, #12]
 800dafa:	4619      	mov	r1, r3
 800dafc:	69bb      	ldr	r3, [r7, #24]
 800dafe:	fbb3 f3f1 	udiv	r3, r3, r1
 800db02:	4413      	add	r3, r2
 800db04:	4619      	mov	r1, r3
 800db06:	68f8      	ldr	r0, [r7, #12]
 800db08:	f7ff fe3c 	bl	800d784 <move_window>
 800db0c:	4603      	mov	r3, r0
 800db0e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800db10:	7ffb      	ldrb	r3, [r7, #31]
 800db12:	2b00      	cmp	r3, #0
 800db14:	f040 80d4 	bne.w	800dcc0 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800db1e:	69bb      	ldr	r3, [r7, #24]
 800db20:	1c5a      	adds	r2, r3, #1
 800db22:	61ba      	str	r2, [r7, #24]
 800db24:	68fa      	ldr	r2, [r7, #12]
 800db26:	8992      	ldrh	r2, [r2, #12]
 800db28:	fbb3 f0f2 	udiv	r0, r3, r2
 800db2c:	fb00 f202 	mul.w	r2, r0, r2
 800db30:	1a9b      	subs	r3, r3, r2
 800db32:	440b      	add	r3, r1
 800db34:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	f003 0301 	and.w	r3, r3, #1
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d00d      	beq.n	800db5c <put_fat+0xb8>
 800db40:	697b      	ldr	r3, [r7, #20]
 800db42:	781b      	ldrb	r3, [r3, #0]
 800db44:	b25b      	sxtb	r3, r3
 800db46:	f003 030f 	and.w	r3, r3, #15
 800db4a:	b25a      	sxtb	r2, r3
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	b25b      	sxtb	r3, r3
 800db50:	011b      	lsls	r3, r3, #4
 800db52:	b25b      	sxtb	r3, r3
 800db54:	4313      	orrs	r3, r2
 800db56:	b25b      	sxtb	r3, r3
 800db58:	b2db      	uxtb	r3, r3
 800db5a:	e001      	b.n	800db60 <put_fat+0xbc>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	b2db      	uxtb	r3, r3
 800db60:	697a      	ldr	r2, [r7, #20]
 800db62:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	2201      	movs	r2, #1
 800db68:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	899b      	ldrh	r3, [r3, #12]
 800db72:	4619      	mov	r1, r3
 800db74:	69bb      	ldr	r3, [r7, #24]
 800db76:	fbb3 f3f1 	udiv	r3, r3, r1
 800db7a:	4413      	add	r3, r2
 800db7c:	4619      	mov	r1, r3
 800db7e:	68f8      	ldr	r0, [r7, #12]
 800db80:	f7ff fe00 	bl	800d784 <move_window>
 800db84:	4603      	mov	r3, r0
 800db86:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800db88:	7ffb      	ldrb	r3, [r7, #31]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	f040 809a 	bne.w	800dcc4 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	899b      	ldrh	r3, [r3, #12]
 800db9a:	461a      	mov	r2, r3
 800db9c:	69bb      	ldr	r3, [r7, #24]
 800db9e:	fbb3 f0f2 	udiv	r0, r3, r2
 800dba2:	fb00 f202 	mul.w	r2, r0, r2
 800dba6:	1a9b      	subs	r3, r3, r2
 800dba8:	440b      	add	r3, r1
 800dbaa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800dbac:	68bb      	ldr	r3, [r7, #8]
 800dbae:	f003 0301 	and.w	r3, r3, #1
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d003      	beq.n	800dbbe <put_fat+0x11a>
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	091b      	lsrs	r3, r3, #4
 800dbba:	b2db      	uxtb	r3, r3
 800dbbc:	e00e      	b.n	800dbdc <put_fat+0x138>
 800dbbe:	697b      	ldr	r3, [r7, #20]
 800dbc0:	781b      	ldrb	r3, [r3, #0]
 800dbc2:	b25b      	sxtb	r3, r3
 800dbc4:	f023 030f 	bic.w	r3, r3, #15
 800dbc8:	b25a      	sxtb	r2, r3
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	0a1b      	lsrs	r3, r3, #8
 800dbce:	b25b      	sxtb	r3, r3
 800dbd0:	f003 030f 	and.w	r3, r3, #15
 800dbd4:	b25b      	sxtb	r3, r3
 800dbd6:	4313      	orrs	r3, r2
 800dbd8:	b25b      	sxtb	r3, r3
 800dbda:	b2db      	uxtb	r3, r3
 800dbdc:	697a      	ldr	r2, [r7, #20]
 800dbde:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	2201      	movs	r2, #1
 800dbe4:	70da      	strb	r2, [r3, #3]
			break;
 800dbe6:	e072      	b.n	800dcce <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	899b      	ldrh	r3, [r3, #12]
 800dbf0:	085b      	lsrs	r3, r3, #1
 800dbf2:	b29b      	uxth	r3, r3
 800dbf4:	4619      	mov	r1, r3
 800dbf6:	68bb      	ldr	r3, [r7, #8]
 800dbf8:	fbb3 f3f1 	udiv	r3, r3, r1
 800dbfc:	4413      	add	r3, r2
 800dbfe:	4619      	mov	r1, r3
 800dc00:	68f8      	ldr	r0, [r7, #12]
 800dc02:	f7ff fdbf 	bl	800d784 <move_window>
 800dc06:	4603      	mov	r3, r0
 800dc08:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dc0a:	7ffb      	ldrb	r3, [r7, #31]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d15b      	bne.n	800dcc8 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800dc16:	68bb      	ldr	r3, [r7, #8]
 800dc18:	005b      	lsls	r3, r3, #1
 800dc1a:	68fa      	ldr	r2, [r7, #12]
 800dc1c:	8992      	ldrh	r2, [r2, #12]
 800dc1e:	fbb3 f0f2 	udiv	r0, r3, r2
 800dc22:	fb00 f202 	mul.w	r2, r0, r2
 800dc26:	1a9b      	subs	r3, r3, r2
 800dc28:	440b      	add	r3, r1
 800dc2a:	687a      	ldr	r2, [r7, #4]
 800dc2c:	b292      	uxth	r2, r2
 800dc2e:	4611      	mov	r1, r2
 800dc30:	4618      	mov	r0, r3
 800dc32:	f7ff fb01 	bl	800d238 <st_word>
			fs->wflag = 1;
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	2201      	movs	r2, #1
 800dc3a:	70da      	strb	r2, [r3, #3]
			break;
 800dc3c:	e047      	b.n	800dcce <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	899b      	ldrh	r3, [r3, #12]
 800dc46:	089b      	lsrs	r3, r3, #2
 800dc48:	b29b      	uxth	r3, r3
 800dc4a:	4619      	mov	r1, r3
 800dc4c:	68bb      	ldr	r3, [r7, #8]
 800dc4e:	fbb3 f3f1 	udiv	r3, r3, r1
 800dc52:	4413      	add	r3, r2
 800dc54:	4619      	mov	r1, r3
 800dc56:	68f8      	ldr	r0, [r7, #12]
 800dc58:	f7ff fd94 	bl	800d784 <move_window>
 800dc5c:	4603      	mov	r3, r0
 800dc5e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dc60:	7ffb      	ldrb	r3, [r7, #31]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d132      	bne.n	800dccc <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	009b      	lsls	r3, r3, #2
 800dc76:	68fa      	ldr	r2, [r7, #12]
 800dc78:	8992      	ldrh	r2, [r2, #12]
 800dc7a:	fbb3 f0f2 	udiv	r0, r3, r2
 800dc7e:	fb00 f202 	mul.w	r2, r0, r2
 800dc82:	1a9b      	subs	r3, r3, r2
 800dc84:	440b      	add	r3, r1
 800dc86:	4618      	mov	r0, r3
 800dc88:	f7ff fab3 	bl	800d1f2 <ld_dword>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800dc92:	4323      	orrs	r3, r4
 800dc94:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800dc9c:	68bb      	ldr	r3, [r7, #8]
 800dc9e:	009b      	lsls	r3, r3, #2
 800dca0:	68fa      	ldr	r2, [r7, #12]
 800dca2:	8992      	ldrh	r2, [r2, #12]
 800dca4:	fbb3 f0f2 	udiv	r0, r3, r2
 800dca8:	fb00 f202 	mul.w	r2, r0, r2
 800dcac:	1a9b      	subs	r3, r3, r2
 800dcae:	440b      	add	r3, r1
 800dcb0:	6879      	ldr	r1, [r7, #4]
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f7ff fadb 	bl	800d26e <st_dword>
			fs->wflag = 1;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	2201      	movs	r2, #1
 800dcbc:	70da      	strb	r2, [r3, #3]
			break;
 800dcbe:	e006      	b.n	800dcce <put_fat+0x22a>
			if (res != FR_OK) break;
 800dcc0:	bf00      	nop
 800dcc2:	e004      	b.n	800dcce <put_fat+0x22a>
			if (res != FR_OK) break;
 800dcc4:	bf00      	nop
 800dcc6:	e002      	b.n	800dcce <put_fat+0x22a>
			if (res != FR_OK) break;
 800dcc8:	bf00      	nop
 800dcca:	e000      	b.n	800dcce <put_fat+0x22a>
			if (res != FR_OK) break;
 800dccc:	bf00      	nop
		}
	}
	return res;
 800dcce:	7ffb      	ldrb	r3, [r7, #31]
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3724      	adds	r7, #36	@ 0x24
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd90      	pop	{r4, r7, pc}

0800dcd8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b088      	sub	sp, #32
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	60f8      	str	r0, [r7, #12]
 800dce0:	60b9      	str	r1, [r7, #8]
 800dce2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800dce4:	2300      	movs	r3, #0
 800dce6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800dcee:	68bb      	ldr	r3, [r7, #8]
 800dcf0:	2b01      	cmp	r3, #1
 800dcf2:	d904      	bls.n	800dcfe <remove_chain+0x26>
 800dcf4:	69bb      	ldr	r3, [r7, #24]
 800dcf6:	69db      	ldr	r3, [r3, #28]
 800dcf8:	68ba      	ldr	r2, [r7, #8]
 800dcfa:	429a      	cmp	r2, r3
 800dcfc:	d301      	bcc.n	800dd02 <remove_chain+0x2a>
 800dcfe:	2302      	movs	r3, #2
 800dd00:	e04b      	b.n	800dd9a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d00c      	beq.n	800dd22 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800dd08:	f04f 32ff 	mov.w	r2, #4294967295
 800dd0c:	6879      	ldr	r1, [r7, #4]
 800dd0e:	69b8      	ldr	r0, [r7, #24]
 800dd10:	f7ff fec8 	bl	800daa4 <put_fat>
 800dd14:	4603      	mov	r3, r0
 800dd16:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800dd18:	7ffb      	ldrb	r3, [r7, #31]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d001      	beq.n	800dd22 <remove_chain+0x4a>
 800dd1e:	7ffb      	ldrb	r3, [r7, #31]
 800dd20:	e03b      	b.n	800dd9a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800dd22:	68b9      	ldr	r1, [r7, #8]
 800dd24:	68f8      	ldr	r0, [r7, #12]
 800dd26:	f7ff fdea 	bl	800d8fe <get_fat>
 800dd2a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800dd2c:	697b      	ldr	r3, [r7, #20]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d031      	beq.n	800dd96 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800dd32:	697b      	ldr	r3, [r7, #20]
 800dd34:	2b01      	cmp	r3, #1
 800dd36:	d101      	bne.n	800dd3c <remove_chain+0x64>
 800dd38:	2302      	movs	r3, #2
 800dd3a:	e02e      	b.n	800dd9a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800dd3c:	697b      	ldr	r3, [r7, #20]
 800dd3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd42:	d101      	bne.n	800dd48 <remove_chain+0x70>
 800dd44:	2301      	movs	r3, #1
 800dd46:	e028      	b.n	800dd9a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800dd48:	2200      	movs	r2, #0
 800dd4a:	68b9      	ldr	r1, [r7, #8]
 800dd4c:	69b8      	ldr	r0, [r7, #24]
 800dd4e:	f7ff fea9 	bl	800daa4 <put_fat>
 800dd52:	4603      	mov	r3, r0
 800dd54:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800dd56:	7ffb      	ldrb	r3, [r7, #31]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d001      	beq.n	800dd60 <remove_chain+0x88>
 800dd5c:	7ffb      	ldrb	r3, [r7, #31]
 800dd5e:	e01c      	b.n	800dd9a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800dd60:	69bb      	ldr	r3, [r7, #24]
 800dd62:	699a      	ldr	r2, [r3, #24]
 800dd64:	69bb      	ldr	r3, [r7, #24]
 800dd66:	69db      	ldr	r3, [r3, #28]
 800dd68:	3b02      	subs	r3, #2
 800dd6a:	429a      	cmp	r2, r3
 800dd6c:	d20b      	bcs.n	800dd86 <remove_chain+0xae>
			fs->free_clst++;
 800dd6e:	69bb      	ldr	r3, [r7, #24]
 800dd70:	699b      	ldr	r3, [r3, #24]
 800dd72:	1c5a      	adds	r2, r3, #1
 800dd74:	69bb      	ldr	r3, [r7, #24]
 800dd76:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800dd78:	69bb      	ldr	r3, [r7, #24]
 800dd7a:	791b      	ldrb	r3, [r3, #4]
 800dd7c:	f043 0301 	orr.w	r3, r3, #1
 800dd80:	b2da      	uxtb	r2, r3
 800dd82:	69bb      	ldr	r3, [r7, #24]
 800dd84:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800dd8a:	69bb      	ldr	r3, [r7, #24]
 800dd8c:	69db      	ldr	r3, [r3, #28]
 800dd8e:	68ba      	ldr	r2, [r7, #8]
 800dd90:	429a      	cmp	r2, r3
 800dd92:	d3c6      	bcc.n	800dd22 <remove_chain+0x4a>
 800dd94:	e000      	b.n	800dd98 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800dd96:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800dd98:	2300      	movs	r3, #0
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3720      	adds	r7, #32
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}

0800dda2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800dda2:	b580      	push	{r7, lr}
 800dda4:	b088      	sub	sp, #32
 800dda6:	af00      	add	r7, sp, #0
 800dda8:	6078      	str	r0, [r7, #4]
 800ddaa:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d10d      	bne.n	800ddd4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ddb8:	693b      	ldr	r3, [r7, #16]
 800ddba:	695b      	ldr	r3, [r3, #20]
 800ddbc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ddbe:	69bb      	ldr	r3, [r7, #24]
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d004      	beq.n	800ddce <create_chain+0x2c>
 800ddc4:	693b      	ldr	r3, [r7, #16]
 800ddc6:	69db      	ldr	r3, [r3, #28]
 800ddc8:	69ba      	ldr	r2, [r7, #24]
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	d31b      	bcc.n	800de06 <create_chain+0x64>
 800ddce:	2301      	movs	r3, #1
 800ddd0:	61bb      	str	r3, [r7, #24]
 800ddd2:	e018      	b.n	800de06 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ddd4:	6839      	ldr	r1, [r7, #0]
 800ddd6:	6878      	ldr	r0, [r7, #4]
 800ddd8:	f7ff fd91 	bl	800d8fe <get_fat>
 800dddc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	2b01      	cmp	r3, #1
 800dde2:	d801      	bhi.n	800dde8 <create_chain+0x46>
 800dde4:	2301      	movs	r3, #1
 800dde6:	e070      	b.n	800deca <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddee:	d101      	bne.n	800ddf4 <create_chain+0x52>
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	e06a      	b.n	800deca <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ddf4:	693b      	ldr	r3, [r7, #16]
 800ddf6:	69db      	ldr	r3, [r3, #28]
 800ddf8:	68fa      	ldr	r2, [r7, #12]
 800ddfa:	429a      	cmp	r2, r3
 800ddfc:	d201      	bcs.n	800de02 <create_chain+0x60>
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	e063      	b.n	800deca <create_chain+0x128>
		scl = clst;
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800de06:	69bb      	ldr	r3, [r7, #24]
 800de08:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800de0a:	69fb      	ldr	r3, [r7, #28]
 800de0c:	3301      	adds	r3, #1
 800de0e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800de10:	693b      	ldr	r3, [r7, #16]
 800de12:	69db      	ldr	r3, [r3, #28]
 800de14:	69fa      	ldr	r2, [r7, #28]
 800de16:	429a      	cmp	r2, r3
 800de18:	d307      	bcc.n	800de2a <create_chain+0x88>
				ncl = 2;
 800de1a:	2302      	movs	r3, #2
 800de1c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800de1e:	69fa      	ldr	r2, [r7, #28]
 800de20:	69bb      	ldr	r3, [r7, #24]
 800de22:	429a      	cmp	r2, r3
 800de24:	d901      	bls.n	800de2a <create_chain+0x88>
 800de26:	2300      	movs	r3, #0
 800de28:	e04f      	b.n	800deca <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800de2a:	69f9      	ldr	r1, [r7, #28]
 800de2c:	6878      	ldr	r0, [r7, #4]
 800de2e:	f7ff fd66 	bl	800d8fe <get_fat>
 800de32:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d00e      	beq.n	800de58 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	2b01      	cmp	r3, #1
 800de3e:	d003      	beq.n	800de48 <create_chain+0xa6>
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de46:	d101      	bne.n	800de4c <create_chain+0xaa>
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	e03e      	b.n	800deca <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800de4c:	69fa      	ldr	r2, [r7, #28]
 800de4e:	69bb      	ldr	r3, [r7, #24]
 800de50:	429a      	cmp	r2, r3
 800de52:	d1da      	bne.n	800de0a <create_chain+0x68>
 800de54:	2300      	movs	r3, #0
 800de56:	e038      	b.n	800deca <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800de58:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800de5a:	f04f 32ff 	mov.w	r2, #4294967295
 800de5e:	69f9      	ldr	r1, [r7, #28]
 800de60:	6938      	ldr	r0, [r7, #16]
 800de62:	f7ff fe1f 	bl	800daa4 <put_fat>
 800de66:	4603      	mov	r3, r0
 800de68:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800de6a:	7dfb      	ldrb	r3, [r7, #23]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d109      	bne.n	800de84 <create_chain+0xe2>
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d006      	beq.n	800de84 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800de76:	69fa      	ldr	r2, [r7, #28]
 800de78:	6839      	ldr	r1, [r7, #0]
 800de7a:	6938      	ldr	r0, [r7, #16]
 800de7c:	f7ff fe12 	bl	800daa4 <put_fat>
 800de80:	4603      	mov	r3, r0
 800de82:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800de84:	7dfb      	ldrb	r3, [r7, #23]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d116      	bne.n	800deb8 <create_chain+0x116>
		fs->last_clst = ncl;
 800de8a:	693b      	ldr	r3, [r7, #16]
 800de8c:	69fa      	ldr	r2, [r7, #28]
 800de8e:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800de90:	693b      	ldr	r3, [r7, #16]
 800de92:	699a      	ldr	r2, [r3, #24]
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	69db      	ldr	r3, [r3, #28]
 800de98:	3b02      	subs	r3, #2
 800de9a:	429a      	cmp	r2, r3
 800de9c:	d804      	bhi.n	800dea8 <create_chain+0x106>
 800de9e:	693b      	ldr	r3, [r7, #16]
 800dea0:	699b      	ldr	r3, [r3, #24]
 800dea2:	1e5a      	subs	r2, r3, #1
 800dea4:	693b      	ldr	r3, [r7, #16]
 800dea6:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800dea8:	693b      	ldr	r3, [r7, #16]
 800deaa:	791b      	ldrb	r3, [r3, #4]
 800deac:	f043 0301 	orr.w	r3, r3, #1
 800deb0:	b2da      	uxtb	r2, r3
 800deb2:	693b      	ldr	r3, [r7, #16]
 800deb4:	711a      	strb	r2, [r3, #4]
 800deb6:	e007      	b.n	800dec8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800deb8:	7dfb      	ldrb	r3, [r7, #23]
 800deba:	2b01      	cmp	r3, #1
 800debc:	d102      	bne.n	800dec4 <create_chain+0x122>
 800debe:	f04f 33ff 	mov.w	r3, #4294967295
 800dec2:	e000      	b.n	800dec6 <create_chain+0x124>
 800dec4:	2301      	movs	r3, #1
 800dec6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800dec8:	69fb      	ldr	r3, [r7, #28]
}
 800deca:	4618      	mov	r0, r3
 800decc:	3720      	adds	r7, #32
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}

0800ded2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ded2:	b480      	push	{r7}
 800ded4:	b087      	sub	sp, #28
 800ded6:	af00      	add	r7, sp, #0
 800ded8:	6078      	str	r0, [r7, #4]
 800deda:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dee6:	3304      	adds	r3, #4
 800dee8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	899b      	ldrh	r3, [r3, #12]
 800deee:	461a      	mov	r2, r3
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	fbb3 f3f2 	udiv	r3, r3, r2
 800def6:	68fa      	ldr	r2, [r7, #12]
 800def8:	8952      	ldrh	r2, [r2, #10]
 800defa:	fbb3 f3f2 	udiv	r3, r3, r2
 800defe:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800df00:	693b      	ldr	r3, [r7, #16]
 800df02:	1d1a      	adds	r2, r3, #4
 800df04:	613a      	str	r2, [r7, #16]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d101      	bne.n	800df14 <clmt_clust+0x42>
 800df10:	2300      	movs	r3, #0
 800df12:	e010      	b.n	800df36 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800df14:	697a      	ldr	r2, [r7, #20]
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	429a      	cmp	r2, r3
 800df1a:	d307      	bcc.n	800df2c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800df1c:	697a      	ldr	r2, [r7, #20]
 800df1e:	68bb      	ldr	r3, [r7, #8]
 800df20:	1ad3      	subs	r3, r2, r3
 800df22:	617b      	str	r3, [r7, #20]
 800df24:	693b      	ldr	r3, [r7, #16]
 800df26:	3304      	adds	r3, #4
 800df28:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800df2a:	e7e9      	b.n	800df00 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800df2c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800df2e:	693b      	ldr	r3, [r7, #16]
 800df30:	681a      	ldr	r2, [r3, #0]
 800df32:	697b      	ldr	r3, [r7, #20]
 800df34:	4413      	add	r3, r2
}
 800df36:	4618      	mov	r0, r3
 800df38:	371c      	adds	r7, #28
 800df3a:	46bd      	mov	sp, r7
 800df3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df40:	4770      	bx	lr

0800df42 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800df42:	b580      	push	{r7, lr}
 800df44:	b086      	sub	sp, #24
 800df46:	af00      	add	r7, sp, #0
 800df48:	6078      	str	r0, [r7, #4]
 800df4a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800df52:	683b      	ldr	r3, [r7, #0]
 800df54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800df58:	d204      	bcs.n	800df64 <dir_sdi+0x22>
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	f003 031f 	and.w	r3, r3, #31
 800df60:	2b00      	cmp	r3, #0
 800df62:	d001      	beq.n	800df68 <dir_sdi+0x26>
		return FR_INT_ERR;
 800df64:	2302      	movs	r3, #2
 800df66:	e071      	b.n	800e04c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	683a      	ldr	r2, [r7, #0]
 800df6c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	689b      	ldr	r3, [r3, #8]
 800df72:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800df74:	697b      	ldr	r3, [r7, #20]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d106      	bne.n	800df88 <dir_sdi+0x46>
 800df7a:	693b      	ldr	r3, [r7, #16]
 800df7c:	781b      	ldrb	r3, [r3, #0]
 800df7e:	2b02      	cmp	r3, #2
 800df80:	d902      	bls.n	800df88 <dir_sdi+0x46>
		clst = fs->dirbase;
 800df82:	693b      	ldr	r3, [r7, #16]
 800df84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df86:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800df88:	697b      	ldr	r3, [r7, #20]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d10c      	bne.n	800dfa8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	095b      	lsrs	r3, r3, #5
 800df92:	693a      	ldr	r2, [r7, #16]
 800df94:	8912      	ldrh	r2, [r2, #8]
 800df96:	4293      	cmp	r3, r2
 800df98:	d301      	bcc.n	800df9e <dir_sdi+0x5c>
 800df9a:	2302      	movs	r3, #2
 800df9c:	e056      	b.n	800e04c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	61da      	str	r2, [r3, #28]
 800dfa6:	e02d      	b.n	800e004 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800dfa8:	693b      	ldr	r3, [r7, #16]
 800dfaa:	895b      	ldrh	r3, [r3, #10]
 800dfac:	461a      	mov	r2, r3
 800dfae:	693b      	ldr	r3, [r7, #16]
 800dfb0:	899b      	ldrh	r3, [r3, #12]
 800dfb2:	fb02 f303 	mul.w	r3, r2, r3
 800dfb6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dfb8:	e019      	b.n	800dfee <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	6979      	ldr	r1, [r7, #20]
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	f7ff fc9d 	bl	800d8fe <get_fat>
 800dfc4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dfc6:	697b      	ldr	r3, [r7, #20]
 800dfc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfcc:	d101      	bne.n	800dfd2 <dir_sdi+0x90>
 800dfce:	2301      	movs	r3, #1
 800dfd0:	e03c      	b.n	800e04c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800dfd2:	697b      	ldr	r3, [r7, #20]
 800dfd4:	2b01      	cmp	r3, #1
 800dfd6:	d904      	bls.n	800dfe2 <dir_sdi+0xa0>
 800dfd8:	693b      	ldr	r3, [r7, #16]
 800dfda:	69db      	ldr	r3, [r3, #28]
 800dfdc:	697a      	ldr	r2, [r7, #20]
 800dfde:	429a      	cmp	r2, r3
 800dfe0:	d301      	bcc.n	800dfe6 <dir_sdi+0xa4>
 800dfe2:	2302      	movs	r3, #2
 800dfe4:	e032      	b.n	800e04c <dir_sdi+0x10a>
			ofs -= csz;
 800dfe6:	683a      	ldr	r2, [r7, #0]
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	1ad3      	subs	r3, r2, r3
 800dfec:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dfee:	683a      	ldr	r2, [r7, #0]
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	429a      	cmp	r2, r3
 800dff4:	d2e1      	bcs.n	800dfba <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800dff6:	6979      	ldr	r1, [r7, #20]
 800dff8:	6938      	ldr	r0, [r7, #16]
 800dffa:	f7ff fc61 	bl	800d8c0 <clust2sect>
 800dffe:	4602      	mov	r2, r0
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	697a      	ldr	r2, [r7, #20]
 800e008:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	69db      	ldr	r3, [r3, #28]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d101      	bne.n	800e016 <dir_sdi+0xd4>
 800e012:	2302      	movs	r3, #2
 800e014:	e01a      	b.n	800e04c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	69da      	ldr	r2, [r3, #28]
 800e01a:	693b      	ldr	r3, [r7, #16]
 800e01c:	899b      	ldrh	r3, [r3, #12]
 800e01e:	4619      	mov	r1, r3
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	fbb3 f3f1 	udiv	r3, r3, r1
 800e026:	441a      	add	r2, r3
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e02c:	693b      	ldr	r3, [r7, #16]
 800e02e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e032:	693b      	ldr	r3, [r7, #16]
 800e034:	899b      	ldrh	r3, [r3, #12]
 800e036:	461a      	mov	r2, r3
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	fbb3 f0f2 	udiv	r0, r3, r2
 800e03e:	fb00 f202 	mul.w	r2, r0, r2
 800e042:	1a9b      	subs	r3, r3, r2
 800e044:	18ca      	adds	r2, r1, r3
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e04a:	2300      	movs	r3, #0
}
 800e04c:	4618      	mov	r0, r3
 800e04e:	3718      	adds	r7, #24
 800e050:	46bd      	mov	sp, r7
 800e052:	bd80      	pop	{r7, pc}

0800e054 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b086      	sub	sp, #24
 800e058:	af00      	add	r7, sp, #0
 800e05a:	6078      	str	r0, [r7, #4]
 800e05c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	695b      	ldr	r3, [r3, #20]
 800e068:	3320      	adds	r3, #32
 800e06a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	69db      	ldr	r3, [r3, #28]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d003      	beq.n	800e07c <dir_next+0x28>
 800e074:	68bb      	ldr	r3, [r7, #8]
 800e076:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e07a:	d301      	bcc.n	800e080 <dir_next+0x2c>
 800e07c:	2304      	movs	r3, #4
 800e07e:	e0bb      	b.n	800e1f8 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	899b      	ldrh	r3, [r3, #12]
 800e084:	461a      	mov	r2, r3
 800e086:	68bb      	ldr	r3, [r7, #8]
 800e088:	fbb3 f1f2 	udiv	r1, r3, r2
 800e08c:	fb01 f202 	mul.w	r2, r1, r2
 800e090:	1a9b      	subs	r3, r3, r2
 800e092:	2b00      	cmp	r3, #0
 800e094:	f040 809d 	bne.w	800e1d2 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	69db      	ldr	r3, [r3, #28]
 800e09c:	1c5a      	adds	r2, r3, #1
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	699b      	ldr	r3, [r3, #24]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d10b      	bne.n	800e0c2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e0aa:	68bb      	ldr	r3, [r7, #8]
 800e0ac:	095b      	lsrs	r3, r3, #5
 800e0ae:	68fa      	ldr	r2, [r7, #12]
 800e0b0:	8912      	ldrh	r2, [r2, #8]
 800e0b2:	4293      	cmp	r3, r2
 800e0b4:	f0c0 808d 	bcc.w	800e1d2 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	61da      	str	r2, [r3, #28]
 800e0be:	2304      	movs	r3, #4
 800e0c0:	e09a      	b.n	800e1f8 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	899b      	ldrh	r3, [r3, #12]
 800e0c6:	461a      	mov	r2, r3
 800e0c8:	68bb      	ldr	r3, [r7, #8]
 800e0ca:	fbb3 f3f2 	udiv	r3, r3, r2
 800e0ce:	68fa      	ldr	r2, [r7, #12]
 800e0d0:	8952      	ldrh	r2, [r2, #10]
 800e0d2:	3a01      	subs	r2, #1
 800e0d4:	4013      	ands	r3, r2
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d17b      	bne.n	800e1d2 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e0da:	687a      	ldr	r2, [r7, #4]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	699b      	ldr	r3, [r3, #24]
 800e0e0:	4619      	mov	r1, r3
 800e0e2:	4610      	mov	r0, r2
 800e0e4:	f7ff fc0b 	bl	800d8fe <get_fat>
 800e0e8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e0ea:	697b      	ldr	r3, [r7, #20]
 800e0ec:	2b01      	cmp	r3, #1
 800e0ee:	d801      	bhi.n	800e0f4 <dir_next+0xa0>
 800e0f0:	2302      	movs	r3, #2
 800e0f2:	e081      	b.n	800e1f8 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e0f4:	697b      	ldr	r3, [r7, #20]
 800e0f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0fa:	d101      	bne.n	800e100 <dir_next+0xac>
 800e0fc:	2301      	movs	r3, #1
 800e0fe:	e07b      	b.n	800e1f8 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	69db      	ldr	r3, [r3, #28]
 800e104:	697a      	ldr	r2, [r7, #20]
 800e106:	429a      	cmp	r2, r3
 800e108:	d359      	bcc.n	800e1be <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d104      	bne.n	800e11a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	2200      	movs	r2, #0
 800e114:	61da      	str	r2, [r3, #28]
 800e116:	2304      	movs	r3, #4
 800e118:	e06e      	b.n	800e1f8 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e11a:	687a      	ldr	r2, [r7, #4]
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	699b      	ldr	r3, [r3, #24]
 800e120:	4619      	mov	r1, r3
 800e122:	4610      	mov	r0, r2
 800e124:	f7ff fe3d 	bl	800dda2 <create_chain>
 800e128:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e12a:	697b      	ldr	r3, [r7, #20]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d101      	bne.n	800e134 <dir_next+0xe0>
 800e130:	2307      	movs	r3, #7
 800e132:	e061      	b.n	800e1f8 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e134:	697b      	ldr	r3, [r7, #20]
 800e136:	2b01      	cmp	r3, #1
 800e138:	d101      	bne.n	800e13e <dir_next+0xea>
 800e13a:	2302      	movs	r3, #2
 800e13c:	e05c      	b.n	800e1f8 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e144:	d101      	bne.n	800e14a <dir_next+0xf6>
 800e146:	2301      	movs	r3, #1
 800e148:	e056      	b.n	800e1f8 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e14a:	68f8      	ldr	r0, [r7, #12]
 800e14c:	f7ff fad6 	bl	800d6fc <sync_window>
 800e150:	4603      	mov	r3, r0
 800e152:	2b00      	cmp	r3, #0
 800e154:	d001      	beq.n	800e15a <dir_next+0x106>
 800e156:	2301      	movs	r3, #1
 800e158:	e04e      	b.n	800e1f8 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	899b      	ldrh	r3, [r3, #12]
 800e164:	461a      	mov	r2, r3
 800e166:	2100      	movs	r1, #0
 800e168:	f7ff f8ce 	bl	800d308 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e16c:	2300      	movs	r3, #0
 800e16e:	613b      	str	r3, [r7, #16]
 800e170:	6979      	ldr	r1, [r7, #20]
 800e172:	68f8      	ldr	r0, [r7, #12]
 800e174:	f7ff fba4 	bl	800d8c0 <clust2sect>
 800e178:	4602      	mov	r2, r0
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	635a      	str	r2, [r3, #52]	@ 0x34
 800e17e:	e012      	b.n	800e1a6 <dir_next+0x152>
						fs->wflag = 1;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	2201      	movs	r2, #1
 800e184:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e186:	68f8      	ldr	r0, [r7, #12]
 800e188:	f7ff fab8 	bl	800d6fc <sync_window>
 800e18c:	4603      	mov	r3, r0
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d001      	beq.n	800e196 <dir_next+0x142>
 800e192:	2301      	movs	r3, #1
 800e194:	e030      	b.n	800e1f8 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e196:	693b      	ldr	r3, [r7, #16]
 800e198:	3301      	adds	r3, #1
 800e19a:	613b      	str	r3, [r7, #16]
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1a0:	1c5a      	adds	r2, r3, #1
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	635a      	str	r2, [r3, #52]	@ 0x34
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	895b      	ldrh	r3, [r3, #10]
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	693b      	ldr	r3, [r7, #16]
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	d3e6      	bcc.n	800e180 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e1b6:	693b      	ldr	r3, [r7, #16]
 800e1b8:	1ad2      	subs	r2, r2, r3
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	697a      	ldr	r2, [r7, #20]
 800e1c2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e1c4:	6979      	ldr	r1, [r7, #20]
 800e1c6:	68f8      	ldr	r0, [r7, #12]
 800e1c8:	f7ff fb7a 	bl	800d8c0 <clust2sect>
 800e1cc:	4602      	mov	r2, r0
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	68ba      	ldr	r2, [r7, #8]
 800e1d6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	899b      	ldrh	r3, [r3, #12]
 800e1e2:	461a      	mov	r2, r3
 800e1e4:	68bb      	ldr	r3, [r7, #8]
 800e1e6:	fbb3 f0f2 	udiv	r0, r3, r2
 800e1ea:	fb00 f202 	mul.w	r2, r0, r2
 800e1ee:	1a9b      	subs	r3, r3, r2
 800e1f0:	18ca      	adds	r2, r1, r3
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e1f6:	2300      	movs	r3, #0
}
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	3718      	adds	r7, #24
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}

0800e200 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e200:	b580      	push	{r7, lr}
 800e202:	b086      	sub	sp, #24
 800e204:	af00      	add	r7, sp, #0
 800e206:	6078      	str	r0, [r7, #4]
 800e208:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e210:	2100      	movs	r1, #0
 800e212:	6878      	ldr	r0, [r7, #4]
 800e214:	f7ff fe95 	bl	800df42 <dir_sdi>
 800e218:	4603      	mov	r3, r0
 800e21a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e21c:	7dfb      	ldrb	r3, [r7, #23]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d12b      	bne.n	800e27a <dir_alloc+0x7a>
		n = 0;
 800e222:	2300      	movs	r3, #0
 800e224:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	69db      	ldr	r3, [r3, #28]
 800e22a:	4619      	mov	r1, r3
 800e22c:	68f8      	ldr	r0, [r7, #12]
 800e22e:	f7ff faa9 	bl	800d784 <move_window>
 800e232:	4603      	mov	r3, r0
 800e234:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e236:	7dfb      	ldrb	r3, [r7, #23]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d11d      	bne.n	800e278 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6a1b      	ldr	r3, [r3, #32]
 800e240:	781b      	ldrb	r3, [r3, #0]
 800e242:	2be5      	cmp	r3, #229	@ 0xe5
 800e244:	d004      	beq.n	800e250 <dir_alloc+0x50>
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	6a1b      	ldr	r3, [r3, #32]
 800e24a:	781b      	ldrb	r3, [r3, #0]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d107      	bne.n	800e260 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e250:	693b      	ldr	r3, [r7, #16]
 800e252:	3301      	adds	r3, #1
 800e254:	613b      	str	r3, [r7, #16]
 800e256:	693a      	ldr	r2, [r7, #16]
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	429a      	cmp	r2, r3
 800e25c:	d102      	bne.n	800e264 <dir_alloc+0x64>
 800e25e:	e00c      	b.n	800e27a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e260:	2300      	movs	r3, #0
 800e262:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e264:	2101      	movs	r1, #1
 800e266:	6878      	ldr	r0, [r7, #4]
 800e268:	f7ff fef4 	bl	800e054 <dir_next>
 800e26c:	4603      	mov	r3, r0
 800e26e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e270:	7dfb      	ldrb	r3, [r7, #23]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d0d7      	beq.n	800e226 <dir_alloc+0x26>
 800e276:	e000      	b.n	800e27a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e278:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e27a:	7dfb      	ldrb	r3, [r7, #23]
 800e27c:	2b04      	cmp	r3, #4
 800e27e:	d101      	bne.n	800e284 <dir_alloc+0x84>
 800e280:	2307      	movs	r3, #7
 800e282:	75fb      	strb	r3, [r7, #23]
	return res;
 800e284:	7dfb      	ldrb	r3, [r7, #23]
}
 800e286:	4618      	mov	r0, r3
 800e288:	3718      	adds	r7, #24
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}

0800e28e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e28e:	b580      	push	{r7, lr}
 800e290:	b084      	sub	sp, #16
 800e292:	af00      	add	r7, sp, #0
 800e294:	6078      	str	r0, [r7, #4]
 800e296:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	331a      	adds	r3, #26
 800e29c:	4618      	mov	r0, r3
 800e29e:	f7fe ff8f 	bl	800d1c0 <ld_word>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	781b      	ldrb	r3, [r3, #0]
 800e2aa:	2b03      	cmp	r3, #3
 800e2ac:	d109      	bne.n	800e2c2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	3314      	adds	r3, #20
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	f7fe ff84 	bl	800d1c0 <ld_word>
 800e2b8:	4603      	mov	r3, r0
 800e2ba:	041b      	lsls	r3, r3, #16
 800e2bc:	68fa      	ldr	r2, [r7, #12]
 800e2be:	4313      	orrs	r3, r2
 800e2c0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e2c2:	68fb      	ldr	r3, [r7, #12]
}
 800e2c4:	4618      	mov	r0, r3
 800e2c6:	3710      	adds	r7, #16
 800e2c8:	46bd      	mov	sp, r7
 800e2ca:	bd80      	pop	{r7, pc}

0800e2cc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b084      	sub	sp, #16
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	60f8      	str	r0, [r7, #12]
 800e2d4:	60b9      	str	r1, [r7, #8]
 800e2d6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e2d8:	68bb      	ldr	r3, [r7, #8]
 800e2da:	331a      	adds	r3, #26
 800e2dc:	687a      	ldr	r2, [r7, #4]
 800e2de:	b292      	uxth	r2, r2
 800e2e0:	4611      	mov	r1, r2
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	f7fe ffa8 	bl	800d238 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	2b03      	cmp	r3, #3
 800e2ee:	d109      	bne.n	800e304 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e2f0:	68bb      	ldr	r3, [r7, #8]
 800e2f2:	f103 0214 	add.w	r2, r3, #20
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	0c1b      	lsrs	r3, r3, #16
 800e2fa:	b29b      	uxth	r3, r3
 800e2fc:	4619      	mov	r1, r3
 800e2fe:	4610      	mov	r0, r2
 800e300:	f7fe ff9a 	bl	800d238 <st_word>
	}
}
 800e304:	bf00      	nop
 800e306:	3710      	adds	r7, #16
 800e308:	46bd      	mov	sp, r7
 800e30a:	bd80      	pop	{r7, pc}

0800e30c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b086      	sub	sp, #24
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e31a:	2100      	movs	r1, #0
 800e31c:	6878      	ldr	r0, [r7, #4]
 800e31e:	f7ff fe10 	bl	800df42 <dir_sdi>
 800e322:	4603      	mov	r3, r0
 800e324:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e326:	7dfb      	ldrb	r3, [r7, #23]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d001      	beq.n	800e330 <dir_find+0x24>
 800e32c:	7dfb      	ldrb	r3, [r7, #23]
 800e32e:	e03e      	b.n	800e3ae <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	69db      	ldr	r3, [r3, #28]
 800e334:	4619      	mov	r1, r3
 800e336:	6938      	ldr	r0, [r7, #16]
 800e338:	f7ff fa24 	bl	800d784 <move_window>
 800e33c:	4603      	mov	r3, r0
 800e33e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e340:	7dfb      	ldrb	r3, [r7, #23]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d12f      	bne.n	800e3a6 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	6a1b      	ldr	r3, [r3, #32]
 800e34a:	781b      	ldrb	r3, [r3, #0]
 800e34c:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e34e:	7bfb      	ldrb	r3, [r7, #15]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d102      	bne.n	800e35a <dir_find+0x4e>
 800e354:	2304      	movs	r3, #4
 800e356:	75fb      	strb	r3, [r7, #23]
 800e358:	e028      	b.n	800e3ac <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	6a1b      	ldr	r3, [r3, #32]
 800e35e:	330b      	adds	r3, #11
 800e360:	781b      	ldrb	r3, [r3, #0]
 800e362:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e366:	b2da      	uxtb	r2, r3
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	6a1b      	ldr	r3, [r3, #32]
 800e370:	330b      	adds	r3, #11
 800e372:	781b      	ldrb	r3, [r3, #0]
 800e374:	f003 0308 	and.w	r3, r3, #8
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d10a      	bne.n	800e392 <dir_find+0x86>
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	6a18      	ldr	r0, [r3, #32]
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	3324      	adds	r3, #36	@ 0x24
 800e384:	220b      	movs	r2, #11
 800e386:	4619      	mov	r1, r3
 800e388:	f7fe ffd9 	bl	800d33e <mem_cmp>
 800e38c:	4603      	mov	r3, r0
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d00b      	beq.n	800e3aa <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e392:	2100      	movs	r1, #0
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	f7ff fe5d 	bl	800e054 <dir_next>
 800e39a:	4603      	mov	r3, r0
 800e39c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e39e:	7dfb      	ldrb	r3, [r7, #23]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d0c5      	beq.n	800e330 <dir_find+0x24>
 800e3a4:	e002      	b.n	800e3ac <dir_find+0xa0>
		if (res != FR_OK) break;
 800e3a6:	bf00      	nop
 800e3a8:	e000      	b.n	800e3ac <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e3aa:	bf00      	nop

	return res;
 800e3ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	3718      	adds	r7, #24
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	bd80      	pop	{r7, pc}

0800e3b6 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e3b6:	b580      	push	{r7, lr}
 800e3b8:	b084      	sub	sp, #16
 800e3ba:	af00      	add	r7, sp, #0
 800e3bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800e3c4:	2101      	movs	r1, #1
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f7ff ff1a 	bl	800e200 <dir_alloc>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e3d0:	7bfb      	ldrb	r3, [r7, #15]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d11c      	bne.n	800e410 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	69db      	ldr	r3, [r3, #28]
 800e3da:	4619      	mov	r1, r3
 800e3dc:	68b8      	ldr	r0, [r7, #8]
 800e3de:	f7ff f9d1 	bl	800d784 <move_window>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e3e6:	7bfb      	ldrb	r3, [r7, #15]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d111      	bne.n	800e410 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	6a1b      	ldr	r3, [r3, #32]
 800e3f0:	2220      	movs	r2, #32
 800e3f2:	2100      	movs	r1, #0
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	f7fe ff87 	bl	800d308 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	6a18      	ldr	r0, [r3, #32]
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	3324      	adds	r3, #36	@ 0x24
 800e402:	220b      	movs	r2, #11
 800e404:	4619      	mov	r1, r3
 800e406:	f7fe ff5e 	bl	800d2c6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800e40a:	68bb      	ldr	r3, [r7, #8]
 800e40c:	2201      	movs	r2, #1
 800e40e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e410:	7bfb      	ldrb	r3, [r7, #15]
}
 800e412:	4618      	mov	r0, r3
 800e414:	3710      	adds	r7, #16
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}

0800e41a <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800e41a:	b580      	push	{r7, lr}
 800e41c:	b086      	sub	sp, #24
 800e41e:	af00      	add	r7, sp, #0
 800e420:	6078      	str	r0, [r7, #4]
 800e422:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	2200      	movs	r2, #0
 800e428:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	69db      	ldr	r3, [r3, #28]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d04f      	beq.n	800e4d2 <get_fileinfo+0xb8>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800e432:	2300      	movs	r3, #0
 800e434:	613b      	str	r3, [r7, #16]
 800e436:	693b      	ldr	r3, [r7, #16]
 800e438:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800e43a:	e022      	b.n	800e482 <get_fileinfo+0x68>
		c = (TCHAR)dp->dir[i++];
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	6a1a      	ldr	r2, [r3, #32]
 800e440:	697b      	ldr	r3, [r7, #20]
 800e442:	1c59      	adds	r1, r3, #1
 800e444:	6179      	str	r1, [r7, #20]
 800e446:	4413      	add	r3, r2
 800e448:	781b      	ldrb	r3, [r3, #0]
 800e44a:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800e44c:	7bfb      	ldrb	r3, [r7, #15]
 800e44e:	2b20      	cmp	r3, #32
 800e450:	d016      	beq.n	800e480 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800e452:	7bfb      	ldrb	r3, [r7, #15]
 800e454:	2b05      	cmp	r3, #5
 800e456:	d101      	bne.n	800e45c <get_fileinfo+0x42>
 800e458:	23e5      	movs	r3, #229	@ 0xe5
 800e45a:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800e45c:	697b      	ldr	r3, [r7, #20]
 800e45e:	2b09      	cmp	r3, #9
 800e460:	d106      	bne.n	800e470 <get_fileinfo+0x56>
 800e462:	693b      	ldr	r3, [r7, #16]
 800e464:	1c5a      	adds	r2, r3, #1
 800e466:	613a      	str	r2, [r7, #16]
 800e468:	683a      	ldr	r2, [r7, #0]
 800e46a:	4413      	add	r3, r2
 800e46c:	222e      	movs	r2, #46	@ 0x2e
 800e46e:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800e470:	693b      	ldr	r3, [r7, #16]
 800e472:	1c5a      	adds	r2, r3, #1
 800e474:	613a      	str	r2, [r7, #16]
 800e476:	683a      	ldr	r2, [r7, #0]
 800e478:	4413      	add	r3, r2
 800e47a:	7bfa      	ldrb	r2, [r7, #15]
 800e47c:	725a      	strb	r2, [r3, #9]
 800e47e:	e000      	b.n	800e482 <get_fileinfo+0x68>
		if (c == ' ') continue;				/* Skip padding spaces */
 800e480:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800e482:	697b      	ldr	r3, [r7, #20]
 800e484:	2b0a      	cmp	r3, #10
 800e486:	d9d9      	bls.n	800e43c <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800e488:	683a      	ldr	r2, [r7, #0]
 800e48a:	693b      	ldr	r3, [r7, #16]
 800e48c:	4413      	add	r3, r2
 800e48e:	3309      	adds	r3, #9
 800e490:	2200      	movs	r2, #0
 800e492:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	6a1b      	ldr	r3, [r3, #32]
 800e498:	7ada      	ldrb	r2, [r3, #11]
 800e49a:	683b      	ldr	r3, [r7, #0]
 800e49c:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	6a1b      	ldr	r3, [r3, #32]
 800e4a2:	331c      	adds	r3, #28
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	f7fe fea4 	bl	800d1f2 <ld_dword>
 800e4aa:	4602      	mov	r2, r0
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	6a1b      	ldr	r3, [r3, #32]
 800e4b4:	3316      	adds	r3, #22
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	f7fe fe9b 	bl	800d1f2 <ld_dword>
 800e4bc:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	b29a      	uxth	r2, r3
 800e4c2:	683b      	ldr	r3, [r7, #0]
 800e4c4:	80da      	strh	r2, [r3, #6]
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	0c1b      	lsrs	r3, r3, #16
 800e4ca:	b29a      	uxth	r2, r3
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	809a      	strh	r2, [r3, #4]
 800e4d0:	e000      	b.n	800e4d4 <get_fileinfo+0xba>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e4d2:	bf00      	nop
}
 800e4d4:	3718      	adds	r7, #24
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	bd80      	pop	{r7, pc}
	...

0800e4dc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b088      	sub	sp, #32
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	6078      	str	r0, [r7, #4]
 800e4e4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800e4e6:	683b      	ldr	r3, [r7, #0]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	60fb      	str	r3, [r7, #12]
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	3324      	adds	r3, #36	@ 0x24
 800e4f0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800e4f2:	220b      	movs	r2, #11
 800e4f4:	2120      	movs	r1, #32
 800e4f6:	68b8      	ldr	r0, [r7, #8]
 800e4f8:	f7fe ff06 	bl	800d308 <mem_set>
	si = i = 0; ni = 8;
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	613b      	str	r3, [r7, #16]
 800e500:	693b      	ldr	r3, [r7, #16]
 800e502:	61fb      	str	r3, [r7, #28]
 800e504:	2308      	movs	r3, #8
 800e506:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800e508:	69fb      	ldr	r3, [r7, #28]
 800e50a:	1c5a      	adds	r2, r3, #1
 800e50c:	61fa      	str	r2, [r7, #28]
 800e50e:	68fa      	ldr	r2, [r7, #12]
 800e510:	4413      	add	r3, r2
 800e512:	781b      	ldrb	r3, [r3, #0]
 800e514:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e516:	7efb      	ldrb	r3, [r7, #27]
 800e518:	2b20      	cmp	r3, #32
 800e51a:	d94e      	bls.n	800e5ba <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800e51c:	7efb      	ldrb	r3, [r7, #27]
 800e51e:	2b2f      	cmp	r3, #47	@ 0x2f
 800e520:	d006      	beq.n	800e530 <create_name+0x54>
 800e522:	7efb      	ldrb	r3, [r7, #27]
 800e524:	2b5c      	cmp	r3, #92	@ 0x5c
 800e526:	d110      	bne.n	800e54a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e528:	e002      	b.n	800e530 <create_name+0x54>
 800e52a:	69fb      	ldr	r3, [r7, #28]
 800e52c:	3301      	adds	r3, #1
 800e52e:	61fb      	str	r3, [r7, #28]
 800e530:	68fa      	ldr	r2, [r7, #12]
 800e532:	69fb      	ldr	r3, [r7, #28]
 800e534:	4413      	add	r3, r2
 800e536:	781b      	ldrb	r3, [r3, #0]
 800e538:	2b2f      	cmp	r3, #47	@ 0x2f
 800e53a:	d0f6      	beq.n	800e52a <create_name+0x4e>
 800e53c:	68fa      	ldr	r2, [r7, #12]
 800e53e:	69fb      	ldr	r3, [r7, #28]
 800e540:	4413      	add	r3, r2
 800e542:	781b      	ldrb	r3, [r3, #0]
 800e544:	2b5c      	cmp	r3, #92	@ 0x5c
 800e546:	d0f0      	beq.n	800e52a <create_name+0x4e>
			break;
 800e548:	e038      	b.n	800e5bc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800e54a:	7efb      	ldrb	r3, [r7, #27]
 800e54c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e54e:	d003      	beq.n	800e558 <create_name+0x7c>
 800e550:	693a      	ldr	r2, [r7, #16]
 800e552:	697b      	ldr	r3, [r7, #20]
 800e554:	429a      	cmp	r2, r3
 800e556:	d30c      	bcc.n	800e572 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e558:	697b      	ldr	r3, [r7, #20]
 800e55a:	2b0b      	cmp	r3, #11
 800e55c:	d002      	beq.n	800e564 <create_name+0x88>
 800e55e:	7efb      	ldrb	r3, [r7, #27]
 800e560:	2b2e      	cmp	r3, #46	@ 0x2e
 800e562:	d001      	beq.n	800e568 <create_name+0x8c>
 800e564:	2306      	movs	r3, #6
 800e566:	e044      	b.n	800e5f2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800e568:	2308      	movs	r3, #8
 800e56a:	613b      	str	r3, [r7, #16]
 800e56c:	230b      	movs	r3, #11
 800e56e:	617b      	str	r3, [r7, #20]
			continue;
 800e570:	e022      	b.n	800e5b8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800e572:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e576:	2b00      	cmp	r3, #0
 800e578:	da04      	bge.n	800e584 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800e57a:	7efb      	ldrb	r3, [r7, #27]
 800e57c:	3b80      	subs	r3, #128	@ 0x80
 800e57e:	4a1f      	ldr	r2, [pc, #124]	@ (800e5fc <create_name+0x120>)
 800e580:	5cd3      	ldrb	r3, [r2, r3]
 800e582:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800e584:	7efb      	ldrb	r3, [r7, #27]
 800e586:	4619      	mov	r1, r3
 800e588:	481d      	ldr	r0, [pc, #116]	@ (800e600 <create_name+0x124>)
 800e58a:	f7fe feff 	bl	800d38c <chk_chr>
 800e58e:	4603      	mov	r3, r0
 800e590:	2b00      	cmp	r3, #0
 800e592:	d001      	beq.n	800e598 <create_name+0xbc>
 800e594:	2306      	movs	r3, #6
 800e596:	e02c      	b.n	800e5f2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800e598:	7efb      	ldrb	r3, [r7, #27]
 800e59a:	2b60      	cmp	r3, #96	@ 0x60
 800e59c:	d905      	bls.n	800e5aa <create_name+0xce>
 800e59e:	7efb      	ldrb	r3, [r7, #27]
 800e5a0:	2b7a      	cmp	r3, #122	@ 0x7a
 800e5a2:	d802      	bhi.n	800e5aa <create_name+0xce>
 800e5a4:	7efb      	ldrb	r3, [r7, #27]
 800e5a6:	3b20      	subs	r3, #32
 800e5a8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800e5aa:	693b      	ldr	r3, [r7, #16]
 800e5ac:	1c5a      	adds	r2, r3, #1
 800e5ae:	613a      	str	r2, [r7, #16]
 800e5b0:	68ba      	ldr	r2, [r7, #8]
 800e5b2:	4413      	add	r3, r2
 800e5b4:	7efa      	ldrb	r2, [r7, #27]
 800e5b6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800e5b8:	e7a6      	b.n	800e508 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e5ba:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800e5bc:	68fa      	ldr	r2, [r7, #12]
 800e5be:	69fb      	ldr	r3, [r7, #28]
 800e5c0:	441a      	add	r2, r3
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800e5c6:	693b      	ldr	r3, [r7, #16]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d101      	bne.n	800e5d0 <create_name+0xf4>
 800e5cc:	2306      	movs	r3, #6
 800e5ce:	e010      	b.n	800e5f2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e5d0:	68bb      	ldr	r3, [r7, #8]
 800e5d2:	781b      	ldrb	r3, [r3, #0]
 800e5d4:	2be5      	cmp	r3, #229	@ 0xe5
 800e5d6:	d102      	bne.n	800e5de <create_name+0x102>
 800e5d8:	68bb      	ldr	r3, [r7, #8]
 800e5da:	2205      	movs	r2, #5
 800e5dc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e5de:	7efb      	ldrb	r3, [r7, #27]
 800e5e0:	2b20      	cmp	r3, #32
 800e5e2:	d801      	bhi.n	800e5e8 <create_name+0x10c>
 800e5e4:	2204      	movs	r2, #4
 800e5e6:	e000      	b.n	800e5ea <create_name+0x10e>
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	68bb      	ldr	r3, [r7, #8]
 800e5ec:	330b      	adds	r3, #11
 800e5ee:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800e5f0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800e5f2:	4618      	mov	r0, r3
 800e5f4:	3720      	adds	r7, #32
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}
 800e5fa:	bf00      	nop
 800e5fc:	080225b4 	.word	0x080225b4
 800e600:	08015730 	.word	0x08015730

0800e604 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b086      	sub	sp, #24
 800e608:	af00      	add	r7, sp, #0
 800e60a:	6078      	str	r0, [r7, #4]
 800e60c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800e612:	693b      	ldr	r3, [r7, #16]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e618:	e002      	b.n	800e620 <follow_path+0x1c>
 800e61a:	683b      	ldr	r3, [r7, #0]
 800e61c:	3301      	adds	r3, #1
 800e61e:	603b      	str	r3, [r7, #0]
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	781b      	ldrb	r3, [r3, #0]
 800e624:	2b2f      	cmp	r3, #47	@ 0x2f
 800e626:	d0f8      	beq.n	800e61a <follow_path+0x16>
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	781b      	ldrb	r3, [r3, #0]
 800e62c:	2b5c      	cmp	r3, #92	@ 0x5c
 800e62e:	d0f4      	beq.n	800e61a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e630:	693b      	ldr	r3, [r7, #16]
 800e632:	2200      	movs	r2, #0
 800e634:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e636:	683b      	ldr	r3, [r7, #0]
 800e638:	781b      	ldrb	r3, [r3, #0]
 800e63a:	2b1f      	cmp	r3, #31
 800e63c:	d80a      	bhi.n	800e654 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2280      	movs	r2, #128	@ 0x80
 800e642:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800e646:	2100      	movs	r1, #0
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f7ff fc7a 	bl	800df42 <dir_sdi>
 800e64e:	4603      	mov	r3, r0
 800e650:	75fb      	strb	r3, [r7, #23]
 800e652:	e048      	b.n	800e6e6 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e654:	463b      	mov	r3, r7
 800e656:	4619      	mov	r1, r3
 800e658:	6878      	ldr	r0, [r7, #4]
 800e65a:	f7ff ff3f 	bl	800e4dc <create_name>
 800e65e:	4603      	mov	r3, r0
 800e660:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e662:	7dfb      	ldrb	r3, [r7, #23]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d139      	bne.n	800e6dc <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f7ff fe4f 	bl	800e30c <dir_find>
 800e66e:	4603      	mov	r3, r0
 800e670:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e678:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e67a:	7dfb      	ldrb	r3, [r7, #23]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d00a      	beq.n	800e696 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e680:	7dfb      	ldrb	r3, [r7, #23]
 800e682:	2b04      	cmp	r3, #4
 800e684:	d12c      	bne.n	800e6e0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e686:	7afb      	ldrb	r3, [r7, #11]
 800e688:	f003 0304 	and.w	r3, r3, #4
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d127      	bne.n	800e6e0 <follow_path+0xdc>
 800e690:	2305      	movs	r3, #5
 800e692:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e694:	e024      	b.n	800e6e0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e696:	7afb      	ldrb	r3, [r7, #11]
 800e698:	f003 0304 	and.w	r3, r3, #4
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d121      	bne.n	800e6e4 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e6a0:	693b      	ldr	r3, [r7, #16]
 800e6a2:	799b      	ldrb	r3, [r3, #6]
 800e6a4:	f003 0310 	and.w	r3, r3, #16
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d102      	bne.n	800e6b2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e6ac:	2305      	movs	r3, #5
 800e6ae:	75fb      	strb	r3, [r7, #23]
 800e6b0:	e019      	b.n	800e6e6 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	695b      	ldr	r3, [r3, #20]
 800e6bc:	68fa      	ldr	r2, [r7, #12]
 800e6be:	8992      	ldrh	r2, [r2, #12]
 800e6c0:	fbb3 f0f2 	udiv	r0, r3, r2
 800e6c4:	fb00 f202 	mul.w	r2, r0, r2
 800e6c8:	1a9b      	subs	r3, r3, r2
 800e6ca:	440b      	add	r3, r1
 800e6cc:	4619      	mov	r1, r3
 800e6ce:	68f8      	ldr	r0, [r7, #12]
 800e6d0:	f7ff fddd 	bl	800e28e <ld_clust>
 800e6d4:	4602      	mov	r2, r0
 800e6d6:	693b      	ldr	r3, [r7, #16]
 800e6d8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e6da:	e7bb      	b.n	800e654 <follow_path+0x50>
			if (res != FR_OK) break;
 800e6dc:	bf00      	nop
 800e6de:	e002      	b.n	800e6e6 <follow_path+0xe2>
				break;
 800e6e0:	bf00      	nop
 800e6e2:	e000      	b.n	800e6e6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e6e4:	bf00      	nop
			}
		}
	}

	return res;
 800e6e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	3718      	adds	r7, #24
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}

0800e6f0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b087      	sub	sp, #28
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e6f8:	f04f 33ff 	mov.w	r3, #4294967295
 800e6fc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d031      	beq.n	800e76a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	617b      	str	r3, [r7, #20]
 800e70c:	e002      	b.n	800e714 <get_ldnumber+0x24>
 800e70e:	697b      	ldr	r3, [r7, #20]
 800e710:	3301      	adds	r3, #1
 800e712:	617b      	str	r3, [r7, #20]
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	781b      	ldrb	r3, [r3, #0]
 800e718:	2b20      	cmp	r3, #32
 800e71a:	d903      	bls.n	800e724 <get_ldnumber+0x34>
 800e71c:	697b      	ldr	r3, [r7, #20]
 800e71e:	781b      	ldrb	r3, [r3, #0]
 800e720:	2b3a      	cmp	r3, #58	@ 0x3a
 800e722:	d1f4      	bne.n	800e70e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e724:	697b      	ldr	r3, [r7, #20]
 800e726:	781b      	ldrb	r3, [r3, #0]
 800e728:	2b3a      	cmp	r3, #58	@ 0x3a
 800e72a:	d11c      	bne.n	800e766 <get_ldnumber+0x76>
			tp = *path;
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	1c5a      	adds	r2, r3, #1
 800e736:	60fa      	str	r2, [r7, #12]
 800e738:	781b      	ldrb	r3, [r3, #0]
 800e73a:	3b30      	subs	r3, #48	@ 0x30
 800e73c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e73e:	68bb      	ldr	r3, [r7, #8]
 800e740:	2b09      	cmp	r3, #9
 800e742:	d80e      	bhi.n	800e762 <get_ldnumber+0x72>
 800e744:	68fa      	ldr	r2, [r7, #12]
 800e746:	697b      	ldr	r3, [r7, #20]
 800e748:	429a      	cmp	r2, r3
 800e74a:	d10a      	bne.n	800e762 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e74c:	68bb      	ldr	r3, [r7, #8]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d107      	bne.n	800e762 <get_ldnumber+0x72>
					vol = (int)i;
 800e752:	68bb      	ldr	r3, [r7, #8]
 800e754:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e756:	697b      	ldr	r3, [r7, #20]
 800e758:	3301      	adds	r3, #1
 800e75a:	617b      	str	r3, [r7, #20]
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	697a      	ldr	r2, [r7, #20]
 800e760:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e762:	693b      	ldr	r3, [r7, #16]
 800e764:	e002      	b.n	800e76c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e766:	2300      	movs	r3, #0
 800e768:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e76a:	693b      	ldr	r3, [r7, #16]
}
 800e76c:	4618      	mov	r0, r3
 800e76e:	371c      	adds	r7, #28
 800e770:	46bd      	mov	sp, r7
 800e772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e776:	4770      	bx	lr

0800e778 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b082      	sub	sp, #8
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
 800e780:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	2200      	movs	r2, #0
 800e786:	70da      	strb	r2, [r3, #3]
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	f04f 32ff 	mov.w	r2, #4294967295
 800e78e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e790:	6839      	ldr	r1, [r7, #0]
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f7fe fff6 	bl	800d784 <move_window>
 800e798:	4603      	mov	r3, r0
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d001      	beq.n	800e7a2 <check_fs+0x2a>
 800e79e:	2304      	movs	r3, #4
 800e7a0:	e038      	b.n	800e814 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	3338      	adds	r3, #56	@ 0x38
 800e7a6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	f7fe fd08 	bl	800d1c0 <ld_word>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	461a      	mov	r2, r3
 800e7b4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e7b8:	429a      	cmp	r2, r3
 800e7ba:	d001      	beq.n	800e7c0 <check_fs+0x48>
 800e7bc:	2303      	movs	r3, #3
 800e7be:	e029      	b.n	800e814 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e7c6:	2be9      	cmp	r3, #233	@ 0xe9
 800e7c8:	d009      	beq.n	800e7de <check_fs+0x66>
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e7d0:	2beb      	cmp	r3, #235	@ 0xeb
 800e7d2:	d11e      	bne.n	800e812 <check_fs+0x9a>
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800e7da:	2b90      	cmp	r3, #144	@ 0x90
 800e7dc:	d119      	bne.n	800e812 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	3338      	adds	r3, #56	@ 0x38
 800e7e2:	3336      	adds	r3, #54	@ 0x36
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	f7fe fd04 	bl	800d1f2 <ld_dword>
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800e7f0:	4a0a      	ldr	r2, [pc, #40]	@ (800e81c <check_fs+0xa4>)
 800e7f2:	4293      	cmp	r3, r2
 800e7f4:	d101      	bne.n	800e7fa <check_fs+0x82>
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	e00c      	b.n	800e814 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	3338      	adds	r3, #56	@ 0x38
 800e7fe:	3352      	adds	r3, #82	@ 0x52
 800e800:	4618      	mov	r0, r3
 800e802:	f7fe fcf6 	bl	800d1f2 <ld_dword>
 800e806:	4603      	mov	r3, r0
 800e808:	4a05      	ldr	r2, [pc, #20]	@ (800e820 <check_fs+0xa8>)
 800e80a:	4293      	cmp	r3, r2
 800e80c:	d101      	bne.n	800e812 <check_fs+0x9a>
 800e80e:	2300      	movs	r3, #0
 800e810:	e000      	b.n	800e814 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e812:	2302      	movs	r3, #2
}
 800e814:	4618      	mov	r0, r3
 800e816:	3708      	adds	r7, #8
 800e818:	46bd      	mov	sp, r7
 800e81a:	bd80      	pop	{r7, pc}
 800e81c:	00544146 	.word	0x00544146
 800e820:	33544146 	.word	0x33544146

0800e824 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b096      	sub	sp, #88	@ 0x58
 800e828:	af00      	add	r7, sp, #0
 800e82a:	60f8      	str	r0, [r7, #12]
 800e82c:	60b9      	str	r1, [r7, #8]
 800e82e:	4613      	mov	r3, r2
 800e830:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e832:	68bb      	ldr	r3, [r7, #8]
 800e834:	2200      	movs	r2, #0
 800e836:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e838:	68f8      	ldr	r0, [r7, #12]
 800e83a:	f7ff ff59 	bl	800e6f0 <get_ldnumber>
 800e83e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e842:	2b00      	cmp	r3, #0
 800e844:	da01      	bge.n	800e84a <find_volume+0x26>
 800e846:	230b      	movs	r3, #11
 800e848:	e26a      	b.n	800ed20 <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e84a:	4aa3      	ldr	r2, [pc, #652]	@ (800ead8 <find_volume+0x2b4>)
 800e84c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e84e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e852:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e856:	2b00      	cmp	r3, #0
 800e858:	d101      	bne.n	800e85e <find_volume+0x3a>
 800e85a:	230c      	movs	r3, #12
 800e85c:	e260      	b.n	800ed20 <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 800e85e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e860:	f7fe fdaf 	bl	800d3c2 <lock_fs>
 800e864:	4603      	mov	r3, r0
 800e866:	2b00      	cmp	r3, #0
 800e868:	d101      	bne.n	800e86e <find_volume+0x4a>
 800e86a:	230f      	movs	r3, #15
 800e86c:	e258      	b.n	800ed20 <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 800e86e:	68bb      	ldr	r3, [r7, #8]
 800e870:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e872:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e874:	79fb      	ldrb	r3, [r7, #7]
 800e876:	f023 0301 	bic.w	r3, r3, #1
 800e87a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e87c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e87e:	781b      	ldrb	r3, [r3, #0]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d01a      	beq.n	800e8ba <find_volume+0x96>
		stat = disk_status(fs->drv);
 800e884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e886:	785b      	ldrb	r3, [r3, #1]
 800e888:	4618      	mov	r0, r3
 800e88a:	f7fe fbfb 	bl	800d084 <disk_status>
 800e88e:	4603      	mov	r3, r0
 800e890:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e894:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e898:	f003 0301 	and.w	r3, r3, #1
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d10c      	bne.n	800e8ba <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e8a0:	79fb      	ldrb	r3, [r7, #7]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d007      	beq.n	800e8b6 <find_volume+0x92>
 800e8a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e8aa:	f003 0304 	and.w	r3, r3, #4
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d001      	beq.n	800e8b6 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800e8b2:	230a      	movs	r3, #10
 800e8b4:	e234      	b.n	800ed20 <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	e232      	b.n	800ed20 <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e8ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8bc:	2200      	movs	r2, #0
 800e8be:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e8c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8c2:	b2da      	uxtb	r2, r3
 800e8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8c6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e8c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8ca:	785b      	ldrb	r3, [r3, #1]
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	f7fe fbf3 	bl	800d0b8 <disk_initialize>
 800e8d2:	4603      	mov	r3, r0
 800e8d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e8d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e8dc:	f003 0301 	and.w	r3, r3, #1
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d001      	beq.n	800e8e8 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e8e4:	2303      	movs	r3, #3
 800e8e6:	e21b      	b.n	800ed20 <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e8e8:	79fb      	ldrb	r3, [r7, #7]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d007      	beq.n	800e8fe <find_volume+0xda>
 800e8ee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e8f2:	f003 0304 	and.w	r3, r3, #4
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d001      	beq.n	800e8fe <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800e8fa:	230a      	movs	r3, #10
 800e8fc:	e210      	b.n	800ed20 <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800e8fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e900:	7858      	ldrb	r0, [r3, #1]
 800e902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e904:	330c      	adds	r3, #12
 800e906:	461a      	mov	r2, r3
 800e908:	2102      	movs	r1, #2
 800e90a:	f7fe fc3b 	bl	800d184 <disk_ioctl>
 800e90e:	4603      	mov	r3, r0
 800e910:	2b00      	cmp	r3, #0
 800e912:	d001      	beq.n	800e918 <find_volume+0xf4>
 800e914:	2301      	movs	r3, #1
 800e916:	e203      	b.n	800ed20 <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800e918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e91a:	899b      	ldrh	r3, [r3, #12]
 800e91c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e920:	d80d      	bhi.n	800e93e <find_volume+0x11a>
 800e922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e924:	899b      	ldrh	r3, [r3, #12]
 800e926:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e92a:	d308      	bcc.n	800e93e <find_volume+0x11a>
 800e92c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e92e:	899b      	ldrh	r3, [r3, #12]
 800e930:	461a      	mov	r2, r3
 800e932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e934:	899b      	ldrh	r3, [r3, #12]
 800e936:	3b01      	subs	r3, #1
 800e938:	4013      	ands	r3, r2
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d001      	beq.n	800e942 <find_volume+0x11e>
 800e93e:	2301      	movs	r3, #1
 800e940:	e1ee      	b.n	800ed20 <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e942:	2300      	movs	r3, #0
 800e944:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e946:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e948:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e94a:	f7ff ff15 	bl	800e778 <check_fs>
 800e94e:	4603      	mov	r3, r0
 800e950:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e954:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e958:	2b02      	cmp	r3, #2
 800e95a:	d149      	bne.n	800e9f0 <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e95c:	2300      	movs	r3, #0
 800e95e:	643b      	str	r3, [r7, #64]	@ 0x40
 800e960:	e01e      	b.n	800e9a0 <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e964:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800e968:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e96a:	011b      	lsls	r3, r3, #4
 800e96c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800e970:	4413      	add	r3, r2
 800e972:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e976:	3304      	adds	r3, #4
 800e978:	781b      	ldrb	r3, [r3, #0]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d006      	beq.n	800e98c <find_volume+0x168>
 800e97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e980:	3308      	adds	r3, #8
 800e982:	4618      	mov	r0, r3
 800e984:	f7fe fc35 	bl	800d1f2 <ld_dword>
 800e988:	4602      	mov	r2, r0
 800e98a:	e000      	b.n	800e98e <find_volume+0x16a>
 800e98c:	2200      	movs	r2, #0
 800e98e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e990:	009b      	lsls	r3, r3, #2
 800e992:	3358      	adds	r3, #88	@ 0x58
 800e994:	443b      	add	r3, r7
 800e996:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e99a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e99c:	3301      	adds	r3, #1
 800e99e:	643b      	str	r3, [r7, #64]	@ 0x40
 800e9a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e9a2:	2b03      	cmp	r3, #3
 800e9a4:	d9dd      	bls.n	800e962 <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800e9aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d002      	beq.n	800e9b6 <find_volume+0x192>
 800e9b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e9b2:	3b01      	subs	r3, #1
 800e9b4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e9b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e9b8:	009b      	lsls	r3, r3, #2
 800e9ba:	3358      	adds	r3, #88	@ 0x58
 800e9bc:	443b      	add	r3, r7
 800e9be:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e9c2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e9c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d005      	beq.n	800e9d6 <find_volume+0x1b2>
 800e9ca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e9cc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e9ce:	f7ff fed3 	bl	800e778 <check_fs>
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	e000      	b.n	800e9d8 <find_volume+0x1b4>
 800e9d6:	2303      	movs	r3, #3
 800e9d8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e9dc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e9e0:	2b01      	cmp	r3, #1
 800e9e2:	d905      	bls.n	800e9f0 <find_volume+0x1cc>
 800e9e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e9e6:	3301      	adds	r3, #1
 800e9e8:	643b      	str	r3, [r7, #64]	@ 0x40
 800e9ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e9ec:	2b03      	cmp	r3, #3
 800e9ee:	d9e2      	bls.n	800e9b6 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e9f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e9f4:	2b04      	cmp	r3, #4
 800e9f6:	d101      	bne.n	800e9fc <find_volume+0x1d8>
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	e191      	b.n	800ed20 <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e9fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ea00:	2b01      	cmp	r3, #1
 800ea02:	d901      	bls.n	800ea08 <find_volume+0x1e4>
 800ea04:	230d      	movs	r3, #13
 800ea06:	e18b      	b.n	800ed20 <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ea08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea0a:	3338      	adds	r3, #56	@ 0x38
 800ea0c:	330b      	adds	r3, #11
 800ea0e:	4618      	mov	r0, r3
 800ea10:	f7fe fbd6 	bl	800d1c0 <ld_word>
 800ea14:	4603      	mov	r3, r0
 800ea16:	461a      	mov	r2, r3
 800ea18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea1a:	899b      	ldrh	r3, [r3, #12]
 800ea1c:	429a      	cmp	r2, r3
 800ea1e:	d001      	beq.n	800ea24 <find_volume+0x200>
 800ea20:	230d      	movs	r3, #13
 800ea22:	e17d      	b.n	800ed20 <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ea24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea26:	3338      	adds	r3, #56	@ 0x38
 800ea28:	3316      	adds	r3, #22
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	f7fe fbc8 	bl	800d1c0 <ld_word>
 800ea30:	4603      	mov	r3, r0
 800ea32:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800ea34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d106      	bne.n	800ea48 <find_volume+0x224>
 800ea3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea3c:	3338      	adds	r3, #56	@ 0x38
 800ea3e:	3324      	adds	r3, #36	@ 0x24
 800ea40:	4618      	mov	r0, r3
 800ea42:	f7fe fbd6 	bl	800d1f2 <ld_dword>
 800ea46:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800ea48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ea4c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ea4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea50:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800ea54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea56:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ea58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea5a:	789b      	ldrb	r3, [r3, #2]
 800ea5c:	2b01      	cmp	r3, #1
 800ea5e:	d005      	beq.n	800ea6c <find_volume+0x248>
 800ea60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea62:	789b      	ldrb	r3, [r3, #2]
 800ea64:	2b02      	cmp	r3, #2
 800ea66:	d001      	beq.n	800ea6c <find_volume+0x248>
 800ea68:	230d      	movs	r3, #13
 800ea6a:	e159      	b.n	800ed20 <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ea6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea6e:	789b      	ldrb	r3, [r3, #2]
 800ea70:	461a      	mov	r2, r3
 800ea72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea74:	fb02 f303 	mul.w	r3, r2, r3
 800ea78:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ea7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ea80:	461a      	mov	r2, r3
 800ea82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea84:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ea86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea88:	895b      	ldrh	r3, [r3, #10]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d008      	beq.n	800eaa0 <find_volume+0x27c>
 800ea8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea90:	895b      	ldrh	r3, [r3, #10]
 800ea92:	461a      	mov	r2, r3
 800ea94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea96:	895b      	ldrh	r3, [r3, #10]
 800ea98:	3b01      	subs	r3, #1
 800ea9a:	4013      	ands	r3, r2
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d001      	beq.n	800eaa4 <find_volume+0x280>
 800eaa0:	230d      	movs	r3, #13
 800eaa2:	e13d      	b.n	800ed20 <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800eaa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eaa6:	3338      	adds	r3, #56	@ 0x38
 800eaa8:	3311      	adds	r3, #17
 800eaaa:	4618      	mov	r0, r3
 800eaac:	f7fe fb88 	bl	800d1c0 <ld_word>
 800eab0:	4603      	mov	r3, r0
 800eab2:	461a      	mov	r2, r3
 800eab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eab6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800eab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eaba:	891b      	ldrh	r3, [r3, #8]
 800eabc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800eabe:	8992      	ldrh	r2, [r2, #12]
 800eac0:	0952      	lsrs	r2, r2, #5
 800eac2:	b292      	uxth	r2, r2
 800eac4:	fbb3 f1f2 	udiv	r1, r3, r2
 800eac8:	fb01 f202 	mul.w	r2, r1, r2
 800eacc:	1a9b      	subs	r3, r3, r2
 800eace:	b29b      	uxth	r3, r3
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d003      	beq.n	800eadc <find_volume+0x2b8>
 800ead4:	230d      	movs	r3, #13
 800ead6:	e123      	b.n	800ed20 <find_volume+0x4fc>
 800ead8:	2000ae84 	.word	0x2000ae84

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800eadc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eade:	3338      	adds	r3, #56	@ 0x38
 800eae0:	3313      	adds	r3, #19
 800eae2:	4618      	mov	r0, r3
 800eae4:	f7fe fb6c 	bl	800d1c0 <ld_word>
 800eae8:	4603      	mov	r3, r0
 800eaea:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800eaec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d106      	bne.n	800eb00 <find_volume+0x2dc>
 800eaf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eaf4:	3338      	adds	r3, #56	@ 0x38
 800eaf6:	3320      	adds	r3, #32
 800eaf8:	4618      	mov	r0, r3
 800eafa:	f7fe fb7a 	bl	800d1f2 <ld_dword>
 800eafe:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800eb00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb02:	3338      	adds	r3, #56	@ 0x38
 800eb04:	330e      	adds	r3, #14
 800eb06:	4618      	mov	r0, r3
 800eb08:	f7fe fb5a 	bl	800d1c0 <ld_word>
 800eb0c:	4603      	mov	r3, r0
 800eb0e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800eb10:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d101      	bne.n	800eb1a <find_volume+0x2f6>
 800eb16:	230d      	movs	r3, #13
 800eb18:	e102      	b.n	800ed20 <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800eb1a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800eb1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb1e:	4413      	add	r3, r2
 800eb20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800eb22:	8911      	ldrh	r1, [r2, #8]
 800eb24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800eb26:	8992      	ldrh	r2, [r2, #12]
 800eb28:	0952      	lsrs	r2, r2, #5
 800eb2a:	b292      	uxth	r2, r2
 800eb2c:	fbb1 f2f2 	udiv	r2, r1, r2
 800eb30:	b292      	uxth	r2, r2
 800eb32:	4413      	add	r3, r2
 800eb34:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800eb36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eb38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb3a:	429a      	cmp	r2, r3
 800eb3c:	d201      	bcs.n	800eb42 <find_volume+0x31e>
 800eb3e:	230d      	movs	r3, #13
 800eb40:	e0ee      	b.n	800ed20 <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800eb42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eb44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb46:	1ad3      	subs	r3, r2, r3
 800eb48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800eb4a:	8952      	ldrh	r2, [r2, #10]
 800eb4c:	fbb3 f3f2 	udiv	r3, r3, r2
 800eb50:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800eb52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d101      	bne.n	800eb5c <find_volume+0x338>
 800eb58:	230d      	movs	r3, #13
 800eb5a:	e0e1      	b.n	800ed20 <find_volume+0x4fc>
		fmt = FS_FAT32;
 800eb5c:	2303      	movs	r3, #3
 800eb5e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800eb62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb64:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800eb68:	4293      	cmp	r3, r2
 800eb6a:	d802      	bhi.n	800eb72 <find_volume+0x34e>
 800eb6c:	2302      	movs	r3, #2
 800eb6e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800eb72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb74:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800eb78:	4293      	cmp	r3, r2
 800eb7a:	d802      	bhi.n	800eb82 <find_volume+0x35e>
 800eb7c:	2301      	movs	r3, #1
 800eb7e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800eb82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb84:	1c9a      	adds	r2, r3, #2
 800eb86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb88:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800eb8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb8c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800eb8e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800eb90:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800eb92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eb94:	441a      	add	r2, r3
 800eb96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb98:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800eb9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800eb9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb9e:	441a      	add	r2, r3
 800eba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eba2:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800eba4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800eba8:	2b03      	cmp	r3, #3
 800ebaa:	d11e      	bne.n	800ebea <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ebac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebae:	3338      	adds	r3, #56	@ 0x38
 800ebb0:	332a      	adds	r3, #42	@ 0x2a
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	f7fe fb04 	bl	800d1c0 <ld_word>
 800ebb8:	4603      	mov	r3, r0
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d001      	beq.n	800ebc2 <find_volume+0x39e>
 800ebbe:	230d      	movs	r3, #13
 800ebc0:	e0ae      	b.n	800ed20 <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ebc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebc4:	891b      	ldrh	r3, [r3, #8]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d001      	beq.n	800ebce <find_volume+0x3aa>
 800ebca:	230d      	movs	r3, #13
 800ebcc:	e0a8      	b.n	800ed20 <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ebce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebd0:	3338      	adds	r3, #56	@ 0x38
 800ebd2:	332c      	adds	r3, #44	@ 0x2c
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	f7fe fb0c 	bl	800d1f2 <ld_dword>
 800ebda:	4602      	mov	r2, r0
 800ebdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebde:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ebe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebe2:	69db      	ldr	r3, [r3, #28]
 800ebe4:	009b      	lsls	r3, r3, #2
 800ebe6:	647b      	str	r3, [r7, #68]	@ 0x44
 800ebe8:	e01f      	b.n	800ec2a <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ebea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebec:	891b      	ldrh	r3, [r3, #8]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d101      	bne.n	800ebf6 <find_volume+0x3d2>
 800ebf2:	230d      	movs	r3, #13
 800ebf4:	e094      	b.n	800ed20 <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ebf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebf8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ebfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ebfc:	441a      	add	r2, r3
 800ebfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec00:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ec02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ec06:	2b02      	cmp	r3, #2
 800ec08:	d103      	bne.n	800ec12 <find_volume+0x3ee>
 800ec0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec0c:	69db      	ldr	r3, [r3, #28]
 800ec0e:	005b      	lsls	r3, r3, #1
 800ec10:	e00a      	b.n	800ec28 <find_volume+0x404>
 800ec12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec14:	69da      	ldr	r2, [r3, #28]
 800ec16:	4613      	mov	r3, r2
 800ec18:	005b      	lsls	r3, r3, #1
 800ec1a:	4413      	add	r3, r2
 800ec1c:	085a      	lsrs	r2, r3, #1
 800ec1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec20:	69db      	ldr	r3, [r3, #28]
 800ec22:	f003 0301 	and.w	r3, r3, #1
 800ec26:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ec28:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ec2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec2c:	6a1a      	ldr	r2, [r3, #32]
 800ec2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec30:	899b      	ldrh	r3, [r3, #12]
 800ec32:	4619      	mov	r1, r3
 800ec34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec36:	440b      	add	r3, r1
 800ec38:	3b01      	subs	r3, #1
 800ec3a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ec3c:	8989      	ldrh	r1, [r1, #12]
 800ec3e:	fbb3 f3f1 	udiv	r3, r3, r1
 800ec42:	429a      	cmp	r2, r3
 800ec44:	d201      	bcs.n	800ec4a <find_volume+0x426>
 800ec46:	230d      	movs	r3, #13
 800ec48:	e06a      	b.n	800ed20 <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ec4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ec50:	619a      	str	r2, [r3, #24]
 800ec52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec54:	699a      	ldr	r2, [r3, #24]
 800ec56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec58:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800ec5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec5c:	2280      	movs	r2, #128	@ 0x80
 800ec5e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ec60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ec64:	2b03      	cmp	r3, #3
 800ec66:	d149      	bne.n	800ecfc <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ec68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec6a:	3338      	adds	r3, #56	@ 0x38
 800ec6c:	3330      	adds	r3, #48	@ 0x30
 800ec6e:	4618      	mov	r0, r3
 800ec70:	f7fe faa6 	bl	800d1c0 <ld_word>
 800ec74:	4603      	mov	r3, r0
 800ec76:	2b01      	cmp	r3, #1
 800ec78:	d140      	bne.n	800ecfc <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ec7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec7c:	3301      	adds	r3, #1
 800ec7e:	4619      	mov	r1, r3
 800ec80:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ec82:	f7fe fd7f 	bl	800d784 <move_window>
 800ec86:	4603      	mov	r3, r0
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d137      	bne.n	800ecfc <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 800ec8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec8e:	2200      	movs	r2, #0
 800ec90:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ec92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec94:	3338      	adds	r3, #56	@ 0x38
 800ec96:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	f7fe fa90 	bl	800d1c0 <ld_word>
 800eca0:	4603      	mov	r3, r0
 800eca2:	461a      	mov	r2, r3
 800eca4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800eca8:	429a      	cmp	r2, r3
 800ecaa:	d127      	bne.n	800ecfc <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ecac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecae:	3338      	adds	r3, #56	@ 0x38
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	f7fe fa9e 	bl	800d1f2 <ld_dword>
 800ecb6:	4603      	mov	r3, r0
 800ecb8:	4a1b      	ldr	r2, [pc, #108]	@ (800ed28 <find_volume+0x504>)
 800ecba:	4293      	cmp	r3, r2
 800ecbc:	d11e      	bne.n	800ecfc <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ecbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecc0:	3338      	adds	r3, #56	@ 0x38
 800ecc2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	f7fe fa93 	bl	800d1f2 <ld_dword>
 800eccc:	4603      	mov	r3, r0
 800ecce:	4a17      	ldr	r2, [pc, #92]	@ (800ed2c <find_volume+0x508>)
 800ecd0:	4293      	cmp	r3, r2
 800ecd2:	d113      	bne.n	800ecfc <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ecd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecd6:	3338      	adds	r3, #56	@ 0x38
 800ecd8:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800ecdc:	4618      	mov	r0, r3
 800ecde:	f7fe fa88 	bl	800d1f2 <ld_dword>
 800ece2:	4602      	mov	r2, r0
 800ece4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ece6:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ece8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecea:	3338      	adds	r3, #56	@ 0x38
 800ecec:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f7fe fa7e 	bl	800d1f2 <ld_dword>
 800ecf6:	4602      	mov	r2, r0
 800ecf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecfa:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ecfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecfe:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ed02:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ed04:	4b0a      	ldr	r3, [pc, #40]	@ (800ed30 <find_volume+0x50c>)
 800ed06:	881b      	ldrh	r3, [r3, #0]
 800ed08:	3301      	adds	r3, #1
 800ed0a:	b29a      	uxth	r2, r3
 800ed0c:	4b08      	ldr	r3, [pc, #32]	@ (800ed30 <find_volume+0x50c>)
 800ed0e:	801a      	strh	r2, [r3, #0]
 800ed10:	4b07      	ldr	r3, [pc, #28]	@ (800ed30 <find_volume+0x50c>)
 800ed12:	881a      	ldrh	r2, [r3, #0]
 800ed14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed16:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ed18:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ed1a:	f7fe fccb 	bl	800d6b4 <clear_lock>
#endif
	return FR_OK;
 800ed1e:	2300      	movs	r3, #0
}
 800ed20:	4618      	mov	r0, r3
 800ed22:	3758      	adds	r7, #88	@ 0x58
 800ed24:	46bd      	mov	sp, r7
 800ed26:	bd80      	pop	{r7, pc}
 800ed28:	41615252 	.word	0x41615252
 800ed2c:	61417272 	.word	0x61417272
 800ed30:	2000ae88 	.word	0x2000ae88

0800ed34 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ed34:	b580      	push	{r7, lr}
 800ed36:	b084      	sub	sp, #16
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
 800ed3c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ed3e:	2309      	movs	r3, #9
 800ed40:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d02e      	beq.n	800eda6 <validate+0x72>
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d02a      	beq.n	800eda6 <validate+0x72>
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	781b      	ldrb	r3, [r3, #0]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d025      	beq.n	800eda6 <validate+0x72>
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	889a      	ldrh	r2, [r3, #4]
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	88db      	ldrh	r3, [r3, #6]
 800ed64:	429a      	cmp	r2, r3
 800ed66:	d11e      	bne.n	800eda6 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	f7fe fb28 	bl	800d3c2 <lock_fs>
 800ed72:	4603      	mov	r3, r0
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d014      	beq.n	800eda2 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	785b      	ldrb	r3, [r3, #1]
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f7fe f980 	bl	800d084 <disk_status>
 800ed84:	4603      	mov	r3, r0
 800ed86:	f003 0301 	and.w	r3, r3, #1
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d102      	bne.n	800ed94 <validate+0x60>
				res = FR_OK;
 800ed8e:	2300      	movs	r3, #0
 800ed90:	73fb      	strb	r3, [r7, #15]
 800ed92:	e008      	b.n	800eda6 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	2100      	movs	r1, #0
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	f7fe fb27 	bl	800d3ee <unlock_fs>
 800eda0:	e001      	b.n	800eda6 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800eda2:	230f      	movs	r3, #15
 800eda4:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800eda6:	7bfb      	ldrb	r3, [r7, #15]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d102      	bne.n	800edb2 <validate+0x7e>
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	e000      	b.n	800edb4 <validate+0x80>
 800edb2:	2300      	movs	r3, #0
 800edb4:	683a      	ldr	r2, [r7, #0]
 800edb6:	6013      	str	r3, [r2, #0]
	return res;
 800edb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800edba:	4618      	mov	r0, r3
 800edbc:	3710      	adds	r7, #16
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bd80      	pop	{r7, pc}
	...

0800edc4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800edc4:	b580      	push	{r7, lr}
 800edc6:	b088      	sub	sp, #32
 800edc8:	af00      	add	r7, sp, #0
 800edca:	60f8      	str	r0, [r7, #12]
 800edcc:	60b9      	str	r1, [r7, #8]
 800edce:	4613      	mov	r3, r2
 800edd0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800edd2:	68bb      	ldr	r3, [r7, #8]
 800edd4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800edd6:	f107 0310 	add.w	r3, r7, #16
 800edda:	4618      	mov	r0, r3
 800eddc:	f7ff fc88 	bl	800e6f0 <get_ldnumber>
 800ede0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ede2:	69fb      	ldr	r3, [r7, #28]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	da01      	bge.n	800edec <f_mount+0x28>
 800ede8:	230b      	movs	r3, #11
 800edea:	e048      	b.n	800ee7e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800edec:	4a26      	ldr	r2, [pc, #152]	@ (800ee88 <f_mount+0xc4>)
 800edee:	69fb      	ldr	r3, [r7, #28]
 800edf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800edf4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800edf6:	69bb      	ldr	r3, [r7, #24]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d00f      	beq.n	800ee1c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800edfc:	69b8      	ldr	r0, [r7, #24]
 800edfe:	f7fe fc59 	bl	800d6b4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800ee02:	69bb      	ldr	r3, [r7, #24]
 800ee04:	691b      	ldr	r3, [r3, #16]
 800ee06:	4618      	mov	r0, r3
 800ee08:	f001 fe81 	bl	8010b0e <ff_del_syncobj>
 800ee0c:	4603      	mov	r3, r0
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d101      	bne.n	800ee16 <f_mount+0x52>
 800ee12:	2302      	movs	r3, #2
 800ee14:	e033      	b.n	800ee7e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ee16:	69bb      	ldr	r3, [r7, #24]
 800ee18:	2200      	movs	r2, #0
 800ee1a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d00f      	beq.n	800ee42 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	2200      	movs	r2, #0
 800ee26:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800ee28:	69fb      	ldr	r3, [r7, #28]
 800ee2a:	b2da      	uxtb	r2, r3
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	3310      	adds	r3, #16
 800ee30:	4619      	mov	r1, r3
 800ee32:	4610      	mov	r0, r2
 800ee34:	f001 fe50 	bl	8010ad8 <ff_cre_syncobj>
 800ee38:	4603      	mov	r3, r0
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d101      	bne.n	800ee42 <f_mount+0x7e>
 800ee3e:	2302      	movs	r3, #2
 800ee40:	e01d      	b.n	800ee7e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ee42:	68fa      	ldr	r2, [r7, #12]
 800ee44:	4910      	ldr	r1, [pc, #64]	@ (800ee88 <f_mount+0xc4>)
 800ee46:	69fb      	ldr	r3, [r7, #28]
 800ee48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d002      	beq.n	800ee58 <f_mount+0x94>
 800ee52:	79fb      	ldrb	r3, [r7, #7]
 800ee54:	2b01      	cmp	r3, #1
 800ee56:	d001      	beq.n	800ee5c <f_mount+0x98>
 800ee58:	2300      	movs	r3, #0
 800ee5a:	e010      	b.n	800ee7e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ee5c:	f107 010c 	add.w	r1, r7, #12
 800ee60:	f107 0308 	add.w	r3, r7, #8
 800ee64:	2200      	movs	r2, #0
 800ee66:	4618      	mov	r0, r3
 800ee68:	f7ff fcdc 	bl	800e824 <find_volume>
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	7dfa      	ldrb	r2, [r7, #23]
 800ee74:	4611      	mov	r1, r2
 800ee76:	4618      	mov	r0, r3
 800ee78:	f7fe fab9 	bl	800d3ee <unlock_fs>
 800ee7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee7e:	4618      	mov	r0, r3
 800ee80:	3720      	adds	r7, #32
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd80      	pop	{r7, pc}
 800ee86:	bf00      	nop
 800ee88:	2000ae84 	.word	0x2000ae84

0800ee8c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b098      	sub	sp, #96	@ 0x60
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	60f8      	str	r0, [r7, #12]
 800ee94:	60b9      	str	r1, [r7, #8]
 800ee96:	4613      	mov	r3, r2
 800ee98:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d101      	bne.n	800eea4 <f_open+0x18>
 800eea0:	2309      	movs	r3, #9
 800eea2:	e1be      	b.n	800f222 <f_open+0x396>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800eea4:	79fb      	ldrb	r3, [r7, #7]
 800eea6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eeaa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800eeac:	79fa      	ldrb	r2, [r7, #7]
 800eeae:	f107 0110 	add.w	r1, r7, #16
 800eeb2:	f107 0308 	add.w	r3, r7, #8
 800eeb6:	4618      	mov	r0, r3
 800eeb8:	f7ff fcb4 	bl	800e824 <find_volume>
 800eebc:	4603      	mov	r3, r0
 800eebe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800eec2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	f040 819b 	bne.w	800f202 <f_open+0x376>
		dj.obj.fs = fs;
 800eecc:	693b      	ldr	r3, [r7, #16]
 800eece:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800eed0:	68ba      	ldr	r2, [r7, #8]
 800eed2:	f107 0314 	add.w	r3, r7, #20
 800eed6:	4611      	mov	r1, r2
 800eed8:	4618      	mov	r0, r3
 800eeda:	f7ff fb93 	bl	800e604 <follow_path>
 800eede:	4603      	mov	r3, r0
 800eee0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800eee4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d118      	bne.n	800ef1e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800eeec:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800eef0:	b25b      	sxtb	r3, r3
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	da03      	bge.n	800eefe <f_open+0x72>
				res = FR_INVALID_NAME;
 800eef6:	2306      	movs	r3, #6
 800eef8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800eefc:	e00f      	b.n	800ef1e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800eefe:	79fb      	ldrb	r3, [r7, #7]
 800ef00:	2b01      	cmp	r3, #1
 800ef02:	bf8c      	ite	hi
 800ef04:	2301      	movhi	r3, #1
 800ef06:	2300      	movls	r3, #0
 800ef08:	b2db      	uxtb	r3, r3
 800ef0a:	461a      	mov	r2, r3
 800ef0c:	f107 0314 	add.w	r3, r7, #20
 800ef10:	4611      	mov	r1, r2
 800ef12:	4618      	mov	r0, r3
 800ef14:	f7fe fa86 	bl	800d424 <chk_lock>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ef1e:	79fb      	ldrb	r3, [r7, #7]
 800ef20:	f003 031c 	and.w	r3, r3, #28
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d07f      	beq.n	800f028 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800ef28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d017      	beq.n	800ef60 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ef30:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ef34:	2b04      	cmp	r3, #4
 800ef36:	d10e      	bne.n	800ef56 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ef38:	f7fe fad0 	bl	800d4dc <enq_lock>
 800ef3c:	4603      	mov	r3, r0
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d006      	beq.n	800ef50 <f_open+0xc4>
 800ef42:	f107 0314 	add.w	r3, r7, #20
 800ef46:	4618      	mov	r0, r3
 800ef48:	f7ff fa35 	bl	800e3b6 <dir_register>
 800ef4c:	4603      	mov	r3, r0
 800ef4e:	e000      	b.n	800ef52 <f_open+0xc6>
 800ef50:	2312      	movs	r3, #18
 800ef52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ef56:	79fb      	ldrb	r3, [r7, #7]
 800ef58:	f043 0308 	orr.w	r3, r3, #8
 800ef5c:	71fb      	strb	r3, [r7, #7]
 800ef5e:	e010      	b.n	800ef82 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ef60:	7ebb      	ldrb	r3, [r7, #26]
 800ef62:	f003 0311 	and.w	r3, r3, #17
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d003      	beq.n	800ef72 <f_open+0xe6>
					res = FR_DENIED;
 800ef6a:	2307      	movs	r3, #7
 800ef6c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ef70:	e007      	b.n	800ef82 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ef72:	79fb      	ldrb	r3, [r7, #7]
 800ef74:	f003 0304 	and.w	r3, r3, #4
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d002      	beq.n	800ef82 <f_open+0xf6>
 800ef7c:	2308      	movs	r3, #8
 800ef7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ef82:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d168      	bne.n	800f05c <f_open+0x1d0>
 800ef8a:	79fb      	ldrb	r3, [r7, #7]
 800ef8c:	f003 0308 	and.w	r3, r3, #8
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d063      	beq.n	800f05c <f_open+0x1d0>
				dw = GET_FATTIME();
 800ef94:	f7fd fb14 	bl	800c5c0 <get_fattime>
 800ef98:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ef9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef9c:	330e      	adds	r3, #14
 800ef9e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800efa0:	4618      	mov	r0, r3
 800efa2:	f7fe f964 	bl	800d26e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800efa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efa8:	3316      	adds	r3, #22
 800efaa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800efac:	4618      	mov	r0, r3
 800efae:	f7fe f95e 	bl	800d26e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800efb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efb4:	330b      	adds	r3, #11
 800efb6:	2220      	movs	r2, #32
 800efb8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800efbe:	4611      	mov	r1, r2
 800efc0:	4618      	mov	r0, r3
 800efc2:	f7ff f964 	bl	800e28e <ld_clust>
 800efc6:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800efc8:	693b      	ldr	r3, [r7, #16]
 800efca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800efcc:	2200      	movs	r2, #0
 800efce:	4618      	mov	r0, r3
 800efd0:	f7ff f97c 	bl	800e2cc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800efd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efd6:	331c      	adds	r3, #28
 800efd8:	2100      	movs	r1, #0
 800efda:	4618      	mov	r0, r3
 800efdc:	f7fe f947 	bl	800d26e <st_dword>
					fs->wflag = 1;
 800efe0:	693b      	ldr	r3, [r7, #16]
 800efe2:	2201      	movs	r2, #1
 800efe4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800efe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d037      	beq.n	800f05c <f_open+0x1d0>
						dw = fs->winsect;
 800efec:	693b      	ldr	r3, [r7, #16]
 800efee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eff0:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800eff2:	f107 0314 	add.w	r3, r7, #20
 800eff6:	2200      	movs	r2, #0
 800eff8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800effa:	4618      	mov	r0, r3
 800effc:	f7fe fe6c 	bl	800dcd8 <remove_chain>
 800f000:	4603      	mov	r3, r0
 800f002:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800f006:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d126      	bne.n	800f05c <f_open+0x1d0>
							res = move_window(fs, dw);
 800f00e:	693b      	ldr	r3, [r7, #16]
 800f010:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f012:	4618      	mov	r0, r3
 800f014:	f7fe fbb6 	bl	800d784 <move_window>
 800f018:	4603      	mov	r3, r0
 800f01a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f01e:	693b      	ldr	r3, [r7, #16]
 800f020:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f022:	3a01      	subs	r2, #1
 800f024:	615a      	str	r2, [r3, #20]
 800f026:	e019      	b.n	800f05c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800f028:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d115      	bne.n	800f05c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f030:	7ebb      	ldrb	r3, [r7, #26]
 800f032:	f003 0310 	and.w	r3, r3, #16
 800f036:	2b00      	cmp	r3, #0
 800f038:	d003      	beq.n	800f042 <f_open+0x1b6>
					res = FR_NO_FILE;
 800f03a:	2304      	movs	r3, #4
 800f03c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f040:	e00c      	b.n	800f05c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f042:	79fb      	ldrb	r3, [r7, #7]
 800f044:	f003 0302 	and.w	r3, r3, #2
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d007      	beq.n	800f05c <f_open+0x1d0>
 800f04c:	7ebb      	ldrb	r3, [r7, #26]
 800f04e:	f003 0301 	and.w	r3, r3, #1
 800f052:	2b00      	cmp	r3, #0
 800f054:	d002      	beq.n	800f05c <f_open+0x1d0>
						res = FR_DENIED;
 800f056:	2307      	movs	r3, #7
 800f058:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800f05c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f060:	2b00      	cmp	r3, #0
 800f062:	d126      	bne.n	800f0b2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f064:	79fb      	ldrb	r3, [r7, #7]
 800f066:	f003 0308 	and.w	r3, r3, #8
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d003      	beq.n	800f076 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800f06e:	79fb      	ldrb	r3, [r7, #7]
 800f070:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f074:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f076:	693b      	ldr	r3, [r7, #16]
 800f078:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800f07e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f084:	79fb      	ldrb	r3, [r7, #7]
 800f086:	2b01      	cmp	r3, #1
 800f088:	bf8c      	ite	hi
 800f08a:	2301      	movhi	r3, #1
 800f08c:	2300      	movls	r3, #0
 800f08e:	b2db      	uxtb	r3, r3
 800f090:	461a      	mov	r2, r3
 800f092:	f107 0314 	add.w	r3, r7, #20
 800f096:	4611      	mov	r1, r2
 800f098:	4618      	mov	r0, r3
 800f09a:	f7fe fa41 	bl	800d520 <inc_lock>
 800f09e:	4602      	mov	r2, r0
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	691b      	ldr	r3, [r3, #16]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d102      	bne.n	800f0b2 <f_open+0x226>
 800f0ac:	2302      	movs	r3, #2
 800f0ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800f0b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	f040 80a3 	bne.w	800f202 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f0bc:	693b      	ldr	r3, [r7, #16]
 800f0be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f0c0:	4611      	mov	r1, r2
 800f0c2:	4618      	mov	r0, r3
 800f0c4:	f7ff f8e3 	bl	800e28e <ld_clust>
 800f0c8:	4602      	mov	r2, r0
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f0ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0d0:	331c      	adds	r3, #28
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	f7fe f88d 	bl	800d1f2 <ld_dword>
 800f0d8:	4602      	mov	r2, r0
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	2200      	movs	r2, #0
 800f0e2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f0e4:	693a      	ldr	r2, [r7, #16]
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800f0ea:	693b      	ldr	r3, [r7, #16]
 800f0ec:	88da      	ldrh	r2, [r3, #6]
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	79fa      	ldrb	r2, [r7, #7]
 800f0f6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	2200      	movs	r2, #0
 800f102:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	2200      	movs	r2, #0
 800f108:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	3330      	adds	r3, #48	@ 0x30
 800f10e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800f112:	2100      	movs	r1, #0
 800f114:	4618      	mov	r0, r3
 800f116:	f7fe f8f7 	bl	800d308 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f11a:	79fb      	ldrb	r3, [r7, #7]
 800f11c:	f003 0320 	and.w	r3, r3, #32
 800f120:	2b00      	cmp	r3, #0
 800f122:	d06e      	beq.n	800f202 <f_open+0x376>
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	68db      	ldr	r3, [r3, #12]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d06a      	beq.n	800f202 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	68da      	ldr	r2, [r3, #12]
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f134:	693b      	ldr	r3, [r7, #16]
 800f136:	895b      	ldrh	r3, [r3, #10]
 800f138:	461a      	mov	r2, r3
 800f13a:	693b      	ldr	r3, [r7, #16]
 800f13c:	899b      	ldrh	r3, [r3, #12]
 800f13e:	fb02 f303 	mul.w	r3, r2, r3
 800f142:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	689b      	ldr	r3, [r3, #8]
 800f148:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	68db      	ldr	r3, [r3, #12]
 800f14e:	657b      	str	r3, [r7, #84]	@ 0x54
 800f150:	e016      	b.n	800f180 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f156:	4618      	mov	r0, r3
 800f158:	f7fe fbd1 	bl	800d8fe <get_fat>
 800f15c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800f15e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f160:	2b01      	cmp	r3, #1
 800f162:	d802      	bhi.n	800f16a <f_open+0x2de>
 800f164:	2302      	movs	r3, #2
 800f166:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f16a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f16c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f170:	d102      	bne.n	800f178 <f_open+0x2ec>
 800f172:	2301      	movs	r3, #1
 800f174:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f178:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f17a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f17c:	1ad3      	subs	r3, r2, r3
 800f17e:	657b      	str	r3, [r7, #84]	@ 0x54
 800f180:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f184:	2b00      	cmp	r3, #0
 800f186:	d103      	bne.n	800f190 <f_open+0x304>
 800f188:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f18a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f18c:	429a      	cmp	r2, r3
 800f18e:	d8e0      	bhi.n	800f152 <f_open+0x2c6>
				}
				fp->clust = clst;
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f194:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f196:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d131      	bne.n	800f202 <f_open+0x376>
 800f19e:	693b      	ldr	r3, [r7, #16]
 800f1a0:	899b      	ldrh	r3, [r3, #12]
 800f1a2:	461a      	mov	r2, r3
 800f1a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f1a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800f1aa:	fb01 f202 	mul.w	r2, r1, r2
 800f1ae:	1a9b      	subs	r3, r3, r2
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d026      	beq.n	800f202 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f1b4:	693b      	ldr	r3, [r7, #16]
 800f1b6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f7fe fb81 	bl	800d8c0 <clust2sect>
 800f1be:	6478      	str	r0, [r7, #68]	@ 0x44
 800f1c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d103      	bne.n	800f1ce <f_open+0x342>
						res = FR_INT_ERR;
 800f1c6:	2302      	movs	r3, #2
 800f1c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f1cc:	e019      	b.n	800f202 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f1ce:	693b      	ldr	r3, [r7, #16]
 800f1d0:	899b      	ldrh	r3, [r3, #12]
 800f1d2:	461a      	mov	r2, r3
 800f1d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f1d6:	fbb3 f2f2 	udiv	r2, r3, r2
 800f1da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1dc:	441a      	add	r2, r3
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f1e2:	693b      	ldr	r3, [r7, #16]
 800f1e4:	7858      	ldrb	r0, [r3, #1]
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	6a1a      	ldr	r2, [r3, #32]
 800f1f0:	2301      	movs	r3, #1
 800f1f2:	f7fd ff87 	bl	800d104 <disk_read>
 800f1f6:	4603      	mov	r3, r0
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d002      	beq.n	800f202 <f_open+0x376>
 800f1fc:	2301      	movs	r3, #1
 800f1fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f202:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f206:	2b00      	cmp	r3, #0
 800f208:	d002      	beq.n	800f210 <f_open+0x384>
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	2200      	movs	r2, #0
 800f20e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f210:	693b      	ldr	r3, [r7, #16]
 800f212:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800f216:	4611      	mov	r1, r2
 800f218:	4618      	mov	r0, r3
 800f21a:	f7fe f8e8 	bl	800d3ee <unlock_fs>
 800f21e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800f222:	4618      	mov	r0, r3
 800f224:	3760      	adds	r7, #96	@ 0x60
 800f226:	46bd      	mov	sp, r7
 800f228:	bd80      	pop	{r7, pc}

0800f22a <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800f22a:	b580      	push	{r7, lr}
 800f22c:	b08e      	sub	sp, #56	@ 0x38
 800f22e:	af00      	add	r7, sp, #0
 800f230:	60f8      	str	r0, [r7, #12]
 800f232:	60b9      	str	r1, [r7, #8]
 800f234:	607a      	str	r2, [r7, #4]
 800f236:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800f238:	68bb      	ldr	r3, [r7, #8]
 800f23a:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	2200      	movs	r2, #0
 800f240:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	f107 0214 	add.w	r2, r7, #20
 800f248:	4611      	mov	r1, r2
 800f24a:	4618      	mov	r0, r3
 800f24c:	f7ff fd72 	bl	800ed34 <validate>
 800f250:	4603      	mov	r3, r0
 800f252:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f256:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d107      	bne.n	800f26e <f_read+0x44>
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	7d5b      	ldrb	r3, [r3, #21]
 800f262:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800f266:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d009      	beq.n	800f282 <f_read+0x58>
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800f274:	4611      	mov	r1, r2
 800f276:	4618      	mov	r0, r3
 800f278:	f7fe f8b9 	bl	800d3ee <unlock_fs>
 800f27c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f280:	e15d      	b.n	800f53e <f_read+0x314>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	7d1b      	ldrb	r3, [r3, #20]
 800f286:	f003 0301 	and.w	r3, r3, #1
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d106      	bne.n	800f29c <f_read+0x72>
 800f28e:	697b      	ldr	r3, [r7, #20]
 800f290:	2107      	movs	r1, #7
 800f292:	4618      	mov	r0, r3
 800f294:	f7fe f8ab 	bl	800d3ee <unlock_fs>
 800f298:	2307      	movs	r3, #7
 800f29a:	e150      	b.n	800f53e <f_read+0x314>
	remain = fp->obj.objsize - fp->fptr;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	68da      	ldr	r2, [r3, #12]
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	699b      	ldr	r3, [r3, #24]
 800f2a4:	1ad3      	subs	r3, r2, r3
 800f2a6:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800f2a8:	687a      	ldr	r2, [r7, #4]
 800f2aa:	6a3b      	ldr	r3, [r7, #32]
 800f2ac:	429a      	cmp	r2, r3
 800f2ae:	f240 813c 	bls.w	800f52a <f_read+0x300>
 800f2b2:	6a3b      	ldr	r3, [r7, #32]
 800f2b4:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800f2b6:	e138      	b.n	800f52a <f_read+0x300>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	699b      	ldr	r3, [r3, #24]
 800f2bc:	697a      	ldr	r2, [r7, #20]
 800f2be:	8992      	ldrh	r2, [r2, #12]
 800f2c0:	fbb3 f1f2 	udiv	r1, r3, r2
 800f2c4:	fb01 f202 	mul.w	r2, r1, r2
 800f2c8:	1a9b      	subs	r3, r3, r2
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	f040 80f3 	bne.w	800f4b6 <f_read+0x28c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	699b      	ldr	r3, [r3, #24]
 800f2d4:	697a      	ldr	r2, [r7, #20]
 800f2d6:	8992      	ldrh	r2, [r2, #12]
 800f2d8:	fbb3 f3f2 	udiv	r3, r3, r2
 800f2dc:	697a      	ldr	r2, [r7, #20]
 800f2de:	8952      	ldrh	r2, [r2, #10]
 800f2e0:	3a01      	subs	r2, #1
 800f2e2:	4013      	ands	r3, r2
 800f2e4:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800f2e6:	69fb      	ldr	r3, [r7, #28]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d139      	bne.n	800f360 <f_read+0x136>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	699b      	ldr	r3, [r3, #24]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d103      	bne.n	800f2fc <f_read+0xd2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	689b      	ldr	r3, [r3, #8]
 800f2f8:	633b      	str	r3, [r7, #48]	@ 0x30
 800f2fa:	e013      	b.n	800f324 <f_read+0xfa>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f300:	2b00      	cmp	r3, #0
 800f302:	d007      	beq.n	800f314 <f_read+0xea>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	699b      	ldr	r3, [r3, #24]
 800f308:	4619      	mov	r1, r3
 800f30a:	68f8      	ldr	r0, [r7, #12]
 800f30c:	f7fe fde1 	bl	800ded2 <clmt_clust>
 800f310:	6338      	str	r0, [r7, #48]	@ 0x30
 800f312:	e007      	b.n	800f324 <f_read+0xfa>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800f314:	68fa      	ldr	r2, [r7, #12]
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	69db      	ldr	r3, [r3, #28]
 800f31a:	4619      	mov	r1, r3
 800f31c:	4610      	mov	r0, r2
 800f31e:	f7fe faee 	bl	800d8fe <get_fat>
 800f322:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800f324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f326:	2b01      	cmp	r3, #1
 800f328:	d809      	bhi.n	800f33e <f_read+0x114>
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	2202      	movs	r2, #2
 800f32e:	755a      	strb	r2, [r3, #21]
 800f330:	697b      	ldr	r3, [r7, #20]
 800f332:	2102      	movs	r1, #2
 800f334:	4618      	mov	r0, r3
 800f336:	f7fe f85a 	bl	800d3ee <unlock_fs>
 800f33a:	2302      	movs	r3, #2
 800f33c:	e0ff      	b.n	800f53e <f_read+0x314>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f340:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f344:	d109      	bne.n	800f35a <f_read+0x130>
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	2201      	movs	r2, #1
 800f34a:	755a      	strb	r2, [r3, #21]
 800f34c:	697b      	ldr	r3, [r7, #20]
 800f34e:	2101      	movs	r1, #1
 800f350:	4618      	mov	r0, r3
 800f352:	f7fe f84c 	bl	800d3ee <unlock_fs>
 800f356:	2301      	movs	r3, #1
 800f358:	e0f1      	b.n	800f53e <f_read+0x314>
				fp->clust = clst;				/* Update current cluster */
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f35e:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f360:	697a      	ldr	r2, [r7, #20]
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	69db      	ldr	r3, [r3, #28]
 800f366:	4619      	mov	r1, r3
 800f368:	4610      	mov	r0, r2
 800f36a:	f7fe faa9 	bl	800d8c0 <clust2sect>
 800f36e:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f370:	69bb      	ldr	r3, [r7, #24]
 800f372:	2b00      	cmp	r3, #0
 800f374:	d109      	bne.n	800f38a <f_read+0x160>
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	2202      	movs	r2, #2
 800f37a:	755a      	strb	r2, [r3, #21]
 800f37c:	697b      	ldr	r3, [r7, #20]
 800f37e:	2102      	movs	r1, #2
 800f380:	4618      	mov	r0, r3
 800f382:	f7fe f834 	bl	800d3ee <unlock_fs>
 800f386:	2302      	movs	r3, #2
 800f388:	e0d9      	b.n	800f53e <f_read+0x314>
			sect += csect;
 800f38a:	69ba      	ldr	r2, [r7, #24]
 800f38c:	69fb      	ldr	r3, [r7, #28]
 800f38e:	4413      	add	r3, r2
 800f390:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800f392:	697b      	ldr	r3, [r7, #20]
 800f394:	899b      	ldrh	r3, [r3, #12]
 800f396:	461a      	mov	r2, r3
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	fbb3 f3f2 	udiv	r3, r3, r2
 800f39e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800f3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d046      	beq.n	800f434 <f_read+0x20a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f3a6:	69fa      	ldr	r2, [r7, #28]
 800f3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3aa:	4413      	add	r3, r2
 800f3ac:	697a      	ldr	r2, [r7, #20]
 800f3ae:	8952      	ldrh	r2, [r2, #10]
 800f3b0:	4293      	cmp	r3, r2
 800f3b2:	d905      	bls.n	800f3c0 <f_read+0x196>
					cc = fs->csize - csect;
 800f3b4:	697b      	ldr	r3, [r7, #20]
 800f3b6:	895b      	ldrh	r3, [r3, #10]
 800f3b8:	461a      	mov	r2, r3
 800f3ba:	69fb      	ldr	r3, [r7, #28]
 800f3bc:	1ad3      	subs	r3, r2, r3
 800f3be:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	7858      	ldrb	r0, [r3, #1]
 800f3c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3c6:	69ba      	ldr	r2, [r7, #24]
 800f3c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f3ca:	f7fd fe9b 	bl	800d104 <disk_read>
 800f3ce:	4603      	mov	r3, r0
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d009      	beq.n	800f3e8 <f_read+0x1be>
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	2201      	movs	r2, #1
 800f3d8:	755a      	strb	r2, [r3, #21]
 800f3da:	697b      	ldr	r3, [r7, #20]
 800f3dc:	2101      	movs	r1, #1
 800f3de:	4618      	mov	r0, r3
 800f3e0:	f7fe f805 	bl	800d3ee <unlock_fs>
 800f3e4:	2301      	movs	r3, #1
 800f3e6:	e0aa      	b.n	800f53e <f_read+0x314>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	7d1b      	ldrb	r3, [r3, #20]
 800f3ec:	b25b      	sxtb	r3, r3
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	da18      	bge.n	800f424 <f_read+0x1fa>
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	6a1a      	ldr	r2, [r3, #32]
 800f3f6:	69bb      	ldr	r3, [r7, #24]
 800f3f8:	1ad3      	subs	r3, r2, r3
 800f3fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f3fc:	429a      	cmp	r2, r3
 800f3fe:	d911      	bls.n	800f424 <f_read+0x1fa>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	6a1a      	ldr	r2, [r3, #32]
 800f404:	69bb      	ldr	r3, [r7, #24]
 800f406:	1ad3      	subs	r3, r2, r3
 800f408:	697a      	ldr	r2, [r7, #20]
 800f40a:	8992      	ldrh	r2, [r2, #12]
 800f40c:	fb02 f303 	mul.w	r3, r2, r3
 800f410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f412:	18d0      	adds	r0, r2, r3
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f41a:	697b      	ldr	r3, [r7, #20]
 800f41c:	899b      	ldrh	r3, [r3, #12]
 800f41e:	461a      	mov	r2, r3
 800f420:	f7fd ff51 	bl	800d2c6 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800f424:	697b      	ldr	r3, [r7, #20]
 800f426:	899b      	ldrh	r3, [r3, #12]
 800f428:	461a      	mov	r2, r3
 800f42a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f42c:	fb02 f303 	mul.w	r3, r2, r3
 800f430:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800f432:	e066      	b.n	800f502 <f_read+0x2d8>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	6a1b      	ldr	r3, [r3, #32]
 800f438:	69ba      	ldr	r2, [r7, #24]
 800f43a:	429a      	cmp	r2, r3
 800f43c:	d038      	beq.n	800f4b0 <f_read+0x286>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	7d1b      	ldrb	r3, [r3, #20]
 800f442:	b25b      	sxtb	r3, r3
 800f444:	2b00      	cmp	r3, #0
 800f446:	da1d      	bge.n	800f484 <f_read+0x25a>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f448:	697b      	ldr	r3, [r7, #20]
 800f44a:	7858      	ldrb	r0, [r3, #1]
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	6a1a      	ldr	r2, [r3, #32]
 800f456:	2301      	movs	r3, #1
 800f458:	f7fd fe74 	bl	800d144 <disk_write>
 800f45c:	4603      	mov	r3, r0
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d009      	beq.n	800f476 <f_read+0x24c>
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	2201      	movs	r2, #1
 800f466:	755a      	strb	r2, [r3, #21]
 800f468:	697b      	ldr	r3, [r7, #20]
 800f46a:	2101      	movs	r1, #1
 800f46c:	4618      	mov	r0, r3
 800f46e:	f7fd ffbe 	bl	800d3ee <unlock_fs>
 800f472:	2301      	movs	r3, #1
 800f474:	e063      	b.n	800f53e <f_read+0x314>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	7d1b      	ldrb	r3, [r3, #20]
 800f47a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f47e:	b2da      	uxtb	r2, r3
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f484:	697b      	ldr	r3, [r7, #20]
 800f486:	7858      	ldrb	r0, [r3, #1]
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f48e:	2301      	movs	r3, #1
 800f490:	69ba      	ldr	r2, [r7, #24]
 800f492:	f7fd fe37 	bl	800d104 <disk_read>
 800f496:	4603      	mov	r3, r0
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d009      	beq.n	800f4b0 <f_read+0x286>
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	2201      	movs	r2, #1
 800f4a0:	755a      	strb	r2, [r3, #21]
 800f4a2:	697b      	ldr	r3, [r7, #20]
 800f4a4:	2101      	movs	r1, #1
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	f7fd ffa1 	bl	800d3ee <unlock_fs>
 800f4ac:	2301      	movs	r3, #1
 800f4ae:	e046      	b.n	800f53e <f_read+0x314>
			}
#endif
			fp->sect = sect;
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	69ba      	ldr	r2, [r7, #24]
 800f4b4:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f4b6:	697b      	ldr	r3, [r7, #20]
 800f4b8:	899b      	ldrh	r3, [r3, #12]
 800f4ba:	4618      	mov	r0, r3
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	699b      	ldr	r3, [r3, #24]
 800f4c0:	697a      	ldr	r2, [r7, #20]
 800f4c2:	8992      	ldrh	r2, [r2, #12]
 800f4c4:	fbb3 f1f2 	udiv	r1, r3, r2
 800f4c8:	fb01 f202 	mul.w	r2, r1, r2
 800f4cc:	1a9b      	subs	r3, r3, r2
 800f4ce:	1ac3      	subs	r3, r0, r3
 800f4d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800f4d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	d901      	bls.n	800f4de <f_read+0x2b4>
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	699b      	ldr	r3, [r3, #24]
 800f4e8:	697a      	ldr	r2, [r7, #20]
 800f4ea:	8992      	ldrh	r2, [r2, #12]
 800f4ec:	fbb3 f0f2 	udiv	r0, r3, r2
 800f4f0:	fb00 f202 	mul.w	r2, r0, r2
 800f4f4:	1a9b      	subs	r3, r3, r2
 800f4f6:	440b      	add	r3, r1
 800f4f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f4fa:	4619      	mov	r1, r3
 800f4fc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f4fe:	f7fd fee2 	bl	800d2c6 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f506:	4413      	add	r3, r2
 800f508:	627b      	str	r3, [r7, #36]	@ 0x24
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	699a      	ldr	r2, [r3, #24]
 800f50e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f510:	441a      	add	r2, r3
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	619a      	str	r2, [r3, #24]
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	681a      	ldr	r2, [r3, #0]
 800f51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f51c:	441a      	add	r2, r3
 800f51e:	683b      	ldr	r3, [r7, #0]
 800f520:	601a      	str	r2, [r3, #0]
 800f522:	687a      	ldr	r2, [r7, #4]
 800f524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f526:	1ad3      	subs	r3, r2, r3
 800f528:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	f47f aec3 	bne.w	800f2b8 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800f532:	697b      	ldr	r3, [r7, #20]
 800f534:	2100      	movs	r1, #0
 800f536:	4618      	mov	r0, r3
 800f538:	f7fd ff59 	bl	800d3ee <unlock_fs>
 800f53c:	2300      	movs	r3, #0
}
 800f53e:	4618      	mov	r0, r3
 800f540:	3738      	adds	r7, #56	@ 0x38
 800f542:	46bd      	mov	sp, r7
 800f544:	bd80      	pop	{r7, pc}

0800f546 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f546:	b580      	push	{r7, lr}
 800f548:	b08c      	sub	sp, #48	@ 0x30
 800f54a:	af00      	add	r7, sp, #0
 800f54c:	60f8      	str	r0, [r7, #12]
 800f54e:	60b9      	str	r1, [r7, #8]
 800f550:	607a      	str	r2, [r7, #4]
 800f552:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800f554:	68bb      	ldr	r3, [r7, #8]
 800f556:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	2200      	movs	r2, #0
 800f55c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	f107 0210 	add.w	r2, r7, #16
 800f564:	4611      	mov	r1, r2
 800f566:	4618      	mov	r0, r3
 800f568:	f7ff fbe4 	bl	800ed34 <validate>
 800f56c:	4603      	mov	r3, r0
 800f56e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f572:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f576:	2b00      	cmp	r3, #0
 800f578:	d107      	bne.n	800f58a <f_write+0x44>
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	7d5b      	ldrb	r3, [r3, #21]
 800f57e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f582:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f586:	2b00      	cmp	r3, #0
 800f588:	d009      	beq.n	800f59e <f_write+0x58>
 800f58a:	693b      	ldr	r3, [r7, #16]
 800f58c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f590:	4611      	mov	r1, r2
 800f592:	4618      	mov	r0, r3
 800f594:	f7fd ff2b 	bl	800d3ee <unlock_fs>
 800f598:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f59c:	e192      	b.n	800f8c4 <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	7d1b      	ldrb	r3, [r3, #20]
 800f5a2:	f003 0302 	and.w	r3, r3, #2
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d106      	bne.n	800f5b8 <f_write+0x72>
 800f5aa:	693b      	ldr	r3, [r7, #16]
 800f5ac:	2107      	movs	r1, #7
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	f7fd ff1d 	bl	800d3ee <unlock_fs>
 800f5b4:	2307      	movs	r3, #7
 800f5b6:	e185      	b.n	800f8c4 <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	699a      	ldr	r2, [r3, #24]
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	441a      	add	r2, r3
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	699b      	ldr	r3, [r3, #24]
 800f5c4:	429a      	cmp	r2, r3
 800f5c6:	f080 816a 	bcs.w	800f89e <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	699b      	ldr	r3, [r3, #24]
 800f5ce:	43db      	mvns	r3, r3
 800f5d0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800f5d2:	e164      	b.n	800f89e <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	699b      	ldr	r3, [r3, #24]
 800f5d8:	693a      	ldr	r2, [r7, #16]
 800f5da:	8992      	ldrh	r2, [r2, #12]
 800f5dc:	fbb3 f1f2 	udiv	r1, r3, r2
 800f5e0:	fb01 f202 	mul.w	r2, r1, r2
 800f5e4:	1a9b      	subs	r3, r3, r2
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	f040 810f 	bne.w	800f80a <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	699b      	ldr	r3, [r3, #24]
 800f5f0:	693a      	ldr	r2, [r7, #16]
 800f5f2:	8992      	ldrh	r2, [r2, #12]
 800f5f4:	fbb3 f3f2 	udiv	r3, r3, r2
 800f5f8:	693a      	ldr	r2, [r7, #16]
 800f5fa:	8952      	ldrh	r2, [r2, #10]
 800f5fc:	3a01      	subs	r2, #1
 800f5fe:	4013      	ands	r3, r2
 800f600:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800f602:	69bb      	ldr	r3, [r7, #24]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d14d      	bne.n	800f6a4 <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	699b      	ldr	r3, [r3, #24]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d10c      	bne.n	800f62a <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	689b      	ldr	r3, [r3, #8]
 800f614:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800f616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d11a      	bne.n	800f652 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	2100      	movs	r1, #0
 800f620:	4618      	mov	r0, r3
 800f622:	f7fe fbbe 	bl	800dda2 <create_chain>
 800f626:	62b8      	str	r0, [r7, #40]	@ 0x28
 800f628:	e013      	b.n	800f652 <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d007      	beq.n	800f642 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	699b      	ldr	r3, [r3, #24]
 800f636:	4619      	mov	r1, r3
 800f638:	68f8      	ldr	r0, [r7, #12]
 800f63a:	f7fe fc4a 	bl	800ded2 <clmt_clust>
 800f63e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800f640:	e007      	b.n	800f652 <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f642:	68fa      	ldr	r2, [r7, #12]
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	69db      	ldr	r3, [r3, #28]
 800f648:	4619      	mov	r1, r3
 800f64a:	4610      	mov	r0, r2
 800f64c:	f7fe fba9 	bl	800dda2 <create_chain>
 800f650:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f654:	2b00      	cmp	r3, #0
 800f656:	f000 8127 	beq.w	800f8a8 <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f65a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f65c:	2b01      	cmp	r3, #1
 800f65e:	d109      	bne.n	800f674 <f_write+0x12e>
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	2202      	movs	r2, #2
 800f664:	755a      	strb	r2, [r3, #21]
 800f666:	693b      	ldr	r3, [r7, #16]
 800f668:	2102      	movs	r1, #2
 800f66a:	4618      	mov	r0, r3
 800f66c:	f7fd febf 	bl	800d3ee <unlock_fs>
 800f670:	2302      	movs	r3, #2
 800f672:	e127      	b.n	800f8c4 <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f67a:	d109      	bne.n	800f690 <f_write+0x14a>
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	2201      	movs	r2, #1
 800f680:	755a      	strb	r2, [r3, #21]
 800f682:	693b      	ldr	r3, [r7, #16]
 800f684:	2101      	movs	r1, #1
 800f686:	4618      	mov	r0, r3
 800f688:	f7fd feb1 	bl	800d3ee <unlock_fs>
 800f68c:	2301      	movs	r3, #1
 800f68e:	e119      	b.n	800f8c4 <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f694:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	689b      	ldr	r3, [r3, #8]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d102      	bne.n	800f6a4 <f_write+0x15e>
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f6a2:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	7d1b      	ldrb	r3, [r3, #20]
 800f6a8:	b25b      	sxtb	r3, r3
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	da1d      	bge.n	800f6ea <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f6ae:	693b      	ldr	r3, [r7, #16]
 800f6b0:	7858      	ldrb	r0, [r3, #1]
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	6a1a      	ldr	r2, [r3, #32]
 800f6bc:	2301      	movs	r3, #1
 800f6be:	f7fd fd41 	bl	800d144 <disk_write>
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d009      	beq.n	800f6dc <f_write+0x196>
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	2201      	movs	r2, #1
 800f6cc:	755a      	strb	r2, [r3, #21]
 800f6ce:	693b      	ldr	r3, [r7, #16]
 800f6d0:	2101      	movs	r1, #1
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f7fd fe8b 	bl	800d3ee <unlock_fs>
 800f6d8:	2301      	movs	r3, #1
 800f6da:	e0f3      	b.n	800f8c4 <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	7d1b      	ldrb	r3, [r3, #20]
 800f6e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f6e4:	b2da      	uxtb	r2, r3
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f6ea:	693a      	ldr	r2, [r7, #16]
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	69db      	ldr	r3, [r3, #28]
 800f6f0:	4619      	mov	r1, r3
 800f6f2:	4610      	mov	r0, r2
 800f6f4:	f7fe f8e4 	bl	800d8c0 <clust2sect>
 800f6f8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f6fa:	697b      	ldr	r3, [r7, #20]
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d109      	bne.n	800f714 <f_write+0x1ce>
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	2202      	movs	r2, #2
 800f704:	755a      	strb	r2, [r3, #21]
 800f706:	693b      	ldr	r3, [r7, #16]
 800f708:	2102      	movs	r1, #2
 800f70a:	4618      	mov	r0, r3
 800f70c:	f7fd fe6f 	bl	800d3ee <unlock_fs>
 800f710:	2302      	movs	r3, #2
 800f712:	e0d7      	b.n	800f8c4 <f_write+0x37e>
			sect += csect;
 800f714:	697a      	ldr	r2, [r7, #20]
 800f716:	69bb      	ldr	r3, [r7, #24]
 800f718:	4413      	add	r3, r2
 800f71a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	899b      	ldrh	r3, [r3, #12]
 800f720:	461a      	mov	r2, r3
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	fbb3 f3f2 	udiv	r3, r3, r2
 800f728:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f72a:	6a3b      	ldr	r3, [r7, #32]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d048      	beq.n	800f7c2 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f730:	69ba      	ldr	r2, [r7, #24]
 800f732:	6a3b      	ldr	r3, [r7, #32]
 800f734:	4413      	add	r3, r2
 800f736:	693a      	ldr	r2, [r7, #16]
 800f738:	8952      	ldrh	r2, [r2, #10]
 800f73a:	4293      	cmp	r3, r2
 800f73c:	d905      	bls.n	800f74a <f_write+0x204>
					cc = fs->csize - csect;
 800f73e:	693b      	ldr	r3, [r7, #16]
 800f740:	895b      	ldrh	r3, [r3, #10]
 800f742:	461a      	mov	r2, r3
 800f744:	69bb      	ldr	r3, [r7, #24]
 800f746:	1ad3      	subs	r3, r2, r3
 800f748:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f74a:	693b      	ldr	r3, [r7, #16]
 800f74c:	7858      	ldrb	r0, [r3, #1]
 800f74e:	6a3b      	ldr	r3, [r7, #32]
 800f750:	697a      	ldr	r2, [r7, #20]
 800f752:	69f9      	ldr	r1, [r7, #28]
 800f754:	f7fd fcf6 	bl	800d144 <disk_write>
 800f758:	4603      	mov	r3, r0
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d009      	beq.n	800f772 <f_write+0x22c>
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	2201      	movs	r2, #1
 800f762:	755a      	strb	r2, [r3, #21]
 800f764:	693b      	ldr	r3, [r7, #16]
 800f766:	2101      	movs	r1, #1
 800f768:	4618      	mov	r0, r3
 800f76a:	f7fd fe40 	bl	800d3ee <unlock_fs>
 800f76e:	2301      	movs	r3, #1
 800f770:	e0a8      	b.n	800f8c4 <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	6a1a      	ldr	r2, [r3, #32]
 800f776:	697b      	ldr	r3, [r7, #20]
 800f778:	1ad3      	subs	r3, r2, r3
 800f77a:	6a3a      	ldr	r2, [r7, #32]
 800f77c:	429a      	cmp	r2, r3
 800f77e:	d918      	bls.n	800f7b2 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	6a1a      	ldr	r2, [r3, #32]
 800f78a:	697b      	ldr	r3, [r7, #20]
 800f78c:	1ad3      	subs	r3, r2, r3
 800f78e:	693a      	ldr	r2, [r7, #16]
 800f790:	8992      	ldrh	r2, [r2, #12]
 800f792:	fb02 f303 	mul.w	r3, r2, r3
 800f796:	69fa      	ldr	r2, [r7, #28]
 800f798:	18d1      	adds	r1, r2, r3
 800f79a:	693b      	ldr	r3, [r7, #16]
 800f79c:	899b      	ldrh	r3, [r3, #12]
 800f79e:	461a      	mov	r2, r3
 800f7a0:	f7fd fd91 	bl	800d2c6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	7d1b      	ldrb	r3, [r3, #20]
 800f7a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f7ac:	b2da      	uxtb	r2, r3
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	899b      	ldrh	r3, [r3, #12]
 800f7b6:	461a      	mov	r2, r3
 800f7b8:	6a3b      	ldr	r3, [r7, #32]
 800f7ba:	fb02 f303 	mul.w	r3, r2, r3
 800f7be:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800f7c0:	e050      	b.n	800f864 <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	6a1b      	ldr	r3, [r3, #32]
 800f7c6:	697a      	ldr	r2, [r7, #20]
 800f7c8:	429a      	cmp	r2, r3
 800f7ca:	d01b      	beq.n	800f804 <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	699a      	ldr	r2, [r3, #24]
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f7d4:	429a      	cmp	r2, r3
 800f7d6:	d215      	bcs.n	800f804 <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800f7d8:	693b      	ldr	r3, [r7, #16]
 800f7da:	7858      	ldrb	r0, [r3, #1]
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f7e2:	2301      	movs	r3, #1
 800f7e4:	697a      	ldr	r2, [r7, #20]
 800f7e6:	f7fd fc8d 	bl	800d104 <disk_read>
 800f7ea:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d009      	beq.n	800f804 <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	2201      	movs	r2, #1
 800f7f4:	755a      	strb	r2, [r3, #21]
 800f7f6:	693b      	ldr	r3, [r7, #16]
 800f7f8:	2101      	movs	r1, #1
 800f7fa:	4618      	mov	r0, r3
 800f7fc:	f7fd fdf7 	bl	800d3ee <unlock_fs>
 800f800:	2301      	movs	r3, #1
 800f802:	e05f      	b.n	800f8c4 <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	697a      	ldr	r2, [r7, #20]
 800f808:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f80a:	693b      	ldr	r3, [r7, #16]
 800f80c:	899b      	ldrh	r3, [r3, #12]
 800f80e:	4618      	mov	r0, r3
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	699b      	ldr	r3, [r3, #24]
 800f814:	693a      	ldr	r2, [r7, #16]
 800f816:	8992      	ldrh	r2, [r2, #12]
 800f818:	fbb3 f1f2 	udiv	r1, r3, r2
 800f81c:	fb01 f202 	mul.w	r2, r1, r2
 800f820:	1a9b      	subs	r3, r3, r2
 800f822:	1ac3      	subs	r3, r0, r3
 800f824:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800f826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	429a      	cmp	r2, r3
 800f82c:	d901      	bls.n	800f832 <f_write+0x2ec>
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	699b      	ldr	r3, [r3, #24]
 800f83c:	693a      	ldr	r2, [r7, #16]
 800f83e:	8992      	ldrh	r2, [r2, #12]
 800f840:	fbb3 f0f2 	udiv	r0, r3, r2
 800f844:	fb00 f202 	mul.w	r2, r0, r2
 800f848:	1a9b      	subs	r3, r3, r2
 800f84a:	440b      	add	r3, r1
 800f84c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f84e:	69f9      	ldr	r1, [r7, #28]
 800f850:	4618      	mov	r0, r3
 800f852:	f7fd fd38 	bl	800d2c6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	7d1b      	ldrb	r3, [r3, #20]
 800f85a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800f85e:	b2da      	uxtb	r2, r3
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800f864:	69fa      	ldr	r2, [r7, #28]
 800f866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f868:	4413      	add	r3, r2
 800f86a:	61fb      	str	r3, [r7, #28]
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	699a      	ldr	r2, [r3, #24]
 800f870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f872:	441a      	add	r2, r3
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	619a      	str	r2, [r3, #24]
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	68da      	ldr	r2, [r3, #12]
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	699b      	ldr	r3, [r3, #24]
 800f880:	429a      	cmp	r2, r3
 800f882:	bf38      	it	cc
 800f884:	461a      	movcc	r2, r3
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	60da      	str	r2, [r3, #12]
 800f88a:	683b      	ldr	r3, [r7, #0]
 800f88c:	681a      	ldr	r2, [r3, #0]
 800f88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f890:	441a      	add	r2, r3
 800f892:	683b      	ldr	r3, [r7, #0]
 800f894:	601a      	str	r2, [r3, #0]
 800f896:	687a      	ldr	r2, [r7, #4]
 800f898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f89a:	1ad3      	subs	r3, r2, r3
 800f89c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	f47f ae97 	bne.w	800f5d4 <f_write+0x8e>
 800f8a6:	e000      	b.n	800f8aa <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f8a8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	7d1b      	ldrb	r3, [r3, #20]
 800f8ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8b2:	b2da      	uxtb	r2, r3
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800f8b8:	693b      	ldr	r3, [r7, #16]
 800f8ba:	2100      	movs	r1, #0
 800f8bc:	4618      	mov	r0, r3
 800f8be:	f7fd fd96 	bl	800d3ee <unlock_fs>
 800f8c2:	2300      	movs	r3, #0
}
 800f8c4:	4618      	mov	r0, r3
 800f8c6:	3730      	adds	r7, #48	@ 0x30
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	bd80      	pop	{r7, pc}

0800f8cc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b086      	sub	sp, #24
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	f107 0208 	add.w	r2, r7, #8
 800f8da:	4611      	mov	r1, r2
 800f8dc:	4618      	mov	r0, r3
 800f8de:	f7ff fa29 	bl	800ed34 <validate>
 800f8e2:	4603      	mov	r3, r0
 800f8e4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f8e6:	7dfb      	ldrb	r3, [r7, #23]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d16d      	bne.n	800f9c8 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	7d1b      	ldrb	r3, [r3, #20]
 800f8f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d067      	beq.n	800f9c8 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	7d1b      	ldrb	r3, [r3, #20]
 800f8fc:	b25b      	sxtb	r3, r3
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	da1a      	bge.n	800f938 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f902:	68bb      	ldr	r3, [r7, #8]
 800f904:	7858      	ldrb	r0, [r3, #1]
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6a1a      	ldr	r2, [r3, #32]
 800f910:	2301      	movs	r3, #1
 800f912:	f7fd fc17 	bl	800d144 <disk_write>
 800f916:	4603      	mov	r3, r0
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d006      	beq.n	800f92a <f_sync+0x5e>
 800f91c:	68bb      	ldr	r3, [r7, #8]
 800f91e:	2101      	movs	r1, #1
 800f920:	4618      	mov	r0, r3
 800f922:	f7fd fd64 	bl	800d3ee <unlock_fs>
 800f926:	2301      	movs	r3, #1
 800f928:	e055      	b.n	800f9d6 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	7d1b      	ldrb	r3, [r3, #20]
 800f92e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f932:	b2da      	uxtb	r2, r3
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f938:	f7fc fe42 	bl	800c5c0 <get_fattime>
 800f93c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f93e:	68ba      	ldr	r2, [r7, #8]
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f944:	4619      	mov	r1, r3
 800f946:	4610      	mov	r0, r2
 800f948:	f7fd ff1c 	bl	800d784 <move_window>
 800f94c:	4603      	mov	r3, r0
 800f94e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f950:	7dfb      	ldrb	r3, [r7, #23]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d138      	bne.n	800f9c8 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f95a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	330b      	adds	r3, #11
 800f960:	781a      	ldrb	r2, [r3, #0]
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	330b      	adds	r3, #11
 800f966:	f042 0220 	orr.w	r2, r2, #32
 800f96a:	b2d2      	uxtb	r2, r2
 800f96c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	6818      	ldr	r0, [r3, #0]
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	689b      	ldr	r3, [r3, #8]
 800f976:	461a      	mov	r2, r3
 800f978:	68f9      	ldr	r1, [r7, #12]
 800f97a:	f7fe fca7 	bl	800e2cc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	f103 021c 	add.w	r2, r3, #28
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	68db      	ldr	r3, [r3, #12]
 800f988:	4619      	mov	r1, r3
 800f98a:	4610      	mov	r0, r2
 800f98c:	f7fd fc6f 	bl	800d26e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	3316      	adds	r3, #22
 800f994:	6939      	ldr	r1, [r7, #16]
 800f996:	4618      	mov	r0, r3
 800f998:	f7fd fc69 	bl	800d26e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	3312      	adds	r3, #18
 800f9a0:	2100      	movs	r1, #0
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	f7fd fc48 	bl	800d238 <st_word>
					fs->wflag = 1;
 800f9a8:	68bb      	ldr	r3, [r7, #8]
 800f9aa:	2201      	movs	r2, #1
 800f9ac:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f9ae:	68bb      	ldr	r3, [r7, #8]
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	f7fd ff15 	bl	800d7e0 <sync_fs>
 800f9b6:	4603      	mov	r3, r0
 800f9b8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	7d1b      	ldrb	r3, [r3, #20]
 800f9be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9c2:	b2da      	uxtb	r2, r3
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f9c8:	68bb      	ldr	r3, [r7, #8]
 800f9ca:	7dfa      	ldrb	r2, [r7, #23]
 800f9cc:	4611      	mov	r1, r2
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f7fd fd0d 	bl	800d3ee <unlock_fs>
 800f9d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800f9d6:	4618      	mov	r0, r3
 800f9d8:	3718      	adds	r7, #24
 800f9da:	46bd      	mov	sp, r7
 800f9dc:	bd80      	pop	{r7, pc}

0800f9de <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f9de:	b580      	push	{r7, lr}
 800f9e0:	b084      	sub	sp, #16
 800f9e2:	af00      	add	r7, sp, #0
 800f9e4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f7ff ff70 	bl	800f8cc <f_sync>
 800f9ec:	4603      	mov	r3, r0
 800f9ee:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f9f0:	7bfb      	ldrb	r3, [r7, #15]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d11d      	bne.n	800fa32 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	f107 0208 	add.w	r2, r7, #8
 800f9fc:	4611      	mov	r1, r2
 800f9fe:	4618      	mov	r0, r3
 800fa00:	f7ff f998 	bl	800ed34 <validate>
 800fa04:	4603      	mov	r3, r0
 800fa06:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fa08:	7bfb      	ldrb	r3, [r7, #15]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d111      	bne.n	800fa32 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	691b      	ldr	r3, [r3, #16]
 800fa12:	4618      	mov	r0, r3
 800fa14:	f7fd fe12 	bl	800d63c <dec_lock>
 800fa18:	4603      	mov	r3, r0
 800fa1a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800fa1c:	7bfb      	ldrb	r3, [r7, #15]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d102      	bne.n	800fa28 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	2200      	movs	r2, #0
 800fa26:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800fa28:	68bb      	ldr	r3, [r7, #8]
 800fa2a:	2100      	movs	r1, #0
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	f7fd fcde 	bl	800d3ee <unlock_fs>
#endif
		}
	}
	return res;
 800fa32:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa34:	4618      	mov	r0, r3
 800fa36:	3710      	adds	r7, #16
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	bd80      	pop	{r7, pc}

0800fa3c <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b090      	sub	sp, #64	@ 0x40
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
 800fa44:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	f107 0208 	add.w	r2, r7, #8
 800fa4c:	4611      	mov	r1, r2
 800fa4e:	4618      	mov	r0, r3
 800fa50:	f7ff f970 	bl	800ed34 <validate>
 800fa54:	4603      	mov	r3, r0
 800fa56:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800fa5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d103      	bne.n	800fa6a <f_lseek+0x2e>
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	7d5b      	ldrb	r3, [r3, #21]
 800fa66:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800fa6a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d009      	beq.n	800fa86 <f_lseek+0x4a>
 800fa72:	68bb      	ldr	r3, [r7, #8]
 800fa74:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800fa78:	4611      	mov	r1, r2
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	f7fd fcb7 	bl	800d3ee <unlock_fs>
 800fa80:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fa84:	e244      	b.n	800ff10 <f_lseek+0x4d4>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	f000 80f2 	beq.w	800fc74 <f_lseek+0x238>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa96:	d164      	bne.n	800fb62 <f_lseek+0x126>
			tbl = fp->cltbl;
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa9c:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800fa9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faa0:	1d1a      	adds	r2, r3, #4
 800faa2:	627a      	str	r2, [r7, #36]	@ 0x24
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	617b      	str	r3, [r7, #20]
 800faa8:	2302      	movs	r3, #2
 800faaa:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	689b      	ldr	r3, [r3, #8]
 800fab0:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800fab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d044      	beq.n	800fb42 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800fab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faba:	613b      	str	r3, [r7, #16]
 800fabc:	2300      	movs	r3, #0
 800fabe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fac2:	3302      	adds	r3, #2
 800fac4:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800fac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fac8:	60fb      	str	r3, [r7, #12]
 800faca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800facc:	3301      	adds	r3, #1
 800face:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fad4:	4618      	mov	r0, r3
 800fad6:	f7fd ff12 	bl	800d8fe <get_fat>
 800fada:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800fadc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fade:	2b01      	cmp	r3, #1
 800fae0:	d809      	bhi.n	800faf6 <f_lseek+0xba>
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	2202      	movs	r2, #2
 800fae6:	755a      	strb	r2, [r3, #21]
 800fae8:	68bb      	ldr	r3, [r7, #8]
 800faea:	2102      	movs	r1, #2
 800faec:	4618      	mov	r0, r3
 800faee:	f7fd fc7e 	bl	800d3ee <unlock_fs>
 800faf2:	2302      	movs	r3, #2
 800faf4:	e20c      	b.n	800ff10 <f_lseek+0x4d4>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800faf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fafc:	d109      	bne.n	800fb12 <f_lseek+0xd6>
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2201      	movs	r2, #1
 800fb02:	755a      	strb	r2, [r3, #21]
 800fb04:	68bb      	ldr	r3, [r7, #8]
 800fb06:	2101      	movs	r1, #1
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f7fd fc70 	bl	800d3ee <unlock_fs>
 800fb0e:	2301      	movs	r3, #1
 800fb10:	e1fe      	b.n	800ff10 <f_lseek+0x4d4>
					} while (cl == pcl + 1);
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	3301      	adds	r3, #1
 800fb16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb18:	429a      	cmp	r2, r3
 800fb1a:	d0d4      	beq.n	800fac6 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800fb1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb1e:	697b      	ldr	r3, [r7, #20]
 800fb20:	429a      	cmp	r2, r3
 800fb22:	d809      	bhi.n	800fb38 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800fb24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb26:	1d1a      	adds	r2, r3, #4
 800fb28:	627a      	str	r2, [r7, #36]	@ 0x24
 800fb2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fb2c:	601a      	str	r2, [r3, #0]
 800fb2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb30:	1d1a      	adds	r2, r3, #4
 800fb32:	627a      	str	r2, [r7, #36]	@ 0x24
 800fb34:	693a      	ldr	r2, [r7, #16]
 800fb36:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800fb38:	68bb      	ldr	r3, [r7, #8]
 800fb3a:	69db      	ldr	r3, [r3, #28]
 800fb3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb3e:	429a      	cmp	r2, r3
 800fb40:	d3ba      	bcc.n	800fab8 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb48:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800fb4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb4c:	697b      	ldr	r3, [r7, #20]
 800fb4e:	429a      	cmp	r2, r3
 800fb50:	d803      	bhi.n	800fb5a <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800fb52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb54:	2200      	movs	r2, #0
 800fb56:	601a      	str	r2, [r3, #0]
 800fb58:	e1d1      	b.n	800fefe <f_lseek+0x4c2>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800fb5a:	2311      	movs	r3, #17
 800fb5c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800fb60:	e1cd      	b.n	800fefe <f_lseek+0x4c2>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	68db      	ldr	r3, [r3, #12]
 800fb66:	683a      	ldr	r2, [r7, #0]
 800fb68:	429a      	cmp	r2, r3
 800fb6a:	d902      	bls.n	800fb72 <f_lseek+0x136>
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	68db      	ldr	r3, [r3, #12]
 800fb70:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	683a      	ldr	r2, [r7, #0]
 800fb76:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	f000 81bf 	beq.w	800fefe <f_lseek+0x4c2>
				fp->clust = clmt_clust(fp, ofs - 1);
 800fb80:	683b      	ldr	r3, [r7, #0]
 800fb82:	3b01      	subs	r3, #1
 800fb84:	4619      	mov	r1, r3
 800fb86:	6878      	ldr	r0, [r7, #4]
 800fb88:	f7fe f9a3 	bl	800ded2 <clmt_clust>
 800fb8c:	4602      	mov	r2, r0
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800fb92:	68ba      	ldr	r2, [r7, #8]
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	69db      	ldr	r3, [r3, #28]
 800fb98:	4619      	mov	r1, r3
 800fb9a:	4610      	mov	r0, r2
 800fb9c:	f7fd fe90 	bl	800d8c0 <clust2sect>
 800fba0:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800fba2:	69bb      	ldr	r3, [r7, #24]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d109      	bne.n	800fbbc <f_lseek+0x180>
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	2202      	movs	r2, #2
 800fbac:	755a      	strb	r2, [r3, #21]
 800fbae:	68bb      	ldr	r3, [r7, #8]
 800fbb0:	2102      	movs	r1, #2
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	f7fd fc1b 	bl	800d3ee <unlock_fs>
 800fbb8:	2302      	movs	r3, #2
 800fbba:	e1a9      	b.n	800ff10 <f_lseek+0x4d4>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800fbbc:	683b      	ldr	r3, [r7, #0]
 800fbbe:	3b01      	subs	r3, #1
 800fbc0:	68ba      	ldr	r2, [r7, #8]
 800fbc2:	8992      	ldrh	r2, [r2, #12]
 800fbc4:	fbb3 f3f2 	udiv	r3, r3, r2
 800fbc8:	68ba      	ldr	r2, [r7, #8]
 800fbca:	8952      	ldrh	r2, [r2, #10]
 800fbcc:	3a01      	subs	r2, #1
 800fbce:	4013      	ands	r3, r2
 800fbd0:	69ba      	ldr	r2, [r7, #24]
 800fbd2:	4413      	add	r3, r2
 800fbd4:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	699b      	ldr	r3, [r3, #24]
 800fbda:	68ba      	ldr	r2, [r7, #8]
 800fbdc:	8992      	ldrh	r2, [r2, #12]
 800fbde:	fbb3 f1f2 	udiv	r1, r3, r2
 800fbe2:	fb01 f202 	mul.w	r2, r1, r2
 800fbe6:	1a9b      	subs	r3, r3, r2
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	f000 8188 	beq.w	800fefe <f_lseek+0x4c2>
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	6a1b      	ldr	r3, [r3, #32]
 800fbf2:	69ba      	ldr	r2, [r7, #24]
 800fbf4:	429a      	cmp	r2, r3
 800fbf6:	f000 8182 	beq.w	800fefe <f_lseek+0x4c2>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	7d1b      	ldrb	r3, [r3, #20]
 800fbfe:	b25b      	sxtb	r3, r3
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	da1d      	bge.n	800fc40 <f_lseek+0x204>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fc04:	68bb      	ldr	r3, [r7, #8]
 800fc06:	7858      	ldrb	r0, [r3, #1]
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	6a1a      	ldr	r2, [r3, #32]
 800fc12:	2301      	movs	r3, #1
 800fc14:	f7fd fa96 	bl	800d144 <disk_write>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d009      	beq.n	800fc32 <f_lseek+0x1f6>
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	2201      	movs	r2, #1
 800fc22:	755a      	strb	r2, [r3, #21]
 800fc24:	68bb      	ldr	r3, [r7, #8]
 800fc26:	2101      	movs	r1, #1
 800fc28:	4618      	mov	r0, r3
 800fc2a:	f7fd fbe0 	bl	800d3ee <unlock_fs>
 800fc2e:	2301      	movs	r3, #1
 800fc30:	e16e      	b.n	800ff10 <f_lseek+0x4d4>
						fp->flag &= (BYTE)~FA_DIRTY;
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	7d1b      	ldrb	r3, [r3, #20]
 800fc36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fc3a:	b2da      	uxtb	r2, r3
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800fc40:	68bb      	ldr	r3, [r7, #8]
 800fc42:	7858      	ldrb	r0, [r3, #1]
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fc4a:	2301      	movs	r3, #1
 800fc4c:	69ba      	ldr	r2, [r7, #24]
 800fc4e:	f7fd fa59 	bl	800d104 <disk_read>
 800fc52:	4603      	mov	r3, r0
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d009      	beq.n	800fc6c <f_lseek+0x230>
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	2201      	movs	r2, #1
 800fc5c:	755a      	strb	r2, [r3, #21]
 800fc5e:	68bb      	ldr	r3, [r7, #8]
 800fc60:	2101      	movs	r1, #1
 800fc62:	4618      	mov	r0, r3
 800fc64:	f7fd fbc3 	bl	800d3ee <unlock_fs>
 800fc68:	2301      	movs	r3, #1
 800fc6a:	e151      	b.n	800ff10 <f_lseek+0x4d4>
#endif
					fp->sect = dsc;
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	69ba      	ldr	r2, [r7, #24]
 800fc70:	621a      	str	r2, [r3, #32]
 800fc72:	e144      	b.n	800fefe <f_lseek+0x4c2>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	68db      	ldr	r3, [r3, #12]
 800fc78:	683a      	ldr	r2, [r7, #0]
 800fc7a:	429a      	cmp	r2, r3
 800fc7c:	d908      	bls.n	800fc90 <f_lseek+0x254>
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	7d1b      	ldrb	r3, [r3, #20]
 800fc82:	f003 0302 	and.w	r3, r3, #2
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d102      	bne.n	800fc90 <f_lseek+0x254>
			ofs = fp->obj.objsize;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	68db      	ldr	r3, [r3, #12]
 800fc8e:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	699b      	ldr	r3, [r3, #24]
 800fc94:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800fc96:	2300      	movs	r3, #0
 800fc98:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc9e:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800fca0:	683b      	ldr	r3, [r7, #0]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	f000 80ce 	beq.w	800fe44 <f_lseek+0x408>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800fca8:	68bb      	ldr	r3, [r7, #8]
 800fcaa:	895b      	ldrh	r3, [r3, #10]
 800fcac:	461a      	mov	r2, r3
 800fcae:	68bb      	ldr	r3, [r7, #8]
 800fcb0:	899b      	ldrh	r3, [r3, #12]
 800fcb2:	fb02 f303 	mul.w	r3, r2, r3
 800fcb6:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800fcb8:	6a3b      	ldr	r3, [r7, #32]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d01b      	beq.n	800fcf6 <f_lseek+0x2ba>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800fcbe:	683b      	ldr	r3, [r7, #0]
 800fcc0:	1e5a      	subs	r2, r3, #1
 800fcc2:	69fb      	ldr	r3, [r7, #28]
 800fcc4:	fbb2 f2f3 	udiv	r2, r2, r3
 800fcc8:	6a3b      	ldr	r3, [r7, #32]
 800fcca:	1e59      	subs	r1, r3, #1
 800fccc:	69fb      	ldr	r3, [r7, #28]
 800fcce:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800fcd2:	429a      	cmp	r2, r3
 800fcd4:	d30f      	bcc.n	800fcf6 <f_lseek+0x2ba>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800fcd6:	6a3b      	ldr	r3, [r7, #32]
 800fcd8:	1e5a      	subs	r2, r3, #1
 800fcda:	69fb      	ldr	r3, [r7, #28]
 800fcdc:	425b      	negs	r3, r3
 800fcde:	401a      	ands	r2, r3
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	699b      	ldr	r3, [r3, #24]
 800fce8:	683a      	ldr	r2, [r7, #0]
 800fcea:	1ad3      	subs	r3, r2, r3
 800fcec:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	69db      	ldr	r3, [r3, #28]
 800fcf2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fcf4:	e02c      	b.n	800fd50 <f_lseek+0x314>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	689b      	ldr	r3, [r3, #8]
 800fcfa:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800fcfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d123      	bne.n	800fd4a <f_lseek+0x30e>
					clst = create_chain(&fp->obj, 0);
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	2100      	movs	r1, #0
 800fd06:	4618      	mov	r0, r3
 800fd08:	f7fe f84b 	bl	800dda2 <create_chain>
 800fd0c:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800fd0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd10:	2b01      	cmp	r3, #1
 800fd12:	d109      	bne.n	800fd28 <f_lseek+0x2ec>
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	2202      	movs	r2, #2
 800fd18:	755a      	strb	r2, [r3, #21]
 800fd1a:	68bb      	ldr	r3, [r7, #8]
 800fd1c:	2102      	movs	r1, #2
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f7fd fb65 	bl	800d3ee <unlock_fs>
 800fd24:	2302      	movs	r3, #2
 800fd26:	e0f3      	b.n	800ff10 <f_lseek+0x4d4>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800fd28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd2e:	d109      	bne.n	800fd44 <f_lseek+0x308>
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	2201      	movs	r2, #1
 800fd34:	755a      	strb	r2, [r3, #21]
 800fd36:	68bb      	ldr	r3, [r7, #8]
 800fd38:	2101      	movs	r1, #1
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	f7fd fb57 	bl	800d3ee <unlock_fs>
 800fd40:	2301      	movs	r3, #1
 800fd42:	e0e5      	b.n	800ff10 <f_lseek+0x4d4>
					fp->obj.sclust = clst;
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fd48:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fd4e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800fd50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d076      	beq.n	800fe44 <f_lseek+0x408>
				while (ofs > bcs) {						/* Cluster following loop */
 800fd56:	e044      	b.n	800fde2 <f_lseek+0x3a6>
					ofs -= bcs; fp->fptr += bcs;
 800fd58:	683a      	ldr	r2, [r7, #0]
 800fd5a:	69fb      	ldr	r3, [r7, #28]
 800fd5c:	1ad3      	subs	r3, r2, r3
 800fd5e:	603b      	str	r3, [r7, #0]
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	699a      	ldr	r2, [r3, #24]
 800fd64:	69fb      	ldr	r3, [r7, #28]
 800fd66:	441a      	add	r2, r3
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	7d1b      	ldrb	r3, [r3, #20]
 800fd70:	f003 0302 	and.w	r3, r3, #2
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d00b      	beq.n	800fd90 <f_lseek+0x354>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	f7fe f810 	bl	800dda2 <create_chain>
 800fd82:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800fd84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d108      	bne.n	800fd9c <f_lseek+0x360>
							ofs = 0; break;
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	603b      	str	r3, [r7, #0]
 800fd8e:	e02c      	b.n	800fdea <f_lseek+0x3ae>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800fd94:	4618      	mov	r0, r3
 800fd96:	f7fd fdb2 	bl	800d8fe <get_fat>
 800fd9a:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800fd9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fda2:	d109      	bne.n	800fdb8 <f_lseek+0x37c>
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	2201      	movs	r2, #1
 800fda8:	755a      	strb	r2, [r3, #21]
 800fdaa:	68bb      	ldr	r3, [r7, #8]
 800fdac:	2101      	movs	r1, #1
 800fdae:	4618      	mov	r0, r3
 800fdb0:	f7fd fb1d 	bl	800d3ee <unlock_fs>
 800fdb4:	2301      	movs	r3, #1
 800fdb6:	e0ab      	b.n	800ff10 <f_lseek+0x4d4>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800fdb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdba:	2b01      	cmp	r3, #1
 800fdbc:	d904      	bls.n	800fdc8 <f_lseek+0x38c>
 800fdbe:	68bb      	ldr	r3, [r7, #8]
 800fdc0:	69db      	ldr	r3, [r3, #28]
 800fdc2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fdc4:	429a      	cmp	r2, r3
 800fdc6:	d309      	bcc.n	800fddc <f_lseek+0x3a0>
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	2202      	movs	r2, #2
 800fdcc:	755a      	strb	r2, [r3, #21]
 800fdce:	68bb      	ldr	r3, [r7, #8]
 800fdd0:	2102      	movs	r1, #2
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	f7fd fb0b 	bl	800d3ee <unlock_fs>
 800fdd8:	2302      	movs	r3, #2
 800fdda:	e099      	b.n	800ff10 <f_lseek+0x4d4>
					fp->clust = clst;
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fde0:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800fde2:	683a      	ldr	r2, [r7, #0]
 800fde4:	69fb      	ldr	r3, [r7, #28]
 800fde6:	429a      	cmp	r2, r3
 800fde8:	d8b6      	bhi.n	800fd58 <f_lseek+0x31c>
				}
				fp->fptr += ofs;
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	699a      	ldr	r2, [r3, #24]
 800fdee:	683b      	ldr	r3, [r7, #0]
 800fdf0:	441a      	add	r2, r3
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800fdf6:	68bb      	ldr	r3, [r7, #8]
 800fdf8:	899b      	ldrh	r3, [r3, #12]
 800fdfa:	461a      	mov	r2, r3
 800fdfc:	683b      	ldr	r3, [r7, #0]
 800fdfe:	fbb3 f1f2 	udiv	r1, r3, r2
 800fe02:	fb01 f202 	mul.w	r2, r1, r2
 800fe06:	1a9b      	subs	r3, r3, r2
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d01b      	beq.n	800fe44 <f_lseek+0x408>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800fe0c:	68bb      	ldr	r3, [r7, #8]
 800fe0e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800fe10:	4618      	mov	r0, r3
 800fe12:	f7fd fd55 	bl	800d8c0 <clust2sect>
 800fe16:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800fe18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d109      	bne.n	800fe32 <f_lseek+0x3f6>
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	2202      	movs	r2, #2
 800fe22:	755a      	strb	r2, [r3, #21]
 800fe24:	68bb      	ldr	r3, [r7, #8]
 800fe26:	2102      	movs	r1, #2
 800fe28:	4618      	mov	r0, r3
 800fe2a:	f7fd fae0 	bl	800d3ee <unlock_fs>
 800fe2e:	2302      	movs	r3, #2
 800fe30:	e06e      	b.n	800ff10 <f_lseek+0x4d4>
					nsect += (DWORD)(ofs / SS(fs));
 800fe32:	68bb      	ldr	r3, [r7, #8]
 800fe34:	899b      	ldrh	r3, [r3, #12]
 800fe36:	461a      	mov	r2, r3
 800fe38:	683b      	ldr	r3, [r7, #0]
 800fe3a:	fbb3 f3f2 	udiv	r3, r3, r2
 800fe3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fe40:	4413      	add	r3, r2
 800fe42:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	699a      	ldr	r2, [r3, #24]
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	68db      	ldr	r3, [r3, #12]
 800fe4c:	429a      	cmp	r2, r3
 800fe4e:	d90a      	bls.n	800fe66 <f_lseek+0x42a>
			fp->obj.objsize = fp->fptr;
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	699a      	ldr	r2, [r3, #24]
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	7d1b      	ldrb	r3, [r3, #20]
 800fe5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe60:	b2da      	uxtb	r2, r3
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	699b      	ldr	r3, [r3, #24]
 800fe6a:	68ba      	ldr	r2, [r7, #8]
 800fe6c:	8992      	ldrh	r2, [r2, #12]
 800fe6e:	fbb3 f1f2 	udiv	r1, r3, r2
 800fe72:	fb01 f202 	mul.w	r2, r1, r2
 800fe76:	1a9b      	subs	r3, r3, r2
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d040      	beq.n	800fefe <f_lseek+0x4c2>
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	6a1b      	ldr	r3, [r3, #32]
 800fe80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fe82:	429a      	cmp	r2, r3
 800fe84:	d03b      	beq.n	800fefe <f_lseek+0x4c2>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	7d1b      	ldrb	r3, [r3, #20]
 800fe8a:	b25b      	sxtb	r3, r3
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	da1d      	bge.n	800fecc <f_lseek+0x490>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fe90:	68bb      	ldr	r3, [r7, #8]
 800fe92:	7858      	ldrb	r0, [r3, #1]
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	6a1a      	ldr	r2, [r3, #32]
 800fe9e:	2301      	movs	r3, #1
 800fea0:	f7fd f950 	bl	800d144 <disk_write>
 800fea4:	4603      	mov	r3, r0
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d009      	beq.n	800febe <f_lseek+0x482>
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	2201      	movs	r2, #1
 800feae:	755a      	strb	r2, [r3, #21]
 800feb0:	68bb      	ldr	r3, [r7, #8]
 800feb2:	2101      	movs	r1, #1
 800feb4:	4618      	mov	r0, r3
 800feb6:	f7fd fa9a 	bl	800d3ee <unlock_fs>
 800feba:	2301      	movs	r3, #1
 800febc:	e028      	b.n	800ff10 <f_lseek+0x4d4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	7d1b      	ldrb	r3, [r3, #20]
 800fec2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fec6:	b2da      	uxtb	r2, r3
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800fecc:	68bb      	ldr	r3, [r7, #8]
 800fece:	7858      	ldrb	r0, [r3, #1]
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fed6:	2301      	movs	r3, #1
 800fed8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800feda:	f7fd f913 	bl	800d104 <disk_read>
 800fede:	4603      	mov	r3, r0
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d009      	beq.n	800fef8 <f_lseek+0x4bc>
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	2201      	movs	r2, #1
 800fee8:	755a      	strb	r2, [r3, #21]
 800feea:	68bb      	ldr	r3, [r7, #8]
 800feec:	2101      	movs	r1, #1
 800feee:	4618      	mov	r0, r3
 800fef0:	f7fd fa7d 	bl	800d3ee <unlock_fs>
 800fef4:	2301      	movs	r3, #1
 800fef6:	e00b      	b.n	800ff10 <f_lseek+0x4d4>
#endif
			fp->sect = nsect;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fefc:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800fefe:	68bb      	ldr	r3, [r7, #8]
 800ff00:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ff04:	4611      	mov	r1, r2
 800ff06:	4618      	mov	r0, r3
 800ff08:	f7fd fa71 	bl	800d3ee <unlock_fs>
 800ff0c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	3740      	adds	r7, #64	@ 0x40
 800ff14:	46bd      	mov	sp, r7
 800ff16:	bd80      	pop	{r7, pc}

0800ff18 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b090      	sub	sp, #64	@ 0x40
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	6078      	str	r0, [r7, #4]
 800ff20:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800ff22:	f107 010c 	add.w	r1, r7, #12
 800ff26:	1d3b      	adds	r3, r7, #4
 800ff28:	2200      	movs	r2, #0
 800ff2a:	4618      	mov	r0, r3
 800ff2c:	f7fe fc7a 	bl	800e824 <find_volume>
 800ff30:	4603      	mov	r3, r0
 800ff32:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) {
 800ff36:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d11f      	bne.n	800ff7e <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ff3e:	687a      	ldr	r2, [r7, #4]
 800ff40:	f107 030c 	add.w	r3, r7, #12
 800ff44:	4611      	mov	r1, r2
 800ff46:	4618      	mov	r0, r3
 800ff48:	f7fe fb5c 	bl	800e604 <follow_path>
 800ff4c:	4603      	mov	r3, r0
 800ff4e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (res == FR_OK) {				/* Follow completed */
 800ff52:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d111      	bne.n	800ff7e <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800ff5a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ff5e:	b25b      	sxtb	r3, r3
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	da03      	bge.n	800ff6c <f_stat+0x54>
				res = FR_INVALID_NAME;
 800ff64:	2306      	movs	r3, #6
 800ff66:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ff6a:	e008      	b.n	800ff7e <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800ff6c:	683b      	ldr	r3, [r7, #0]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d005      	beq.n	800ff7e <f_stat+0x66>
 800ff72:	f107 030c 	add.w	r3, r7, #12
 800ff76:	6839      	ldr	r1, [r7, #0]
 800ff78:	4618      	mov	r0, r3
 800ff7a:	f7fe fa4e 	bl	800e41a <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ff84:	4611      	mov	r1, r2
 800ff86:	4618      	mov	r0, r3
 800ff88:	f7fd fa31 	bl	800d3ee <unlock_fs>
 800ff8c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800ff90:	4618      	mov	r0, r3
 800ff92:	3740      	adds	r7, #64	@ 0x40
 800ff94:	46bd      	mov	sp, r7
 800ff96:	bd80      	pop	{r7, pc}

0800ff98 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b092      	sub	sp, #72	@ 0x48
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	60f8      	str	r0, [r7, #12]
 800ffa0:	60b9      	str	r1, [r7, #8]
 800ffa2:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800ffa4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800ffa8:	f107 030c 	add.w	r3, r7, #12
 800ffac:	2200      	movs	r2, #0
 800ffae:	4618      	mov	r0, r3
 800ffb0:	f7fe fc38 	bl	800e824 <find_volume>
 800ffb4:	4603      	mov	r3, r0
 800ffb6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800ffba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	f040 8099 	bne.w	80100f6 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800ffc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800ffca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffcc:	699a      	ldr	r2, [r3, #24]
 800ffce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffd0:	69db      	ldr	r3, [r3, #28]
 800ffd2:	3b02      	subs	r3, #2
 800ffd4:	429a      	cmp	r2, r3
 800ffd6:	d804      	bhi.n	800ffe2 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800ffd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffda:	699a      	ldr	r2, [r3, #24]
 800ffdc:	68bb      	ldr	r3, [r7, #8]
 800ffde:	601a      	str	r2, [r3, #0]
 800ffe0:	e089      	b.n	80100f6 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800ffe2:	2300      	movs	r3, #0
 800ffe4:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800ffe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffe8:	781b      	ldrb	r3, [r3, #0]
 800ffea:	2b01      	cmp	r3, #1
 800ffec:	d128      	bne.n	8010040 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800ffee:	2302      	movs	r3, #2
 800fff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fff4:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800fff6:	f107 0314 	add.w	r3, r7, #20
 800fffa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fffc:	4618      	mov	r0, r3
 800fffe:	f7fd fc7e 	bl	800d8fe <get_fat>
 8010002:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8010004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010006:	f1b3 3fff 	cmp.w	r3, #4294967295
 801000a:	d103      	bne.n	8010014 <f_getfree+0x7c>
 801000c:	2301      	movs	r3, #1
 801000e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010012:	e063      	b.n	80100dc <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8010014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010016:	2b01      	cmp	r3, #1
 8010018:	d103      	bne.n	8010022 <f_getfree+0x8a>
 801001a:	2302      	movs	r3, #2
 801001c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010020:	e05c      	b.n	80100dc <f_getfree+0x144>
					if (stat == 0) nfree++;
 8010022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010024:	2b00      	cmp	r3, #0
 8010026:	d102      	bne.n	801002e <f_getfree+0x96>
 8010028:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801002a:	3301      	adds	r3, #1
 801002c:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 801002e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010030:	3301      	adds	r3, #1
 8010032:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010036:	69db      	ldr	r3, [r3, #28]
 8010038:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801003a:	429a      	cmp	r2, r3
 801003c:	d3db      	bcc.n	800fff6 <f_getfree+0x5e>
 801003e:	e04d      	b.n	80100dc <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8010040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010042:	69db      	ldr	r3, [r3, #28]
 8010044:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801004a:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 801004c:	2300      	movs	r3, #0
 801004e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010050:	2300      	movs	r3, #0
 8010052:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8010054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010056:	2b00      	cmp	r3, #0
 8010058:	d113      	bne.n	8010082 <f_getfree+0xea>
							res = move_window(fs, sect++);
 801005a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801005c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801005e:	1c5a      	adds	r2, r3, #1
 8010060:	63ba      	str	r2, [r7, #56]	@ 0x38
 8010062:	4619      	mov	r1, r3
 8010064:	f7fd fb8e 	bl	800d784 <move_window>
 8010068:	4603      	mov	r3, r0
 801006a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 801006e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010072:	2b00      	cmp	r3, #0
 8010074:	d131      	bne.n	80100da <f_getfree+0x142>
							p = fs->win;
 8010076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010078:	3338      	adds	r3, #56	@ 0x38
 801007a:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 801007c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801007e:	899b      	ldrh	r3, [r3, #12]
 8010080:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8010082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010084:	781b      	ldrb	r3, [r3, #0]
 8010086:	2b02      	cmp	r3, #2
 8010088:	d10f      	bne.n	80100aa <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 801008a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801008c:	f7fd f898 	bl	800d1c0 <ld_word>
 8010090:	4603      	mov	r3, r0
 8010092:	2b00      	cmp	r3, #0
 8010094:	d102      	bne.n	801009c <f_getfree+0x104>
 8010096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010098:	3301      	adds	r3, #1
 801009a:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 801009c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801009e:	3302      	adds	r3, #2
 80100a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80100a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100a4:	3b02      	subs	r3, #2
 80100a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80100a8:	e010      	b.n	80100cc <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80100aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80100ac:	f7fd f8a1 	bl	800d1f2 <ld_dword>
 80100b0:	4603      	mov	r3, r0
 80100b2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d102      	bne.n	80100c0 <f_getfree+0x128>
 80100ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80100bc:	3301      	adds	r3, #1
 80100be:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 80100c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100c2:	3304      	adds	r3, #4
 80100c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80100c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100c8:	3b04      	subs	r3, #4
 80100ca:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 80100cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100ce:	3b01      	subs	r3, #1
 80100d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80100d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d1bd      	bne.n	8010054 <f_getfree+0xbc>
 80100d8:	e000      	b.n	80100dc <f_getfree+0x144>
							if (res != FR_OK) break;
 80100da:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80100dc:	68bb      	ldr	r3, [r7, #8]
 80100de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80100e0:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80100e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80100e6:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80100e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100ea:	791a      	ldrb	r2, [r3, #4]
 80100ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100ee:	f042 0201 	orr.w	r2, r2, #1
 80100f2:	b2d2      	uxtb	r2, r2
 80100f4:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80100f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100f8:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80100fc:	4611      	mov	r1, r2
 80100fe:	4618      	mov	r0, r3
 8010100:	f7fd f975 	bl	800d3ee <unlock_fs>
 8010104:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8010108:	4618      	mov	r0, r3
 801010a:	3748      	adds	r7, #72	@ 0x48
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}

08010110 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8010110:	b590      	push	{r4, r7, lr}
 8010112:	b09d      	sub	sp, #116	@ 0x74
 8010114:	af00      	add	r7, sp, #0
 8010116:	60f8      	str	r0, [r7, #12]
 8010118:	607a      	str	r2, [r7, #4]
 801011a:	603b      	str	r3, [r7, #0]
 801011c:	460b      	mov	r3, r1
 801011e:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8010120:	2301      	movs	r3, #1
 8010122:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8010124:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010128:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 801012a:	f107 030c 	add.w	r3, r7, #12
 801012e:	4618      	mov	r0, r3
 8010130:	f7fe fade 	bl	800e6f0 <get_ldnumber>
 8010134:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010138:	2b00      	cmp	r3, #0
 801013a:	da02      	bge.n	8010142 <f_mkfs+0x32>
 801013c:	230b      	movs	r3, #11
 801013e:	f000 bc31 	b.w	80109a4 <f_mkfs+0x894>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8010142:	4aa5      	ldr	r2, [pc, #660]	@ (80103d8 <f_mkfs+0x2c8>)
 8010144:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d005      	beq.n	801015a <f_mkfs+0x4a>
 801014e:	4aa2      	ldr	r2, [pc, #648]	@ (80103d8 <f_mkfs+0x2c8>)
 8010150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010156:	2200      	movs	r2, #0
 8010158:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 801015a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801015c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8010160:	2300      	movs	r3, #0
 8010162:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8010166:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801016a:	4618      	mov	r0, r3
 801016c:	f7fc ffa4 	bl	800d0b8 <disk_initialize>
 8010170:	4603      	mov	r3, r0
 8010172:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8010176:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 801017a:	f003 0301 	and.w	r3, r3, #1
 801017e:	2b00      	cmp	r3, #0
 8010180:	d002      	beq.n	8010188 <f_mkfs+0x78>
 8010182:	2303      	movs	r3, #3
 8010184:	f000 bc0e 	b.w	80109a4 <f_mkfs+0x894>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8010188:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 801018c:	f003 0304 	and.w	r3, r3, #4
 8010190:	2b00      	cmp	r3, #0
 8010192:	d002      	beq.n	801019a <f_mkfs+0x8a>
 8010194:	230a      	movs	r3, #10
 8010196:	f000 bc05 	b.w	80109a4 <f_mkfs+0x894>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 801019a:	f107 0214 	add.w	r2, r7, #20
 801019e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80101a2:	2103      	movs	r1, #3
 80101a4:	4618      	mov	r0, r3
 80101a6:	f7fc ffed 	bl	800d184 <disk_ioctl>
 80101aa:	4603      	mov	r3, r0
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d10c      	bne.n	80101ca <f_mkfs+0xba>
 80101b0:	697b      	ldr	r3, [r7, #20]
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d009      	beq.n	80101ca <f_mkfs+0xba>
 80101b6:	697b      	ldr	r3, [r7, #20]
 80101b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101bc:	d805      	bhi.n	80101ca <f_mkfs+0xba>
 80101be:	697b      	ldr	r3, [r7, #20]
 80101c0:	1e5a      	subs	r2, r3, #1
 80101c2:	697b      	ldr	r3, [r7, #20]
 80101c4:	4013      	ands	r3, r2
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d001      	beq.n	80101ce <f_mkfs+0xbe>
 80101ca:	2301      	movs	r3, #1
 80101cc:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
 80101ce:	f107 021a 	add.w	r2, r7, #26
 80101d2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80101d6:	2102      	movs	r1, #2
 80101d8:	4618      	mov	r0, r3
 80101da:	f7fc ffd3 	bl	800d184 <disk_ioctl>
 80101de:	4603      	mov	r3, r0
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d001      	beq.n	80101e8 <f_mkfs+0xd8>
 80101e4:	2301      	movs	r3, #1
 80101e6:	e3dd      	b.n	80109a4 <f_mkfs+0x894>
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
 80101e8:	8b7b      	ldrh	r3, [r7, #26]
 80101ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80101ee:	d80a      	bhi.n	8010206 <f_mkfs+0xf6>
 80101f0:	8b7b      	ldrh	r3, [r7, #26]
 80101f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80101f6:	d306      	bcc.n	8010206 <f_mkfs+0xf6>
 80101f8:	8b7b      	ldrh	r3, [r7, #26]
 80101fa:	461a      	mov	r2, r3
 80101fc:	8b7b      	ldrh	r3, [r7, #26]
 80101fe:	3b01      	subs	r3, #1
 8010200:	4013      	ands	r3, r2
 8010202:	2b00      	cmp	r3, #0
 8010204:	d001      	beq.n	801020a <f_mkfs+0xfa>
 8010206:	2301      	movs	r3, #1
 8010208:	e3cc      	b.n	80109a4 <f_mkfs+0x894>
#else
	ss = _MAX_SS;
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d004      	beq.n	801021a <f_mkfs+0x10a>
 8010210:	8b7b      	ldrh	r3, [r7, #26]
 8010212:	461a      	mov	r2, r3
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	4293      	cmp	r3, r2
 8010218:	d309      	bcc.n	801022e <f_mkfs+0x11e>
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010220:	d805      	bhi.n	801022e <f_mkfs+0x11e>
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	1e5a      	subs	r2, r3, #1
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	4013      	ands	r3, r2
 801022a:	2b00      	cmp	r3, #0
 801022c:	d001      	beq.n	8010232 <f_mkfs+0x122>
 801022e:	2313      	movs	r3, #19
 8010230:	e3b8      	b.n	80109a4 <f_mkfs+0x894>
	au /= ss;	/* Cluster size in unit of sector */
 8010232:	8b7b      	ldrh	r3, [r7, #26]
 8010234:	461a      	mov	r2, r3
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	fbb3 f3f2 	udiv	r3, r3, r2
 801023c:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 801023e:	683b      	ldr	r3, [r7, #0]
 8010240:	637b      	str	r3, [r7, #52]	@ 0x34
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8010242:	8b7b      	ldrh	r3, [r7, #26]
 8010244:	461a      	mov	r2, r3
 8010246:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801024a:	fbb3 f3f2 	udiv	r3, r3, r2
 801024e:	633b      	str	r3, [r7, #48]	@ 0x30
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8010250:	8b7b      	ldrh	r3, [r7, #26]
 8010252:	461a      	mov	r2, r3
 8010254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010256:	fb02 f303 	mul.w	r3, r2, r3
 801025a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (!szb_buf) return FR_MKFS_ABORTED;
 801025c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801025e:	2b00      	cmp	r3, #0
 8010260:	d101      	bne.n	8010266 <f_mkfs+0x156>
 8010262:	230e      	movs	r3, #14
 8010264:	e39e      	b.n	80109a4 <f_mkfs+0x894>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8010266:	f107 0210 	add.w	r2, r7, #16
 801026a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801026e:	2101      	movs	r1, #1
 8010270:	4618      	mov	r0, r3
 8010272:	f7fc ff87 	bl	800d184 <disk_ioctl>
 8010276:	4603      	mov	r3, r0
 8010278:	2b00      	cmp	r3, #0
 801027a:	d001      	beq.n	8010280 <f_mkfs+0x170>
 801027c:	2301      	movs	r3, #1
 801027e:	e391      	b.n	80109a4 <f_mkfs+0x894>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 8010280:	7afb      	ldrb	r3, [r7, #11]
 8010282:	f003 0308 	and.w	r3, r3, #8
 8010286:	2b00      	cmp	r3, #0
 8010288:	d001      	beq.n	801028e <f_mkfs+0x17e>
 801028a:	2300      	movs	r3, #0
 801028c:	e000      	b.n	8010290 <f_mkfs+0x180>
 801028e:	233f      	movs	r3, #63	@ 0x3f
 8010290:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 8010292:	693b      	ldr	r3, [r7, #16]
 8010294:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010296:	429a      	cmp	r2, r3
 8010298:	d901      	bls.n	801029e <f_mkfs+0x18e>
 801029a:	230e      	movs	r3, #14
 801029c:	e382      	b.n	80109a4 <f_mkfs+0x894>
		sz_vol -= b_vol;						/* Volume size */
 801029e:	693a      	ldr	r2, [r7, #16]
 80102a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102a2:	1ad3      	subs	r3, r2, r3
 80102a4:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 80102a6:	693b      	ldr	r3, [r7, #16]
 80102a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80102aa:	d801      	bhi.n	80102b0 <f_mkfs+0x1a0>
 80102ac:	230e      	movs	r3, #14
 80102ae:	e379      	b.n	80109a4 <f_mkfs+0x894>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	2b80      	cmp	r3, #128	@ 0x80
 80102b4:	d901      	bls.n	80102ba <f_mkfs+0x1aa>
 80102b6:	2313      	movs	r3, #19
 80102b8:	e374      	b.n	80109a4 <f_mkfs+0x894>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 80102ba:	7afb      	ldrb	r3, [r7, #11]
 80102bc:	f003 0302 	and.w	r3, r3, #2
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d00d      	beq.n	80102e0 <f_mkfs+0x1d0>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 80102c4:	7afb      	ldrb	r3, [r7, #11]
 80102c6:	f003 0307 	and.w	r3, r3, #7
 80102ca:	2b02      	cmp	r3, #2
 80102cc:	d004      	beq.n	80102d8 <f_mkfs+0x1c8>
 80102ce:	7afb      	ldrb	r3, [r7, #11]
 80102d0:	f003 0301 	and.w	r3, r3, #1
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d103      	bne.n	80102e0 <f_mkfs+0x1d0>
				fmt = FS_FAT32; break;
 80102d8:	2303      	movs	r3, #3
 80102da:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80102de:	e009      	b.n	80102f4 <f_mkfs+0x1e4>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 80102e0:	7afb      	ldrb	r3, [r7, #11]
 80102e2:	f003 0301 	and.w	r3, r3, #1
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d101      	bne.n	80102ee <f_mkfs+0x1de>
 80102ea:	2313      	movs	r3, #19
 80102ec:	e35a      	b.n	80109a4 <f_mkfs+0x894>
		fmt = FS_FAT16;
 80102ee:	2302      	movs	r3, #2
 80102f0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 80102f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80102fc:	2b03      	cmp	r3, #3
 80102fe:	d13c      	bne.n	801037a <f_mkfs+0x26a>
				if (!pau) {	/* au auto-selection */
 8010300:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010302:	2b00      	cmp	r3, #0
 8010304:	d11b      	bne.n	801033e <f_mkfs+0x22e>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 8010306:	693b      	ldr	r3, [r7, #16]
 8010308:	0c5b      	lsrs	r3, r3, #17
 801030a:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 801030c:	2300      	movs	r3, #0
 801030e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010310:	2301      	movs	r3, #1
 8010312:	653b      	str	r3, [r7, #80]	@ 0x50
 8010314:	e005      	b.n	8010322 <f_mkfs+0x212>
 8010316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010318:	3301      	adds	r3, #1
 801031a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801031c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801031e:	005b      	lsls	r3, r3, #1
 8010320:	653b      	str	r3, [r7, #80]	@ 0x50
 8010322:	4a2e      	ldr	r2, [pc, #184]	@ (80103dc <f_mkfs+0x2cc>)
 8010324:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010326:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801032a:	2b00      	cmp	r3, #0
 801032c:	d007      	beq.n	801033e <f_mkfs+0x22e>
 801032e:	4a2b      	ldr	r2, [pc, #172]	@ (80103dc <f_mkfs+0x2cc>)
 8010330:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010332:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010336:	461a      	mov	r2, r3
 8010338:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801033a:	4293      	cmp	r3, r2
 801033c:	d2eb      	bcs.n	8010316 <f_mkfs+0x206>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 801033e:	693a      	ldr	r2, [r7, #16]
 8010340:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010342:	fbb2 f3f3 	udiv	r3, r2, r3
 8010346:	627b      	str	r3, [r7, #36]	@ 0x24
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 8010348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801034a:	3302      	adds	r3, #2
 801034c:	009b      	lsls	r3, r3, #2
 801034e:	8b7a      	ldrh	r2, [r7, #26]
 8010350:	4413      	add	r3, r2
 8010352:	3b01      	subs	r3, #1
 8010354:	8b7a      	ldrh	r2, [r7, #26]
 8010356:	fbb3 f3f2 	udiv	r3, r3, r2
 801035a:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 801035c:	2320      	movs	r3, #32
 801035e:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 8010360:	2300      	movs	r3, #0
 8010362:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8010364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010366:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801036a:	4293      	cmp	r3, r2
 801036c:	d903      	bls.n	8010376 <f_mkfs+0x266>
 801036e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010370:	4a1b      	ldr	r2, [pc, #108]	@ (80103e0 <f_mkfs+0x2d0>)
 8010372:	4293      	cmp	r3, r2
 8010374:	d954      	bls.n	8010420 <f_mkfs+0x310>
 8010376:	230e      	movs	r3, #14
 8010378:	e314      	b.n	80109a4 <f_mkfs+0x894>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 801037a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801037c:	2b00      	cmp	r3, #0
 801037e:	d11b      	bne.n	80103b8 <f_mkfs+0x2a8>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 8010380:	693b      	ldr	r3, [r7, #16]
 8010382:	0b1b      	lsrs	r3, r3, #12
 8010384:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8010386:	2300      	movs	r3, #0
 8010388:	64bb      	str	r3, [r7, #72]	@ 0x48
 801038a:	2301      	movs	r3, #1
 801038c:	653b      	str	r3, [r7, #80]	@ 0x50
 801038e:	e005      	b.n	801039c <f_mkfs+0x28c>
 8010390:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010392:	3301      	adds	r3, #1
 8010394:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010396:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010398:	005b      	lsls	r3, r3, #1
 801039a:	653b      	str	r3, [r7, #80]	@ 0x50
 801039c:	4a11      	ldr	r2, [pc, #68]	@ (80103e4 <f_mkfs+0x2d4>)
 801039e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80103a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d007      	beq.n	80103b8 <f_mkfs+0x2a8>
 80103a8:	4a0e      	ldr	r2, [pc, #56]	@ (80103e4 <f_mkfs+0x2d4>)
 80103aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80103ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80103b0:	461a      	mov	r2, r3
 80103b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80103b4:	4293      	cmp	r3, r2
 80103b6:	d2eb      	bcs.n	8010390 <f_mkfs+0x280>
				}
				n_clst = sz_vol / pau;
 80103b8:	693a      	ldr	r2, [r7, #16]
 80103ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80103bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80103c0:	627b      	str	r3, [r7, #36]	@ 0x24
				if (n_clst > MAX_FAT12) {
 80103c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103c4:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80103c8:	4293      	cmp	r3, r2
 80103ca:	d90d      	bls.n	80103e8 <f_mkfs+0x2d8>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 80103cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103ce:	3302      	adds	r3, #2
 80103d0:	005b      	lsls	r3, r3, #1
 80103d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80103d4:	e013      	b.n	80103fe <f_mkfs+0x2ee>
 80103d6:	bf00      	nop
 80103d8:	2000ae84 	.word	0x2000ae84
 80103dc:	08022634 	.word	0x08022634
 80103e0:	0ffffff5 	.word	0x0ffffff5
 80103e4:	08022644 	.word	0x08022644
				} else {
					fmt = FS_FAT12;
 80103e8:	2301      	movs	r3, #1
 80103ea:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 80103ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80103f0:	4613      	mov	r3, r2
 80103f2:	005b      	lsls	r3, r3, #1
 80103f4:	4413      	add	r3, r2
 80103f6:	3301      	adds	r3, #1
 80103f8:	085b      	lsrs	r3, r3, #1
 80103fa:	3303      	adds	r3, #3
 80103fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 80103fe:	8b7b      	ldrh	r3, [r7, #26]
 8010400:	461a      	mov	r2, r3
 8010402:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010404:	4413      	add	r3, r2
 8010406:	3b01      	subs	r3, #1
 8010408:	8b7a      	ldrh	r2, [r7, #26]
 801040a:	fbb3 f3f2 	udiv	r3, r3, r2
 801040e:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 8010410:	2301      	movs	r3, #1
 8010412:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8010414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010416:	015b      	lsls	r3, r3, #5
 8010418:	8b7a      	ldrh	r2, [r7, #26]
 801041a:	fbb3 f3f2 	udiv	r3, r3, r2
 801041e:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 8010420:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010422:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010424:	4413      	add	r3, r2
 8010426:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 8010428:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801042a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801042c:	fb03 f202 	mul.w	r2, r3, r2
 8010430:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010432:	4413      	add	r3, r2
 8010434:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010436:	4413      	add	r3, r2
 8010438:	623b      	str	r3, [r7, #32]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 801043a:	697a      	ldr	r2, [r7, #20]
 801043c:	6a3b      	ldr	r3, [r7, #32]
 801043e:	4413      	add	r3, r2
 8010440:	1e5a      	subs	r2, r3, #1
 8010442:	697b      	ldr	r3, [r7, #20]
 8010444:	425b      	negs	r3, r3
 8010446:	401a      	ands	r2, r3
 8010448:	6a3b      	ldr	r3, [r7, #32]
 801044a:	1ad3      	subs	r3, r2, r3
 801044c:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 801044e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010452:	2b03      	cmp	r3, #3
 8010454:	d108      	bne.n	8010468 <f_mkfs+0x358>
				sz_rsv += n; b_fat += n;
 8010456:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010458:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801045a:	4413      	add	r3, r2
 801045c:	657b      	str	r3, [r7, #84]	@ 0x54
 801045e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010460:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010462:	4413      	add	r3, r2
 8010464:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010466:	e006      	b.n	8010476 <f_mkfs+0x366>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8010468:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801046a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801046c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010470:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010472:	4413      	add	r3, r2
 8010474:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8010476:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010478:	011a      	lsls	r2, r3, #4
 801047a:	6a3b      	ldr	r3, [r7, #32]
 801047c:	441a      	add	r2, r3
 801047e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010480:	1ad2      	subs	r2, r2, r3
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	429a      	cmp	r2, r3
 8010486:	d901      	bls.n	801048c <f_mkfs+0x37c>
 8010488:	230e      	movs	r3, #14
 801048a:	e28b      	b.n	80109a4 <f_mkfs+0x894>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 801048c:	693a      	ldr	r2, [r7, #16]
 801048e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010490:	1ad2      	subs	r2, r2, r3
 8010492:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010494:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010496:	fb01 f303 	mul.w	r3, r1, r3
 801049a:	1ad2      	subs	r2, r2, r3
 801049c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801049e:	1ad2      	subs	r2, r2, r3
 80104a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80104a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80104a6:	627b      	str	r3, [r7, #36]	@ 0x24
			if (fmt == FS_FAT32) {
 80104a8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80104ac:	2b03      	cmp	r3, #3
 80104ae:	d10f      	bne.n	80104d0 <f_mkfs+0x3c0>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 80104b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104b2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80104b6:	4293      	cmp	r3, r2
 80104b8:	d80a      	bhi.n	80104d0 <f_mkfs+0x3c0>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d105      	bne.n	80104cc <f_mkfs+0x3bc>
 80104c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80104c2:	085b      	lsrs	r3, r3, #1
 80104c4:	607b      	str	r3, [r7, #4]
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d144      	bne.n	8010556 <f_mkfs+0x446>
					return FR_MKFS_ABORTED;
 80104cc:	230e      	movs	r3, #14
 80104ce:	e269      	b.n	80109a4 <f_mkfs+0x894>
				}
			}
			if (fmt == FS_FAT16) {
 80104d0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80104d4:	2b02      	cmp	r3, #2
 80104d6:	d133      	bne.n	8010540 <f_mkfs+0x430>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 80104d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104da:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80104de:	4293      	cmp	r3, r2
 80104e0:	d91e      	bls.n	8010520 <f_mkfs+0x410>
					if (!au && (pau * 2) <= 64) {
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d107      	bne.n	80104f8 <f_mkfs+0x3e8>
 80104e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80104ea:	005b      	lsls	r3, r3, #1
 80104ec:	2b40      	cmp	r3, #64	@ 0x40
 80104ee:	d803      	bhi.n	80104f8 <f_mkfs+0x3e8>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 80104f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80104f2:	005b      	lsls	r3, r3, #1
 80104f4:	607b      	str	r3, [r7, #4]
 80104f6:	e033      	b.n	8010560 <f_mkfs+0x450>
					}
					if ((opt & FM_FAT32)) {
 80104f8:	7afb      	ldrb	r3, [r7, #11]
 80104fa:	f003 0302 	and.w	r3, r3, #2
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d003      	beq.n	801050a <f_mkfs+0x3fa>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8010502:	2303      	movs	r3, #3
 8010504:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8010508:	e02a      	b.n	8010560 <f_mkfs+0x450>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d105      	bne.n	801051c <f_mkfs+0x40c>
 8010510:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010512:	005b      	lsls	r3, r3, #1
 8010514:	607b      	str	r3, [r7, #4]
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	2b80      	cmp	r3, #128	@ 0x80
 801051a:	d91e      	bls.n	801055a <f_mkfs+0x44a>
					return FR_MKFS_ABORTED;
 801051c:	230e      	movs	r3, #14
 801051e:	e241      	b.n	80109a4 <f_mkfs+0x894>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8010520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010522:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8010526:	4293      	cmp	r3, r2
 8010528:	d80a      	bhi.n	8010540 <f_mkfs+0x430>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	2b00      	cmp	r3, #0
 801052e:	d105      	bne.n	801053c <f_mkfs+0x42c>
 8010530:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010532:	005b      	lsls	r3, r3, #1
 8010534:	607b      	str	r3, [r7, #4]
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	2b80      	cmp	r3, #128	@ 0x80
 801053a:	d910      	bls.n	801055e <f_mkfs+0x44e>
					return FR_MKFS_ABORTED;
 801053c:	230e      	movs	r3, #14
 801053e:	e231      	b.n	80109a4 <f_mkfs+0x894>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8010540:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010544:	2b01      	cmp	r3, #1
 8010546:	d10c      	bne.n	8010562 <f_mkfs+0x452>
 8010548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801054a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801054e:	4293      	cmp	r3, r2
 8010550:	d907      	bls.n	8010562 <f_mkfs+0x452>
 8010552:	230e      	movs	r3, #14
 8010554:	e226      	b.n	80109a4 <f_mkfs+0x894>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8010556:	bf00      	nop
 8010558:	e6cc      	b.n	80102f4 <f_mkfs+0x1e4>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801055a:	bf00      	nop
 801055c:	e6ca      	b.n	80102f4 <f_mkfs+0x1e4>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801055e:	bf00      	nop
			pau = au;
 8010560:	e6c8      	b.n	80102f4 <f_mkfs+0x1e4>

			/* Ok, it is the valid cluster configuration */
			break;
 8010562:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8010564:	8b7b      	ldrh	r3, [r7, #26]
 8010566:	461a      	mov	r2, r3
 8010568:	2100      	movs	r1, #0
 801056a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801056c:	f7fc fecc 	bl	800d308 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8010570:	220b      	movs	r2, #11
 8010572:	49b3      	ldr	r1, [pc, #716]	@ (8010840 <f_mkfs+0x730>)
 8010574:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010576:	f7fc fea6 	bl	800d2c6 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 801057a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801057c:	330b      	adds	r3, #11
 801057e:	8b7a      	ldrh	r2, [r7, #26]
 8010580:	4611      	mov	r1, r2
 8010582:	4618      	mov	r0, r3
 8010584:	f7fc fe58 	bl	800d238 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8010588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801058a:	330d      	adds	r3, #13
 801058c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801058e:	b2d2      	uxtb	r2, r2
 8010590:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 8010592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010594:	330e      	adds	r3, #14
 8010596:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010598:	b292      	uxth	r2, r2
 801059a:	4611      	mov	r1, r2
 801059c:	4618      	mov	r0, r3
 801059e:	f7fc fe4b 	bl	800d238 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 80105a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105a4:	3310      	adds	r3, #16
 80105a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80105a8:	b2d2      	uxtb	r2, r2
 80105aa:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 80105ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105ae:	f103 0211 	add.w	r2, r3, #17
 80105b2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80105b6:	2b03      	cmp	r3, #3
 80105b8:	d002      	beq.n	80105c0 <f_mkfs+0x4b0>
 80105ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80105bc:	b29b      	uxth	r3, r3
 80105be:	e000      	b.n	80105c2 <f_mkfs+0x4b2>
 80105c0:	2300      	movs	r3, #0
 80105c2:	4619      	mov	r1, r3
 80105c4:	4610      	mov	r0, r2
 80105c6:	f7fc fe37 	bl	800d238 <st_word>
		if (sz_vol < 0x10000) {
 80105ca:	693b      	ldr	r3, [r7, #16]
 80105cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80105d0:	d208      	bcs.n	80105e4 <f_mkfs+0x4d4>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 80105d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105d4:	3313      	adds	r3, #19
 80105d6:	693a      	ldr	r2, [r7, #16]
 80105d8:	b292      	uxth	r2, r2
 80105da:	4611      	mov	r1, r2
 80105dc:	4618      	mov	r0, r3
 80105de:	f7fc fe2b 	bl	800d238 <st_word>
 80105e2:	e006      	b.n	80105f2 <f_mkfs+0x4e2>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 80105e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105e6:	3320      	adds	r3, #32
 80105e8:	693a      	ldr	r2, [r7, #16]
 80105ea:	4611      	mov	r1, r2
 80105ec:	4618      	mov	r0, r3
 80105ee:	f7fc fe3e 	bl	800d26e <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 80105f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105f4:	3315      	adds	r3, #21
 80105f6:	22f8      	movs	r2, #248	@ 0xf8
 80105f8:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 80105fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105fc:	3318      	adds	r3, #24
 80105fe:	213f      	movs	r1, #63	@ 0x3f
 8010600:	4618      	mov	r0, r3
 8010602:	f7fc fe19 	bl	800d238 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8010606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010608:	331a      	adds	r3, #26
 801060a:	21ff      	movs	r1, #255	@ 0xff
 801060c:	4618      	mov	r0, r3
 801060e:	f7fc fe13 	bl	800d238 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8010612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010614:	331c      	adds	r3, #28
 8010616:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010618:	4618      	mov	r0, r3
 801061a:	f7fc fe28 	bl	800d26e <st_dword>
		if (fmt == FS_FAT32) {
 801061e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010622:	2b03      	cmp	r3, #3
 8010624:	d131      	bne.n	801068a <f_mkfs+0x57a>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8010626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010628:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 801062c:	f7fb ffc8 	bl	800c5c0 <get_fattime>
 8010630:	4603      	mov	r3, r0
 8010632:	4619      	mov	r1, r3
 8010634:	4620      	mov	r0, r4
 8010636:	f7fc fe1a 	bl	800d26e <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 801063a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801063c:	3324      	adds	r3, #36	@ 0x24
 801063e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010640:	4618      	mov	r0, r3
 8010642:	f7fc fe14 	bl	800d26e <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8010646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010648:	332c      	adds	r3, #44	@ 0x2c
 801064a:	2102      	movs	r1, #2
 801064c:	4618      	mov	r0, r3
 801064e:	f7fc fe0e 	bl	800d26e <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8010652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010654:	3330      	adds	r3, #48	@ 0x30
 8010656:	2101      	movs	r1, #1
 8010658:	4618      	mov	r0, r3
 801065a:	f7fc fded 	bl	800d238 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 801065e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010660:	3332      	adds	r3, #50	@ 0x32
 8010662:	2106      	movs	r1, #6
 8010664:	4618      	mov	r0, r3
 8010666:	f7fc fde7 	bl	800d238 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 801066a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801066c:	3340      	adds	r3, #64	@ 0x40
 801066e:	2280      	movs	r2, #128	@ 0x80
 8010670:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8010672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010674:	3342      	adds	r3, #66	@ 0x42
 8010676:	2229      	movs	r2, #41	@ 0x29
 8010678:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 801067a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801067c:	3347      	adds	r3, #71	@ 0x47
 801067e:	2213      	movs	r2, #19
 8010680:	4970      	ldr	r1, [pc, #448]	@ (8010844 <f_mkfs+0x734>)
 8010682:	4618      	mov	r0, r3
 8010684:	f7fc fe1f 	bl	800d2c6 <mem_cpy>
 8010688:	e020      	b.n	80106cc <f_mkfs+0x5bc>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 801068a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801068c:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 8010690:	f7fb ff96 	bl	800c5c0 <get_fattime>
 8010694:	4603      	mov	r3, r0
 8010696:	4619      	mov	r1, r3
 8010698:	4620      	mov	r0, r4
 801069a:	f7fc fde8 	bl	800d26e <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 801069e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106a0:	3316      	adds	r3, #22
 80106a2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80106a4:	b292      	uxth	r2, r2
 80106a6:	4611      	mov	r1, r2
 80106a8:	4618      	mov	r0, r3
 80106aa:	f7fc fdc5 	bl	800d238 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 80106ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106b0:	3324      	adds	r3, #36	@ 0x24
 80106b2:	2280      	movs	r2, #128	@ 0x80
 80106b4:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 80106b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106b8:	3326      	adds	r3, #38	@ 0x26
 80106ba:	2229      	movs	r2, #41	@ 0x29
 80106bc:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 80106be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106c0:	332b      	adds	r3, #43	@ 0x2b
 80106c2:	2213      	movs	r2, #19
 80106c4:	4960      	ldr	r1, [pc, #384]	@ (8010848 <f_mkfs+0x738>)
 80106c6:	4618      	mov	r0, r3
 80106c8:	f7fc fdfd 	bl	800d2c6 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 80106cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106ce:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80106d2:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80106d6:	4618      	mov	r0, r3
 80106d8:	f7fc fdae 	bl	800d238 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 80106dc:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 80106e0:	2301      	movs	r3, #1
 80106e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80106e4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80106e6:	f7fc fd2d 	bl	800d144 <disk_write>
 80106ea:	4603      	mov	r3, r0
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d001      	beq.n	80106f4 <f_mkfs+0x5e4>
 80106f0:	2301      	movs	r3, #1
 80106f2:	e157      	b.n	80109a4 <f_mkfs+0x894>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 80106f4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80106f8:	2b03      	cmp	r3, #3
 80106fa:	d140      	bne.n	801077e <f_mkfs+0x66e>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 80106fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106fe:	1d9a      	adds	r2, r3, #6
 8010700:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010704:	2301      	movs	r3, #1
 8010706:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010708:	f7fc fd1c 	bl	800d144 <disk_write>
			mem_set(buf, 0, ss);
 801070c:	8b7b      	ldrh	r3, [r7, #26]
 801070e:	461a      	mov	r2, r3
 8010710:	2100      	movs	r1, #0
 8010712:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010714:	f7fc fdf8 	bl	800d308 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8010718:	494c      	ldr	r1, [pc, #304]	@ (801084c <f_mkfs+0x73c>)
 801071a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801071c:	f7fc fda7 	bl	800d26e <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8010720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010722:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8010726:	494a      	ldr	r1, [pc, #296]	@ (8010850 <f_mkfs+0x740>)
 8010728:	4618      	mov	r0, r3
 801072a:	f7fc fda0 	bl	800d26e <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 801072e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010730:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8010734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010736:	3b01      	subs	r3, #1
 8010738:	4619      	mov	r1, r3
 801073a:	4610      	mov	r0, r2
 801073c:	f7fc fd97 	bl	800d26e <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8010740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010742:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8010746:	2102      	movs	r1, #2
 8010748:	4618      	mov	r0, r3
 801074a:	f7fc fd90 	bl	800d26e <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 801074e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010750:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8010754:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8010758:	4618      	mov	r0, r3
 801075a:	f7fc fd6d 	bl	800d238 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 801075e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010760:	1dda      	adds	r2, r3, #7
 8010762:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010766:	2301      	movs	r3, #1
 8010768:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801076a:	f7fc fceb 	bl	800d144 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 801076e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010770:	1c5a      	adds	r2, r3, #1
 8010772:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010776:	2301      	movs	r3, #1
 8010778:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801077a:	f7fc fce3 	bl	800d144 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 801077e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010780:	2100      	movs	r1, #0
 8010782:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010784:	f7fc fdc0 	bl	800d308 <mem_set>
		sect = b_fat;		/* FAT start sector */
 8010788:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801078a:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 801078c:	2300      	movs	r3, #0
 801078e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010790:	e04b      	b.n	801082a <f_mkfs+0x71a>
			if (fmt == FS_FAT32) {
 8010792:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010796:	2b03      	cmp	r3, #3
 8010798:	d113      	bne.n	80107c2 <f_mkfs+0x6b2>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 801079a:	f06f 0107 	mvn.w	r1, #7
 801079e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80107a0:	f7fc fd65 	bl	800d26e <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 80107a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107a6:	3304      	adds	r3, #4
 80107a8:	f04f 31ff 	mov.w	r1, #4294967295
 80107ac:	4618      	mov	r0, r3
 80107ae:	f7fc fd5e 	bl	800d26e <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 80107b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107b4:	3308      	adds	r3, #8
 80107b6:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80107ba:	4618      	mov	r0, r3
 80107bc:	f7fc fd57 	bl	800d26e <st_dword>
 80107c0:	e00b      	b.n	80107da <f_mkfs+0x6ca>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 80107c2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80107c6:	2b01      	cmp	r3, #1
 80107c8:	d101      	bne.n	80107ce <f_mkfs+0x6be>
 80107ca:	4b22      	ldr	r3, [pc, #136]	@ (8010854 <f_mkfs+0x744>)
 80107cc:	e001      	b.n	80107d2 <f_mkfs+0x6c2>
 80107ce:	f06f 0307 	mvn.w	r3, #7
 80107d2:	4619      	mov	r1, r3
 80107d4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80107d6:	f7fc fd4a 	bl	800d26e <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 80107da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80107dc:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 80107de:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80107e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107e2:	4293      	cmp	r3, r2
 80107e4:	bf28      	it	cs
 80107e6:	4613      	movcs	r3, r2
 80107e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 80107ea:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 80107ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80107f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80107f2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80107f4:	f7fc fca6 	bl	800d144 <disk_write>
 80107f8:	4603      	mov	r3, r0
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d001      	beq.n	8010802 <f_mkfs+0x6f2>
 80107fe:	2301      	movs	r3, #1
 8010800:	e0d0      	b.n	80109a4 <f_mkfs+0x894>
				mem_set(buf, 0, ss);
 8010802:	8b7b      	ldrh	r3, [r7, #26]
 8010804:	461a      	mov	r2, r3
 8010806:	2100      	movs	r1, #0
 8010808:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801080a:	f7fc fd7d 	bl	800d308 <mem_set>
				sect += n; nsect -= n;
 801080e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010810:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010812:	4413      	add	r3, r2
 8010814:	667b      	str	r3, [r7, #100]	@ 0x64
 8010816:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010818:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801081a:	1ad3      	subs	r3, r2, r3
 801081c:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 801081e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010820:	2b00      	cmp	r3, #0
 8010822:	d1dc      	bne.n	80107de <f_mkfs+0x6ce>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8010824:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010826:	3301      	adds	r3, #1
 8010828:	64bb      	str	r3, [r7, #72]	@ 0x48
 801082a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801082c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801082e:	429a      	cmp	r2, r3
 8010830:	d3af      	bcc.n	8010792 <f_mkfs+0x682>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8010832:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010836:	2b03      	cmp	r3, #3
 8010838:	d10e      	bne.n	8010858 <f_mkfs+0x748>
 801083a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801083c:	e00d      	b.n	801085a <f_mkfs+0x74a>
 801083e:	bf00      	nop
 8010840:	08015740 	.word	0x08015740
 8010844:	0801574c 	.word	0x0801574c
 8010848:	08015760 	.word	0x08015760
 801084c:	41615252 	.word	0x41615252
 8010850:	61417272 	.word	0x61417272
 8010854:	00fffff8 	.word	0x00fffff8
 8010858:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801085a:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 801085c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801085e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010860:	4293      	cmp	r3, r2
 8010862:	bf28      	it	cs
 8010864:	4613      	movcs	r3, r2
 8010866:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8010868:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 801086c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801086e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010870:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010872:	f7fc fc67 	bl	800d144 <disk_write>
 8010876:	4603      	mov	r3, r0
 8010878:	2b00      	cmp	r3, #0
 801087a:	d001      	beq.n	8010880 <f_mkfs+0x770>
 801087c:	2301      	movs	r3, #1
 801087e:	e091      	b.n	80109a4 <f_mkfs+0x894>
			sect += n; nsect -= n;
 8010880:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010882:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010884:	4413      	add	r3, r2
 8010886:	667b      	str	r3, [r7, #100]	@ 0x64
 8010888:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801088a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801088c:	1ad3      	subs	r3, r2, r3
 801088e:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 8010890:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010892:	2b00      	cmp	r3, #0
 8010894:	d1e2      	bne.n	801085c <f_mkfs+0x74c>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 8010896:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801089a:	2b03      	cmp	r3, #3
 801089c:	d103      	bne.n	80108a6 <f_mkfs+0x796>
			sys = 0x0C;		/* FAT32X */
 801089e:	230c      	movs	r3, #12
 80108a0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80108a4:	e010      	b.n	80108c8 <f_mkfs+0x7b8>
		} else {
			if (sz_vol >= 0x10000) {
 80108a6:	693b      	ldr	r3, [r7, #16]
 80108a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80108ac:	d303      	bcc.n	80108b6 <f_mkfs+0x7a6>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 80108ae:	2306      	movs	r3, #6
 80108b0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80108b4:	e008      	b.n	80108c8 <f_mkfs+0x7b8>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 80108b6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80108ba:	2b02      	cmp	r3, #2
 80108bc:	d101      	bne.n	80108c2 <f_mkfs+0x7b2>
 80108be:	2304      	movs	r3, #4
 80108c0:	e000      	b.n	80108c4 <f_mkfs+0x7b4>
 80108c2:	2301      	movs	r3, #1
 80108c4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 80108c8:	7afb      	ldrb	r3, [r7, #11]
 80108ca:	f003 0308 	and.w	r3, r3, #8
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d15b      	bne.n	801098a <f_mkfs+0x87a>
			mem_set(buf, 0, ss);
 80108d2:	8b7b      	ldrh	r3, [r7, #26]
 80108d4:	461a      	mov	r2, r3
 80108d6:	2100      	movs	r1, #0
 80108d8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80108da:	f7fc fd15 	bl	800d308 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 80108de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108e0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80108e4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80108e8:	4618      	mov	r0, r3
 80108ea:	f7fc fca5 	bl	800d238 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 80108ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108f0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80108f4:	61fb      	str	r3, [r7, #28]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 80108f6:	69fb      	ldr	r3, [r7, #28]
 80108f8:	2200      	movs	r2, #0
 80108fa:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 80108fc:	69fb      	ldr	r3, [r7, #28]
 80108fe:	3301      	adds	r3, #1
 8010900:	2201      	movs	r2, #1
 8010902:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8010904:	69fb      	ldr	r3, [r7, #28]
 8010906:	3302      	adds	r3, #2
 8010908:	2201      	movs	r2, #1
 801090a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 801090c:	69fb      	ldr	r3, [r7, #28]
 801090e:	3303      	adds	r3, #3
 8010910:	2200      	movs	r2, #0
 8010912:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8010914:	69fb      	ldr	r3, [r7, #28]
 8010916:	3304      	adds	r3, #4
 8010918:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 801091c:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 801091e:	693a      	ldr	r2, [r7, #16]
 8010920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010922:	441a      	add	r2, r3
 8010924:	4b21      	ldr	r3, [pc, #132]	@ (80109ac <f_mkfs+0x89c>)
 8010926:	fba3 1302 	umull	r1, r3, r3, r2
 801092a:	1ad2      	subs	r2, r2, r3
 801092c:	0852      	lsrs	r2, r2, #1
 801092e:	4413      	add	r3, r2
 8010930:	0b5b      	lsrs	r3, r3, #13
 8010932:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8010934:	69fb      	ldr	r3, [r7, #28]
 8010936:	3305      	adds	r3, #5
 8010938:	22fe      	movs	r2, #254	@ 0xfe
 801093a:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 801093c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801093e:	089b      	lsrs	r3, r3, #2
 8010940:	b2da      	uxtb	r2, r3
 8010942:	69fb      	ldr	r3, [r7, #28]
 8010944:	3306      	adds	r3, #6
 8010946:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 801094a:	b2d2      	uxtb	r2, r2
 801094c:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 801094e:	69fb      	ldr	r3, [r7, #28]
 8010950:	3307      	adds	r3, #7
 8010952:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010954:	b2d2      	uxtb	r2, r2
 8010956:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8010958:	69fb      	ldr	r3, [r7, #28]
 801095a:	3308      	adds	r3, #8
 801095c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801095e:	4618      	mov	r0, r3
 8010960:	f7fc fc85 	bl	800d26e <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8010964:	69fb      	ldr	r3, [r7, #28]
 8010966:	330c      	adds	r3, #12
 8010968:	693a      	ldr	r2, [r7, #16]
 801096a:	4611      	mov	r1, r2
 801096c:	4618      	mov	r0, r3
 801096e:	f7fc fc7e 	bl	800d26e <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 8010972:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8010976:	2301      	movs	r3, #1
 8010978:	2200      	movs	r2, #0
 801097a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801097c:	f7fc fbe2 	bl	800d144 <disk_write>
 8010980:	4603      	mov	r3, r0
 8010982:	2b00      	cmp	r3, #0
 8010984:	d001      	beq.n	801098a <f_mkfs+0x87a>
 8010986:	2301      	movs	r3, #1
 8010988:	e00c      	b.n	80109a4 <f_mkfs+0x894>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 801098a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801098e:	2200      	movs	r2, #0
 8010990:	2100      	movs	r1, #0
 8010992:	4618      	mov	r0, r3
 8010994:	f7fc fbf6 	bl	800d184 <disk_ioctl>
 8010998:	4603      	mov	r3, r0
 801099a:	2b00      	cmp	r3, #0
 801099c:	d001      	beq.n	80109a2 <f_mkfs+0x892>
 801099e:	2301      	movs	r3, #1
 80109a0:	e000      	b.n	80109a4 <f_mkfs+0x894>

	return FR_OK;
 80109a2:	2300      	movs	r3, #0
}
 80109a4:	4618      	mov	r0, r3
 80109a6:	3774      	adds	r7, #116	@ 0x74
 80109a8:	46bd      	mov	sp, r7
 80109aa:	bd90      	pop	{r4, r7, pc}
 80109ac:	0515565b 	.word	0x0515565b

080109b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80109b0:	b480      	push	{r7}
 80109b2:	b087      	sub	sp, #28
 80109b4:	af00      	add	r7, sp, #0
 80109b6:	60f8      	str	r0, [r7, #12]
 80109b8:	60b9      	str	r1, [r7, #8]
 80109ba:	4613      	mov	r3, r2
 80109bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80109be:	2301      	movs	r3, #1
 80109c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80109c2:	2300      	movs	r3, #0
 80109c4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80109c6:	4b1f      	ldr	r3, [pc, #124]	@ (8010a44 <FATFS_LinkDriverEx+0x94>)
 80109c8:	7a5b      	ldrb	r3, [r3, #9]
 80109ca:	b2db      	uxtb	r3, r3
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d131      	bne.n	8010a34 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80109d0:	4b1c      	ldr	r3, [pc, #112]	@ (8010a44 <FATFS_LinkDriverEx+0x94>)
 80109d2:	7a5b      	ldrb	r3, [r3, #9]
 80109d4:	b2db      	uxtb	r3, r3
 80109d6:	461a      	mov	r2, r3
 80109d8:	4b1a      	ldr	r3, [pc, #104]	@ (8010a44 <FATFS_LinkDriverEx+0x94>)
 80109da:	2100      	movs	r1, #0
 80109dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80109de:	4b19      	ldr	r3, [pc, #100]	@ (8010a44 <FATFS_LinkDriverEx+0x94>)
 80109e0:	7a5b      	ldrb	r3, [r3, #9]
 80109e2:	b2db      	uxtb	r3, r3
 80109e4:	4a17      	ldr	r2, [pc, #92]	@ (8010a44 <FATFS_LinkDriverEx+0x94>)
 80109e6:	009b      	lsls	r3, r3, #2
 80109e8:	4413      	add	r3, r2
 80109ea:	68fa      	ldr	r2, [r7, #12]
 80109ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80109ee:	4b15      	ldr	r3, [pc, #84]	@ (8010a44 <FATFS_LinkDriverEx+0x94>)
 80109f0:	7a5b      	ldrb	r3, [r3, #9]
 80109f2:	b2db      	uxtb	r3, r3
 80109f4:	461a      	mov	r2, r3
 80109f6:	4b13      	ldr	r3, [pc, #76]	@ (8010a44 <FATFS_LinkDriverEx+0x94>)
 80109f8:	4413      	add	r3, r2
 80109fa:	79fa      	ldrb	r2, [r7, #7]
 80109fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80109fe:	4b11      	ldr	r3, [pc, #68]	@ (8010a44 <FATFS_LinkDriverEx+0x94>)
 8010a00:	7a5b      	ldrb	r3, [r3, #9]
 8010a02:	b2db      	uxtb	r3, r3
 8010a04:	1c5a      	adds	r2, r3, #1
 8010a06:	b2d1      	uxtb	r1, r2
 8010a08:	4a0e      	ldr	r2, [pc, #56]	@ (8010a44 <FATFS_LinkDriverEx+0x94>)
 8010a0a:	7251      	strb	r1, [r2, #9]
 8010a0c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010a0e:	7dbb      	ldrb	r3, [r7, #22]
 8010a10:	3330      	adds	r3, #48	@ 0x30
 8010a12:	b2da      	uxtb	r2, r3
 8010a14:	68bb      	ldr	r3, [r7, #8]
 8010a16:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010a18:	68bb      	ldr	r3, [r7, #8]
 8010a1a:	3301      	adds	r3, #1
 8010a1c:	223a      	movs	r2, #58	@ 0x3a
 8010a1e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010a20:	68bb      	ldr	r3, [r7, #8]
 8010a22:	3302      	adds	r3, #2
 8010a24:	222f      	movs	r2, #47	@ 0x2f
 8010a26:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010a28:	68bb      	ldr	r3, [r7, #8]
 8010a2a:	3303      	adds	r3, #3
 8010a2c:	2200      	movs	r2, #0
 8010a2e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010a30:	2300      	movs	r3, #0
 8010a32:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a36:	4618      	mov	r0, r3
 8010a38:	371c      	adds	r7, #28
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a40:	4770      	bx	lr
 8010a42:	bf00      	nop
 8010a44:	2000aeac 	.word	0x2000aeac

08010a48 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b082      	sub	sp, #8
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	6078      	str	r0, [r7, #4]
 8010a50:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010a52:	2200      	movs	r2, #0
 8010a54:	6839      	ldr	r1, [r7, #0]
 8010a56:	6878      	ldr	r0, [r7, #4]
 8010a58:	f7ff ffaa 	bl	80109b0 <FATFS_LinkDriverEx>
 8010a5c:	4603      	mov	r3, r0
}
 8010a5e:	4618      	mov	r0, r3
 8010a60:	3708      	adds	r7, #8
 8010a62:	46bd      	mov	sp, r7
 8010a64:	bd80      	pop	{r7, pc}
	...

08010a68 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 8010a68:	b480      	push	{r7}
 8010a6a:	b085      	sub	sp, #20
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
 8010a70:	460b      	mov	r3, r1
 8010a72:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 8010a74:	2300      	movs	r3, #0
 8010a76:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 8010a78:	2301      	movs	r3, #1
 8010a7a:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8010a7c:	4b15      	ldr	r3, [pc, #84]	@ (8010ad4 <FATFS_UnLinkDriverEx+0x6c>)
 8010a7e:	7a5b      	ldrb	r3, [r3, #9]
 8010a80:	b2db      	uxtb	r3, r3
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d01e      	beq.n	8010ac4 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	781b      	ldrb	r3, [r3, #0]
 8010a8a:	3b30      	subs	r3, #48	@ 0x30
 8010a8c:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 8010a8e:	7bbb      	ldrb	r3, [r7, #14]
 8010a90:	4a10      	ldr	r2, [pc, #64]	@ (8010ad4 <FATFS_UnLinkDriverEx+0x6c>)
 8010a92:	009b      	lsls	r3, r3, #2
 8010a94:	4413      	add	r3, r2
 8010a96:	685b      	ldr	r3, [r3, #4]
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d013      	beq.n	8010ac4 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8010a9c:	7bbb      	ldrb	r3, [r7, #14]
 8010a9e:	4a0d      	ldr	r2, [pc, #52]	@ (8010ad4 <FATFS_UnLinkDriverEx+0x6c>)
 8010aa0:	009b      	lsls	r3, r3, #2
 8010aa2:	4413      	add	r3, r2
 8010aa4:	2200      	movs	r2, #0
 8010aa6:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8010aa8:	7bbb      	ldrb	r3, [r7, #14]
 8010aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8010ad4 <FATFS_UnLinkDriverEx+0x6c>)
 8010aac:	4413      	add	r3, r2
 8010aae:	2200      	movs	r2, #0
 8010ab0:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 8010ab2:	4b08      	ldr	r3, [pc, #32]	@ (8010ad4 <FATFS_UnLinkDriverEx+0x6c>)
 8010ab4:	7a5b      	ldrb	r3, [r3, #9]
 8010ab6:	b2db      	uxtb	r3, r3
 8010ab8:	3b01      	subs	r3, #1
 8010aba:	b2da      	uxtb	r2, r3
 8010abc:	4b05      	ldr	r3, [pc, #20]	@ (8010ad4 <FATFS_UnLinkDriverEx+0x6c>)
 8010abe:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8010ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ac6:	4618      	mov	r0, r3
 8010ac8:	3714      	adds	r7, #20
 8010aca:	46bd      	mov	sp, r7
 8010acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad0:	4770      	bx	lr
 8010ad2:	bf00      	nop
 8010ad4:	2000aeac 	.word	0x2000aeac

08010ad8 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b084      	sub	sp, #16
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	4603      	mov	r3, r0
 8010ae0:	6039      	str	r1, [r7, #0]
 8010ae2:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	2101      	movs	r1, #1
 8010ae8:	2001      	movs	r0, #1
 8010aea:	f000 faef 	bl	80110cc <osSemaphoreNew>
 8010aee:	4602      	mov	r2, r0
 8010af0:	683b      	ldr	r3, [r7, #0]
 8010af2:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8010af4:	683b      	ldr	r3, [r7, #0]
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	bf14      	ite	ne
 8010afc:	2301      	movne	r3, #1
 8010afe:	2300      	moveq	r3, #0
 8010b00:	b2db      	uxtb	r3, r3
 8010b02:	60fb      	str	r3, [r7, #12]

    return ret;
 8010b04:	68fb      	ldr	r3, [r7, #12]
}
 8010b06:	4618      	mov	r0, r3
 8010b08:	3710      	adds	r7, #16
 8010b0a:	46bd      	mov	sp, r7
 8010b0c:	bd80      	pop	{r7, pc}

08010b0e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8010b0e:	b580      	push	{r7, lr}
 8010b10:	b082      	sub	sp, #8
 8010b12:	af00      	add	r7, sp, #0
 8010b14:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8010b16:	6878      	ldr	r0, [r7, #4]
 8010b18:	f000 fc32 	bl	8011380 <osSemaphoreDelete>
#endif
    return 1;
 8010b1c:	2301      	movs	r3, #1
}
 8010b1e:	4618      	mov	r0, r3
 8010b20:	3708      	adds	r7, #8
 8010b22:	46bd      	mov	sp, r7
 8010b24:	bd80      	pop	{r7, pc}

08010b26 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8010b26:	b580      	push	{r7, lr}
 8010b28:	b084      	sub	sp, #16
 8010b2a:	af00      	add	r7, sp, #0
 8010b2c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8010b32:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8010b36:	6878      	ldr	r0, [r7, #4]
 8010b38:	f000 fb64 	bl	8011204 <osSemaphoreAcquire>
 8010b3c:	4603      	mov	r3, r0
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d101      	bne.n	8010b46 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8010b42:	2301      	movs	r3, #1
 8010b44:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8010b46:	68fb      	ldr	r3, [r7, #12]
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	3710      	adds	r7, #16
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}

08010b50 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8010b58:	6878      	ldr	r0, [r7, #4]
 8010b5a:	f000 fbb9 	bl	80112d0 <osSemaphoreRelease>
#endif
}
 8010b5e:	bf00      	nop
 8010b60:	3708      	adds	r7, #8
 8010b62:	46bd      	mov	sp, r7
 8010b64:	bd80      	pop	{r7, pc}

08010b66 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010b66:	b480      	push	{r7}
 8010b68:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8010b6a:	bf00      	nop
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b72:	4770      	bx	lr

08010b74 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010b74:	b480      	push	{r7}
 8010b76:	b085      	sub	sp, #20
 8010b78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010b7a:	f3ef 8305 	mrs	r3, IPSR
 8010b7e:	60bb      	str	r3, [r7, #8]
  return(result);
 8010b80:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d10f      	bne.n	8010ba6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010b86:	f3ef 8310 	mrs	r3, PRIMASK
 8010b8a:	607b      	str	r3, [r7, #4]
  return(result);
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d105      	bne.n	8010b9e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010b92:	f3ef 8311 	mrs	r3, BASEPRI
 8010b96:	603b      	str	r3, [r7, #0]
  return(result);
 8010b98:	683b      	ldr	r3, [r7, #0]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d007      	beq.n	8010bae <osKernelInitialize+0x3a>
 8010b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8010bd8 <osKernelInitialize+0x64>)
 8010ba0:	681b      	ldr	r3, [r3, #0]
 8010ba2:	2b02      	cmp	r3, #2
 8010ba4:	d103      	bne.n	8010bae <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8010ba6:	f06f 0305 	mvn.w	r3, #5
 8010baa:	60fb      	str	r3, [r7, #12]
 8010bac:	e00c      	b.n	8010bc8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010bae:	4b0a      	ldr	r3, [pc, #40]	@ (8010bd8 <osKernelInitialize+0x64>)
 8010bb0:	681b      	ldr	r3, [r3, #0]
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d105      	bne.n	8010bc2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010bb6:	4b08      	ldr	r3, [pc, #32]	@ (8010bd8 <osKernelInitialize+0x64>)
 8010bb8:	2201      	movs	r2, #1
 8010bba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	60fb      	str	r3, [r7, #12]
 8010bc0:	e002      	b.n	8010bc8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8010bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8010bc6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8010bc8:	68fb      	ldr	r3, [r7, #12]
}
 8010bca:	4618      	mov	r0, r3
 8010bcc:	3714      	adds	r7, #20
 8010bce:	46bd      	mov	sp, r7
 8010bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd4:	4770      	bx	lr
 8010bd6:	bf00      	nop
 8010bd8:	2000aeb8 	.word	0x2000aeb8

08010bdc <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8010bdc:	b580      	push	{r7, lr}
 8010bde:	b082      	sub	sp, #8
 8010be0:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8010be2:	f002 fd55 	bl	8013690 <xTaskGetSchedulerState>
 8010be6:	4603      	mov	r3, r0
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d004      	beq.n	8010bf6 <osKernelGetState+0x1a>
 8010bec:	2b02      	cmp	r3, #2
 8010bee:	d105      	bne.n	8010bfc <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8010bf0:	2302      	movs	r3, #2
 8010bf2:	607b      	str	r3, [r7, #4]
      break;
 8010bf4:	e00c      	b.n	8010c10 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8010bf6:	2303      	movs	r3, #3
 8010bf8:	607b      	str	r3, [r7, #4]
      break;
 8010bfa:	e009      	b.n	8010c10 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8010bfc:	4b07      	ldr	r3, [pc, #28]	@ (8010c1c <osKernelGetState+0x40>)
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	2b01      	cmp	r3, #1
 8010c02:	d102      	bne.n	8010c0a <osKernelGetState+0x2e>
        state = osKernelReady;
 8010c04:	2301      	movs	r3, #1
 8010c06:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8010c08:	e001      	b.n	8010c0e <osKernelGetState+0x32>
        state = osKernelInactive;
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	607b      	str	r3, [r7, #4]
      break;
 8010c0e:	bf00      	nop
  }

  return (state);
 8010c10:	687b      	ldr	r3, [r7, #4]
}
 8010c12:	4618      	mov	r0, r3
 8010c14:	3708      	adds	r7, #8
 8010c16:	46bd      	mov	sp, r7
 8010c18:	bd80      	pop	{r7, pc}
 8010c1a:	bf00      	nop
 8010c1c:	2000aeb8 	.word	0x2000aeb8

08010c20 <osKernelStart>:

osStatus_t osKernelStart (void) {
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b084      	sub	sp, #16
 8010c24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010c26:	f3ef 8305 	mrs	r3, IPSR
 8010c2a:	60bb      	str	r3, [r7, #8]
  return(result);
 8010c2c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d10f      	bne.n	8010c52 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010c32:	f3ef 8310 	mrs	r3, PRIMASK
 8010c36:	607b      	str	r3, [r7, #4]
  return(result);
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d105      	bne.n	8010c4a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010c3e:	f3ef 8311 	mrs	r3, BASEPRI
 8010c42:	603b      	str	r3, [r7, #0]
  return(result);
 8010c44:	683b      	ldr	r3, [r7, #0]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d007      	beq.n	8010c5a <osKernelStart+0x3a>
 8010c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8010c88 <osKernelStart+0x68>)
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	2b02      	cmp	r3, #2
 8010c50:	d103      	bne.n	8010c5a <osKernelStart+0x3a>
    stat = osErrorISR;
 8010c52:	f06f 0305 	mvn.w	r3, #5
 8010c56:	60fb      	str	r3, [r7, #12]
 8010c58:	e010      	b.n	8010c7c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8010c88 <osKernelStart+0x68>)
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	2b01      	cmp	r3, #1
 8010c60:	d109      	bne.n	8010c76 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010c62:	f7ff ff80 	bl	8010b66 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010c66:	4b08      	ldr	r3, [pc, #32]	@ (8010c88 <osKernelStart+0x68>)
 8010c68:	2202      	movs	r2, #2
 8010c6a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010c6c:	f002 f884 	bl	8012d78 <vTaskStartScheduler>
      stat = osOK;
 8010c70:	2300      	movs	r3, #0
 8010c72:	60fb      	str	r3, [r7, #12]
 8010c74:	e002      	b.n	8010c7c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8010c76:	f04f 33ff 	mov.w	r3, #4294967295
 8010c7a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8010c7c:	68fb      	ldr	r3, [r7, #12]
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	3710      	adds	r7, #16
 8010c82:	46bd      	mov	sp, r7
 8010c84:	bd80      	pop	{r7, pc}
 8010c86:	bf00      	nop
 8010c88:	2000aeb8 	.word	0x2000aeb8

08010c8c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8010c8c:	b580      	push	{r7, lr}
 8010c8e:	b084      	sub	sp, #16
 8010c90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010c92:	f3ef 8305 	mrs	r3, IPSR
 8010c96:	60bb      	str	r3, [r7, #8]
  return(result);
 8010c98:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d10f      	bne.n	8010cbe <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010c9e:	f3ef 8310 	mrs	r3, PRIMASK
 8010ca2:	607b      	str	r3, [r7, #4]
  return(result);
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d105      	bne.n	8010cb6 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010caa:	f3ef 8311 	mrs	r3, BASEPRI
 8010cae:	603b      	str	r3, [r7, #0]
  return(result);
 8010cb0:	683b      	ldr	r3, [r7, #0]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d007      	beq.n	8010cc6 <osKernelGetTickCount+0x3a>
 8010cb6:	4b08      	ldr	r3, [pc, #32]	@ (8010cd8 <osKernelGetTickCount+0x4c>)
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	2b02      	cmp	r3, #2
 8010cbc:	d103      	bne.n	8010cc6 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8010cbe:	f002 f98d 	bl	8012fdc <xTaskGetTickCountFromISR>
 8010cc2:	60f8      	str	r0, [r7, #12]
 8010cc4:	e002      	b.n	8010ccc <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 8010cc6:	f002 f979 	bl	8012fbc <xTaskGetTickCount>
 8010cca:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8010ccc:	68fb      	ldr	r3, [r7, #12]
}
 8010cce:	4618      	mov	r0, r3
 8010cd0:	3710      	adds	r7, #16
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd80      	pop	{r7, pc}
 8010cd6:	bf00      	nop
 8010cd8:	2000aeb8 	.word	0x2000aeb8

08010cdc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b090      	sub	sp, #64	@ 0x40
 8010ce0:	af04      	add	r7, sp, #16
 8010ce2:	60f8      	str	r0, [r7, #12]
 8010ce4:	60b9      	str	r1, [r7, #8]
 8010ce6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010ce8:	2300      	movs	r3, #0
 8010cea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010cec:	f3ef 8305 	mrs	r3, IPSR
 8010cf0:	61fb      	str	r3, [r7, #28]
  return(result);
 8010cf2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	f040 8090 	bne.w	8010e1a <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010cfa:	f3ef 8310 	mrs	r3, PRIMASK
 8010cfe:	61bb      	str	r3, [r7, #24]
  return(result);
 8010d00:	69bb      	ldr	r3, [r7, #24]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d105      	bne.n	8010d12 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010d06:	f3ef 8311 	mrs	r3, BASEPRI
 8010d0a:	617b      	str	r3, [r7, #20]
  return(result);
 8010d0c:	697b      	ldr	r3, [r7, #20]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d003      	beq.n	8010d1a <osThreadNew+0x3e>
 8010d12:	4b44      	ldr	r3, [pc, #272]	@ (8010e24 <osThreadNew+0x148>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	2b02      	cmp	r3, #2
 8010d18:	d07f      	beq.n	8010e1a <osThreadNew+0x13e>
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d07c      	beq.n	8010e1a <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 8010d20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010d24:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8010d26:	2318      	movs	r3, #24
 8010d28:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8010d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8010d32:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d045      	beq.n	8010dc6 <osThreadNew+0xea>
      if (attr->name != NULL) {
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d002      	beq.n	8010d48 <osThreadNew+0x6c>
        name = attr->name;
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	699b      	ldr	r3, [r3, #24]
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d002      	beq.n	8010d56 <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	699b      	ldr	r3, [r3, #24]
 8010d54:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d008      	beq.n	8010d6e <osThreadNew+0x92>
 8010d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d5e:	2b38      	cmp	r3, #56	@ 0x38
 8010d60:	d805      	bhi.n	8010d6e <osThreadNew+0x92>
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	685b      	ldr	r3, [r3, #4]
 8010d66:	f003 0301 	and.w	r3, r3, #1
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d001      	beq.n	8010d72 <osThreadNew+0x96>
        return (NULL);
 8010d6e:	2300      	movs	r3, #0
 8010d70:	e054      	b.n	8010e1c <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	695b      	ldr	r3, [r3, #20]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d003      	beq.n	8010d82 <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	695b      	ldr	r3, [r3, #20]
 8010d7e:	089b      	lsrs	r3, r3, #2
 8010d80:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	689b      	ldr	r3, [r3, #8]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d00e      	beq.n	8010da8 <osThreadNew+0xcc>
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	68db      	ldr	r3, [r3, #12]
 8010d8e:	2ba7      	cmp	r3, #167	@ 0xa7
 8010d90:	d90a      	bls.n	8010da8 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d006      	beq.n	8010da8 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	695b      	ldr	r3, [r3, #20]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d002      	beq.n	8010da8 <osThreadNew+0xcc>
        mem = 1;
 8010da2:	2301      	movs	r3, #1
 8010da4:	623b      	str	r3, [r7, #32]
 8010da6:	e010      	b.n	8010dca <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	689b      	ldr	r3, [r3, #8]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d10c      	bne.n	8010dca <osThreadNew+0xee>
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	68db      	ldr	r3, [r3, #12]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d108      	bne.n	8010dca <osThreadNew+0xee>
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	691b      	ldr	r3, [r3, #16]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d104      	bne.n	8010dca <osThreadNew+0xee>
          mem = 0;
 8010dc0:	2300      	movs	r3, #0
 8010dc2:	623b      	str	r3, [r7, #32]
 8010dc4:	e001      	b.n	8010dca <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 8010dc6:	2300      	movs	r3, #0
 8010dc8:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8010dca:	6a3b      	ldr	r3, [r7, #32]
 8010dcc:	2b01      	cmp	r3, #1
 8010dce:	d110      	bne.n	8010df2 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8010dd4:	687a      	ldr	r2, [r7, #4]
 8010dd6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010dd8:	9202      	str	r2, [sp, #8]
 8010dda:	9301      	str	r3, [sp, #4]
 8010ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dde:	9300      	str	r3, [sp, #0]
 8010de0:	68bb      	ldr	r3, [r7, #8]
 8010de2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010de4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010de6:	68f8      	ldr	r0, [r7, #12]
 8010de8:	f001 fdc8 	bl	801297c <xTaskCreateStatic>
 8010dec:	4603      	mov	r3, r0
 8010dee:	613b      	str	r3, [r7, #16]
 8010df0:	e013      	b.n	8010e1a <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 8010df2:	6a3b      	ldr	r3, [r7, #32]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d110      	bne.n	8010e1a <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dfa:	b29a      	uxth	r2, r3
 8010dfc:	f107 0310 	add.w	r3, r7, #16
 8010e00:	9301      	str	r3, [sp, #4]
 8010e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e04:	9300      	str	r3, [sp, #0]
 8010e06:	68bb      	ldr	r3, [r7, #8]
 8010e08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010e0a:	68f8      	ldr	r0, [r7, #12]
 8010e0c:	f001 fe1c 	bl	8012a48 <xTaskCreate>
 8010e10:	4603      	mov	r3, r0
 8010e12:	2b01      	cmp	r3, #1
 8010e14:	d001      	beq.n	8010e1a <osThreadNew+0x13e>
          hTask = NULL;
 8010e16:	2300      	movs	r3, #0
 8010e18:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010e1a:	693b      	ldr	r3, [r7, #16]
}
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	3730      	adds	r7, #48	@ 0x30
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}
 8010e24:	2000aeb8 	.word	0x2000aeb8

08010e28 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8010e28:	b580      	push	{r7, lr}
 8010e2a:	b086      	sub	sp, #24
 8010e2c:	af00      	add	r7, sp, #0
 8010e2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e30:	f3ef 8305 	mrs	r3, IPSR
 8010e34:	613b      	str	r3, [r7, #16]
  return(result);
 8010e36:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d10f      	bne.n	8010e5c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010e3c:	f3ef 8310 	mrs	r3, PRIMASK
 8010e40:	60fb      	str	r3, [r7, #12]
  return(result);
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d105      	bne.n	8010e54 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010e48:	f3ef 8311 	mrs	r3, BASEPRI
 8010e4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8010e4e:	68bb      	ldr	r3, [r7, #8]
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d007      	beq.n	8010e64 <osDelay+0x3c>
 8010e54:	4b0a      	ldr	r3, [pc, #40]	@ (8010e80 <osDelay+0x58>)
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	2b02      	cmp	r3, #2
 8010e5a:	d103      	bne.n	8010e64 <osDelay+0x3c>
    stat = osErrorISR;
 8010e5c:	f06f 0305 	mvn.w	r3, #5
 8010e60:	617b      	str	r3, [r7, #20]
 8010e62:	e007      	b.n	8010e74 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8010e64:	2300      	movs	r3, #0
 8010e66:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d002      	beq.n	8010e74 <osDelay+0x4c>
      vTaskDelay(ticks);
 8010e6e:	6878      	ldr	r0, [r7, #4]
 8010e70:	f001 ff4a 	bl	8012d08 <vTaskDelay>
    }
  }

  return (stat);
 8010e74:	697b      	ldr	r3, [r7, #20]
}
 8010e76:	4618      	mov	r0, r3
 8010e78:	3718      	adds	r7, #24
 8010e7a:	46bd      	mov	sp, r7
 8010e7c:	bd80      	pop	{r7, pc}
 8010e7e:	bf00      	nop
 8010e80:	2000aeb8 	.word	0x2000aeb8

08010e84 <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 8010e84:	b580      	push	{r7, lr}
 8010e86:	b084      	sub	sp, #16
 8010e88:	af00      	add	r7, sp, #0
 8010e8a:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8010e8c:	6878      	ldr	r0, [r7, #4]
 8010e8e:	f003 fa21 	bl	80142d4 <pvTimerGetTimerID>
 8010e92:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d005      	beq.n	8010ea6 <TimerCallback+0x22>
    callb->func (callb->arg);
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	68fa      	ldr	r2, [r7, #12]
 8010ea0:	6852      	ldr	r2, [r2, #4]
 8010ea2:	4610      	mov	r0, r2
 8010ea4:	4798      	blx	r3
  }
}
 8010ea6:	bf00      	nop
 8010ea8:	3710      	adds	r7, #16
 8010eaa:	46bd      	mov	sp, r7
 8010eac:	bd80      	pop	{r7, pc}
	...

08010eb0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b08e      	sub	sp, #56	@ 0x38
 8010eb4:	af02      	add	r7, sp, #8
 8010eb6:	60f8      	str	r0, [r7, #12]
 8010eb8:	607a      	str	r2, [r7, #4]
 8010eba:	603b      	str	r3, [r7, #0]
 8010ebc:	460b      	mov	r3, r1
 8010ebe:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8010ec0:	2300      	movs	r3, #0
 8010ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010ec4:	f3ef 8305 	mrs	r3, IPSR
 8010ec8:	61bb      	str	r3, [r7, #24]
  return(result);
 8010eca:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d16a      	bne.n	8010fa6 <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010ed0:	f3ef 8310 	mrs	r3, PRIMASK
 8010ed4:	617b      	str	r3, [r7, #20]
  return(result);
 8010ed6:	697b      	ldr	r3, [r7, #20]
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d105      	bne.n	8010ee8 <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010edc:	f3ef 8311 	mrs	r3, BASEPRI
 8010ee0:	613b      	str	r3, [r7, #16]
  return(result);
 8010ee2:	693b      	ldr	r3, [r7, #16]
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	d003      	beq.n	8010ef0 <osTimerNew+0x40>
 8010ee8:	4b31      	ldr	r3, [pc, #196]	@ (8010fb0 <osTimerNew+0x100>)
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	2b02      	cmp	r3, #2
 8010eee:	d05a      	beq.n	8010fa6 <osTimerNew+0xf6>
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d057      	beq.n	8010fa6 <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8010ef6:	2008      	movs	r0, #8
 8010ef8:	f003 fc4e 	bl	8014798 <pvPortMalloc>
 8010efc:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 8010efe:	69fb      	ldr	r3, [r7, #28]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d050      	beq.n	8010fa6 <osTimerNew+0xf6>
      callb->func = func;
 8010f04:	69fb      	ldr	r3, [r7, #28]
 8010f06:	68fa      	ldr	r2, [r7, #12]
 8010f08:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8010f0a:	69fb      	ldr	r3, [r7, #28]
 8010f0c:	687a      	ldr	r2, [r7, #4]
 8010f0e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8010f10:	7afb      	ldrb	r3, [r7, #11]
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d102      	bne.n	8010f1c <osTimerNew+0x6c>
        reload = pdFALSE;
 8010f16:	2300      	movs	r3, #0
 8010f18:	627b      	str	r3, [r7, #36]	@ 0x24
 8010f1a:	e001      	b.n	8010f20 <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 8010f1c:	2301      	movs	r3, #1
 8010f1e:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      mem  = -1;
 8010f20:	f04f 33ff 	mov.w	r3, #4294967295
 8010f24:	623b      	str	r3, [r7, #32]
      name = NULL;
 8010f26:	2300      	movs	r3, #0
 8010f28:	62fb      	str	r3, [r7, #44]	@ 0x2c

      if (attr != NULL) {
 8010f2a:	683b      	ldr	r3, [r7, #0]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d01c      	beq.n	8010f6a <osTimerNew+0xba>
        if (attr->name != NULL) {
 8010f30:	683b      	ldr	r3, [r7, #0]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d002      	beq.n	8010f3e <osTimerNew+0x8e>
          name = attr->name;
 8010f38:	683b      	ldr	r3, [r7, #0]
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8010f3e:	683b      	ldr	r3, [r7, #0]
 8010f40:	689b      	ldr	r3, [r3, #8]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d006      	beq.n	8010f54 <osTimerNew+0xa4>
 8010f46:	683b      	ldr	r3, [r7, #0]
 8010f48:	68db      	ldr	r3, [r3, #12]
 8010f4a:	2b2b      	cmp	r3, #43	@ 0x2b
 8010f4c:	d902      	bls.n	8010f54 <osTimerNew+0xa4>
          mem = 1;
 8010f4e:	2301      	movs	r3, #1
 8010f50:	623b      	str	r3, [r7, #32]
 8010f52:	e00c      	b.n	8010f6e <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8010f54:	683b      	ldr	r3, [r7, #0]
 8010f56:	689b      	ldr	r3, [r3, #8]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d108      	bne.n	8010f6e <osTimerNew+0xbe>
 8010f5c:	683b      	ldr	r3, [r7, #0]
 8010f5e:	68db      	ldr	r3, [r3, #12]
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d104      	bne.n	8010f6e <osTimerNew+0xbe>
            mem = 0;
 8010f64:	2300      	movs	r3, #0
 8010f66:	623b      	str	r3, [r7, #32]
 8010f68:	e001      	b.n	8010f6e <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 8010f6a:	2300      	movs	r3, #0
 8010f6c:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 8010f6e:	6a3b      	ldr	r3, [r7, #32]
 8010f70:	2b01      	cmp	r3, #1
 8010f72:	d10c      	bne.n	8010f8e <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8010f74:	683b      	ldr	r3, [r7, #0]
 8010f76:	689b      	ldr	r3, [r3, #8]
 8010f78:	9301      	str	r3, [sp, #4]
 8010f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8010fb4 <osTimerNew+0x104>)
 8010f7c:	9300      	str	r3, [sp, #0]
 8010f7e:	69fb      	ldr	r3, [r7, #28]
 8010f80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f82:	2101      	movs	r1, #1
 8010f84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010f86:	f002 fdda 	bl	8013b3e <xTimerCreateStatic>
 8010f8a:	62b8      	str	r0, [r7, #40]	@ 0x28
 8010f8c:	e00b      	b.n	8010fa6 <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 8010f8e:	6a3b      	ldr	r3, [r7, #32]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d108      	bne.n	8010fa6 <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8010f94:	4b07      	ldr	r3, [pc, #28]	@ (8010fb4 <osTimerNew+0x104>)
 8010f96:	9300      	str	r3, [sp, #0]
 8010f98:	69fb      	ldr	r3, [r7, #28]
 8010f9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f9c:	2101      	movs	r1, #1
 8010f9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010fa0:	f002 fdac 	bl	8013afc <xTimerCreate>
 8010fa4:	62b8      	str	r0, [r7, #40]	@ 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8010fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	3730      	adds	r7, #48	@ 0x30
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}
 8010fb0:	2000aeb8 	.word	0x2000aeb8
 8010fb4:	08010e85 	.word	0x08010e85

08010fb8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b08a      	sub	sp, #40	@ 0x28
 8010fbc:	af02      	add	r7, sp, #8
 8010fbe:	6078      	str	r0, [r7, #4]
 8010fc0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010fc6:	f3ef 8305 	mrs	r3, IPSR
 8010fca:	617b      	str	r3, [r7, #20]
  return(result);
 8010fcc:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d10f      	bne.n	8010ff2 <osTimerStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010fd2:	f3ef 8310 	mrs	r3, PRIMASK
 8010fd6:	613b      	str	r3, [r7, #16]
  return(result);
 8010fd8:	693b      	ldr	r3, [r7, #16]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d105      	bne.n	8010fea <osTimerStart+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010fde:	f3ef 8311 	mrs	r3, BASEPRI
 8010fe2:	60fb      	str	r3, [r7, #12]
  return(result);
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d007      	beq.n	8010ffa <osTimerStart+0x42>
 8010fea:	4b12      	ldr	r3, [pc, #72]	@ (8011034 <osTimerStart+0x7c>)
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	2b02      	cmp	r3, #2
 8010ff0:	d103      	bne.n	8010ffa <osTimerStart+0x42>
    stat = osErrorISR;
 8010ff2:	f06f 0305 	mvn.w	r3, #5
 8010ff6:	61fb      	str	r3, [r7, #28]
 8010ff8:	e017      	b.n	801102a <osTimerStart+0x72>
  }
  else if (hTimer == NULL) {
 8010ffa:	69bb      	ldr	r3, [r7, #24]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d103      	bne.n	8011008 <osTimerStart+0x50>
    stat = osErrorParameter;
 8011000:	f06f 0303 	mvn.w	r3, #3
 8011004:	61fb      	str	r3, [r7, #28]
 8011006:	e010      	b.n	801102a <osTimerStart+0x72>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8011008:	2300      	movs	r3, #0
 801100a:	9300      	str	r3, [sp, #0]
 801100c:	2300      	movs	r3, #0
 801100e:	683a      	ldr	r2, [r7, #0]
 8011010:	2104      	movs	r1, #4
 8011012:	69b8      	ldr	r0, [r7, #24]
 8011014:	f002 fe16 	bl	8013c44 <xTimerGenericCommand>
 8011018:	4603      	mov	r3, r0
 801101a:	2b01      	cmp	r3, #1
 801101c:	d102      	bne.n	8011024 <osTimerStart+0x6c>
      stat = osOK;
 801101e:	2300      	movs	r3, #0
 8011020:	61fb      	str	r3, [r7, #28]
 8011022:	e002      	b.n	801102a <osTimerStart+0x72>
    } else {
      stat = osErrorResource;
 8011024:	f06f 0302 	mvn.w	r3, #2
 8011028:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 801102a:	69fb      	ldr	r3, [r7, #28]
}
 801102c:	4618      	mov	r0, r3
 801102e:	3720      	adds	r7, #32
 8011030:	46bd      	mov	sp, r7
 8011032:	bd80      	pop	{r7, pc}
 8011034:	2000aeb8 	.word	0x2000aeb8

08011038 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 8011038:	b580      	push	{r7, lr}
 801103a:	b08a      	sub	sp, #40	@ 0x28
 801103c:	af02      	add	r7, sp, #8
 801103e:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011044:	f3ef 8305 	mrs	r3, IPSR
 8011048:	617b      	str	r3, [r7, #20]
  return(result);
 801104a:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 801104c:	2b00      	cmp	r3, #0
 801104e:	d10f      	bne.n	8011070 <osTimerStop+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011050:	f3ef 8310 	mrs	r3, PRIMASK
 8011054:	613b      	str	r3, [r7, #16]
  return(result);
 8011056:	693b      	ldr	r3, [r7, #16]
 8011058:	2b00      	cmp	r3, #0
 801105a:	d105      	bne.n	8011068 <osTimerStop+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801105c:	f3ef 8311 	mrs	r3, BASEPRI
 8011060:	60fb      	str	r3, [r7, #12]
  return(result);
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d007      	beq.n	8011078 <osTimerStop+0x40>
 8011068:	4b17      	ldr	r3, [pc, #92]	@ (80110c8 <osTimerStop+0x90>)
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	2b02      	cmp	r3, #2
 801106e:	d103      	bne.n	8011078 <osTimerStop+0x40>
    stat = osErrorISR;
 8011070:	f06f 0305 	mvn.w	r3, #5
 8011074:	61fb      	str	r3, [r7, #28]
 8011076:	e021      	b.n	80110bc <osTimerStop+0x84>
  }
  else if (hTimer == NULL) {
 8011078:	69bb      	ldr	r3, [r7, #24]
 801107a:	2b00      	cmp	r3, #0
 801107c:	d103      	bne.n	8011086 <osTimerStop+0x4e>
    stat = osErrorParameter;
 801107e:	f06f 0303 	mvn.w	r3, #3
 8011082:	61fb      	str	r3, [r7, #28]
 8011084:	e01a      	b.n	80110bc <osTimerStop+0x84>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 8011086:	69b8      	ldr	r0, [r7, #24]
 8011088:	f003 f8f8 	bl	801427c <xTimerIsTimerActive>
 801108c:	4603      	mov	r3, r0
 801108e:	2b00      	cmp	r3, #0
 8011090:	d103      	bne.n	801109a <osTimerStop+0x62>
      stat = osErrorResource;
 8011092:	f06f 0302 	mvn.w	r3, #2
 8011096:	61fb      	str	r3, [r7, #28]
 8011098:	e010      	b.n	80110bc <osTimerStop+0x84>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 801109a:	2300      	movs	r3, #0
 801109c:	9300      	str	r3, [sp, #0]
 801109e:	2300      	movs	r3, #0
 80110a0:	2200      	movs	r2, #0
 80110a2:	2103      	movs	r1, #3
 80110a4:	69b8      	ldr	r0, [r7, #24]
 80110a6:	f002 fdcd 	bl	8013c44 <xTimerGenericCommand>
 80110aa:	4603      	mov	r3, r0
 80110ac:	2b01      	cmp	r3, #1
 80110ae:	d102      	bne.n	80110b6 <osTimerStop+0x7e>
        stat = osOK;
 80110b0:	2300      	movs	r3, #0
 80110b2:	61fb      	str	r3, [r7, #28]
 80110b4:	e002      	b.n	80110bc <osTimerStop+0x84>
      } else {
        stat = osError;
 80110b6:	f04f 33ff 	mov.w	r3, #4294967295
 80110ba:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 80110bc:	69fb      	ldr	r3, [r7, #28]
}
 80110be:	4618      	mov	r0, r3
 80110c0:	3720      	adds	r7, #32
 80110c2:	46bd      	mov	sp, r7
 80110c4:	bd80      	pop	{r7, pc}
 80110c6:	bf00      	nop
 80110c8:	2000aeb8 	.word	0x2000aeb8

080110cc <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80110cc:	b580      	push	{r7, lr}
 80110ce:	b08c      	sub	sp, #48	@ 0x30
 80110d0:	af02      	add	r7, sp, #8
 80110d2:	60f8      	str	r0, [r7, #12]
 80110d4:	60b9      	str	r1, [r7, #8]
 80110d6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80110d8:	2300      	movs	r3, #0
 80110da:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80110dc:	f3ef 8305 	mrs	r3, IPSR
 80110e0:	61bb      	str	r3, [r7, #24]
  return(result);
 80110e2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	f040 8086 	bne.w	80111f6 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80110ea:	f3ef 8310 	mrs	r3, PRIMASK
 80110ee:	617b      	str	r3, [r7, #20]
  return(result);
 80110f0:	697b      	ldr	r3, [r7, #20]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d105      	bne.n	8011102 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80110f6:	f3ef 8311 	mrs	r3, BASEPRI
 80110fa:	613b      	str	r3, [r7, #16]
  return(result);
 80110fc:	693b      	ldr	r3, [r7, #16]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d003      	beq.n	801110a <osSemaphoreNew+0x3e>
 8011102:	4b3f      	ldr	r3, [pc, #252]	@ (8011200 <osSemaphoreNew+0x134>)
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	2b02      	cmp	r3, #2
 8011108:	d075      	beq.n	80111f6 <osSemaphoreNew+0x12a>
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d072      	beq.n	80111f6 <osSemaphoreNew+0x12a>
 8011110:	68ba      	ldr	r2, [r7, #8]
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	429a      	cmp	r2, r3
 8011116:	d86e      	bhi.n	80111f6 <osSemaphoreNew+0x12a>
    mem = -1;
 8011118:	f04f 33ff 	mov.w	r3, #4294967295
 801111c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	2b00      	cmp	r3, #0
 8011122:	d015      	beq.n	8011150 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	689b      	ldr	r3, [r3, #8]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d006      	beq.n	801113a <osSemaphoreNew+0x6e>
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	68db      	ldr	r3, [r3, #12]
 8011130:	2b4f      	cmp	r3, #79	@ 0x4f
 8011132:	d902      	bls.n	801113a <osSemaphoreNew+0x6e>
        mem = 1;
 8011134:	2301      	movs	r3, #1
 8011136:	623b      	str	r3, [r7, #32]
 8011138:	e00c      	b.n	8011154 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	689b      	ldr	r3, [r3, #8]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d108      	bne.n	8011154 <osSemaphoreNew+0x88>
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	68db      	ldr	r3, [r3, #12]
 8011146:	2b00      	cmp	r3, #0
 8011148:	d104      	bne.n	8011154 <osSemaphoreNew+0x88>
          mem = 0;
 801114a:	2300      	movs	r3, #0
 801114c:	623b      	str	r3, [r7, #32]
 801114e:	e001      	b.n	8011154 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8011150:	2300      	movs	r3, #0
 8011152:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8011154:	6a3b      	ldr	r3, [r7, #32]
 8011156:	f1b3 3fff 	cmp.w	r3, #4294967295
 801115a:	d04c      	beq.n	80111f6 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	2b01      	cmp	r3, #1
 8011160:	d128      	bne.n	80111b4 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8011162:	6a3b      	ldr	r3, [r7, #32]
 8011164:	2b01      	cmp	r3, #1
 8011166:	d10a      	bne.n	801117e <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	689b      	ldr	r3, [r3, #8]
 801116c:	2203      	movs	r2, #3
 801116e:	9200      	str	r2, [sp, #0]
 8011170:	2200      	movs	r2, #0
 8011172:	2100      	movs	r1, #0
 8011174:	2001      	movs	r0, #1
 8011176:	f000 fbf9 	bl	801196c <xQueueGenericCreateStatic>
 801117a:	6278      	str	r0, [r7, #36]	@ 0x24
 801117c:	e005      	b.n	801118a <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 801117e:	2203      	movs	r2, #3
 8011180:	2100      	movs	r1, #0
 8011182:	2001      	movs	r0, #1
 8011184:	f000 fc79 	bl	8011a7a <xQueueGenericCreate>
 8011188:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 801118a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801118c:	2b00      	cmp	r3, #0
 801118e:	d022      	beq.n	80111d6 <osSemaphoreNew+0x10a>
 8011190:	68bb      	ldr	r3, [r7, #8]
 8011192:	2b00      	cmp	r3, #0
 8011194:	d01f      	beq.n	80111d6 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011196:	2300      	movs	r3, #0
 8011198:	2200      	movs	r2, #0
 801119a:	2100      	movs	r1, #0
 801119c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801119e:	f000 fd49 	bl	8011c34 <xQueueGenericSend>
 80111a2:	4603      	mov	r3, r0
 80111a4:	2b01      	cmp	r3, #1
 80111a6:	d016      	beq.n	80111d6 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 80111a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80111aa:	f001 fa11 	bl	80125d0 <vQueueDelete>
            hSemaphore = NULL;
 80111ae:	2300      	movs	r3, #0
 80111b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80111b2:	e010      	b.n	80111d6 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 80111b4:	6a3b      	ldr	r3, [r7, #32]
 80111b6:	2b01      	cmp	r3, #1
 80111b8:	d108      	bne.n	80111cc <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	689b      	ldr	r3, [r3, #8]
 80111be:	461a      	mov	r2, r3
 80111c0:	68b9      	ldr	r1, [r7, #8]
 80111c2:	68f8      	ldr	r0, [r7, #12]
 80111c4:	f000 fcbf 	bl	8011b46 <xQueueCreateCountingSemaphoreStatic>
 80111c8:	6278      	str	r0, [r7, #36]	@ 0x24
 80111ca:	e004      	b.n	80111d6 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80111cc:	68b9      	ldr	r1, [r7, #8]
 80111ce:	68f8      	ldr	r0, [r7, #12]
 80111d0:	f000 fcf6 	bl	8011bc0 <xQueueCreateCountingSemaphore>
 80111d4:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80111d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d00c      	beq.n	80111f6 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d003      	beq.n	80111ea <osSemaphoreNew+0x11e>
          name = attr->name;
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	61fb      	str	r3, [r7, #28]
 80111e8:	e001      	b.n	80111ee <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 80111ea:	2300      	movs	r3, #0
 80111ec:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80111ee:	69f9      	ldr	r1, [r7, #28]
 80111f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80111f2:	f001 fb3b 	bl	801286c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80111f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80111f8:	4618      	mov	r0, r3
 80111fa:	3728      	adds	r7, #40	@ 0x28
 80111fc:	46bd      	mov	sp, r7
 80111fe:	bd80      	pop	{r7, pc}
 8011200:	2000aeb8 	.word	0x2000aeb8

08011204 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8011204:	b580      	push	{r7, lr}
 8011206:	b088      	sub	sp, #32
 8011208:	af00      	add	r7, sp, #0
 801120a:	6078      	str	r0, [r7, #4]
 801120c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8011212:	2300      	movs	r3, #0
 8011214:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8011216:	69bb      	ldr	r3, [r7, #24]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d103      	bne.n	8011224 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 801121c:	f06f 0303 	mvn.w	r3, #3
 8011220:	61fb      	str	r3, [r7, #28]
 8011222:	e04b      	b.n	80112bc <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011224:	f3ef 8305 	mrs	r3, IPSR
 8011228:	617b      	str	r3, [r7, #20]
  return(result);
 801122a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 801122c:	2b00      	cmp	r3, #0
 801122e:	d10f      	bne.n	8011250 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011230:	f3ef 8310 	mrs	r3, PRIMASK
 8011234:	613b      	str	r3, [r7, #16]
  return(result);
 8011236:	693b      	ldr	r3, [r7, #16]
 8011238:	2b00      	cmp	r3, #0
 801123a:	d105      	bne.n	8011248 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801123c:	f3ef 8311 	mrs	r3, BASEPRI
 8011240:	60fb      	str	r3, [r7, #12]
  return(result);
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	2b00      	cmp	r3, #0
 8011246:	d026      	beq.n	8011296 <osSemaphoreAcquire+0x92>
 8011248:	4b1f      	ldr	r3, [pc, #124]	@ (80112c8 <osSemaphoreAcquire+0xc4>)
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	2b02      	cmp	r3, #2
 801124e:	d122      	bne.n	8011296 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8011250:	683b      	ldr	r3, [r7, #0]
 8011252:	2b00      	cmp	r3, #0
 8011254:	d003      	beq.n	801125e <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8011256:	f06f 0303 	mvn.w	r3, #3
 801125a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 801125c:	e02d      	b.n	80112ba <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 801125e:	2300      	movs	r3, #0
 8011260:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8011262:	f107 0308 	add.w	r3, r7, #8
 8011266:	461a      	mov	r2, r3
 8011268:	2100      	movs	r1, #0
 801126a:	69b8      	ldr	r0, [r7, #24]
 801126c:	f001 f928 	bl	80124c0 <xQueueReceiveFromISR>
 8011270:	4603      	mov	r3, r0
 8011272:	2b01      	cmp	r3, #1
 8011274:	d003      	beq.n	801127e <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8011276:	f06f 0302 	mvn.w	r3, #2
 801127a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 801127c:	e01d      	b.n	80112ba <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 801127e:	68bb      	ldr	r3, [r7, #8]
 8011280:	2b00      	cmp	r3, #0
 8011282:	d01a      	beq.n	80112ba <osSemaphoreAcquire+0xb6>
 8011284:	4b11      	ldr	r3, [pc, #68]	@ (80112cc <osSemaphoreAcquire+0xc8>)
 8011286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801128a:	601a      	str	r2, [r3, #0]
 801128c:	f3bf 8f4f 	dsb	sy
 8011290:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8011294:	e011      	b.n	80112ba <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8011296:	6839      	ldr	r1, [r7, #0]
 8011298:	69b8      	ldr	r0, [r7, #24]
 801129a:	f000 fff9 	bl	8012290 <xQueueSemaphoreTake>
 801129e:	4603      	mov	r3, r0
 80112a0:	2b01      	cmp	r3, #1
 80112a2:	d00b      	beq.n	80112bc <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d003      	beq.n	80112b2 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 80112aa:	f06f 0301 	mvn.w	r3, #1
 80112ae:	61fb      	str	r3, [r7, #28]
 80112b0:	e004      	b.n	80112bc <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 80112b2:	f06f 0302 	mvn.w	r3, #2
 80112b6:	61fb      	str	r3, [r7, #28]
 80112b8:	e000      	b.n	80112bc <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 80112ba:	bf00      	nop
      }
    }
  }

  return (stat);
 80112bc:	69fb      	ldr	r3, [r7, #28]
}
 80112be:	4618      	mov	r0, r3
 80112c0:	3720      	adds	r7, #32
 80112c2:	46bd      	mov	sp, r7
 80112c4:	bd80      	pop	{r7, pc}
 80112c6:	bf00      	nop
 80112c8:	2000aeb8 	.word	0x2000aeb8
 80112cc:	e000ed04 	.word	0xe000ed04

080112d0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80112d0:	b580      	push	{r7, lr}
 80112d2:	b088      	sub	sp, #32
 80112d4:	af00      	add	r7, sp, #0
 80112d6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80112dc:	2300      	movs	r3, #0
 80112de:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80112e0:	69bb      	ldr	r3, [r7, #24]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d103      	bne.n	80112ee <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80112e6:	f06f 0303 	mvn.w	r3, #3
 80112ea:	61fb      	str	r3, [r7, #28]
 80112ec:	e03e      	b.n	801136c <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80112ee:	f3ef 8305 	mrs	r3, IPSR
 80112f2:	617b      	str	r3, [r7, #20]
  return(result);
 80112f4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d10f      	bne.n	801131a <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80112fa:	f3ef 8310 	mrs	r3, PRIMASK
 80112fe:	613b      	str	r3, [r7, #16]
  return(result);
 8011300:	693b      	ldr	r3, [r7, #16]
 8011302:	2b00      	cmp	r3, #0
 8011304:	d105      	bne.n	8011312 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8011306:	f3ef 8311 	mrs	r3, BASEPRI
 801130a:	60fb      	str	r3, [r7, #12]
  return(result);
 801130c:	68fb      	ldr	r3, [r7, #12]
 801130e:	2b00      	cmp	r3, #0
 8011310:	d01e      	beq.n	8011350 <osSemaphoreRelease+0x80>
 8011312:	4b19      	ldr	r3, [pc, #100]	@ (8011378 <osSemaphoreRelease+0xa8>)
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	2b02      	cmp	r3, #2
 8011318:	d11a      	bne.n	8011350 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 801131a:	2300      	movs	r3, #0
 801131c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 801131e:	f107 0308 	add.w	r3, r7, #8
 8011322:	4619      	mov	r1, r3
 8011324:	69b8      	ldr	r0, [r7, #24]
 8011326:	f000 fe32 	bl	8011f8e <xQueueGiveFromISR>
 801132a:	4603      	mov	r3, r0
 801132c:	2b01      	cmp	r3, #1
 801132e:	d003      	beq.n	8011338 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8011330:	f06f 0302 	mvn.w	r3, #2
 8011334:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8011336:	e018      	b.n	801136a <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8011338:	68bb      	ldr	r3, [r7, #8]
 801133a:	2b00      	cmp	r3, #0
 801133c:	d015      	beq.n	801136a <osSemaphoreRelease+0x9a>
 801133e:	4b0f      	ldr	r3, [pc, #60]	@ (801137c <osSemaphoreRelease+0xac>)
 8011340:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011344:	601a      	str	r2, [r3, #0]
 8011346:	f3bf 8f4f 	dsb	sy
 801134a:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 801134e:	e00c      	b.n	801136a <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011350:	2300      	movs	r3, #0
 8011352:	2200      	movs	r2, #0
 8011354:	2100      	movs	r1, #0
 8011356:	69b8      	ldr	r0, [r7, #24]
 8011358:	f000 fc6c 	bl	8011c34 <xQueueGenericSend>
 801135c:	4603      	mov	r3, r0
 801135e:	2b01      	cmp	r3, #1
 8011360:	d004      	beq.n	801136c <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8011362:	f06f 0302 	mvn.w	r3, #2
 8011366:	61fb      	str	r3, [r7, #28]
 8011368:	e000      	b.n	801136c <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 801136a:	bf00      	nop
    }
  }

  return (stat);
 801136c:	69fb      	ldr	r3, [r7, #28]
}
 801136e:	4618      	mov	r0, r3
 8011370:	3720      	adds	r7, #32
 8011372:	46bd      	mov	sp, r7
 8011374:	bd80      	pop	{r7, pc}
 8011376:	bf00      	nop
 8011378:	2000aeb8 	.word	0x2000aeb8
 801137c:	e000ed04 	.word	0xe000ed04

08011380 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8011380:	b580      	push	{r7, lr}
 8011382:	b088      	sub	sp, #32
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801138c:	f3ef 8305 	mrs	r3, IPSR
 8011390:	617b      	str	r3, [r7, #20]
  return(result);
 8011392:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8011394:	2b00      	cmp	r3, #0
 8011396:	d10f      	bne.n	80113b8 <osSemaphoreDelete+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011398:	f3ef 8310 	mrs	r3, PRIMASK
 801139c:	613b      	str	r3, [r7, #16]
  return(result);
 801139e:	693b      	ldr	r3, [r7, #16]
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d105      	bne.n	80113b0 <osSemaphoreDelete+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80113a4:	f3ef 8311 	mrs	r3, BASEPRI
 80113a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d007      	beq.n	80113c0 <osSemaphoreDelete+0x40>
 80113b0:	4b0d      	ldr	r3, [pc, #52]	@ (80113e8 <osSemaphoreDelete+0x68>)
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	2b02      	cmp	r3, #2
 80113b6:	d103      	bne.n	80113c0 <osSemaphoreDelete+0x40>
    stat = osErrorISR;
 80113b8:	f06f 0305 	mvn.w	r3, #5
 80113bc:	61fb      	str	r3, [r7, #28]
 80113be:	e00e      	b.n	80113de <osSemaphoreDelete+0x5e>
  }
  else if (hSemaphore == NULL) {
 80113c0:	69bb      	ldr	r3, [r7, #24]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d103      	bne.n	80113ce <osSemaphoreDelete+0x4e>
    stat = osErrorParameter;
 80113c6:	f06f 0303 	mvn.w	r3, #3
 80113ca:	61fb      	str	r3, [r7, #28]
 80113cc:	e007      	b.n	80113de <osSemaphoreDelete+0x5e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80113ce:	69b8      	ldr	r0, [r7, #24]
 80113d0:	f001 fa76 	bl	80128c0 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80113d4:	2300      	movs	r3, #0
 80113d6:	61fb      	str	r3, [r7, #28]
    vSemaphoreDelete (hSemaphore);
 80113d8:	69b8      	ldr	r0, [r7, #24]
 80113da:	f001 f8f9 	bl	80125d0 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80113de:	69fb      	ldr	r3, [r7, #28]
}
 80113e0:	4618      	mov	r0, r3
 80113e2:	3720      	adds	r7, #32
 80113e4:	46bd      	mov	sp, r7
 80113e6:	bd80      	pop	{r7, pc}
 80113e8:	2000aeb8 	.word	0x2000aeb8

080113ec <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b08c      	sub	sp, #48	@ 0x30
 80113f0:	af02      	add	r7, sp, #8
 80113f2:	60f8      	str	r0, [r7, #12]
 80113f4:	60b9      	str	r1, [r7, #8]
 80113f6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80113f8:	2300      	movs	r3, #0
 80113fa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80113fc:	f3ef 8305 	mrs	r3, IPSR
 8011400:	61bb      	str	r3, [r7, #24]
  return(result);
 8011402:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8011404:	2b00      	cmp	r3, #0
 8011406:	d16f      	bne.n	80114e8 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011408:	f3ef 8310 	mrs	r3, PRIMASK
 801140c:	617b      	str	r3, [r7, #20]
  return(result);
 801140e:	697b      	ldr	r3, [r7, #20]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d105      	bne.n	8011420 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8011414:	f3ef 8311 	mrs	r3, BASEPRI
 8011418:	613b      	str	r3, [r7, #16]
  return(result);
 801141a:	693b      	ldr	r3, [r7, #16]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d003      	beq.n	8011428 <osMessageQueueNew+0x3c>
 8011420:	4b34      	ldr	r3, [pc, #208]	@ (80114f4 <osMessageQueueNew+0x108>)
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	2b02      	cmp	r3, #2
 8011426:	d05f      	beq.n	80114e8 <osMessageQueueNew+0xfc>
 8011428:	68fb      	ldr	r3, [r7, #12]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d05c      	beq.n	80114e8 <osMessageQueueNew+0xfc>
 801142e:	68bb      	ldr	r3, [r7, #8]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d059      	beq.n	80114e8 <osMessageQueueNew+0xfc>
    mem = -1;
 8011434:	f04f 33ff 	mov.w	r3, #4294967295
 8011438:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d029      	beq.n	8011494 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	689b      	ldr	r3, [r3, #8]
 8011444:	2b00      	cmp	r3, #0
 8011446:	d012      	beq.n	801146e <osMessageQueueNew+0x82>
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	68db      	ldr	r3, [r3, #12]
 801144c:	2b4f      	cmp	r3, #79	@ 0x4f
 801144e:	d90e      	bls.n	801146e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011454:	2b00      	cmp	r3, #0
 8011456:	d00a      	beq.n	801146e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	695a      	ldr	r2, [r3, #20]
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	68b9      	ldr	r1, [r7, #8]
 8011460:	fb01 f303 	mul.w	r3, r1, r3
 8011464:	429a      	cmp	r2, r3
 8011466:	d302      	bcc.n	801146e <osMessageQueueNew+0x82>
        mem = 1;
 8011468:	2301      	movs	r3, #1
 801146a:	623b      	str	r3, [r7, #32]
 801146c:	e014      	b.n	8011498 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	689b      	ldr	r3, [r3, #8]
 8011472:	2b00      	cmp	r3, #0
 8011474:	d110      	bne.n	8011498 <osMessageQueueNew+0xac>
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	68db      	ldr	r3, [r3, #12]
 801147a:	2b00      	cmp	r3, #0
 801147c:	d10c      	bne.n	8011498 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8011482:	2b00      	cmp	r3, #0
 8011484:	d108      	bne.n	8011498 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	695b      	ldr	r3, [r3, #20]
 801148a:	2b00      	cmp	r3, #0
 801148c:	d104      	bne.n	8011498 <osMessageQueueNew+0xac>
          mem = 0;
 801148e:	2300      	movs	r3, #0
 8011490:	623b      	str	r3, [r7, #32]
 8011492:	e001      	b.n	8011498 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8011494:	2300      	movs	r3, #0
 8011496:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8011498:	6a3b      	ldr	r3, [r7, #32]
 801149a:	2b01      	cmp	r3, #1
 801149c:	d10b      	bne.n	80114b6 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	691a      	ldr	r2, [r3, #16]
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	689b      	ldr	r3, [r3, #8]
 80114a6:	2100      	movs	r1, #0
 80114a8:	9100      	str	r1, [sp, #0]
 80114aa:	68b9      	ldr	r1, [r7, #8]
 80114ac:	68f8      	ldr	r0, [r7, #12]
 80114ae:	f000 fa5d 	bl	801196c <xQueueGenericCreateStatic>
 80114b2:	6278      	str	r0, [r7, #36]	@ 0x24
 80114b4:	e008      	b.n	80114c8 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 80114b6:	6a3b      	ldr	r3, [r7, #32]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d105      	bne.n	80114c8 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 80114bc:	2200      	movs	r2, #0
 80114be:	68b9      	ldr	r1, [r7, #8]
 80114c0:	68f8      	ldr	r0, [r7, #12]
 80114c2:	f000 fada 	bl	8011a7a <xQueueGenericCreate>
 80114c6:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80114c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d00c      	beq.n	80114e8 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d003      	beq.n	80114dc <osMessageQueueNew+0xf0>
        name = attr->name;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	61fb      	str	r3, [r7, #28]
 80114da:	e001      	b.n	80114e0 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 80114dc:	2300      	movs	r3, #0
 80114de:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80114e0:	69f9      	ldr	r1, [r7, #28]
 80114e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80114e4:	f001 f9c2 	bl	801286c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80114e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80114ea:	4618      	mov	r0, r3
 80114ec:	3728      	adds	r7, #40	@ 0x28
 80114ee:	46bd      	mov	sp, r7
 80114f0:	bd80      	pop	{r7, pc}
 80114f2:	bf00      	nop
 80114f4:	2000aeb8 	.word	0x2000aeb8

080114f8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80114f8:	b580      	push	{r7, lr}
 80114fa:	b08a      	sub	sp, #40	@ 0x28
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	60f8      	str	r0, [r7, #12]
 8011500:	60b9      	str	r1, [r7, #8]
 8011502:	603b      	str	r3, [r7, #0]
 8011504:	4613      	mov	r3, r2
 8011506:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801150c:	2300      	movs	r3, #0
 801150e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011510:	f3ef 8305 	mrs	r3, IPSR
 8011514:	61fb      	str	r3, [r7, #28]
  return(result);
 8011516:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8011518:	2b00      	cmp	r3, #0
 801151a:	d10f      	bne.n	801153c <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801151c:	f3ef 8310 	mrs	r3, PRIMASK
 8011520:	61bb      	str	r3, [r7, #24]
  return(result);
 8011522:	69bb      	ldr	r3, [r7, #24]
 8011524:	2b00      	cmp	r3, #0
 8011526:	d105      	bne.n	8011534 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8011528:	f3ef 8311 	mrs	r3, BASEPRI
 801152c:	617b      	str	r3, [r7, #20]
  return(result);
 801152e:	697b      	ldr	r3, [r7, #20]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d02c      	beq.n	801158e <osMessageQueuePut+0x96>
 8011534:	4b28      	ldr	r3, [pc, #160]	@ (80115d8 <osMessageQueuePut+0xe0>)
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	2b02      	cmp	r3, #2
 801153a:	d128      	bne.n	801158e <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801153c:	6a3b      	ldr	r3, [r7, #32]
 801153e:	2b00      	cmp	r3, #0
 8011540:	d005      	beq.n	801154e <osMessageQueuePut+0x56>
 8011542:	68bb      	ldr	r3, [r7, #8]
 8011544:	2b00      	cmp	r3, #0
 8011546:	d002      	beq.n	801154e <osMessageQueuePut+0x56>
 8011548:	683b      	ldr	r3, [r7, #0]
 801154a:	2b00      	cmp	r3, #0
 801154c:	d003      	beq.n	8011556 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 801154e:	f06f 0303 	mvn.w	r3, #3
 8011552:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011554:	e039      	b.n	80115ca <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8011556:	2300      	movs	r3, #0
 8011558:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801155a:	f107 0210 	add.w	r2, r7, #16
 801155e:	2300      	movs	r3, #0
 8011560:	68b9      	ldr	r1, [r7, #8]
 8011562:	6a38      	ldr	r0, [r7, #32]
 8011564:	f000 fc70 	bl	8011e48 <xQueueGenericSendFromISR>
 8011568:	4603      	mov	r3, r0
 801156a:	2b01      	cmp	r3, #1
 801156c:	d003      	beq.n	8011576 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 801156e:	f06f 0302 	mvn.w	r3, #2
 8011572:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011574:	e029      	b.n	80115ca <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8011576:	693b      	ldr	r3, [r7, #16]
 8011578:	2b00      	cmp	r3, #0
 801157a:	d026      	beq.n	80115ca <osMessageQueuePut+0xd2>
 801157c:	4b17      	ldr	r3, [pc, #92]	@ (80115dc <osMessageQueuePut+0xe4>)
 801157e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011582:	601a      	str	r2, [r3, #0]
 8011584:	f3bf 8f4f 	dsb	sy
 8011588:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801158c:	e01d      	b.n	80115ca <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801158e:	6a3b      	ldr	r3, [r7, #32]
 8011590:	2b00      	cmp	r3, #0
 8011592:	d002      	beq.n	801159a <osMessageQueuePut+0xa2>
 8011594:	68bb      	ldr	r3, [r7, #8]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d103      	bne.n	80115a2 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 801159a:	f06f 0303 	mvn.w	r3, #3
 801159e:	627b      	str	r3, [r7, #36]	@ 0x24
 80115a0:	e014      	b.n	80115cc <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80115a2:	2300      	movs	r3, #0
 80115a4:	683a      	ldr	r2, [r7, #0]
 80115a6:	68b9      	ldr	r1, [r7, #8]
 80115a8:	6a38      	ldr	r0, [r7, #32]
 80115aa:	f000 fb43 	bl	8011c34 <xQueueGenericSend>
 80115ae:	4603      	mov	r3, r0
 80115b0:	2b01      	cmp	r3, #1
 80115b2:	d00b      	beq.n	80115cc <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 80115b4:	683b      	ldr	r3, [r7, #0]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d003      	beq.n	80115c2 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80115ba:	f06f 0301 	mvn.w	r3, #1
 80115be:	627b      	str	r3, [r7, #36]	@ 0x24
 80115c0:	e004      	b.n	80115cc <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80115c2:	f06f 0302 	mvn.w	r3, #2
 80115c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80115c8:	e000      	b.n	80115cc <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80115ca:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80115cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80115ce:	4618      	mov	r0, r3
 80115d0:	3728      	adds	r7, #40	@ 0x28
 80115d2:	46bd      	mov	sp, r7
 80115d4:	bd80      	pop	{r7, pc}
 80115d6:	bf00      	nop
 80115d8:	2000aeb8 	.word	0x2000aeb8
 80115dc:	e000ed04 	.word	0xe000ed04

080115e0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80115e0:	b580      	push	{r7, lr}
 80115e2:	b08a      	sub	sp, #40	@ 0x28
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	60f8      	str	r0, [r7, #12]
 80115e8:	60b9      	str	r1, [r7, #8]
 80115ea:	607a      	str	r2, [r7, #4]
 80115ec:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80115ee:	68fb      	ldr	r3, [r7, #12]
 80115f0:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80115f2:	2300      	movs	r3, #0
 80115f4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80115f6:	f3ef 8305 	mrs	r3, IPSR
 80115fa:	61fb      	str	r3, [r7, #28]
  return(result);
 80115fc:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d10f      	bne.n	8011622 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011602:	f3ef 8310 	mrs	r3, PRIMASK
 8011606:	61bb      	str	r3, [r7, #24]
  return(result);
 8011608:	69bb      	ldr	r3, [r7, #24]
 801160a:	2b00      	cmp	r3, #0
 801160c:	d105      	bne.n	801161a <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801160e:	f3ef 8311 	mrs	r3, BASEPRI
 8011612:	617b      	str	r3, [r7, #20]
  return(result);
 8011614:	697b      	ldr	r3, [r7, #20]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d02c      	beq.n	8011674 <osMessageQueueGet+0x94>
 801161a:	4b28      	ldr	r3, [pc, #160]	@ (80116bc <osMessageQueueGet+0xdc>)
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	2b02      	cmp	r3, #2
 8011620:	d128      	bne.n	8011674 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011622:	6a3b      	ldr	r3, [r7, #32]
 8011624:	2b00      	cmp	r3, #0
 8011626:	d005      	beq.n	8011634 <osMessageQueueGet+0x54>
 8011628:	68bb      	ldr	r3, [r7, #8]
 801162a:	2b00      	cmp	r3, #0
 801162c:	d002      	beq.n	8011634 <osMessageQueueGet+0x54>
 801162e:	683b      	ldr	r3, [r7, #0]
 8011630:	2b00      	cmp	r3, #0
 8011632:	d003      	beq.n	801163c <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8011634:	f06f 0303 	mvn.w	r3, #3
 8011638:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801163a:	e038      	b.n	80116ae <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 801163c:	2300      	movs	r3, #0
 801163e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8011640:	f107 0310 	add.w	r3, r7, #16
 8011644:	461a      	mov	r2, r3
 8011646:	68b9      	ldr	r1, [r7, #8]
 8011648:	6a38      	ldr	r0, [r7, #32]
 801164a:	f000 ff39 	bl	80124c0 <xQueueReceiveFromISR>
 801164e:	4603      	mov	r3, r0
 8011650:	2b01      	cmp	r3, #1
 8011652:	d003      	beq.n	801165c <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8011654:	f06f 0302 	mvn.w	r3, #2
 8011658:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801165a:	e028      	b.n	80116ae <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 801165c:	693b      	ldr	r3, [r7, #16]
 801165e:	2b00      	cmp	r3, #0
 8011660:	d025      	beq.n	80116ae <osMessageQueueGet+0xce>
 8011662:	4b17      	ldr	r3, [pc, #92]	@ (80116c0 <osMessageQueueGet+0xe0>)
 8011664:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011668:	601a      	str	r2, [r3, #0]
 801166a:	f3bf 8f4f 	dsb	sy
 801166e:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011672:	e01c      	b.n	80116ae <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8011674:	6a3b      	ldr	r3, [r7, #32]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d002      	beq.n	8011680 <osMessageQueueGet+0xa0>
 801167a:	68bb      	ldr	r3, [r7, #8]
 801167c:	2b00      	cmp	r3, #0
 801167e:	d103      	bne.n	8011688 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8011680:	f06f 0303 	mvn.w	r3, #3
 8011684:	627b      	str	r3, [r7, #36]	@ 0x24
 8011686:	e013      	b.n	80116b0 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011688:	683a      	ldr	r2, [r7, #0]
 801168a:	68b9      	ldr	r1, [r7, #8]
 801168c:	6a38      	ldr	r0, [r7, #32]
 801168e:	f000 fd17 	bl	80120c0 <xQueueReceive>
 8011692:	4603      	mov	r3, r0
 8011694:	2b01      	cmp	r3, #1
 8011696:	d00b      	beq.n	80116b0 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8011698:	683b      	ldr	r3, [r7, #0]
 801169a:	2b00      	cmp	r3, #0
 801169c:	d003      	beq.n	80116a6 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 801169e:	f06f 0301 	mvn.w	r3, #1
 80116a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80116a4:	e004      	b.n	80116b0 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 80116a6:	f06f 0302 	mvn.w	r3, #2
 80116aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80116ac:	e000      	b.n	80116b0 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80116ae:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80116b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80116b2:	4618      	mov	r0, r3
 80116b4:	3728      	adds	r7, #40	@ 0x28
 80116b6:	46bd      	mov	sp, r7
 80116b8:	bd80      	pop	{r7, pc}
 80116ba:	bf00      	nop
 80116bc:	2000aeb8 	.word	0x2000aeb8
 80116c0:	e000ed04 	.word	0xe000ed04

080116c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80116c4:	b480      	push	{r7}
 80116c6:	b085      	sub	sp, #20
 80116c8:	af00      	add	r7, sp, #0
 80116ca:	60f8      	str	r0, [r7, #12]
 80116cc:	60b9      	str	r1, [r7, #8]
 80116ce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	4a07      	ldr	r2, [pc, #28]	@ (80116f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80116d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80116d6:	68bb      	ldr	r3, [r7, #8]
 80116d8:	4a06      	ldr	r2, [pc, #24]	@ (80116f4 <vApplicationGetIdleTaskMemory+0x30>)
 80116da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80116e2:	601a      	str	r2, [r3, #0]
}
 80116e4:	bf00      	nop
 80116e6:	3714      	adds	r7, #20
 80116e8:	46bd      	mov	sp, r7
 80116ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ee:	4770      	bx	lr
 80116f0:	2000aebc 	.word	0x2000aebc
 80116f4:	2000af64 	.word	0x2000af64

080116f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80116f8:	b480      	push	{r7}
 80116fa:	b085      	sub	sp, #20
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	60f8      	str	r0, [r7, #12]
 8011700:	60b9      	str	r1, [r7, #8]
 8011702:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	4a07      	ldr	r2, [pc, #28]	@ (8011724 <vApplicationGetTimerTaskMemory+0x2c>)
 8011708:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801170a:	68bb      	ldr	r3, [r7, #8]
 801170c:	4a06      	ldr	r2, [pc, #24]	@ (8011728 <vApplicationGetTimerTaskMemory+0x30>)
 801170e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011716:	601a      	str	r2, [r3, #0]
}
 8011718:	bf00      	nop
 801171a:	3714      	adds	r7, #20
 801171c:	46bd      	mov	sp, r7
 801171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011722:	4770      	bx	lr
 8011724:	2000b364 	.word	0x2000b364
 8011728:	2000b40c 	.word	0x2000b40c

0801172c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801172c:	b480      	push	{r7}
 801172e:	b083      	sub	sp, #12
 8011730:	af00      	add	r7, sp, #0
 8011732:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	f103 0208 	add.w	r2, r3, #8
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	f04f 32ff 	mov.w	r2, #4294967295
 8011744:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	f103 0208 	add.w	r2, r3, #8
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	f103 0208 	add.w	r2, r3, #8
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	2200      	movs	r2, #0
 801175e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011760:	bf00      	nop
 8011762:	370c      	adds	r7, #12
 8011764:	46bd      	mov	sp, r7
 8011766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176a:	4770      	bx	lr

0801176c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801176c:	b480      	push	{r7}
 801176e:	b083      	sub	sp, #12
 8011770:	af00      	add	r7, sp, #0
 8011772:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	2200      	movs	r2, #0
 8011778:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801177a:	bf00      	nop
 801177c:	370c      	adds	r7, #12
 801177e:	46bd      	mov	sp, r7
 8011780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011784:	4770      	bx	lr

08011786 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011786:	b480      	push	{r7}
 8011788:	b085      	sub	sp, #20
 801178a:	af00      	add	r7, sp, #0
 801178c:	6078      	str	r0, [r7, #4]
 801178e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	685b      	ldr	r3, [r3, #4]
 8011794:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011796:	683b      	ldr	r3, [r7, #0]
 8011798:	68fa      	ldr	r2, [r7, #12]
 801179a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	689a      	ldr	r2, [r3, #8]
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	689b      	ldr	r3, [r3, #8]
 80117a8:	683a      	ldr	r2, [r7, #0]
 80117aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	683a      	ldr	r2, [r7, #0]
 80117b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80117b2:	683b      	ldr	r3, [r7, #0]
 80117b4:	687a      	ldr	r2, [r7, #4]
 80117b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	1c5a      	adds	r2, r3, #1
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	601a      	str	r2, [r3, #0]
}
 80117c2:	bf00      	nop
 80117c4:	3714      	adds	r7, #20
 80117c6:	46bd      	mov	sp, r7
 80117c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117cc:	4770      	bx	lr

080117ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80117ce:	b480      	push	{r7}
 80117d0:	b085      	sub	sp, #20
 80117d2:	af00      	add	r7, sp, #0
 80117d4:	6078      	str	r0, [r7, #4]
 80117d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80117d8:	683b      	ldr	r3, [r7, #0]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80117de:	68bb      	ldr	r3, [r7, #8]
 80117e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117e4:	d103      	bne.n	80117ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	691b      	ldr	r3, [r3, #16]
 80117ea:	60fb      	str	r3, [r7, #12]
 80117ec:	e00c      	b.n	8011808 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	3308      	adds	r3, #8
 80117f2:	60fb      	str	r3, [r7, #12]
 80117f4:	e002      	b.n	80117fc <vListInsert+0x2e>
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	685b      	ldr	r3, [r3, #4]
 80117fa:	60fb      	str	r3, [r7, #12]
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	685b      	ldr	r3, [r3, #4]
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	68ba      	ldr	r2, [r7, #8]
 8011804:	429a      	cmp	r2, r3
 8011806:	d2f6      	bcs.n	80117f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	685a      	ldr	r2, [r3, #4]
 801180c:	683b      	ldr	r3, [r7, #0]
 801180e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011810:	683b      	ldr	r3, [r7, #0]
 8011812:	685b      	ldr	r3, [r3, #4]
 8011814:	683a      	ldr	r2, [r7, #0]
 8011816:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011818:	683b      	ldr	r3, [r7, #0]
 801181a:	68fa      	ldr	r2, [r7, #12]
 801181c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	683a      	ldr	r2, [r7, #0]
 8011822:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011824:	683b      	ldr	r3, [r7, #0]
 8011826:	687a      	ldr	r2, [r7, #4]
 8011828:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	1c5a      	adds	r2, r3, #1
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	601a      	str	r2, [r3, #0]
}
 8011834:	bf00      	nop
 8011836:	3714      	adds	r7, #20
 8011838:	46bd      	mov	sp, r7
 801183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183e:	4770      	bx	lr

08011840 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011840:	b480      	push	{r7}
 8011842:	b085      	sub	sp, #20
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	691b      	ldr	r3, [r3, #16]
 801184c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	685b      	ldr	r3, [r3, #4]
 8011852:	687a      	ldr	r2, [r7, #4]
 8011854:	6892      	ldr	r2, [r2, #8]
 8011856:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	689b      	ldr	r3, [r3, #8]
 801185c:	687a      	ldr	r2, [r7, #4]
 801185e:	6852      	ldr	r2, [r2, #4]
 8011860:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	685b      	ldr	r3, [r3, #4]
 8011866:	687a      	ldr	r2, [r7, #4]
 8011868:	429a      	cmp	r2, r3
 801186a:	d103      	bne.n	8011874 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	689a      	ldr	r2, [r3, #8]
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	2200      	movs	r2, #0
 8011878:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	1e5a      	subs	r2, r3, #1
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	681b      	ldr	r3, [r3, #0]
}
 8011888:	4618      	mov	r0, r3
 801188a:	3714      	adds	r7, #20
 801188c:	46bd      	mov	sp, r7
 801188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011892:	4770      	bx	lr

08011894 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011894:	b580      	push	{r7, lr}
 8011896:	b084      	sub	sp, #16
 8011898:	af00      	add	r7, sp, #0
 801189a:	6078      	str	r0, [r7, #4]
 801189c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d10d      	bne.n	80118c4 <xQueueGenericReset+0x30>
	__asm volatile
 80118a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118ac:	b672      	cpsid	i
 80118ae:	f383 8811 	msr	BASEPRI, r3
 80118b2:	f3bf 8f6f 	isb	sy
 80118b6:	f3bf 8f4f 	dsb	sy
 80118ba:	b662      	cpsie	i
 80118bc:	60bb      	str	r3, [r7, #8]
}
 80118be:	bf00      	nop
 80118c0:	bf00      	nop
 80118c2:	e7fd      	b.n	80118c0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80118c4:	f002 fe3a 	bl	801453c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	681a      	ldr	r2, [r3, #0]
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80118d0:	68f9      	ldr	r1, [r7, #12]
 80118d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80118d4:	fb01 f303 	mul.w	r3, r1, r3
 80118d8:	441a      	add	r2, r3
 80118da:	68fb      	ldr	r3, [r7, #12]
 80118dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	2200      	movs	r2, #0
 80118e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80118e4:	68fb      	ldr	r3, [r7, #12]
 80118e6:	681a      	ldr	r2, [r3, #0]
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	681a      	ldr	r2, [r3, #0]
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80118f4:	3b01      	subs	r3, #1
 80118f6:	68f9      	ldr	r1, [r7, #12]
 80118f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80118fa:	fb01 f303 	mul.w	r3, r1, r3
 80118fe:	441a      	add	r2, r3
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	22ff      	movs	r2, #255	@ 0xff
 8011908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	22ff      	movs	r2, #255	@ 0xff
 8011910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011914:	683b      	ldr	r3, [r7, #0]
 8011916:	2b00      	cmp	r3, #0
 8011918:	d114      	bne.n	8011944 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	691b      	ldr	r3, [r3, #16]
 801191e:	2b00      	cmp	r3, #0
 8011920:	d01a      	beq.n	8011958 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	3310      	adds	r3, #16
 8011926:	4618      	mov	r0, r3
 8011928:	f001 fce4 	bl	80132f4 <xTaskRemoveFromEventList>
 801192c:	4603      	mov	r3, r0
 801192e:	2b00      	cmp	r3, #0
 8011930:	d012      	beq.n	8011958 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011932:	4b0d      	ldr	r3, [pc, #52]	@ (8011968 <xQueueGenericReset+0xd4>)
 8011934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011938:	601a      	str	r2, [r3, #0]
 801193a:	f3bf 8f4f 	dsb	sy
 801193e:	f3bf 8f6f 	isb	sy
 8011942:	e009      	b.n	8011958 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	3310      	adds	r3, #16
 8011948:	4618      	mov	r0, r3
 801194a:	f7ff feef 	bl	801172c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	3324      	adds	r3, #36	@ 0x24
 8011952:	4618      	mov	r0, r3
 8011954:	f7ff feea 	bl	801172c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011958:	f002 fe26 	bl	80145a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801195c:	2301      	movs	r3, #1
}
 801195e:	4618      	mov	r0, r3
 8011960:	3710      	adds	r7, #16
 8011962:	46bd      	mov	sp, r7
 8011964:	bd80      	pop	{r7, pc}
 8011966:	bf00      	nop
 8011968:	e000ed04 	.word	0xe000ed04

0801196c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801196c:	b580      	push	{r7, lr}
 801196e:	b08e      	sub	sp, #56	@ 0x38
 8011970:	af02      	add	r7, sp, #8
 8011972:	60f8      	str	r0, [r7, #12]
 8011974:	60b9      	str	r1, [r7, #8]
 8011976:	607a      	str	r2, [r7, #4]
 8011978:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801197a:	68fb      	ldr	r3, [r7, #12]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d10d      	bne.n	801199c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8011980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011984:	b672      	cpsid	i
 8011986:	f383 8811 	msr	BASEPRI, r3
 801198a:	f3bf 8f6f 	isb	sy
 801198e:	f3bf 8f4f 	dsb	sy
 8011992:	b662      	cpsie	i
 8011994:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011996:	bf00      	nop
 8011998:	bf00      	nop
 801199a:	e7fd      	b.n	8011998 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801199c:	683b      	ldr	r3, [r7, #0]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d10d      	bne.n	80119be <xQueueGenericCreateStatic+0x52>
	__asm volatile
 80119a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119a6:	b672      	cpsid	i
 80119a8:	f383 8811 	msr	BASEPRI, r3
 80119ac:	f3bf 8f6f 	isb	sy
 80119b0:	f3bf 8f4f 	dsb	sy
 80119b4:	b662      	cpsie	i
 80119b6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80119b8:	bf00      	nop
 80119ba:	bf00      	nop
 80119bc:	e7fd      	b.n	80119ba <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d002      	beq.n	80119ca <xQueueGenericCreateStatic+0x5e>
 80119c4:	68bb      	ldr	r3, [r7, #8]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d001      	beq.n	80119ce <xQueueGenericCreateStatic+0x62>
 80119ca:	2301      	movs	r3, #1
 80119cc:	e000      	b.n	80119d0 <xQueueGenericCreateStatic+0x64>
 80119ce:	2300      	movs	r3, #0
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d10d      	bne.n	80119f0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80119d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119d8:	b672      	cpsid	i
 80119da:	f383 8811 	msr	BASEPRI, r3
 80119de:	f3bf 8f6f 	isb	sy
 80119e2:	f3bf 8f4f 	dsb	sy
 80119e6:	b662      	cpsie	i
 80119e8:	623b      	str	r3, [r7, #32]
}
 80119ea:	bf00      	nop
 80119ec:	bf00      	nop
 80119ee:	e7fd      	b.n	80119ec <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d102      	bne.n	80119fc <xQueueGenericCreateStatic+0x90>
 80119f6:	68bb      	ldr	r3, [r7, #8]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d101      	bne.n	8011a00 <xQueueGenericCreateStatic+0x94>
 80119fc:	2301      	movs	r3, #1
 80119fe:	e000      	b.n	8011a02 <xQueueGenericCreateStatic+0x96>
 8011a00:	2300      	movs	r3, #0
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d10d      	bne.n	8011a22 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8011a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a0a:	b672      	cpsid	i
 8011a0c:	f383 8811 	msr	BASEPRI, r3
 8011a10:	f3bf 8f6f 	isb	sy
 8011a14:	f3bf 8f4f 	dsb	sy
 8011a18:	b662      	cpsie	i
 8011a1a:	61fb      	str	r3, [r7, #28]
}
 8011a1c:	bf00      	nop
 8011a1e:	bf00      	nop
 8011a20:	e7fd      	b.n	8011a1e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011a22:	2350      	movs	r3, #80	@ 0x50
 8011a24:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	2b50      	cmp	r3, #80	@ 0x50
 8011a2a:	d00d      	beq.n	8011a48 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8011a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a30:	b672      	cpsid	i
 8011a32:	f383 8811 	msr	BASEPRI, r3
 8011a36:	f3bf 8f6f 	isb	sy
 8011a3a:	f3bf 8f4f 	dsb	sy
 8011a3e:	b662      	cpsie	i
 8011a40:	61bb      	str	r3, [r7, #24]
}
 8011a42:	bf00      	nop
 8011a44:	bf00      	nop
 8011a46:	e7fd      	b.n	8011a44 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011a48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011a4a:	683b      	ldr	r3, [r7, #0]
 8011a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8011a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d00d      	beq.n	8011a70 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a56:	2201      	movs	r2, #1
 8011a58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011a5c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a62:	9300      	str	r3, [sp, #0]
 8011a64:	4613      	mov	r3, r2
 8011a66:	687a      	ldr	r2, [r7, #4]
 8011a68:	68b9      	ldr	r1, [r7, #8]
 8011a6a:	68f8      	ldr	r0, [r7, #12]
 8011a6c:	f000 f848 	bl	8011b00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8011a72:	4618      	mov	r0, r3
 8011a74:	3730      	adds	r7, #48	@ 0x30
 8011a76:	46bd      	mov	sp, r7
 8011a78:	bd80      	pop	{r7, pc}

08011a7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011a7a:	b580      	push	{r7, lr}
 8011a7c:	b08a      	sub	sp, #40	@ 0x28
 8011a7e:	af02      	add	r7, sp, #8
 8011a80:	60f8      	str	r0, [r7, #12]
 8011a82:	60b9      	str	r1, [r7, #8]
 8011a84:	4613      	mov	r3, r2
 8011a86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d10d      	bne.n	8011aaa <xQueueGenericCreate+0x30>
	__asm volatile
 8011a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a92:	b672      	cpsid	i
 8011a94:	f383 8811 	msr	BASEPRI, r3
 8011a98:	f3bf 8f6f 	isb	sy
 8011a9c:	f3bf 8f4f 	dsb	sy
 8011aa0:	b662      	cpsie	i
 8011aa2:	613b      	str	r3, [r7, #16]
}
 8011aa4:	bf00      	nop
 8011aa6:	bf00      	nop
 8011aa8:	e7fd      	b.n	8011aa6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8011aaa:	68bb      	ldr	r3, [r7, #8]
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d102      	bne.n	8011ab6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8011ab0:	2300      	movs	r3, #0
 8011ab2:	61fb      	str	r3, [r7, #28]
 8011ab4:	e004      	b.n	8011ac0 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011ab6:	68fb      	ldr	r3, [r7, #12]
 8011ab8:	68ba      	ldr	r2, [r7, #8]
 8011aba:	fb02 f303 	mul.w	r3, r2, r3
 8011abe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011ac0:	69fb      	ldr	r3, [r7, #28]
 8011ac2:	3350      	adds	r3, #80	@ 0x50
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	f002 fe67 	bl	8014798 <pvPortMalloc>
 8011aca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011acc:	69bb      	ldr	r3, [r7, #24]
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d011      	beq.n	8011af6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011ad2:	69bb      	ldr	r3, [r7, #24]
 8011ad4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011ad6:	697b      	ldr	r3, [r7, #20]
 8011ad8:	3350      	adds	r3, #80	@ 0x50
 8011ada:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011adc:	69bb      	ldr	r3, [r7, #24]
 8011ade:	2200      	movs	r2, #0
 8011ae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011ae4:	79fa      	ldrb	r2, [r7, #7]
 8011ae6:	69bb      	ldr	r3, [r7, #24]
 8011ae8:	9300      	str	r3, [sp, #0]
 8011aea:	4613      	mov	r3, r2
 8011aec:	697a      	ldr	r2, [r7, #20]
 8011aee:	68b9      	ldr	r1, [r7, #8]
 8011af0:	68f8      	ldr	r0, [r7, #12]
 8011af2:	f000 f805 	bl	8011b00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011af6:	69bb      	ldr	r3, [r7, #24]
	}
 8011af8:	4618      	mov	r0, r3
 8011afa:	3720      	adds	r7, #32
 8011afc:	46bd      	mov	sp, r7
 8011afe:	bd80      	pop	{r7, pc}

08011b00 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b084      	sub	sp, #16
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	60f8      	str	r0, [r7, #12]
 8011b08:	60b9      	str	r1, [r7, #8]
 8011b0a:	607a      	str	r2, [r7, #4]
 8011b0c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011b0e:	68bb      	ldr	r3, [r7, #8]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d103      	bne.n	8011b1c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011b14:	69bb      	ldr	r3, [r7, #24]
 8011b16:	69ba      	ldr	r2, [r7, #24]
 8011b18:	601a      	str	r2, [r3, #0]
 8011b1a:	e002      	b.n	8011b22 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011b1c:	69bb      	ldr	r3, [r7, #24]
 8011b1e:	687a      	ldr	r2, [r7, #4]
 8011b20:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011b22:	69bb      	ldr	r3, [r7, #24]
 8011b24:	68fa      	ldr	r2, [r7, #12]
 8011b26:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011b28:	69bb      	ldr	r3, [r7, #24]
 8011b2a:	68ba      	ldr	r2, [r7, #8]
 8011b2c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011b2e:	2101      	movs	r1, #1
 8011b30:	69b8      	ldr	r0, [r7, #24]
 8011b32:	f7ff feaf 	bl	8011894 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011b36:	69bb      	ldr	r3, [r7, #24]
 8011b38:	78fa      	ldrb	r2, [r7, #3]
 8011b3a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011b3e:	bf00      	nop
 8011b40:	3710      	adds	r7, #16
 8011b42:	46bd      	mov	sp, r7
 8011b44:	bd80      	pop	{r7, pc}

08011b46 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8011b46:	b580      	push	{r7, lr}
 8011b48:	b08a      	sub	sp, #40	@ 0x28
 8011b4a:	af02      	add	r7, sp, #8
 8011b4c:	60f8      	str	r0, [r7, #12]
 8011b4e:	60b9      	str	r1, [r7, #8]
 8011b50:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d10d      	bne.n	8011b74 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 8011b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b5c:	b672      	cpsid	i
 8011b5e:	f383 8811 	msr	BASEPRI, r3
 8011b62:	f3bf 8f6f 	isb	sy
 8011b66:	f3bf 8f4f 	dsb	sy
 8011b6a:	b662      	cpsie	i
 8011b6c:	61bb      	str	r3, [r7, #24]
}
 8011b6e:	bf00      	nop
 8011b70:	bf00      	nop
 8011b72:	e7fd      	b.n	8011b70 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011b74:	68ba      	ldr	r2, [r7, #8]
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	429a      	cmp	r2, r3
 8011b7a:	d90d      	bls.n	8011b98 <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 8011b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b80:	b672      	cpsid	i
 8011b82:	f383 8811 	msr	BASEPRI, r3
 8011b86:	f3bf 8f6f 	isb	sy
 8011b8a:	f3bf 8f4f 	dsb	sy
 8011b8e:	b662      	cpsie	i
 8011b90:	617b      	str	r3, [r7, #20]
}
 8011b92:	bf00      	nop
 8011b94:	bf00      	nop
 8011b96:	e7fd      	b.n	8011b94 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011b98:	2302      	movs	r3, #2
 8011b9a:	9300      	str	r3, [sp, #0]
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	2200      	movs	r2, #0
 8011ba0:	2100      	movs	r1, #0
 8011ba2:	68f8      	ldr	r0, [r7, #12]
 8011ba4:	f7ff fee2 	bl	801196c <xQueueGenericCreateStatic>
 8011ba8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8011baa:	69fb      	ldr	r3, [r7, #28]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d002      	beq.n	8011bb6 <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011bb0:	69fb      	ldr	r3, [r7, #28]
 8011bb2:	68ba      	ldr	r2, [r7, #8]
 8011bb4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011bb6:	69fb      	ldr	r3, [r7, #28]
	}
 8011bb8:	4618      	mov	r0, r3
 8011bba:	3720      	adds	r7, #32
 8011bbc:	46bd      	mov	sp, r7
 8011bbe:	bd80      	pop	{r7, pc}

08011bc0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8011bc0:	b580      	push	{r7, lr}
 8011bc2:	b086      	sub	sp, #24
 8011bc4:	af00      	add	r7, sp, #0
 8011bc6:	6078      	str	r0, [r7, #4]
 8011bc8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d10d      	bne.n	8011bec <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 8011bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bd4:	b672      	cpsid	i
 8011bd6:	f383 8811 	msr	BASEPRI, r3
 8011bda:	f3bf 8f6f 	isb	sy
 8011bde:	f3bf 8f4f 	dsb	sy
 8011be2:	b662      	cpsie	i
 8011be4:	613b      	str	r3, [r7, #16]
}
 8011be6:	bf00      	nop
 8011be8:	bf00      	nop
 8011bea:	e7fd      	b.n	8011be8 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011bec:	683a      	ldr	r2, [r7, #0]
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	429a      	cmp	r2, r3
 8011bf2:	d90d      	bls.n	8011c10 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 8011bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bf8:	b672      	cpsid	i
 8011bfa:	f383 8811 	msr	BASEPRI, r3
 8011bfe:	f3bf 8f6f 	isb	sy
 8011c02:	f3bf 8f4f 	dsb	sy
 8011c06:	b662      	cpsie	i
 8011c08:	60fb      	str	r3, [r7, #12]
}
 8011c0a:	bf00      	nop
 8011c0c:	bf00      	nop
 8011c0e:	e7fd      	b.n	8011c0c <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011c10:	2202      	movs	r2, #2
 8011c12:	2100      	movs	r1, #0
 8011c14:	6878      	ldr	r0, [r7, #4]
 8011c16:	f7ff ff30 	bl	8011a7a <xQueueGenericCreate>
 8011c1a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8011c1c:	697b      	ldr	r3, [r7, #20]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d002      	beq.n	8011c28 <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011c22:	697b      	ldr	r3, [r7, #20]
 8011c24:	683a      	ldr	r2, [r7, #0]
 8011c26:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011c28:	697b      	ldr	r3, [r7, #20]
	}
 8011c2a:	4618      	mov	r0, r3
 8011c2c:	3718      	adds	r7, #24
 8011c2e:	46bd      	mov	sp, r7
 8011c30:	bd80      	pop	{r7, pc}
	...

08011c34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011c34:	b580      	push	{r7, lr}
 8011c36:	b08e      	sub	sp, #56	@ 0x38
 8011c38:	af00      	add	r7, sp, #0
 8011c3a:	60f8      	str	r0, [r7, #12]
 8011c3c:	60b9      	str	r1, [r7, #8]
 8011c3e:	607a      	str	r2, [r7, #4]
 8011c40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011c42:	2300      	movs	r3, #0
 8011c44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d10d      	bne.n	8011c6c <xQueueGenericSend+0x38>
	__asm volatile
 8011c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c54:	b672      	cpsid	i
 8011c56:	f383 8811 	msr	BASEPRI, r3
 8011c5a:	f3bf 8f6f 	isb	sy
 8011c5e:	f3bf 8f4f 	dsb	sy
 8011c62:	b662      	cpsie	i
 8011c64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011c66:	bf00      	nop
 8011c68:	bf00      	nop
 8011c6a:	e7fd      	b.n	8011c68 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011c6c:	68bb      	ldr	r3, [r7, #8]
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d103      	bne.n	8011c7a <xQueueGenericSend+0x46>
 8011c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d101      	bne.n	8011c7e <xQueueGenericSend+0x4a>
 8011c7a:	2301      	movs	r3, #1
 8011c7c:	e000      	b.n	8011c80 <xQueueGenericSend+0x4c>
 8011c7e:	2300      	movs	r3, #0
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d10d      	bne.n	8011ca0 <xQueueGenericSend+0x6c>
	__asm volatile
 8011c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c88:	b672      	cpsid	i
 8011c8a:	f383 8811 	msr	BASEPRI, r3
 8011c8e:	f3bf 8f6f 	isb	sy
 8011c92:	f3bf 8f4f 	dsb	sy
 8011c96:	b662      	cpsie	i
 8011c98:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011c9a:	bf00      	nop
 8011c9c:	bf00      	nop
 8011c9e:	e7fd      	b.n	8011c9c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011ca0:	683b      	ldr	r3, [r7, #0]
 8011ca2:	2b02      	cmp	r3, #2
 8011ca4:	d103      	bne.n	8011cae <xQueueGenericSend+0x7a>
 8011ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011caa:	2b01      	cmp	r3, #1
 8011cac:	d101      	bne.n	8011cb2 <xQueueGenericSend+0x7e>
 8011cae:	2301      	movs	r3, #1
 8011cb0:	e000      	b.n	8011cb4 <xQueueGenericSend+0x80>
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d10d      	bne.n	8011cd4 <xQueueGenericSend+0xa0>
	__asm volatile
 8011cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cbc:	b672      	cpsid	i
 8011cbe:	f383 8811 	msr	BASEPRI, r3
 8011cc2:	f3bf 8f6f 	isb	sy
 8011cc6:	f3bf 8f4f 	dsb	sy
 8011cca:	b662      	cpsie	i
 8011ccc:	623b      	str	r3, [r7, #32]
}
 8011cce:	bf00      	nop
 8011cd0:	bf00      	nop
 8011cd2:	e7fd      	b.n	8011cd0 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011cd4:	f001 fcdc 	bl	8013690 <xTaskGetSchedulerState>
 8011cd8:	4603      	mov	r3, r0
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d102      	bne.n	8011ce4 <xQueueGenericSend+0xb0>
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d101      	bne.n	8011ce8 <xQueueGenericSend+0xb4>
 8011ce4:	2301      	movs	r3, #1
 8011ce6:	e000      	b.n	8011cea <xQueueGenericSend+0xb6>
 8011ce8:	2300      	movs	r3, #0
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d10d      	bne.n	8011d0a <xQueueGenericSend+0xd6>
	__asm volatile
 8011cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cf2:	b672      	cpsid	i
 8011cf4:	f383 8811 	msr	BASEPRI, r3
 8011cf8:	f3bf 8f6f 	isb	sy
 8011cfc:	f3bf 8f4f 	dsb	sy
 8011d00:	b662      	cpsie	i
 8011d02:	61fb      	str	r3, [r7, #28]
}
 8011d04:	bf00      	nop
 8011d06:	bf00      	nop
 8011d08:	e7fd      	b.n	8011d06 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011d0a:	f002 fc17 	bl	801453c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d16:	429a      	cmp	r2, r3
 8011d18:	d302      	bcc.n	8011d20 <xQueueGenericSend+0xec>
 8011d1a:	683b      	ldr	r3, [r7, #0]
 8011d1c:	2b02      	cmp	r3, #2
 8011d1e:	d129      	bne.n	8011d74 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011d20:	683a      	ldr	r2, [r7, #0]
 8011d22:	68b9      	ldr	r1, [r7, #8]
 8011d24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d26:	f000 fc91 	bl	801264c <prvCopyDataToQueue>
 8011d2a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d010      	beq.n	8011d56 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d36:	3324      	adds	r3, #36	@ 0x24
 8011d38:	4618      	mov	r0, r3
 8011d3a:	f001 fadb 	bl	80132f4 <xTaskRemoveFromEventList>
 8011d3e:	4603      	mov	r3, r0
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d013      	beq.n	8011d6c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011d44:	4b3f      	ldr	r3, [pc, #252]	@ (8011e44 <xQueueGenericSend+0x210>)
 8011d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d4a:	601a      	str	r2, [r3, #0]
 8011d4c:	f3bf 8f4f 	dsb	sy
 8011d50:	f3bf 8f6f 	isb	sy
 8011d54:	e00a      	b.n	8011d6c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d007      	beq.n	8011d6c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011d5c:	4b39      	ldr	r3, [pc, #228]	@ (8011e44 <xQueueGenericSend+0x210>)
 8011d5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d62:	601a      	str	r2, [r3, #0]
 8011d64:	f3bf 8f4f 	dsb	sy
 8011d68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011d6c:	f002 fc1c 	bl	80145a8 <vPortExitCritical>
				return pdPASS;
 8011d70:	2301      	movs	r3, #1
 8011d72:	e063      	b.n	8011e3c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d103      	bne.n	8011d82 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011d7a:	f002 fc15 	bl	80145a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011d7e:	2300      	movs	r3, #0
 8011d80:	e05c      	b.n	8011e3c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011d82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d106      	bne.n	8011d96 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011d88:	f107 0314 	add.w	r3, r7, #20
 8011d8c:	4618      	mov	r0, r3
 8011d8e:	f001 fb17 	bl	80133c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011d92:	2301      	movs	r3, #1
 8011d94:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011d96:	f002 fc07 	bl	80145a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011d9a:	f001 f861 	bl	8012e60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011d9e:	f002 fbcd 	bl	801453c <vPortEnterCritical>
 8011da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011da4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011da8:	b25b      	sxtb	r3, r3
 8011daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011dae:	d103      	bne.n	8011db8 <xQueueGenericSend+0x184>
 8011db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011db2:	2200      	movs	r2, #0
 8011db4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011dbe:	b25b      	sxtb	r3, r3
 8011dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011dc4:	d103      	bne.n	8011dce <xQueueGenericSend+0x19a>
 8011dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dc8:	2200      	movs	r2, #0
 8011dca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011dce:	f002 fbeb 	bl	80145a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011dd2:	1d3a      	adds	r2, r7, #4
 8011dd4:	f107 0314 	add.w	r3, r7, #20
 8011dd8:	4611      	mov	r1, r2
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f001 fb06 	bl	80133ec <xTaskCheckForTimeOut>
 8011de0:	4603      	mov	r3, r0
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d124      	bne.n	8011e30 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011de6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011de8:	f000 fd28 	bl	801283c <prvIsQueueFull>
 8011dec:	4603      	mov	r3, r0
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d018      	beq.n	8011e24 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011df4:	3310      	adds	r3, #16
 8011df6:	687a      	ldr	r2, [r7, #4]
 8011df8:	4611      	mov	r1, r2
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	f001 fa24 	bl	8013248 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011e00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011e02:	f000 fcb3 	bl	801276c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011e06:	f001 f839 	bl	8012e7c <xTaskResumeAll>
 8011e0a:	4603      	mov	r3, r0
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	f47f af7c 	bne.w	8011d0a <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8011e12:	4b0c      	ldr	r3, [pc, #48]	@ (8011e44 <xQueueGenericSend+0x210>)
 8011e14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e18:	601a      	str	r2, [r3, #0]
 8011e1a:	f3bf 8f4f 	dsb	sy
 8011e1e:	f3bf 8f6f 	isb	sy
 8011e22:	e772      	b.n	8011d0a <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011e24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011e26:	f000 fca1 	bl	801276c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011e2a:	f001 f827 	bl	8012e7c <xTaskResumeAll>
 8011e2e:	e76c      	b.n	8011d0a <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011e30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011e32:	f000 fc9b 	bl	801276c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011e36:	f001 f821 	bl	8012e7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011e3a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011e3c:	4618      	mov	r0, r3
 8011e3e:	3738      	adds	r7, #56	@ 0x38
 8011e40:	46bd      	mov	sp, r7
 8011e42:	bd80      	pop	{r7, pc}
 8011e44:	e000ed04 	.word	0xe000ed04

08011e48 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011e48:	b580      	push	{r7, lr}
 8011e4a:	b08e      	sub	sp, #56	@ 0x38
 8011e4c:	af00      	add	r7, sp, #0
 8011e4e:	60f8      	str	r0, [r7, #12]
 8011e50:	60b9      	str	r1, [r7, #8]
 8011e52:	607a      	str	r2, [r7, #4]
 8011e54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d10d      	bne.n	8011e7c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8011e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e64:	b672      	cpsid	i
 8011e66:	f383 8811 	msr	BASEPRI, r3
 8011e6a:	f3bf 8f6f 	isb	sy
 8011e6e:	f3bf 8f4f 	dsb	sy
 8011e72:	b662      	cpsie	i
 8011e74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011e76:	bf00      	nop
 8011e78:	bf00      	nop
 8011e7a:	e7fd      	b.n	8011e78 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011e7c:	68bb      	ldr	r3, [r7, #8]
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d103      	bne.n	8011e8a <xQueueGenericSendFromISR+0x42>
 8011e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d101      	bne.n	8011e8e <xQueueGenericSendFromISR+0x46>
 8011e8a:	2301      	movs	r3, #1
 8011e8c:	e000      	b.n	8011e90 <xQueueGenericSendFromISR+0x48>
 8011e8e:	2300      	movs	r3, #0
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d10d      	bne.n	8011eb0 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8011e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e98:	b672      	cpsid	i
 8011e9a:	f383 8811 	msr	BASEPRI, r3
 8011e9e:	f3bf 8f6f 	isb	sy
 8011ea2:	f3bf 8f4f 	dsb	sy
 8011ea6:	b662      	cpsie	i
 8011ea8:	623b      	str	r3, [r7, #32]
}
 8011eaa:	bf00      	nop
 8011eac:	bf00      	nop
 8011eae:	e7fd      	b.n	8011eac <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011eb0:	683b      	ldr	r3, [r7, #0]
 8011eb2:	2b02      	cmp	r3, #2
 8011eb4:	d103      	bne.n	8011ebe <xQueueGenericSendFromISR+0x76>
 8011eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011eba:	2b01      	cmp	r3, #1
 8011ebc:	d101      	bne.n	8011ec2 <xQueueGenericSendFromISR+0x7a>
 8011ebe:	2301      	movs	r3, #1
 8011ec0:	e000      	b.n	8011ec4 <xQueueGenericSendFromISR+0x7c>
 8011ec2:	2300      	movs	r3, #0
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d10d      	bne.n	8011ee4 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8011ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ecc:	b672      	cpsid	i
 8011ece:	f383 8811 	msr	BASEPRI, r3
 8011ed2:	f3bf 8f6f 	isb	sy
 8011ed6:	f3bf 8f4f 	dsb	sy
 8011eda:	b662      	cpsie	i
 8011edc:	61fb      	str	r3, [r7, #28]
}
 8011ede:	bf00      	nop
 8011ee0:	bf00      	nop
 8011ee2:	e7fd      	b.n	8011ee0 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011ee4:	f002 fc12 	bl	801470c <vPortValidateInterruptPriority>
	__asm volatile
 8011ee8:	f3ef 8211 	mrs	r2, BASEPRI
 8011eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ef0:	b672      	cpsid	i
 8011ef2:	f383 8811 	msr	BASEPRI, r3
 8011ef6:	f3bf 8f6f 	isb	sy
 8011efa:	f3bf 8f4f 	dsb	sy
 8011efe:	b662      	cpsie	i
 8011f00:	61ba      	str	r2, [r7, #24]
 8011f02:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8011f04:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011f10:	429a      	cmp	r2, r3
 8011f12:	d302      	bcc.n	8011f1a <xQueueGenericSendFromISR+0xd2>
 8011f14:	683b      	ldr	r3, [r7, #0]
 8011f16:	2b02      	cmp	r3, #2
 8011f18:	d12c      	bne.n	8011f74 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011f24:	683a      	ldr	r2, [r7, #0]
 8011f26:	68b9      	ldr	r1, [r7, #8]
 8011f28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011f2a:	f000 fb8f 	bl	801264c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011f2e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8011f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f36:	d112      	bne.n	8011f5e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d016      	beq.n	8011f6e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f42:	3324      	adds	r3, #36	@ 0x24
 8011f44:	4618      	mov	r0, r3
 8011f46:	f001 f9d5 	bl	80132f4 <xTaskRemoveFromEventList>
 8011f4a:	4603      	mov	r3, r0
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d00e      	beq.n	8011f6e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d00b      	beq.n	8011f6e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	2201      	movs	r2, #1
 8011f5a:	601a      	str	r2, [r3, #0]
 8011f5c:	e007      	b.n	8011f6e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011f5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011f62:	3301      	adds	r3, #1
 8011f64:	b2db      	uxtb	r3, r3
 8011f66:	b25a      	sxtb	r2, r3
 8011f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011f6e:	2301      	movs	r3, #1
 8011f70:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8011f72:	e001      	b.n	8011f78 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011f74:	2300      	movs	r3, #0
 8011f76:	637b      	str	r3, [r7, #52]	@ 0x34
 8011f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f7a:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011f7c:	693b      	ldr	r3, [r7, #16]
 8011f7e:	f383 8811 	msr	BASEPRI, r3
}
 8011f82:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011f86:	4618      	mov	r0, r3
 8011f88:	3738      	adds	r7, #56	@ 0x38
 8011f8a:	46bd      	mov	sp, r7
 8011f8c:	bd80      	pop	{r7, pc}

08011f8e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011f8e:	b580      	push	{r7, lr}
 8011f90:	b08e      	sub	sp, #56	@ 0x38
 8011f92:	af00      	add	r7, sp, #0
 8011f94:	6078      	str	r0, [r7, #4]
 8011f96:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d10d      	bne.n	8011fbe <xQueueGiveFromISR+0x30>
	__asm volatile
 8011fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fa6:	b672      	cpsid	i
 8011fa8:	f383 8811 	msr	BASEPRI, r3
 8011fac:	f3bf 8f6f 	isb	sy
 8011fb0:	f3bf 8f4f 	dsb	sy
 8011fb4:	b662      	cpsie	i
 8011fb6:	623b      	str	r3, [r7, #32]
}
 8011fb8:	bf00      	nop
 8011fba:	bf00      	nop
 8011fbc:	e7fd      	b.n	8011fba <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d00d      	beq.n	8011fe2 <xQueueGiveFromISR+0x54>
	__asm volatile
 8011fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fca:	b672      	cpsid	i
 8011fcc:	f383 8811 	msr	BASEPRI, r3
 8011fd0:	f3bf 8f6f 	isb	sy
 8011fd4:	f3bf 8f4f 	dsb	sy
 8011fd8:	b662      	cpsie	i
 8011fda:	61fb      	str	r3, [r7, #28]
}
 8011fdc:	bf00      	nop
 8011fde:	bf00      	nop
 8011fe0:	e7fd      	b.n	8011fde <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d103      	bne.n	8011ff2 <xQueueGiveFromISR+0x64>
 8011fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fec:	689b      	ldr	r3, [r3, #8]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d101      	bne.n	8011ff6 <xQueueGiveFromISR+0x68>
 8011ff2:	2301      	movs	r3, #1
 8011ff4:	e000      	b.n	8011ff8 <xQueueGiveFromISR+0x6a>
 8011ff6:	2300      	movs	r3, #0
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	d10d      	bne.n	8012018 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8011ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012000:	b672      	cpsid	i
 8012002:	f383 8811 	msr	BASEPRI, r3
 8012006:	f3bf 8f6f 	isb	sy
 801200a:	f3bf 8f4f 	dsb	sy
 801200e:	b662      	cpsie	i
 8012010:	61bb      	str	r3, [r7, #24]
}
 8012012:	bf00      	nop
 8012014:	bf00      	nop
 8012016:	e7fd      	b.n	8012014 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012018:	f002 fb78 	bl	801470c <vPortValidateInterruptPriority>
	__asm volatile
 801201c:	f3ef 8211 	mrs	r2, BASEPRI
 8012020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012024:	b672      	cpsid	i
 8012026:	f383 8811 	msr	BASEPRI, r3
 801202a:	f3bf 8f6f 	isb	sy
 801202e:	f3bf 8f4f 	dsb	sy
 8012032:	b662      	cpsie	i
 8012034:	617a      	str	r2, [r7, #20]
 8012036:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8012038:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801203a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801203c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801203e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012040:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8012042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012046:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012048:	429a      	cmp	r2, r3
 801204a:	d22b      	bcs.n	80120a4 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801204c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801204e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012052:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012058:	1c5a      	adds	r2, r3, #1
 801205a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801205c:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801205e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012066:	d112      	bne.n	801208e <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801206a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801206c:	2b00      	cmp	r3, #0
 801206e:	d016      	beq.n	801209e <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012072:	3324      	adds	r3, #36	@ 0x24
 8012074:	4618      	mov	r0, r3
 8012076:	f001 f93d 	bl	80132f4 <xTaskRemoveFromEventList>
 801207a:	4603      	mov	r3, r0
 801207c:	2b00      	cmp	r3, #0
 801207e:	d00e      	beq.n	801209e <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012080:	683b      	ldr	r3, [r7, #0]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d00b      	beq.n	801209e <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012086:	683b      	ldr	r3, [r7, #0]
 8012088:	2201      	movs	r2, #1
 801208a:	601a      	str	r2, [r3, #0]
 801208c:	e007      	b.n	801209e <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801208e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012092:	3301      	adds	r3, #1
 8012094:	b2db      	uxtb	r3, r3
 8012096:	b25a      	sxtb	r2, r3
 8012098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801209a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801209e:	2301      	movs	r3, #1
 80120a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80120a2:	e001      	b.n	80120a8 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80120a4:	2300      	movs	r3, #0
 80120a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80120a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80120aa:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	f383 8811 	msr	BASEPRI, r3
}
 80120b2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80120b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80120b6:	4618      	mov	r0, r3
 80120b8:	3738      	adds	r7, #56	@ 0x38
 80120ba:	46bd      	mov	sp, r7
 80120bc:	bd80      	pop	{r7, pc}
	...

080120c0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80120c0:	b580      	push	{r7, lr}
 80120c2:	b08c      	sub	sp, #48	@ 0x30
 80120c4:	af00      	add	r7, sp, #0
 80120c6:	60f8      	str	r0, [r7, #12]
 80120c8:	60b9      	str	r1, [r7, #8]
 80120ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80120cc:	2300      	movs	r3, #0
 80120ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80120d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d10d      	bne.n	80120f6 <xQueueReceive+0x36>
	__asm volatile
 80120da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120de:	b672      	cpsid	i
 80120e0:	f383 8811 	msr	BASEPRI, r3
 80120e4:	f3bf 8f6f 	isb	sy
 80120e8:	f3bf 8f4f 	dsb	sy
 80120ec:	b662      	cpsie	i
 80120ee:	623b      	str	r3, [r7, #32]
}
 80120f0:	bf00      	nop
 80120f2:	bf00      	nop
 80120f4:	e7fd      	b.n	80120f2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80120f6:	68bb      	ldr	r3, [r7, #8]
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d103      	bne.n	8012104 <xQueueReceive+0x44>
 80120fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012100:	2b00      	cmp	r3, #0
 8012102:	d101      	bne.n	8012108 <xQueueReceive+0x48>
 8012104:	2301      	movs	r3, #1
 8012106:	e000      	b.n	801210a <xQueueReceive+0x4a>
 8012108:	2300      	movs	r3, #0
 801210a:	2b00      	cmp	r3, #0
 801210c:	d10d      	bne.n	801212a <xQueueReceive+0x6a>
	__asm volatile
 801210e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012112:	b672      	cpsid	i
 8012114:	f383 8811 	msr	BASEPRI, r3
 8012118:	f3bf 8f6f 	isb	sy
 801211c:	f3bf 8f4f 	dsb	sy
 8012120:	b662      	cpsie	i
 8012122:	61fb      	str	r3, [r7, #28]
}
 8012124:	bf00      	nop
 8012126:	bf00      	nop
 8012128:	e7fd      	b.n	8012126 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801212a:	f001 fab1 	bl	8013690 <xTaskGetSchedulerState>
 801212e:	4603      	mov	r3, r0
 8012130:	2b00      	cmp	r3, #0
 8012132:	d102      	bne.n	801213a <xQueueReceive+0x7a>
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d101      	bne.n	801213e <xQueueReceive+0x7e>
 801213a:	2301      	movs	r3, #1
 801213c:	e000      	b.n	8012140 <xQueueReceive+0x80>
 801213e:	2300      	movs	r3, #0
 8012140:	2b00      	cmp	r3, #0
 8012142:	d10d      	bne.n	8012160 <xQueueReceive+0xa0>
	__asm volatile
 8012144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012148:	b672      	cpsid	i
 801214a:	f383 8811 	msr	BASEPRI, r3
 801214e:	f3bf 8f6f 	isb	sy
 8012152:	f3bf 8f4f 	dsb	sy
 8012156:	b662      	cpsie	i
 8012158:	61bb      	str	r3, [r7, #24]
}
 801215a:	bf00      	nop
 801215c:	bf00      	nop
 801215e:	e7fd      	b.n	801215c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012160:	f002 f9ec 	bl	801453c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012168:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801216a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801216c:	2b00      	cmp	r3, #0
 801216e:	d01f      	beq.n	80121b0 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012170:	68b9      	ldr	r1, [r7, #8]
 8012172:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012174:	f000 fad4 	bl	8012720 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801217a:	1e5a      	subs	r2, r3, #1
 801217c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801217e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012182:	691b      	ldr	r3, [r3, #16]
 8012184:	2b00      	cmp	r3, #0
 8012186:	d00f      	beq.n	80121a8 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801218a:	3310      	adds	r3, #16
 801218c:	4618      	mov	r0, r3
 801218e:	f001 f8b1 	bl	80132f4 <xTaskRemoveFromEventList>
 8012192:	4603      	mov	r3, r0
 8012194:	2b00      	cmp	r3, #0
 8012196:	d007      	beq.n	80121a8 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012198:	4b3c      	ldr	r3, [pc, #240]	@ (801228c <xQueueReceive+0x1cc>)
 801219a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801219e:	601a      	str	r2, [r3, #0]
 80121a0:	f3bf 8f4f 	dsb	sy
 80121a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80121a8:	f002 f9fe 	bl	80145a8 <vPortExitCritical>
				return pdPASS;
 80121ac:	2301      	movs	r3, #1
 80121ae:	e069      	b.n	8012284 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d103      	bne.n	80121be <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80121b6:	f002 f9f7 	bl	80145a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80121ba:	2300      	movs	r3, #0
 80121bc:	e062      	b.n	8012284 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80121be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d106      	bne.n	80121d2 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80121c4:	f107 0310 	add.w	r3, r7, #16
 80121c8:	4618      	mov	r0, r3
 80121ca:	f001 f8f9 	bl	80133c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80121ce:	2301      	movs	r3, #1
 80121d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80121d2:	f002 f9e9 	bl	80145a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80121d6:	f000 fe43 	bl	8012e60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80121da:	f002 f9af 	bl	801453c <vPortEnterCritical>
 80121de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80121e4:	b25b      	sxtb	r3, r3
 80121e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121ea:	d103      	bne.n	80121f4 <xQueueReceive+0x134>
 80121ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121ee:	2200      	movs	r2, #0
 80121f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80121f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80121fa:	b25b      	sxtb	r3, r3
 80121fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012200:	d103      	bne.n	801220a <xQueueReceive+0x14a>
 8012202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012204:	2200      	movs	r2, #0
 8012206:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801220a:	f002 f9cd 	bl	80145a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801220e:	1d3a      	adds	r2, r7, #4
 8012210:	f107 0310 	add.w	r3, r7, #16
 8012214:	4611      	mov	r1, r2
 8012216:	4618      	mov	r0, r3
 8012218:	f001 f8e8 	bl	80133ec <xTaskCheckForTimeOut>
 801221c:	4603      	mov	r3, r0
 801221e:	2b00      	cmp	r3, #0
 8012220:	d123      	bne.n	801226a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012222:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012224:	f000 faf4 	bl	8012810 <prvIsQueueEmpty>
 8012228:	4603      	mov	r3, r0
 801222a:	2b00      	cmp	r3, #0
 801222c:	d017      	beq.n	801225e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801222e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012230:	3324      	adds	r3, #36	@ 0x24
 8012232:	687a      	ldr	r2, [r7, #4]
 8012234:	4611      	mov	r1, r2
 8012236:	4618      	mov	r0, r3
 8012238:	f001 f806 	bl	8013248 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801223c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801223e:	f000 fa95 	bl	801276c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012242:	f000 fe1b 	bl	8012e7c <xTaskResumeAll>
 8012246:	4603      	mov	r3, r0
 8012248:	2b00      	cmp	r3, #0
 801224a:	d189      	bne.n	8012160 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 801224c:	4b0f      	ldr	r3, [pc, #60]	@ (801228c <xQueueReceive+0x1cc>)
 801224e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012252:	601a      	str	r2, [r3, #0]
 8012254:	f3bf 8f4f 	dsb	sy
 8012258:	f3bf 8f6f 	isb	sy
 801225c:	e780      	b.n	8012160 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801225e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012260:	f000 fa84 	bl	801276c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012264:	f000 fe0a 	bl	8012e7c <xTaskResumeAll>
 8012268:	e77a      	b.n	8012160 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801226a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801226c:	f000 fa7e 	bl	801276c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012270:	f000 fe04 	bl	8012e7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012274:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012276:	f000 facb 	bl	8012810 <prvIsQueueEmpty>
 801227a:	4603      	mov	r3, r0
 801227c:	2b00      	cmp	r3, #0
 801227e:	f43f af6f 	beq.w	8012160 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012282:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012284:	4618      	mov	r0, r3
 8012286:	3730      	adds	r7, #48	@ 0x30
 8012288:	46bd      	mov	sp, r7
 801228a:	bd80      	pop	{r7, pc}
 801228c:	e000ed04 	.word	0xe000ed04

08012290 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012290:	b580      	push	{r7, lr}
 8012292:	b08e      	sub	sp, #56	@ 0x38
 8012294:	af00      	add	r7, sp, #0
 8012296:	6078      	str	r0, [r7, #4]
 8012298:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801229a:	2300      	movs	r3, #0
 801229c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80122a2:	2300      	movs	r3, #0
 80122a4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80122a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d10d      	bne.n	80122c8 <xQueueSemaphoreTake+0x38>
	__asm volatile
 80122ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122b0:	b672      	cpsid	i
 80122b2:	f383 8811 	msr	BASEPRI, r3
 80122b6:	f3bf 8f6f 	isb	sy
 80122ba:	f3bf 8f4f 	dsb	sy
 80122be:	b662      	cpsie	i
 80122c0:	623b      	str	r3, [r7, #32]
}
 80122c2:	bf00      	nop
 80122c4:	bf00      	nop
 80122c6:	e7fd      	b.n	80122c4 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80122c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d00d      	beq.n	80122ec <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80122d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122d4:	b672      	cpsid	i
 80122d6:	f383 8811 	msr	BASEPRI, r3
 80122da:	f3bf 8f6f 	isb	sy
 80122de:	f3bf 8f4f 	dsb	sy
 80122e2:	b662      	cpsie	i
 80122e4:	61fb      	str	r3, [r7, #28]
}
 80122e6:	bf00      	nop
 80122e8:	bf00      	nop
 80122ea:	e7fd      	b.n	80122e8 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80122ec:	f001 f9d0 	bl	8013690 <xTaskGetSchedulerState>
 80122f0:	4603      	mov	r3, r0
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d102      	bne.n	80122fc <xQueueSemaphoreTake+0x6c>
 80122f6:	683b      	ldr	r3, [r7, #0]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d101      	bne.n	8012300 <xQueueSemaphoreTake+0x70>
 80122fc:	2301      	movs	r3, #1
 80122fe:	e000      	b.n	8012302 <xQueueSemaphoreTake+0x72>
 8012300:	2300      	movs	r3, #0
 8012302:	2b00      	cmp	r3, #0
 8012304:	d10d      	bne.n	8012322 <xQueueSemaphoreTake+0x92>
	__asm volatile
 8012306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801230a:	b672      	cpsid	i
 801230c:	f383 8811 	msr	BASEPRI, r3
 8012310:	f3bf 8f6f 	isb	sy
 8012314:	f3bf 8f4f 	dsb	sy
 8012318:	b662      	cpsie	i
 801231a:	61bb      	str	r3, [r7, #24]
}
 801231c:	bf00      	nop
 801231e:	bf00      	nop
 8012320:	e7fd      	b.n	801231e <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012322:	f002 f90b 	bl	801453c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8012326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801232a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801232c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801232e:	2b00      	cmp	r3, #0
 8012330:	d024      	beq.n	801237c <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8012332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012334:	1e5a      	subs	r2, r3, #1
 8012336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012338:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801233a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	2b00      	cmp	r3, #0
 8012340:	d104      	bne.n	801234c <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8012342:	f001 fb27 	bl	8013994 <pvTaskIncrementMutexHeldCount>
 8012346:	4602      	mov	r2, r0
 8012348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801234a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801234c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801234e:	691b      	ldr	r3, [r3, #16]
 8012350:	2b00      	cmp	r3, #0
 8012352:	d00f      	beq.n	8012374 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012356:	3310      	adds	r3, #16
 8012358:	4618      	mov	r0, r3
 801235a:	f000 ffcb 	bl	80132f4 <xTaskRemoveFromEventList>
 801235e:	4603      	mov	r3, r0
 8012360:	2b00      	cmp	r3, #0
 8012362:	d007      	beq.n	8012374 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012364:	4b55      	ldr	r3, [pc, #340]	@ (80124bc <xQueueSemaphoreTake+0x22c>)
 8012366:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801236a:	601a      	str	r2, [r3, #0]
 801236c:	f3bf 8f4f 	dsb	sy
 8012370:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012374:	f002 f918 	bl	80145a8 <vPortExitCritical>
				return pdPASS;
 8012378:	2301      	movs	r3, #1
 801237a:	e09a      	b.n	80124b2 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801237c:	683b      	ldr	r3, [r7, #0]
 801237e:	2b00      	cmp	r3, #0
 8012380:	d114      	bne.n	80123ac <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8012382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012384:	2b00      	cmp	r3, #0
 8012386:	d00d      	beq.n	80123a4 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8012388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801238c:	b672      	cpsid	i
 801238e:	f383 8811 	msr	BASEPRI, r3
 8012392:	f3bf 8f6f 	isb	sy
 8012396:	f3bf 8f4f 	dsb	sy
 801239a:	b662      	cpsie	i
 801239c:	617b      	str	r3, [r7, #20]
}
 801239e:	bf00      	nop
 80123a0:	bf00      	nop
 80123a2:	e7fd      	b.n	80123a0 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80123a4:	f002 f900 	bl	80145a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80123a8:	2300      	movs	r3, #0
 80123aa:	e082      	b.n	80124b2 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80123ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d106      	bne.n	80123c0 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80123b2:	f107 030c 	add.w	r3, r7, #12
 80123b6:	4618      	mov	r0, r3
 80123b8:	f001 f802 	bl	80133c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80123bc:	2301      	movs	r3, #1
 80123be:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80123c0:	f002 f8f2 	bl	80145a8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80123c4:	f000 fd4c 	bl	8012e60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80123c8:	f002 f8b8 	bl	801453c <vPortEnterCritical>
 80123cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80123d2:	b25b      	sxtb	r3, r3
 80123d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123d8:	d103      	bne.n	80123e2 <xQueueSemaphoreTake+0x152>
 80123da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123dc:	2200      	movs	r2, #0
 80123de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80123e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80123e8:	b25b      	sxtb	r3, r3
 80123ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123ee:	d103      	bne.n	80123f8 <xQueueSemaphoreTake+0x168>
 80123f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123f2:	2200      	movs	r2, #0
 80123f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80123f8:	f002 f8d6 	bl	80145a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80123fc:	463a      	mov	r2, r7
 80123fe:	f107 030c 	add.w	r3, r7, #12
 8012402:	4611      	mov	r1, r2
 8012404:	4618      	mov	r0, r3
 8012406:	f000 fff1 	bl	80133ec <xTaskCheckForTimeOut>
 801240a:	4603      	mov	r3, r0
 801240c:	2b00      	cmp	r3, #0
 801240e:	d132      	bne.n	8012476 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012410:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012412:	f000 f9fd 	bl	8012810 <prvIsQueueEmpty>
 8012416:	4603      	mov	r3, r0
 8012418:	2b00      	cmp	r3, #0
 801241a:	d026      	beq.n	801246a <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801241c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	2b00      	cmp	r3, #0
 8012422:	d109      	bne.n	8012438 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8012424:	f002 f88a 	bl	801453c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801242a:	689b      	ldr	r3, [r3, #8]
 801242c:	4618      	mov	r0, r3
 801242e:	f001 f94d 	bl	80136cc <xTaskPriorityInherit>
 8012432:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8012434:	f002 f8b8 	bl	80145a8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801243a:	3324      	adds	r3, #36	@ 0x24
 801243c:	683a      	ldr	r2, [r7, #0]
 801243e:	4611      	mov	r1, r2
 8012440:	4618      	mov	r0, r3
 8012442:	f000 ff01 	bl	8013248 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012446:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012448:	f000 f990 	bl	801276c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801244c:	f000 fd16 	bl	8012e7c <xTaskResumeAll>
 8012450:	4603      	mov	r3, r0
 8012452:	2b00      	cmp	r3, #0
 8012454:	f47f af65 	bne.w	8012322 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8012458:	4b18      	ldr	r3, [pc, #96]	@ (80124bc <xQueueSemaphoreTake+0x22c>)
 801245a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801245e:	601a      	str	r2, [r3, #0]
 8012460:	f3bf 8f4f 	dsb	sy
 8012464:	f3bf 8f6f 	isb	sy
 8012468:	e75b      	b.n	8012322 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801246a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801246c:	f000 f97e 	bl	801276c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012470:	f000 fd04 	bl	8012e7c <xTaskResumeAll>
 8012474:	e755      	b.n	8012322 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012476:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012478:	f000 f978 	bl	801276c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801247c:	f000 fcfe 	bl	8012e7c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012480:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012482:	f000 f9c5 	bl	8012810 <prvIsQueueEmpty>
 8012486:	4603      	mov	r3, r0
 8012488:	2b00      	cmp	r3, #0
 801248a:	f43f af4a 	beq.w	8012322 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801248e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012490:	2b00      	cmp	r3, #0
 8012492:	d00d      	beq.n	80124b0 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8012494:	f002 f852 	bl	801453c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012498:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801249a:	f000 f8bf 	bl	801261c <prvGetDisinheritPriorityAfterTimeout>
 801249e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80124a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124a2:	689b      	ldr	r3, [r3, #8]
 80124a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80124a6:	4618      	mov	r0, r3
 80124a8:	f001 f9ec 	bl	8013884 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80124ac:	f002 f87c 	bl	80145a8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80124b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80124b2:	4618      	mov	r0, r3
 80124b4:	3738      	adds	r7, #56	@ 0x38
 80124b6:	46bd      	mov	sp, r7
 80124b8:	bd80      	pop	{r7, pc}
 80124ba:	bf00      	nop
 80124bc:	e000ed04 	.word	0xe000ed04

080124c0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80124c0:	b580      	push	{r7, lr}
 80124c2:	b08e      	sub	sp, #56	@ 0x38
 80124c4:	af00      	add	r7, sp, #0
 80124c6:	60f8      	str	r0, [r7, #12]
 80124c8:	60b9      	str	r1, [r7, #8]
 80124ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80124cc:	68fb      	ldr	r3, [r7, #12]
 80124ce:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80124d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d10d      	bne.n	80124f2 <xQueueReceiveFromISR+0x32>
	__asm volatile
 80124d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124da:	b672      	cpsid	i
 80124dc:	f383 8811 	msr	BASEPRI, r3
 80124e0:	f3bf 8f6f 	isb	sy
 80124e4:	f3bf 8f4f 	dsb	sy
 80124e8:	b662      	cpsie	i
 80124ea:	623b      	str	r3, [r7, #32]
}
 80124ec:	bf00      	nop
 80124ee:	bf00      	nop
 80124f0:	e7fd      	b.n	80124ee <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80124f2:	68bb      	ldr	r3, [r7, #8]
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d103      	bne.n	8012500 <xQueueReceiveFromISR+0x40>
 80124f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d101      	bne.n	8012504 <xQueueReceiveFromISR+0x44>
 8012500:	2301      	movs	r3, #1
 8012502:	e000      	b.n	8012506 <xQueueReceiveFromISR+0x46>
 8012504:	2300      	movs	r3, #0
 8012506:	2b00      	cmp	r3, #0
 8012508:	d10d      	bne.n	8012526 <xQueueReceiveFromISR+0x66>
	__asm volatile
 801250a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801250e:	b672      	cpsid	i
 8012510:	f383 8811 	msr	BASEPRI, r3
 8012514:	f3bf 8f6f 	isb	sy
 8012518:	f3bf 8f4f 	dsb	sy
 801251c:	b662      	cpsie	i
 801251e:	61fb      	str	r3, [r7, #28]
}
 8012520:	bf00      	nop
 8012522:	bf00      	nop
 8012524:	e7fd      	b.n	8012522 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012526:	f002 f8f1 	bl	801470c <vPortValidateInterruptPriority>
	__asm volatile
 801252a:	f3ef 8211 	mrs	r2, BASEPRI
 801252e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012532:	b672      	cpsid	i
 8012534:	f383 8811 	msr	BASEPRI, r3
 8012538:	f3bf 8f6f 	isb	sy
 801253c:	f3bf 8f4f 	dsb	sy
 8012540:	b662      	cpsie	i
 8012542:	61ba      	str	r2, [r7, #24]
 8012544:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8012546:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012548:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801254a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801254c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801254e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012552:	2b00      	cmp	r3, #0
 8012554:	d02f      	beq.n	80125b6 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012558:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801255c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012560:	68b9      	ldr	r1, [r7, #8]
 8012562:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012564:	f000 f8dc 	bl	8012720 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801256a:	1e5a      	subs	r2, r3, #1
 801256c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801256e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012570:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012578:	d112      	bne.n	80125a0 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801257a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801257c:	691b      	ldr	r3, [r3, #16]
 801257e:	2b00      	cmp	r3, #0
 8012580:	d016      	beq.n	80125b0 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012584:	3310      	adds	r3, #16
 8012586:	4618      	mov	r0, r3
 8012588:	f000 feb4 	bl	80132f4 <xTaskRemoveFromEventList>
 801258c:	4603      	mov	r3, r0
 801258e:	2b00      	cmp	r3, #0
 8012590:	d00e      	beq.n	80125b0 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	2b00      	cmp	r3, #0
 8012596:	d00b      	beq.n	80125b0 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	2201      	movs	r2, #1
 801259c:	601a      	str	r2, [r3, #0]
 801259e:	e007      	b.n	80125b0 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80125a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80125a4:	3301      	adds	r3, #1
 80125a6:	b2db      	uxtb	r3, r3
 80125a8:	b25a      	sxtb	r2, r3
 80125aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80125b0:	2301      	movs	r3, #1
 80125b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80125b4:	e001      	b.n	80125ba <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 80125b6:	2300      	movs	r3, #0
 80125b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80125ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125bc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80125be:	693b      	ldr	r3, [r7, #16]
 80125c0:	f383 8811 	msr	BASEPRI, r3
}
 80125c4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80125c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80125c8:	4618      	mov	r0, r3
 80125ca:	3738      	adds	r7, #56	@ 0x38
 80125cc:	46bd      	mov	sp, r7
 80125ce:	bd80      	pop	{r7, pc}

080125d0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80125d0:	b580      	push	{r7, lr}
 80125d2:	b084      	sub	sp, #16
 80125d4:	af00      	add	r7, sp, #0
 80125d6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80125dc:	68fb      	ldr	r3, [r7, #12]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d10d      	bne.n	80125fe <vQueueDelete+0x2e>
	__asm volatile
 80125e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125e6:	b672      	cpsid	i
 80125e8:	f383 8811 	msr	BASEPRI, r3
 80125ec:	f3bf 8f6f 	isb	sy
 80125f0:	f3bf 8f4f 	dsb	sy
 80125f4:	b662      	cpsie	i
 80125f6:	60bb      	str	r3, [r7, #8]
}
 80125f8:	bf00      	nop
 80125fa:	bf00      	nop
 80125fc:	e7fd      	b.n	80125fa <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80125fe:	68f8      	ldr	r0, [r7, #12]
 8012600:	f000 f95e 	bl	80128c0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801260a:	2b00      	cmp	r3, #0
 801260c:	d102      	bne.n	8012614 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 801260e:	68f8      	ldr	r0, [r7, #12]
 8012610:	f002 f990 	bl	8014934 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8012614:	bf00      	nop
 8012616:	3710      	adds	r7, #16
 8012618:	46bd      	mov	sp, r7
 801261a:	bd80      	pop	{r7, pc}

0801261c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801261c:	b480      	push	{r7}
 801261e:	b085      	sub	sp, #20
 8012620:	af00      	add	r7, sp, #0
 8012622:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012628:	2b00      	cmp	r3, #0
 801262a:	d006      	beq.n	801263a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8012636:	60fb      	str	r3, [r7, #12]
 8012638:	e001      	b.n	801263e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801263a:	2300      	movs	r3, #0
 801263c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801263e:	68fb      	ldr	r3, [r7, #12]
	}
 8012640:	4618      	mov	r0, r3
 8012642:	3714      	adds	r7, #20
 8012644:	46bd      	mov	sp, r7
 8012646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801264a:	4770      	bx	lr

0801264c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801264c:	b580      	push	{r7, lr}
 801264e:	b086      	sub	sp, #24
 8012650:	af00      	add	r7, sp, #0
 8012652:	60f8      	str	r0, [r7, #12]
 8012654:	60b9      	str	r1, [r7, #8]
 8012656:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012658:	2300      	movs	r3, #0
 801265a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012660:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012666:	2b00      	cmp	r3, #0
 8012668:	d10d      	bne.n	8012686 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801266a:	68fb      	ldr	r3, [r7, #12]
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	2b00      	cmp	r3, #0
 8012670:	d14d      	bne.n	801270e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	689b      	ldr	r3, [r3, #8]
 8012676:	4618      	mov	r0, r3
 8012678:	f001 f890 	bl	801379c <xTaskPriorityDisinherit>
 801267c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	2200      	movs	r2, #0
 8012682:	609a      	str	r2, [r3, #8]
 8012684:	e043      	b.n	801270e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	2b00      	cmp	r3, #0
 801268a:	d119      	bne.n	80126c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	6858      	ldr	r0, [r3, #4]
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012694:	461a      	mov	r2, r3
 8012696:	68b9      	ldr	r1, [r7, #8]
 8012698:	f002 fbec 	bl	8014e74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801269c:	68fb      	ldr	r3, [r7, #12]
 801269e:	685a      	ldr	r2, [r3, #4]
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80126a4:	441a      	add	r2, r3
 80126a6:	68fb      	ldr	r3, [r7, #12]
 80126a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80126aa:	68fb      	ldr	r3, [r7, #12]
 80126ac:	685a      	ldr	r2, [r3, #4]
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	689b      	ldr	r3, [r3, #8]
 80126b2:	429a      	cmp	r2, r3
 80126b4:	d32b      	bcc.n	801270e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80126b6:	68fb      	ldr	r3, [r7, #12]
 80126b8:	681a      	ldr	r2, [r3, #0]
 80126ba:	68fb      	ldr	r3, [r7, #12]
 80126bc:	605a      	str	r2, [r3, #4]
 80126be:	e026      	b.n	801270e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80126c0:	68fb      	ldr	r3, [r7, #12]
 80126c2:	68d8      	ldr	r0, [r3, #12]
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80126c8:	461a      	mov	r2, r3
 80126ca:	68b9      	ldr	r1, [r7, #8]
 80126cc:	f002 fbd2 	bl	8014e74 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80126d0:	68fb      	ldr	r3, [r7, #12]
 80126d2:	68da      	ldr	r2, [r3, #12]
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80126d8:	425b      	negs	r3, r3
 80126da:	441a      	add	r2, r3
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	68da      	ldr	r2, [r3, #12]
 80126e4:	68fb      	ldr	r3, [r7, #12]
 80126e6:	681b      	ldr	r3, [r3, #0]
 80126e8:	429a      	cmp	r2, r3
 80126ea:	d207      	bcs.n	80126fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80126ec:	68fb      	ldr	r3, [r7, #12]
 80126ee:	689a      	ldr	r2, [r3, #8]
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80126f4:	425b      	negs	r3, r3
 80126f6:	441a      	add	r2, r3
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	2b02      	cmp	r3, #2
 8012700:	d105      	bne.n	801270e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012702:	693b      	ldr	r3, [r7, #16]
 8012704:	2b00      	cmp	r3, #0
 8012706:	d002      	beq.n	801270e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012708:	693b      	ldr	r3, [r7, #16]
 801270a:	3b01      	subs	r3, #1
 801270c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801270e:	693b      	ldr	r3, [r7, #16]
 8012710:	1c5a      	adds	r2, r3, #1
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8012716:	697b      	ldr	r3, [r7, #20]
}
 8012718:	4618      	mov	r0, r3
 801271a:	3718      	adds	r7, #24
 801271c:	46bd      	mov	sp, r7
 801271e:	bd80      	pop	{r7, pc}

08012720 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012720:	b580      	push	{r7, lr}
 8012722:	b082      	sub	sp, #8
 8012724:	af00      	add	r7, sp, #0
 8012726:	6078      	str	r0, [r7, #4]
 8012728:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801272e:	2b00      	cmp	r3, #0
 8012730:	d018      	beq.n	8012764 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	68da      	ldr	r2, [r3, #12]
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801273a:	441a      	add	r2, r3
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	68da      	ldr	r2, [r3, #12]
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	689b      	ldr	r3, [r3, #8]
 8012748:	429a      	cmp	r2, r3
 801274a:	d303      	bcc.n	8012754 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	681a      	ldr	r2, [r3, #0]
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	68d9      	ldr	r1, [r3, #12]
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801275c:	461a      	mov	r2, r3
 801275e:	6838      	ldr	r0, [r7, #0]
 8012760:	f002 fb88 	bl	8014e74 <memcpy>
	}
}
 8012764:	bf00      	nop
 8012766:	3708      	adds	r7, #8
 8012768:	46bd      	mov	sp, r7
 801276a:	bd80      	pop	{r7, pc}

0801276c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801276c:	b580      	push	{r7, lr}
 801276e:	b084      	sub	sp, #16
 8012770:	af00      	add	r7, sp, #0
 8012772:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012774:	f001 fee2 	bl	801453c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801277e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012780:	e011      	b.n	80127a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012786:	2b00      	cmp	r3, #0
 8012788:	d012      	beq.n	80127b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	3324      	adds	r3, #36	@ 0x24
 801278e:	4618      	mov	r0, r3
 8012790:	f000 fdb0 	bl	80132f4 <xTaskRemoveFromEventList>
 8012794:	4603      	mov	r3, r0
 8012796:	2b00      	cmp	r3, #0
 8012798:	d001      	beq.n	801279e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801279a:	f000 fe8f 	bl	80134bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801279e:	7bfb      	ldrb	r3, [r7, #15]
 80127a0:	3b01      	subs	r3, #1
 80127a2:	b2db      	uxtb	r3, r3
 80127a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80127a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	dce9      	bgt.n	8012782 <prvUnlockQueue+0x16>
 80127ae:	e000      	b.n	80127b2 <prvUnlockQueue+0x46>
					break;
 80127b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80127b2:	687b      	ldr	r3, [r7, #4]
 80127b4:	22ff      	movs	r2, #255	@ 0xff
 80127b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80127ba:	f001 fef5 	bl	80145a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80127be:	f001 febd 	bl	801453c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80127c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80127ca:	e011      	b.n	80127f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	691b      	ldr	r3, [r3, #16]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d012      	beq.n	80127fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	3310      	adds	r3, #16
 80127d8:	4618      	mov	r0, r3
 80127da:	f000 fd8b 	bl	80132f4 <xTaskRemoveFromEventList>
 80127de:	4603      	mov	r3, r0
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d001      	beq.n	80127e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80127e4:	f000 fe6a 	bl	80134bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80127e8:	7bbb      	ldrb	r3, [r7, #14]
 80127ea:	3b01      	subs	r3, #1
 80127ec:	b2db      	uxtb	r3, r3
 80127ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80127f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	dce9      	bgt.n	80127cc <prvUnlockQueue+0x60>
 80127f8:	e000      	b.n	80127fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80127fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	22ff      	movs	r2, #255	@ 0xff
 8012800:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012804:	f001 fed0 	bl	80145a8 <vPortExitCritical>
}
 8012808:	bf00      	nop
 801280a:	3710      	adds	r7, #16
 801280c:	46bd      	mov	sp, r7
 801280e:	bd80      	pop	{r7, pc}

08012810 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012810:	b580      	push	{r7, lr}
 8012812:	b084      	sub	sp, #16
 8012814:	af00      	add	r7, sp, #0
 8012816:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012818:	f001 fe90 	bl	801453c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012820:	2b00      	cmp	r3, #0
 8012822:	d102      	bne.n	801282a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012824:	2301      	movs	r3, #1
 8012826:	60fb      	str	r3, [r7, #12]
 8012828:	e001      	b.n	801282e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801282a:	2300      	movs	r3, #0
 801282c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801282e:	f001 febb 	bl	80145a8 <vPortExitCritical>

	return xReturn;
 8012832:	68fb      	ldr	r3, [r7, #12]
}
 8012834:	4618      	mov	r0, r3
 8012836:	3710      	adds	r7, #16
 8012838:	46bd      	mov	sp, r7
 801283a:	bd80      	pop	{r7, pc}

0801283c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801283c:	b580      	push	{r7, lr}
 801283e:	b084      	sub	sp, #16
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012844:	f001 fe7a 	bl	801453c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012850:	429a      	cmp	r2, r3
 8012852:	d102      	bne.n	801285a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012854:	2301      	movs	r3, #1
 8012856:	60fb      	str	r3, [r7, #12]
 8012858:	e001      	b.n	801285e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801285a:	2300      	movs	r3, #0
 801285c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801285e:	f001 fea3 	bl	80145a8 <vPortExitCritical>

	return xReturn;
 8012862:	68fb      	ldr	r3, [r7, #12]
}
 8012864:	4618      	mov	r0, r3
 8012866:	3710      	adds	r7, #16
 8012868:	46bd      	mov	sp, r7
 801286a:	bd80      	pop	{r7, pc}

0801286c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801286c:	b480      	push	{r7}
 801286e:	b085      	sub	sp, #20
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
 8012874:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012876:	2300      	movs	r3, #0
 8012878:	60fb      	str	r3, [r7, #12]
 801287a:	e014      	b.n	80128a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801287c:	4a0f      	ldr	r2, [pc, #60]	@ (80128bc <vQueueAddToRegistry+0x50>)
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012884:	2b00      	cmp	r3, #0
 8012886:	d10b      	bne.n	80128a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012888:	490c      	ldr	r1, [pc, #48]	@ (80128bc <vQueueAddToRegistry+0x50>)
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	683a      	ldr	r2, [r7, #0]
 801288e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012892:	4a0a      	ldr	r2, [pc, #40]	@ (80128bc <vQueueAddToRegistry+0x50>)
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	00db      	lsls	r3, r3, #3
 8012898:	4413      	add	r3, r2
 801289a:	687a      	ldr	r2, [r7, #4]
 801289c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801289e:	e006      	b.n	80128ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80128a0:	68fb      	ldr	r3, [r7, #12]
 80128a2:	3301      	adds	r3, #1
 80128a4:	60fb      	str	r3, [r7, #12]
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	2b07      	cmp	r3, #7
 80128aa:	d9e7      	bls.n	801287c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80128ac:	bf00      	nop
 80128ae:	bf00      	nop
 80128b0:	3714      	adds	r7, #20
 80128b2:	46bd      	mov	sp, r7
 80128b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128b8:	4770      	bx	lr
 80128ba:	bf00      	nop
 80128bc:	2000bc0c 	.word	0x2000bc0c

080128c0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80128c0:	b480      	push	{r7}
 80128c2:	b085      	sub	sp, #20
 80128c4:	af00      	add	r7, sp, #0
 80128c6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80128c8:	2300      	movs	r3, #0
 80128ca:	60fb      	str	r3, [r7, #12]
 80128cc:	e016      	b.n	80128fc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80128ce:	4a10      	ldr	r2, [pc, #64]	@ (8012910 <vQueueUnregisterQueue+0x50>)
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	00db      	lsls	r3, r3, #3
 80128d4:	4413      	add	r3, r2
 80128d6:	685b      	ldr	r3, [r3, #4]
 80128d8:	687a      	ldr	r2, [r7, #4]
 80128da:	429a      	cmp	r2, r3
 80128dc:	d10b      	bne.n	80128f6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80128de:	4a0c      	ldr	r2, [pc, #48]	@ (8012910 <vQueueUnregisterQueue+0x50>)
 80128e0:	68fb      	ldr	r3, [r7, #12]
 80128e2:	2100      	movs	r1, #0
 80128e4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80128e8:	4a09      	ldr	r2, [pc, #36]	@ (8012910 <vQueueUnregisterQueue+0x50>)
 80128ea:	68fb      	ldr	r3, [r7, #12]
 80128ec:	00db      	lsls	r3, r3, #3
 80128ee:	4413      	add	r3, r2
 80128f0:	2200      	movs	r2, #0
 80128f2:	605a      	str	r2, [r3, #4]
				break;
 80128f4:	e006      	b.n	8012904 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80128f6:	68fb      	ldr	r3, [r7, #12]
 80128f8:	3301      	adds	r3, #1
 80128fa:	60fb      	str	r3, [r7, #12]
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	2b07      	cmp	r3, #7
 8012900:	d9e5      	bls.n	80128ce <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8012902:	bf00      	nop
 8012904:	bf00      	nop
 8012906:	3714      	adds	r7, #20
 8012908:	46bd      	mov	sp, r7
 801290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801290e:	4770      	bx	lr
 8012910:	2000bc0c 	.word	0x2000bc0c

08012914 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012914:	b580      	push	{r7, lr}
 8012916:	b086      	sub	sp, #24
 8012918:	af00      	add	r7, sp, #0
 801291a:	60f8      	str	r0, [r7, #12]
 801291c:	60b9      	str	r1, [r7, #8]
 801291e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012920:	68fb      	ldr	r3, [r7, #12]
 8012922:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012924:	f001 fe0a 	bl	801453c <vPortEnterCritical>
 8012928:	697b      	ldr	r3, [r7, #20]
 801292a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801292e:	b25b      	sxtb	r3, r3
 8012930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012934:	d103      	bne.n	801293e <vQueueWaitForMessageRestricted+0x2a>
 8012936:	697b      	ldr	r3, [r7, #20]
 8012938:	2200      	movs	r2, #0
 801293a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801293e:	697b      	ldr	r3, [r7, #20]
 8012940:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012944:	b25b      	sxtb	r3, r3
 8012946:	f1b3 3fff 	cmp.w	r3, #4294967295
 801294a:	d103      	bne.n	8012954 <vQueueWaitForMessageRestricted+0x40>
 801294c:	697b      	ldr	r3, [r7, #20]
 801294e:	2200      	movs	r2, #0
 8012950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012954:	f001 fe28 	bl	80145a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8012958:	697b      	ldr	r3, [r7, #20]
 801295a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801295c:	2b00      	cmp	r3, #0
 801295e:	d106      	bne.n	801296e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8012960:	697b      	ldr	r3, [r7, #20]
 8012962:	3324      	adds	r3, #36	@ 0x24
 8012964:	687a      	ldr	r2, [r7, #4]
 8012966:	68b9      	ldr	r1, [r7, #8]
 8012968:	4618      	mov	r0, r3
 801296a:	f000 fc95 	bl	8013298 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801296e:	6978      	ldr	r0, [r7, #20]
 8012970:	f7ff fefc 	bl	801276c <prvUnlockQueue>
	}
 8012974:	bf00      	nop
 8012976:	3718      	adds	r7, #24
 8012978:	46bd      	mov	sp, r7
 801297a:	bd80      	pop	{r7, pc}

0801297c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801297c:	b580      	push	{r7, lr}
 801297e:	b08e      	sub	sp, #56	@ 0x38
 8012980:	af04      	add	r7, sp, #16
 8012982:	60f8      	str	r0, [r7, #12]
 8012984:	60b9      	str	r1, [r7, #8]
 8012986:	607a      	str	r2, [r7, #4]
 8012988:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801298a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801298c:	2b00      	cmp	r3, #0
 801298e:	d10d      	bne.n	80129ac <xTaskCreateStatic+0x30>
	__asm volatile
 8012990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012994:	b672      	cpsid	i
 8012996:	f383 8811 	msr	BASEPRI, r3
 801299a:	f3bf 8f6f 	isb	sy
 801299e:	f3bf 8f4f 	dsb	sy
 80129a2:	b662      	cpsie	i
 80129a4:	623b      	str	r3, [r7, #32]
}
 80129a6:	bf00      	nop
 80129a8:	bf00      	nop
 80129aa:	e7fd      	b.n	80129a8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80129ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d10d      	bne.n	80129ce <xTaskCreateStatic+0x52>
	__asm volatile
 80129b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129b6:	b672      	cpsid	i
 80129b8:	f383 8811 	msr	BASEPRI, r3
 80129bc:	f3bf 8f6f 	isb	sy
 80129c0:	f3bf 8f4f 	dsb	sy
 80129c4:	b662      	cpsie	i
 80129c6:	61fb      	str	r3, [r7, #28]
}
 80129c8:	bf00      	nop
 80129ca:	bf00      	nop
 80129cc:	e7fd      	b.n	80129ca <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80129ce:	23a8      	movs	r3, #168	@ 0xa8
 80129d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80129d2:	693b      	ldr	r3, [r7, #16]
 80129d4:	2ba8      	cmp	r3, #168	@ 0xa8
 80129d6:	d00d      	beq.n	80129f4 <xTaskCreateStatic+0x78>
	__asm volatile
 80129d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129dc:	b672      	cpsid	i
 80129de:	f383 8811 	msr	BASEPRI, r3
 80129e2:	f3bf 8f6f 	isb	sy
 80129e6:	f3bf 8f4f 	dsb	sy
 80129ea:	b662      	cpsie	i
 80129ec:	61bb      	str	r3, [r7, #24]
}
 80129ee:	bf00      	nop
 80129f0:	bf00      	nop
 80129f2:	e7fd      	b.n	80129f0 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80129f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80129f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d01e      	beq.n	8012a3a <xTaskCreateStatic+0xbe>
 80129fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d01b      	beq.n	8012a3a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a04:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012a0a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a0e:	2202      	movs	r2, #2
 8012a10:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012a14:	2300      	movs	r3, #0
 8012a16:	9303      	str	r3, [sp, #12]
 8012a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a1a:	9302      	str	r3, [sp, #8]
 8012a1c:	f107 0314 	add.w	r3, r7, #20
 8012a20:	9301      	str	r3, [sp, #4]
 8012a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a24:	9300      	str	r3, [sp, #0]
 8012a26:	683b      	ldr	r3, [r7, #0]
 8012a28:	687a      	ldr	r2, [r7, #4]
 8012a2a:	68b9      	ldr	r1, [r7, #8]
 8012a2c:	68f8      	ldr	r0, [r7, #12]
 8012a2e:	f000 f851 	bl	8012ad4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012a32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012a34:	f000 f8f8 	bl	8012c28 <prvAddNewTaskToReadyList>
 8012a38:	e001      	b.n	8012a3e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8012a3a:	2300      	movs	r3, #0
 8012a3c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012a3e:	697b      	ldr	r3, [r7, #20]
	}
 8012a40:	4618      	mov	r0, r3
 8012a42:	3728      	adds	r7, #40	@ 0x28
 8012a44:	46bd      	mov	sp, r7
 8012a46:	bd80      	pop	{r7, pc}

08012a48 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012a48:	b580      	push	{r7, lr}
 8012a4a:	b08c      	sub	sp, #48	@ 0x30
 8012a4c:	af04      	add	r7, sp, #16
 8012a4e:	60f8      	str	r0, [r7, #12]
 8012a50:	60b9      	str	r1, [r7, #8]
 8012a52:	603b      	str	r3, [r7, #0]
 8012a54:	4613      	mov	r3, r2
 8012a56:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012a58:	88fb      	ldrh	r3, [r7, #6]
 8012a5a:	009b      	lsls	r3, r3, #2
 8012a5c:	4618      	mov	r0, r3
 8012a5e:	f001 fe9b 	bl	8014798 <pvPortMalloc>
 8012a62:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012a64:	697b      	ldr	r3, [r7, #20]
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d00e      	beq.n	8012a88 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012a6a:	20a8      	movs	r0, #168	@ 0xa8
 8012a6c:	f001 fe94 	bl	8014798 <pvPortMalloc>
 8012a70:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012a72:	69fb      	ldr	r3, [r7, #28]
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	d003      	beq.n	8012a80 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012a78:	69fb      	ldr	r3, [r7, #28]
 8012a7a:	697a      	ldr	r2, [r7, #20]
 8012a7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8012a7e:	e005      	b.n	8012a8c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012a80:	6978      	ldr	r0, [r7, #20]
 8012a82:	f001 ff57 	bl	8014934 <vPortFree>
 8012a86:	e001      	b.n	8012a8c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012a88:	2300      	movs	r3, #0
 8012a8a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012a8c:	69fb      	ldr	r3, [r7, #28]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d017      	beq.n	8012ac2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012a92:	69fb      	ldr	r3, [r7, #28]
 8012a94:	2200      	movs	r2, #0
 8012a96:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012a9a:	88fa      	ldrh	r2, [r7, #6]
 8012a9c:	2300      	movs	r3, #0
 8012a9e:	9303      	str	r3, [sp, #12]
 8012aa0:	69fb      	ldr	r3, [r7, #28]
 8012aa2:	9302      	str	r3, [sp, #8]
 8012aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012aa6:	9301      	str	r3, [sp, #4]
 8012aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aaa:	9300      	str	r3, [sp, #0]
 8012aac:	683b      	ldr	r3, [r7, #0]
 8012aae:	68b9      	ldr	r1, [r7, #8]
 8012ab0:	68f8      	ldr	r0, [r7, #12]
 8012ab2:	f000 f80f 	bl	8012ad4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012ab6:	69f8      	ldr	r0, [r7, #28]
 8012ab8:	f000 f8b6 	bl	8012c28 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012abc:	2301      	movs	r3, #1
 8012abe:	61bb      	str	r3, [r7, #24]
 8012ac0:	e002      	b.n	8012ac8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8012ac6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012ac8:	69bb      	ldr	r3, [r7, #24]
	}
 8012aca:	4618      	mov	r0, r3
 8012acc:	3720      	adds	r7, #32
 8012ace:	46bd      	mov	sp, r7
 8012ad0:	bd80      	pop	{r7, pc}
	...

08012ad4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012ad4:	b580      	push	{r7, lr}
 8012ad6:	b088      	sub	sp, #32
 8012ad8:	af00      	add	r7, sp, #0
 8012ada:	60f8      	str	r0, [r7, #12]
 8012adc:	60b9      	str	r1, [r7, #8]
 8012ade:	607a      	str	r2, [r7, #4]
 8012ae0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ae4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	009b      	lsls	r3, r3, #2
 8012aea:	461a      	mov	r2, r3
 8012aec:	21a5      	movs	r1, #165	@ 0xa5
 8012aee:	f002 f921 	bl	8014d34 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012af4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012af6:	6879      	ldr	r1, [r7, #4]
 8012af8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8012afc:	440b      	add	r3, r1
 8012afe:	009b      	lsls	r3, r3, #2
 8012b00:	4413      	add	r3, r2
 8012b02:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012b04:	69bb      	ldr	r3, [r7, #24]
 8012b06:	f023 0307 	bic.w	r3, r3, #7
 8012b0a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012b0c:	69bb      	ldr	r3, [r7, #24]
 8012b0e:	f003 0307 	and.w	r3, r3, #7
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d00d      	beq.n	8012b32 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8012b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b1a:	b672      	cpsid	i
 8012b1c:	f383 8811 	msr	BASEPRI, r3
 8012b20:	f3bf 8f6f 	isb	sy
 8012b24:	f3bf 8f4f 	dsb	sy
 8012b28:	b662      	cpsie	i
 8012b2a:	617b      	str	r3, [r7, #20]
}
 8012b2c:	bf00      	nop
 8012b2e:	bf00      	nop
 8012b30:	e7fd      	b.n	8012b2e <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012b32:	68bb      	ldr	r3, [r7, #8]
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d01f      	beq.n	8012b78 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012b38:	2300      	movs	r3, #0
 8012b3a:	61fb      	str	r3, [r7, #28]
 8012b3c:	e012      	b.n	8012b64 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012b3e:	68ba      	ldr	r2, [r7, #8]
 8012b40:	69fb      	ldr	r3, [r7, #28]
 8012b42:	4413      	add	r3, r2
 8012b44:	7819      	ldrb	r1, [r3, #0]
 8012b46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b48:	69fb      	ldr	r3, [r7, #28]
 8012b4a:	4413      	add	r3, r2
 8012b4c:	3334      	adds	r3, #52	@ 0x34
 8012b4e:	460a      	mov	r2, r1
 8012b50:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012b52:	68ba      	ldr	r2, [r7, #8]
 8012b54:	69fb      	ldr	r3, [r7, #28]
 8012b56:	4413      	add	r3, r2
 8012b58:	781b      	ldrb	r3, [r3, #0]
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	d006      	beq.n	8012b6c <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012b5e:	69fb      	ldr	r3, [r7, #28]
 8012b60:	3301      	adds	r3, #1
 8012b62:	61fb      	str	r3, [r7, #28]
 8012b64:	69fb      	ldr	r3, [r7, #28]
 8012b66:	2b0f      	cmp	r3, #15
 8012b68:	d9e9      	bls.n	8012b3e <prvInitialiseNewTask+0x6a>
 8012b6a:	e000      	b.n	8012b6e <prvInitialiseNewTask+0x9a>
			{
				break;
 8012b6c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b70:	2200      	movs	r2, #0
 8012b72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012b76:	e003      	b.n	8012b80 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b7a:	2200      	movs	r2, #0
 8012b7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b82:	2b37      	cmp	r3, #55	@ 0x37
 8012b84:	d901      	bls.n	8012b8a <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012b86:	2337      	movs	r3, #55	@ 0x37
 8012b88:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b8e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b94:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b98:	2200      	movs	r2, #0
 8012b9a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b9e:	3304      	adds	r3, #4
 8012ba0:	4618      	mov	r0, r3
 8012ba2:	f7fe fde3 	bl	801176c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ba8:	3318      	adds	r3, #24
 8012baa:	4618      	mov	r0, r3
 8012bac:	f7fe fdde 	bl	801176c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012bb4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bb8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bbe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012bc4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bc8:	2200      	movs	r2, #0
 8012bca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bd0:	2200      	movs	r2, #0
 8012bd2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bd8:	3354      	adds	r3, #84	@ 0x54
 8012bda:	224c      	movs	r2, #76	@ 0x4c
 8012bdc:	2100      	movs	r1, #0
 8012bde:	4618      	mov	r0, r3
 8012be0:	f002 f8a8 	bl	8014d34 <memset>
 8012be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012be6:	4a0d      	ldr	r2, [pc, #52]	@ (8012c1c <prvInitialiseNewTask+0x148>)
 8012be8:	659a      	str	r2, [r3, #88]	@ 0x58
 8012bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bec:	4a0c      	ldr	r2, [pc, #48]	@ (8012c20 <prvInitialiseNewTask+0x14c>)
 8012bee:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bf2:	4a0c      	ldr	r2, [pc, #48]	@ (8012c24 <prvInitialiseNewTask+0x150>)
 8012bf4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012bf6:	683a      	ldr	r2, [r7, #0]
 8012bf8:	68f9      	ldr	r1, [r7, #12]
 8012bfa:	69b8      	ldr	r0, [r7, #24]
 8012bfc:	f001 fb8e 	bl	801431c <pxPortInitialiseStack>
 8012c00:	4602      	mov	r2, r0
 8012c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c04:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d002      	beq.n	8012c12 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012c10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012c12:	bf00      	nop
 8012c14:	3720      	adds	r7, #32
 8012c16:	46bd      	mov	sp, r7
 8012c18:	bd80      	pop	{r7, pc}
 8012c1a:	bf00      	nop
 8012c1c:	20018aa0 	.word	0x20018aa0
 8012c20:	20018b08 	.word	0x20018b08
 8012c24:	20018b70 	.word	0x20018b70

08012c28 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012c28:	b580      	push	{r7, lr}
 8012c2a:	b082      	sub	sp, #8
 8012c2c:	af00      	add	r7, sp, #0
 8012c2e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012c30:	f001 fc84 	bl	801453c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012c34:	4b2d      	ldr	r3, [pc, #180]	@ (8012cec <prvAddNewTaskToReadyList+0xc4>)
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	3301      	adds	r3, #1
 8012c3a:	4a2c      	ldr	r2, [pc, #176]	@ (8012cec <prvAddNewTaskToReadyList+0xc4>)
 8012c3c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012c3e:	4b2c      	ldr	r3, [pc, #176]	@ (8012cf0 <prvAddNewTaskToReadyList+0xc8>)
 8012c40:	681b      	ldr	r3, [r3, #0]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d109      	bne.n	8012c5a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012c46:	4a2a      	ldr	r2, [pc, #168]	@ (8012cf0 <prvAddNewTaskToReadyList+0xc8>)
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012c4c:	4b27      	ldr	r3, [pc, #156]	@ (8012cec <prvAddNewTaskToReadyList+0xc4>)
 8012c4e:	681b      	ldr	r3, [r3, #0]
 8012c50:	2b01      	cmp	r3, #1
 8012c52:	d110      	bne.n	8012c76 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012c54:	f000 fc56 	bl	8013504 <prvInitialiseTaskLists>
 8012c58:	e00d      	b.n	8012c76 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012c5a:	4b26      	ldr	r3, [pc, #152]	@ (8012cf4 <prvAddNewTaskToReadyList+0xcc>)
 8012c5c:	681b      	ldr	r3, [r3, #0]
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d109      	bne.n	8012c76 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012c62:	4b23      	ldr	r3, [pc, #140]	@ (8012cf0 <prvAddNewTaskToReadyList+0xc8>)
 8012c64:	681b      	ldr	r3, [r3, #0]
 8012c66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c6c:	429a      	cmp	r2, r3
 8012c6e:	d802      	bhi.n	8012c76 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012c70:	4a1f      	ldr	r2, [pc, #124]	@ (8012cf0 <prvAddNewTaskToReadyList+0xc8>)
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012c76:	4b20      	ldr	r3, [pc, #128]	@ (8012cf8 <prvAddNewTaskToReadyList+0xd0>)
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	3301      	adds	r3, #1
 8012c7c:	4a1e      	ldr	r2, [pc, #120]	@ (8012cf8 <prvAddNewTaskToReadyList+0xd0>)
 8012c7e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012c80:	4b1d      	ldr	r3, [pc, #116]	@ (8012cf8 <prvAddNewTaskToReadyList+0xd0>)
 8012c82:	681a      	ldr	r2, [r3, #0]
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8012cfc <prvAddNewTaskToReadyList+0xd4>)
 8012c8e:	681b      	ldr	r3, [r3, #0]
 8012c90:	429a      	cmp	r2, r3
 8012c92:	d903      	bls.n	8012c9c <prvAddNewTaskToReadyList+0x74>
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c98:	4a18      	ldr	r2, [pc, #96]	@ (8012cfc <prvAddNewTaskToReadyList+0xd4>)
 8012c9a:	6013      	str	r3, [r2, #0]
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ca0:	4613      	mov	r3, r2
 8012ca2:	009b      	lsls	r3, r3, #2
 8012ca4:	4413      	add	r3, r2
 8012ca6:	009b      	lsls	r3, r3, #2
 8012ca8:	4a15      	ldr	r2, [pc, #84]	@ (8012d00 <prvAddNewTaskToReadyList+0xd8>)
 8012caa:	441a      	add	r2, r3
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	3304      	adds	r3, #4
 8012cb0:	4619      	mov	r1, r3
 8012cb2:	4610      	mov	r0, r2
 8012cb4:	f7fe fd67 	bl	8011786 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012cb8:	f001 fc76 	bl	80145a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012cbc:	4b0d      	ldr	r3, [pc, #52]	@ (8012cf4 <prvAddNewTaskToReadyList+0xcc>)
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d00e      	beq.n	8012ce2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8012cf0 <prvAddNewTaskToReadyList+0xc8>)
 8012cc6:	681b      	ldr	r3, [r3, #0]
 8012cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cce:	429a      	cmp	r2, r3
 8012cd0:	d207      	bcs.n	8012ce2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8012d04 <prvAddNewTaskToReadyList+0xdc>)
 8012cd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012cd8:	601a      	str	r2, [r3, #0]
 8012cda:	f3bf 8f4f 	dsb	sy
 8012cde:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012ce2:	bf00      	nop
 8012ce4:	3708      	adds	r7, #8
 8012ce6:	46bd      	mov	sp, r7
 8012ce8:	bd80      	pop	{r7, pc}
 8012cea:	bf00      	nop
 8012cec:	2000c120 	.word	0x2000c120
 8012cf0:	2000bc4c 	.word	0x2000bc4c
 8012cf4:	2000c12c 	.word	0x2000c12c
 8012cf8:	2000c13c 	.word	0x2000c13c
 8012cfc:	2000c128 	.word	0x2000c128
 8012d00:	2000bc50 	.word	0x2000bc50
 8012d04:	e000ed04 	.word	0xe000ed04

08012d08 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012d08:	b580      	push	{r7, lr}
 8012d0a:	b084      	sub	sp, #16
 8012d0c:	af00      	add	r7, sp, #0
 8012d0e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012d10:	2300      	movs	r3, #0
 8012d12:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d01a      	beq.n	8012d50 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012d1a:	4b15      	ldr	r3, [pc, #84]	@ (8012d70 <vTaskDelay+0x68>)
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d00d      	beq.n	8012d3e <vTaskDelay+0x36>
	__asm volatile
 8012d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d26:	b672      	cpsid	i
 8012d28:	f383 8811 	msr	BASEPRI, r3
 8012d2c:	f3bf 8f6f 	isb	sy
 8012d30:	f3bf 8f4f 	dsb	sy
 8012d34:	b662      	cpsie	i
 8012d36:	60bb      	str	r3, [r7, #8]
}
 8012d38:	bf00      	nop
 8012d3a:	bf00      	nop
 8012d3c:	e7fd      	b.n	8012d3a <vTaskDelay+0x32>
			vTaskSuspendAll();
 8012d3e:	f000 f88f 	bl	8012e60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012d42:	2100      	movs	r1, #0
 8012d44:	6878      	ldr	r0, [r7, #4]
 8012d46:	f000 fe39 	bl	80139bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012d4a:	f000 f897 	bl	8012e7c <xTaskResumeAll>
 8012d4e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012d50:	68fb      	ldr	r3, [r7, #12]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d107      	bne.n	8012d66 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8012d56:	4b07      	ldr	r3, [pc, #28]	@ (8012d74 <vTaskDelay+0x6c>)
 8012d58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d5c:	601a      	str	r2, [r3, #0]
 8012d5e:	f3bf 8f4f 	dsb	sy
 8012d62:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012d66:	bf00      	nop
 8012d68:	3710      	adds	r7, #16
 8012d6a:	46bd      	mov	sp, r7
 8012d6c:	bd80      	pop	{r7, pc}
 8012d6e:	bf00      	nop
 8012d70:	2000c148 	.word	0x2000c148
 8012d74:	e000ed04 	.word	0xe000ed04

08012d78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012d78:	b580      	push	{r7, lr}
 8012d7a:	b08a      	sub	sp, #40	@ 0x28
 8012d7c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012d7e:	2300      	movs	r3, #0
 8012d80:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012d82:	2300      	movs	r3, #0
 8012d84:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012d86:	463a      	mov	r2, r7
 8012d88:	1d39      	adds	r1, r7, #4
 8012d8a:	f107 0308 	add.w	r3, r7, #8
 8012d8e:	4618      	mov	r0, r3
 8012d90:	f7fe fc98 	bl	80116c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012d94:	6839      	ldr	r1, [r7, #0]
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	68ba      	ldr	r2, [r7, #8]
 8012d9a:	9202      	str	r2, [sp, #8]
 8012d9c:	9301      	str	r3, [sp, #4]
 8012d9e:	2300      	movs	r3, #0
 8012da0:	9300      	str	r3, [sp, #0]
 8012da2:	2300      	movs	r3, #0
 8012da4:	460a      	mov	r2, r1
 8012da6:	4926      	ldr	r1, [pc, #152]	@ (8012e40 <vTaskStartScheduler+0xc8>)
 8012da8:	4826      	ldr	r0, [pc, #152]	@ (8012e44 <vTaskStartScheduler+0xcc>)
 8012daa:	f7ff fde7 	bl	801297c <xTaskCreateStatic>
 8012dae:	4603      	mov	r3, r0
 8012db0:	4a25      	ldr	r2, [pc, #148]	@ (8012e48 <vTaskStartScheduler+0xd0>)
 8012db2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012db4:	4b24      	ldr	r3, [pc, #144]	@ (8012e48 <vTaskStartScheduler+0xd0>)
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	d002      	beq.n	8012dc2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012dbc:	2301      	movs	r3, #1
 8012dbe:	617b      	str	r3, [r7, #20]
 8012dc0:	e001      	b.n	8012dc6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012dc6:	697b      	ldr	r3, [r7, #20]
 8012dc8:	2b01      	cmp	r3, #1
 8012dca:	d102      	bne.n	8012dd2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012dcc:	f000 fe4a 	bl	8013a64 <xTimerCreateTimerTask>
 8012dd0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012dd2:	697b      	ldr	r3, [r7, #20]
 8012dd4:	2b01      	cmp	r3, #1
 8012dd6:	d11d      	bne.n	8012e14 <vTaskStartScheduler+0x9c>
	__asm volatile
 8012dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ddc:	b672      	cpsid	i
 8012dde:	f383 8811 	msr	BASEPRI, r3
 8012de2:	f3bf 8f6f 	isb	sy
 8012de6:	f3bf 8f4f 	dsb	sy
 8012dea:	b662      	cpsie	i
 8012dec:	613b      	str	r3, [r7, #16]
}
 8012dee:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012df0:	4b16      	ldr	r3, [pc, #88]	@ (8012e4c <vTaskStartScheduler+0xd4>)
 8012df2:	681b      	ldr	r3, [r3, #0]
 8012df4:	3354      	adds	r3, #84	@ 0x54
 8012df6:	4a16      	ldr	r2, [pc, #88]	@ (8012e50 <vTaskStartScheduler+0xd8>)
 8012df8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012dfa:	4b16      	ldr	r3, [pc, #88]	@ (8012e54 <vTaskStartScheduler+0xdc>)
 8012dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8012e00:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012e02:	4b15      	ldr	r3, [pc, #84]	@ (8012e58 <vTaskStartScheduler+0xe0>)
 8012e04:	2201      	movs	r2, #1
 8012e06:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012e08:	4b14      	ldr	r3, [pc, #80]	@ (8012e5c <vTaskStartScheduler+0xe4>)
 8012e0a:	2200      	movs	r2, #0
 8012e0c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012e0e:	f001 fb17 	bl	8014440 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012e12:	e011      	b.n	8012e38 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012e14:	697b      	ldr	r3, [r7, #20]
 8012e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e1a:	d10d      	bne.n	8012e38 <vTaskStartScheduler+0xc0>
	__asm volatile
 8012e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e20:	b672      	cpsid	i
 8012e22:	f383 8811 	msr	BASEPRI, r3
 8012e26:	f3bf 8f6f 	isb	sy
 8012e2a:	f3bf 8f4f 	dsb	sy
 8012e2e:	b662      	cpsie	i
 8012e30:	60fb      	str	r3, [r7, #12]
}
 8012e32:	bf00      	nop
 8012e34:	bf00      	nop
 8012e36:	e7fd      	b.n	8012e34 <vTaskStartScheduler+0xbc>
}
 8012e38:	bf00      	nop
 8012e3a:	3718      	adds	r7, #24
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	bd80      	pop	{r7, pc}
 8012e40:	08015774 	.word	0x08015774
 8012e44:	080134d5 	.word	0x080134d5
 8012e48:	2000c144 	.word	0x2000c144
 8012e4c:	2000bc4c 	.word	0x2000bc4c
 8012e50:	20000060 	.word	0x20000060
 8012e54:	2000c140 	.word	0x2000c140
 8012e58:	2000c12c 	.word	0x2000c12c
 8012e5c:	2000c124 	.word	0x2000c124

08012e60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012e60:	b480      	push	{r7}
 8012e62:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8012e64:	4b04      	ldr	r3, [pc, #16]	@ (8012e78 <vTaskSuspendAll+0x18>)
 8012e66:	681b      	ldr	r3, [r3, #0]
 8012e68:	3301      	adds	r3, #1
 8012e6a:	4a03      	ldr	r2, [pc, #12]	@ (8012e78 <vTaskSuspendAll+0x18>)
 8012e6c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8012e6e:	bf00      	nop
 8012e70:	46bd      	mov	sp, r7
 8012e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e76:	4770      	bx	lr
 8012e78:	2000c148 	.word	0x2000c148

08012e7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012e7c:	b580      	push	{r7, lr}
 8012e7e:	b084      	sub	sp, #16
 8012e80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012e82:	2300      	movs	r3, #0
 8012e84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012e86:	2300      	movs	r3, #0
 8012e88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012e8a:	4b43      	ldr	r3, [pc, #268]	@ (8012f98 <xTaskResumeAll+0x11c>)
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d10d      	bne.n	8012eae <xTaskResumeAll+0x32>
	__asm volatile
 8012e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e96:	b672      	cpsid	i
 8012e98:	f383 8811 	msr	BASEPRI, r3
 8012e9c:	f3bf 8f6f 	isb	sy
 8012ea0:	f3bf 8f4f 	dsb	sy
 8012ea4:	b662      	cpsie	i
 8012ea6:	603b      	str	r3, [r7, #0]
}
 8012ea8:	bf00      	nop
 8012eaa:	bf00      	nop
 8012eac:	e7fd      	b.n	8012eaa <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012eae:	f001 fb45 	bl	801453c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012eb2:	4b39      	ldr	r3, [pc, #228]	@ (8012f98 <xTaskResumeAll+0x11c>)
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	3b01      	subs	r3, #1
 8012eb8:	4a37      	ldr	r2, [pc, #220]	@ (8012f98 <xTaskResumeAll+0x11c>)
 8012eba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012ebc:	4b36      	ldr	r3, [pc, #216]	@ (8012f98 <xTaskResumeAll+0x11c>)
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d162      	bne.n	8012f8a <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012ec4:	4b35      	ldr	r3, [pc, #212]	@ (8012f9c <xTaskResumeAll+0x120>)
 8012ec6:	681b      	ldr	r3, [r3, #0]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d05e      	beq.n	8012f8a <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012ecc:	e02f      	b.n	8012f2e <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012ece:	4b34      	ldr	r3, [pc, #208]	@ (8012fa0 <xTaskResumeAll+0x124>)
 8012ed0:	68db      	ldr	r3, [r3, #12]
 8012ed2:	68db      	ldr	r3, [r3, #12]
 8012ed4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	3318      	adds	r3, #24
 8012eda:	4618      	mov	r0, r3
 8012edc:	f7fe fcb0 	bl	8011840 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	3304      	adds	r3, #4
 8012ee4:	4618      	mov	r0, r3
 8012ee6:	f7fe fcab 	bl	8011840 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012eee:	4b2d      	ldr	r3, [pc, #180]	@ (8012fa4 <xTaskResumeAll+0x128>)
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	429a      	cmp	r2, r3
 8012ef4:	d903      	bls.n	8012efe <xTaskResumeAll+0x82>
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012efa:	4a2a      	ldr	r2, [pc, #168]	@ (8012fa4 <xTaskResumeAll+0x128>)
 8012efc:	6013      	str	r3, [r2, #0]
 8012efe:	68fb      	ldr	r3, [r7, #12]
 8012f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f02:	4613      	mov	r3, r2
 8012f04:	009b      	lsls	r3, r3, #2
 8012f06:	4413      	add	r3, r2
 8012f08:	009b      	lsls	r3, r3, #2
 8012f0a:	4a27      	ldr	r2, [pc, #156]	@ (8012fa8 <xTaskResumeAll+0x12c>)
 8012f0c:	441a      	add	r2, r3
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	3304      	adds	r3, #4
 8012f12:	4619      	mov	r1, r3
 8012f14:	4610      	mov	r0, r2
 8012f16:	f7fe fc36 	bl	8011786 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f1e:	4b23      	ldr	r3, [pc, #140]	@ (8012fac <xTaskResumeAll+0x130>)
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f24:	429a      	cmp	r2, r3
 8012f26:	d302      	bcc.n	8012f2e <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8012f28:	4b21      	ldr	r3, [pc, #132]	@ (8012fb0 <xTaskResumeAll+0x134>)
 8012f2a:	2201      	movs	r2, #1
 8012f2c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8012fa0 <xTaskResumeAll+0x124>)
 8012f30:	681b      	ldr	r3, [r3, #0]
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d1cb      	bne.n	8012ece <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d001      	beq.n	8012f40 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012f3c:	f000 fb88 	bl	8013650 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8012f40:	4b1c      	ldr	r3, [pc, #112]	@ (8012fb4 <xTaskResumeAll+0x138>)
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d010      	beq.n	8012f6e <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012f4c:	f000 f858 	bl	8013000 <xTaskIncrementTick>
 8012f50:	4603      	mov	r3, r0
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d002      	beq.n	8012f5c <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8012f56:	4b16      	ldr	r3, [pc, #88]	@ (8012fb0 <xTaskResumeAll+0x134>)
 8012f58:	2201      	movs	r2, #1
 8012f5a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	3b01      	subs	r3, #1
 8012f60:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d1f1      	bne.n	8012f4c <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8012f68:	4b12      	ldr	r3, [pc, #72]	@ (8012fb4 <xTaskResumeAll+0x138>)
 8012f6a:	2200      	movs	r2, #0
 8012f6c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012f6e:	4b10      	ldr	r3, [pc, #64]	@ (8012fb0 <xTaskResumeAll+0x134>)
 8012f70:	681b      	ldr	r3, [r3, #0]
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d009      	beq.n	8012f8a <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012f76:	2301      	movs	r3, #1
 8012f78:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8012fb8 <xTaskResumeAll+0x13c>)
 8012f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f80:	601a      	str	r2, [r3, #0]
 8012f82:	f3bf 8f4f 	dsb	sy
 8012f86:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012f8a:	f001 fb0d 	bl	80145a8 <vPortExitCritical>

	return xAlreadyYielded;
 8012f8e:	68bb      	ldr	r3, [r7, #8]
}
 8012f90:	4618      	mov	r0, r3
 8012f92:	3710      	adds	r7, #16
 8012f94:	46bd      	mov	sp, r7
 8012f96:	bd80      	pop	{r7, pc}
 8012f98:	2000c148 	.word	0x2000c148
 8012f9c:	2000c120 	.word	0x2000c120
 8012fa0:	2000c0e0 	.word	0x2000c0e0
 8012fa4:	2000c128 	.word	0x2000c128
 8012fa8:	2000bc50 	.word	0x2000bc50
 8012fac:	2000bc4c 	.word	0x2000bc4c
 8012fb0:	2000c134 	.word	0x2000c134
 8012fb4:	2000c130 	.word	0x2000c130
 8012fb8:	e000ed04 	.word	0xe000ed04

08012fbc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012fbc:	b480      	push	{r7}
 8012fbe:	b083      	sub	sp, #12
 8012fc0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012fc2:	4b05      	ldr	r3, [pc, #20]	@ (8012fd8 <xTaskGetTickCount+0x1c>)
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012fc8:	687b      	ldr	r3, [r7, #4]
}
 8012fca:	4618      	mov	r0, r3
 8012fcc:	370c      	adds	r7, #12
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fd4:	4770      	bx	lr
 8012fd6:	bf00      	nop
 8012fd8:	2000c124 	.word	0x2000c124

08012fdc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8012fdc:	b580      	push	{r7, lr}
 8012fde:	b082      	sub	sp, #8
 8012fe0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012fe2:	f001 fb93 	bl	801470c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8012fe6:	2300      	movs	r3, #0
 8012fe8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8012fea:	4b04      	ldr	r3, [pc, #16]	@ (8012ffc <xTaskGetTickCountFromISR+0x20>)
 8012fec:	681b      	ldr	r3, [r3, #0]
 8012fee:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012ff0:	683b      	ldr	r3, [r7, #0]
}
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	3708      	adds	r7, #8
 8012ff6:	46bd      	mov	sp, r7
 8012ff8:	bd80      	pop	{r7, pc}
 8012ffa:	bf00      	nop
 8012ffc:	2000c124 	.word	0x2000c124

08013000 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013000:	b580      	push	{r7, lr}
 8013002:	b086      	sub	sp, #24
 8013004:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013006:	2300      	movs	r3, #0
 8013008:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801300a:	4b50      	ldr	r3, [pc, #320]	@ (801314c <xTaskIncrementTick+0x14c>)
 801300c:	681b      	ldr	r3, [r3, #0]
 801300e:	2b00      	cmp	r3, #0
 8013010:	f040 808c 	bne.w	801312c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013014:	4b4e      	ldr	r3, [pc, #312]	@ (8013150 <xTaskIncrementTick+0x150>)
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	3301      	adds	r3, #1
 801301a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801301c:	4a4c      	ldr	r2, [pc, #304]	@ (8013150 <xTaskIncrementTick+0x150>)
 801301e:	693b      	ldr	r3, [r7, #16]
 8013020:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013022:	693b      	ldr	r3, [r7, #16]
 8013024:	2b00      	cmp	r3, #0
 8013026:	d123      	bne.n	8013070 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8013028:	4b4a      	ldr	r3, [pc, #296]	@ (8013154 <xTaskIncrementTick+0x154>)
 801302a:	681b      	ldr	r3, [r3, #0]
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	2b00      	cmp	r3, #0
 8013030:	d00d      	beq.n	801304e <xTaskIncrementTick+0x4e>
	__asm volatile
 8013032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013036:	b672      	cpsid	i
 8013038:	f383 8811 	msr	BASEPRI, r3
 801303c:	f3bf 8f6f 	isb	sy
 8013040:	f3bf 8f4f 	dsb	sy
 8013044:	b662      	cpsie	i
 8013046:	603b      	str	r3, [r7, #0]
}
 8013048:	bf00      	nop
 801304a:	bf00      	nop
 801304c:	e7fd      	b.n	801304a <xTaskIncrementTick+0x4a>
 801304e:	4b41      	ldr	r3, [pc, #260]	@ (8013154 <xTaskIncrementTick+0x154>)
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	60fb      	str	r3, [r7, #12]
 8013054:	4b40      	ldr	r3, [pc, #256]	@ (8013158 <xTaskIncrementTick+0x158>)
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	4a3e      	ldr	r2, [pc, #248]	@ (8013154 <xTaskIncrementTick+0x154>)
 801305a:	6013      	str	r3, [r2, #0]
 801305c:	4a3e      	ldr	r2, [pc, #248]	@ (8013158 <xTaskIncrementTick+0x158>)
 801305e:	68fb      	ldr	r3, [r7, #12]
 8013060:	6013      	str	r3, [r2, #0]
 8013062:	4b3e      	ldr	r3, [pc, #248]	@ (801315c <xTaskIncrementTick+0x15c>)
 8013064:	681b      	ldr	r3, [r3, #0]
 8013066:	3301      	adds	r3, #1
 8013068:	4a3c      	ldr	r2, [pc, #240]	@ (801315c <xTaskIncrementTick+0x15c>)
 801306a:	6013      	str	r3, [r2, #0]
 801306c:	f000 faf0 	bl	8013650 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013070:	4b3b      	ldr	r3, [pc, #236]	@ (8013160 <xTaskIncrementTick+0x160>)
 8013072:	681b      	ldr	r3, [r3, #0]
 8013074:	693a      	ldr	r2, [r7, #16]
 8013076:	429a      	cmp	r2, r3
 8013078:	d349      	bcc.n	801310e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801307a:	4b36      	ldr	r3, [pc, #216]	@ (8013154 <xTaskIncrementTick+0x154>)
 801307c:	681b      	ldr	r3, [r3, #0]
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	2b00      	cmp	r3, #0
 8013082:	d104      	bne.n	801308e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013084:	4b36      	ldr	r3, [pc, #216]	@ (8013160 <xTaskIncrementTick+0x160>)
 8013086:	f04f 32ff 	mov.w	r2, #4294967295
 801308a:	601a      	str	r2, [r3, #0]
					break;
 801308c:	e03f      	b.n	801310e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801308e:	4b31      	ldr	r3, [pc, #196]	@ (8013154 <xTaskIncrementTick+0x154>)
 8013090:	681b      	ldr	r3, [r3, #0]
 8013092:	68db      	ldr	r3, [r3, #12]
 8013094:	68db      	ldr	r3, [r3, #12]
 8013096:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013098:	68bb      	ldr	r3, [r7, #8]
 801309a:	685b      	ldr	r3, [r3, #4]
 801309c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801309e:	693a      	ldr	r2, [r7, #16]
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	429a      	cmp	r2, r3
 80130a4:	d203      	bcs.n	80130ae <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80130a6:	4a2e      	ldr	r2, [pc, #184]	@ (8013160 <xTaskIncrementTick+0x160>)
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80130ac:	e02f      	b.n	801310e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80130ae:	68bb      	ldr	r3, [r7, #8]
 80130b0:	3304      	adds	r3, #4
 80130b2:	4618      	mov	r0, r3
 80130b4:	f7fe fbc4 	bl	8011840 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80130b8:	68bb      	ldr	r3, [r7, #8]
 80130ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d004      	beq.n	80130ca <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80130c0:	68bb      	ldr	r3, [r7, #8]
 80130c2:	3318      	adds	r3, #24
 80130c4:	4618      	mov	r0, r3
 80130c6:	f7fe fbbb 	bl	8011840 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80130ca:	68bb      	ldr	r3, [r7, #8]
 80130cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130ce:	4b25      	ldr	r3, [pc, #148]	@ (8013164 <xTaskIncrementTick+0x164>)
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	429a      	cmp	r2, r3
 80130d4:	d903      	bls.n	80130de <xTaskIncrementTick+0xde>
 80130d6:	68bb      	ldr	r3, [r7, #8]
 80130d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130da:	4a22      	ldr	r2, [pc, #136]	@ (8013164 <xTaskIncrementTick+0x164>)
 80130dc:	6013      	str	r3, [r2, #0]
 80130de:	68bb      	ldr	r3, [r7, #8]
 80130e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130e2:	4613      	mov	r3, r2
 80130e4:	009b      	lsls	r3, r3, #2
 80130e6:	4413      	add	r3, r2
 80130e8:	009b      	lsls	r3, r3, #2
 80130ea:	4a1f      	ldr	r2, [pc, #124]	@ (8013168 <xTaskIncrementTick+0x168>)
 80130ec:	441a      	add	r2, r3
 80130ee:	68bb      	ldr	r3, [r7, #8]
 80130f0:	3304      	adds	r3, #4
 80130f2:	4619      	mov	r1, r3
 80130f4:	4610      	mov	r0, r2
 80130f6:	f7fe fb46 	bl	8011786 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80130fa:	68bb      	ldr	r3, [r7, #8]
 80130fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130fe:	4b1b      	ldr	r3, [pc, #108]	@ (801316c <xTaskIncrementTick+0x16c>)
 8013100:	681b      	ldr	r3, [r3, #0]
 8013102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013104:	429a      	cmp	r2, r3
 8013106:	d3b8      	bcc.n	801307a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8013108:	2301      	movs	r3, #1
 801310a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801310c:	e7b5      	b.n	801307a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801310e:	4b17      	ldr	r3, [pc, #92]	@ (801316c <xTaskIncrementTick+0x16c>)
 8013110:	681b      	ldr	r3, [r3, #0]
 8013112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013114:	4914      	ldr	r1, [pc, #80]	@ (8013168 <xTaskIncrementTick+0x168>)
 8013116:	4613      	mov	r3, r2
 8013118:	009b      	lsls	r3, r3, #2
 801311a:	4413      	add	r3, r2
 801311c:	009b      	lsls	r3, r3, #2
 801311e:	440b      	add	r3, r1
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	2b01      	cmp	r3, #1
 8013124:	d907      	bls.n	8013136 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8013126:	2301      	movs	r3, #1
 8013128:	617b      	str	r3, [r7, #20]
 801312a:	e004      	b.n	8013136 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801312c:	4b10      	ldr	r3, [pc, #64]	@ (8013170 <xTaskIncrementTick+0x170>)
 801312e:	681b      	ldr	r3, [r3, #0]
 8013130:	3301      	adds	r3, #1
 8013132:	4a0f      	ldr	r2, [pc, #60]	@ (8013170 <xTaskIncrementTick+0x170>)
 8013134:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8013136:	4b0f      	ldr	r3, [pc, #60]	@ (8013174 <xTaskIncrementTick+0x174>)
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	2b00      	cmp	r3, #0
 801313c:	d001      	beq.n	8013142 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 801313e:	2301      	movs	r3, #1
 8013140:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8013142:	697b      	ldr	r3, [r7, #20]
}
 8013144:	4618      	mov	r0, r3
 8013146:	3718      	adds	r7, #24
 8013148:	46bd      	mov	sp, r7
 801314a:	bd80      	pop	{r7, pc}
 801314c:	2000c148 	.word	0x2000c148
 8013150:	2000c124 	.word	0x2000c124
 8013154:	2000c0d8 	.word	0x2000c0d8
 8013158:	2000c0dc 	.word	0x2000c0dc
 801315c:	2000c138 	.word	0x2000c138
 8013160:	2000c140 	.word	0x2000c140
 8013164:	2000c128 	.word	0x2000c128
 8013168:	2000bc50 	.word	0x2000bc50
 801316c:	2000bc4c 	.word	0x2000bc4c
 8013170:	2000c130 	.word	0x2000c130
 8013174:	2000c134 	.word	0x2000c134

08013178 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013178:	b480      	push	{r7}
 801317a:	b085      	sub	sp, #20
 801317c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801317e:	4b2c      	ldr	r3, [pc, #176]	@ (8013230 <vTaskSwitchContext+0xb8>)
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	2b00      	cmp	r3, #0
 8013184:	d003      	beq.n	801318e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013186:	4b2b      	ldr	r3, [pc, #172]	@ (8013234 <vTaskSwitchContext+0xbc>)
 8013188:	2201      	movs	r2, #1
 801318a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801318c:	e049      	b.n	8013222 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 801318e:	4b29      	ldr	r3, [pc, #164]	@ (8013234 <vTaskSwitchContext+0xbc>)
 8013190:	2200      	movs	r2, #0
 8013192:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013194:	4b28      	ldr	r3, [pc, #160]	@ (8013238 <vTaskSwitchContext+0xc0>)
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	60fb      	str	r3, [r7, #12]
 801319a:	e013      	b.n	80131c4 <vTaskSwitchContext+0x4c>
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d10d      	bne.n	80131be <vTaskSwitchContext+0x46>
	__asm volatile
 80131a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131a6:	b672      	cpsid	i
 80131a8:	f383 8811 	msr	BASEPRI, r3
 80131ac:	f3bf 8f6f 	isb	sy
 80131b0:	f3bf 8f4f 	dsb	sy
 80131b4:	b662      	cpsie	i
 80131b6:	607b      	str	r3, [r7, #4]
}
 80131b8:	bf00      	nop
 80131ba:	bf00      	nop
 80131bc:	e7fd      	b.n	80131ba <vTaskSwitchContext+0x42>
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	3b01      	subs	r3, #1
 80131c2:	60fb      	str	r3, [r7, #12]
 80131c4:	491d      	ldr	r1, [pc, #116]	@ (801323c <vTaskSwitchContext+0xc4>)
 80131c6:	68fa      	ldr	r2, [r7, #12]
 80131c8:	4613      	mov	r3, r2
 80131ca:	009b      	lsls	r3, r3, #2
 80131cc:	4413      	add	r3, r2
 80131ce:	009b      	lsls	r3, r3, #2
 80131d0:	440b      	add	r3, r1
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d0e1      	beq.n	801319c <vTaskSwitchContext+0x24>
 80131d8:	68fa      	ldr	r2, [r7, #12]
 80131da:	4613      	mov	r3, r2
 80131dc:	009b      	lsls	r3, r3, #2
 80131de:	4413      	add	r3, r2
 80131e0:	009b      	lsls	r3, r3, #2
 80131e2:	4a16      	ldr	r2, [pc, #88]	@ (801323c <vTaskSwitchContext+0xc4>)
 80131e4:	4413      	add	r3, r2
 80131e6:	60bb      	str	r3, [r7, #8]
 80131e8:	68bb      	ldr	r3, [r7, #8]
 80131ea:	685b      	ldr	r3, [r3, #4]
 80131ec:	685a      	ldr	r2, [r3, #4]
 80131ee:	68bb      	ldr	r3, [r7, #8]
 80131f0:	605a      	str	r2, [r3, #4]
 80131f2:	68bb      	ldr	r3, [r7, #8]
 80131f4:	685a      	ldr	r2, [r3, #4]
 80131f6:	68bb      	ldr	r3, [r7, #8]
 80131f8:	3308      	adds	r3, #8
 80131fa:	429a      	cmp	r2, r3
 80131fc:	d104      	bne.n	8013208 <vTaskSwitchContext+0x90>
 80131fe:	68bb      	ldr	r3, [r7, #8]
 8013200:	685b      	ldr	r3, [r3, #4]
 8013202:	685a      	ldr	r2, [r3, #4]
 8013204:	68bb      	ldr	r3, [r7, #8]
 8013206:	605a      	str	r2, [r3, #4]
 8013208:	68bb      	ldr	r3, [r7, #8]
 801320a:	685b      	ldr	r3, [r3, #4]
 801320c:	68db      	ldr	r3, [r3, #12]
 801320e:	4a0c      	ldr	r2, [pc, #48]	@ (8013240 <vTaskSwitchContext+0xc8>)
 8013210:	6013      	str	r3, [r2, #0]
 8013212:	4a09      	ldr	r2, [pc, #36]	@ (8013238 <vTaskSwitchContext+0xc0>)
 8013214:	68fb      	ldr	r3, [r7, #12]
 8013216:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013218:	4b09      	ldr	r3, [pc, #36]	@ (8013240 <vTaskSwitchContext+0xc8>)
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	3354      	adds	r3, #84	@ 0x54
 801321e:	4a09      	ldr	r2, [pc, #36]	@ (8013244 <vTaskSwitchContext+0xcc>)
 8013220:	6013      	str	r3, [r2, #0]
}
 8013222:	bf00      	nop
 8013224:	3714      	adds	r7, #20
 8013226:	46bd      	mov	sp, r7
 8013228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801322c:	4770      	bx	lr
 801322e:	bf00      	nop
 8013230:	2000c148 	.word	0x2000c148
 8013234:	2000c134 	.word	0x2000c134
 8013238:	2000c128 	.word	0x2000c128
 801323c:	2000bc50 	.word	0x2000bc50
 8013240:	2000bc4c 	.word	0x2000bc4c
 8013244:	20000060 	.word	0x20000060

08013248 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013248:	b580      	push	{r7, lr}
 801324a:	b084      	sub	sp, #16
 801324c:	af00      	add	r7, sp, #0
 801324e:	6078      	str	r0, [r7, #4]
 8013250:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	2b00      	cmp	r3, #0
 8013256:	d10d      	bne.n	8013274 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8013258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801325c:	b672      	cpsid	i
 801325e:	f383 8811 	msr	BASEPRI, r3
 8013262:	f3bf 8f6f 	isb	sy
 8013266:	f3bf 8f4f 	dsb	sy
 801326a:	b662      	cpsie	i
 801326c:	60fb      	str	r3, [r7, #12]
}
 801326e:	bf00      	nop
 8013270:	bf00      	nop
 8013272:	e7fd      	b.n	8013270 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013274:	4b07      	ldr	r3, [pc, #28]	@ (8013294 <vTaskPlaceOnEventList+0x4c>)
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	3318      	adds	r3, #24
 801327a:	4619      	mov	r1, r3
 801327c:	6878      	ldr	r0, [r7, #4]
 801327e:	f7fe faa6 	bl	80117ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013282:	2101      	movs	r1, #1
 8013284:	6838      	ldr	r0, [r7, #0]
 8013286:	f000 fb99 	bl	80139bc <prvAddCurrentTaskToDelayedList>
}
 801328a:	bf00      	nop
 801328c:	3710      	adds	r7, #16
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}
 8013292:	bf00      	nop
 8013294:	2000bc4c 	.word	0x2000bc4c

08013298 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013298:	b580      	push	{r7, lr}
 801329a:	b086      	sub	sp, #24
 801329c:	af00      	add	r7, sp, #0
 801329e:	60f8      	str	r0, [r7, #12]
 80132a0:	60b9      	str	r1, [r7, #8]
 80132a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d10d      	bne.n	80132c6 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 80132aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132ae:	b672      	cpsid	i
 80132b0:	f383 8811 	msr	BASEPRI, r3
 80132b4:	f3bf 8f6f 	isb	sy
 80132b8:	f3bf 8f4f 	dsb	sy
 80132bc:	b662      	cpsie	i
 80132be:	617b      	str	r3, [r7, #20]
}
 80132c0:	bf00      	nop
 80132c2:	bf00      	nop
 80132c4:	e7fd      	b.n	80132c2 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80132c6:	4b0a      	ldr	r3, [pc, #40]	@ (80132f0 <vTaskPlaceOnEventListRestricted+0x58>)
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	3318      	adds	r3, #24
 80132cc:	4619      	mov	r1, r3
 80132ce:	68f8      	ldr	r0, [r7, #12]
 80132d0:	f7fe fa59 	bl	8011786 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	d002      	beq.n	80132e0 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 80132da:	f04f 33ff 	mov.w	r3, #4294967295
 80132de:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80132e0:	6879      	ldr	r1, [r7, #4]
 80132e2:	68b8      	ldr	r0, [r7, #8]
 80132e4:	f000 fb6a 	bl	80139bc <prvAddCurrentTaskToDelayedList>
	}
 80132e8:	bf00      	nop
 80132ea:	3718      	adds	r7, #24
 80132ec:	46bd      	mov	sp, r7
 80132ee:	bd80      	pop	{r7, pc}
 80132f0:	2000bc4c 	.word	0x2000bc4c

080132f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80132f4:	b580      	push	{r7, lr}
 80132f6:	b086      	sub	sp, #24
 80132f8:	af00      	add	r7, sp, #0
 80132fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	68db      	ldr	r3, [r3, #12]
 8013300:	68db      	ldr	r3, [r3, #12]
 8013302:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013304:	693b      	ldr	r3, [r7, #16]
 8013306:	2b00      	cmp	r3, #0
 8013308:	d10d      	bne.n	8013326 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801330a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801330e:	b672      	cpsid	i
 8013310:	f383 8811 	msr	BASEPRI, r3
 8013314:	f3bf 8f6f 	isb	sy
 8013318:	f3bf 8f4f 	dsb	sy
 801331c:	b662      	cpsie	i
 801331e:	60fb      	str	r3, [r7, #12]
}
 8013320:	bf00      	nop
 8013322:	bf00      	nop
 8013324:	e7fd      	b.n	8013322 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013326:	693b      	ldr	r3, [r7, #16]
 8013328:	3318      	adds	r3, #24
 801332a:	4618      	mov	r0, r3
 801332c:	f7fe fa88 	bl	8011840 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013330:	4b1d      	ldr	r3, [pc, #116]	@ (80133a8 <xTaskRemoveFromEventList+0xb4>)
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	2b00      	cmp	r3, #0
 8013336:	d11d      	bne.n	8013374 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013338:	693b      	ldr	r3, [r7, #16]
 801333a:	3304      	adds	r3, #4
 801333c:	4618      	mov	r0, r3
 801333e:	f7fe fa7f 	bl	8011840 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013342:	693b      	ldr	r3, [r7, #16]
 8013344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013346:	4b19      	ldr	r3, [pc, #100]	@ (80133ac <xTaskRemoveFromEventList+0xb8>)
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	429a      	cmp	r2, r3
 801334c:	d903      	bls.n	8013356 <xTaskRemoveFromEventList+0x62>
 801334e:	693b      	ldr	r3, [r7, #16]
 8013350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013352:	4a16      	ldr	r2, [pc, #88]	@ (80133ac <xTaskRemoveFromEventList+0xb8>)
 8013354:	6013      	str	r3, [r2, #0]
 8013356:	693b      	ldr	r3, [r7, #16]
 8013358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801335a:	4613      	mov	r3, r2
 801335c:	009b      	lsls	r3, r3, #2
 801335e:	4413      	add	r3, r2
 8013360:	009b      	lsls	r3, r3, #2
 8013362:	4a13      	ldr	r2, [pc, #76]	@ (80133b0 <xTaskRemoveFromEventList+0xbc>)
 8013364:	441a      	add	r2, r3
 8013366:	693b      	ldr	r3, [r7, #16]
 8013368:	3304      	adds	r3, #4
 801336a:	4619      	mov	r1, r3
 801336c:	4610      	mov	r0, r2
 801336e:	f7fe fa0a 	bl	8011786 <vListInsertEnd>
 8013372:	e005      	b.n	8013380 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013374:	693b      	ldr	r3, [r7, #16]
 8013376:	3318      	adds	r3, #24
 8013378:	4619      	mov	r1, r3
 801337a:	480e      	ldr	r0, [pc, #56]	@ (80133b4 <xTaskRemoveFromEventList+0xc0>)
 801337c:	f7fe fa03 	bl	8011786 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013380:	693b      	ldr	r3, [r7, #16]
 8013382:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013384:	4b0c      	ldr	r3, [pc, #48]	@ (80133b8 <xTaskRemoveFromEventList+0xc4>)
 8013386:	681b      	ldr	r3, [r3, #0]
 8013388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801338a:	429a      	cmp	r2, r3
 801338c:	d905      	bls.n	801339a <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801338e:	2301      	movs	r3, #1
 8013390:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013392:	4b0a      	ldr	r3, [pc, #40]	@ (80133bc <xTaskRemoveFromEventList+0xc8>)
 8013394:	2201      	movs	r2, #1
 8013396:	601a      	str	r2, [r3, #0]
 8013398:	e001      	b.n	801339e <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 801339a:	2300      	movs	r3, #0
 801339c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801339e:	697b      	ldr	r3, [r7, #20]
}
 80133a0:	4618      	mov	r0, r3
 80133a2:	3718      	adds	r7, #24
 80133a4:	46bd      	mov	sp, r7
 80133a6:	bd80      	pop	{r7, pc}
 80133a8:	2000c148 	.word	0x2000c148
 80133ac:	2000c128 	.word	0x2000c128
 80133b0:	2000bc50 	.word	0x2000bc50
 80133b4:	2000c0e0 	.word	0x2000c0e0
 80133b8:	2000bc4c 	.word	0x2000bc4c
 80133bc:	2000c134 	.word	0x2000c134

080133c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80133c0:	b480      	push	{r7}
 80133c2:	b083      	sub	sp, #12
 80133c4:	af00      	add	r7, sp, #0
 80133c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80133c8:	4b06      	ldr	r3, [pc, #24]	@ (80133e4 <vTaskInternalSetTimeOutState+0x24>)
 80133ca:	681a      	ldr	r2, [r3, #0]
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80133d0:	4b05      	ldr	r3, [pc, #20]	@ (80133e8 <vTaskInternalSetTimeOutState+0x28>)
 80133d2:	681a      	ldr	r2, [r3, #0]
 80133d4:	687b      	ldr	r3, [r7, #4]
 80133d6:	605a      	str	r2, [r3, #4]
}
 80133d8:	bf00      	nop
 80133da:	370c      	adds	r7, #12
 80133dc:	46bd      	mov	sp, r7
 80133de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133e2:	4770      	bx	lr
 80133e4:	2000c138 	.word	0x2000c138
 80133e8:	2000c124 	.word	0x2000c124

080133ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80133ec:	b580      	push	{r7, lr}
 80133ee:	b088      	sub	sp, #32
 80133f0:	af00      	add	r7, sp, #0
 80133f2:	6078      	str	r0, [r7, #4]
 80133f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d10d      	bne.n	8013418 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80133fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013400:	b672      	cpsid	i
 8013402:	f383 8811 	msr	BASEPRI, r3
 8013406:	f3bf 8f6f 	isb	sy
 801340a:	f3bf 8f4f 	dsb	sy
 801340e:	b662      	cpsie	i
 8013410:	613b      	str	r3, [r7, #16]
}
 8013412:	bf00      	nop
 8013414:	bf00      	nop
 8013416:	e7fd      	b.n	8013414 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8013418:	683b      	ldr	r3, [r7, #0]
 801341a:	2b00      	cmp	r3, #0
 801341c:	d10d      	bne.n	801343a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 801341e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013422:	b672      	cpsid	i
 8013424:	f383 8811 	msr	BASEPRI, r3
 8013428:	f3bf 8f6f 	isb	sy
 801342c:	f3bf 8f4f 	dsb	sy
 8013430:	b662      	cpsie	i
 8013432:	60fb      	str	r3, [r7, #12]
}
 8013434:	bf00      	nop
 8013436:	bf00      	nop
 8013438:	e7fd      	b.n	8013436 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 801343a:	f001 f87f 	bl	801453c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801343e:	4b1d      	ldr	r3, [pc, #116]	@ (80134b4 <xTaskCheckForTimeOut+0xc8>)
 8013440:	681b      	ldr	r3, [r3, #0]
 8013442:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	685b      	ldr	r3, [r3, #4]
 8013448:	69ba      	ldr	r2, [r7, #24]
 801344a:	1ad3      	subs	r3, r2, r3
 801344c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801344e:	683b      	ldr	r3, [r7, #0]
 8013450:	681b      	ldr	r3, [r3, #0]
 8013452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013456:	d102      	bne.n	801345e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013458:	2300      	movs	r3, #0
 801345a:	61fb      	str	r3, [r7, #28]
 801345c:	e023      	b.n	80134a6 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	681a      	ldr	r2, [r3, #0]
 8013462:	4b15      	ldr	r3, [pc, #84]	@ (80134b8 <xTaskCheckForTimeOut+0xcc>)
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	429a      	cmp	r2, r3
 8013468:	d007      	beq.n	801347a <xTaskCheckForTimeOut+0x8e>
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	685b      	ldr	r3, [r3, #4]
 801346e:	69ba      	ldr	r2, [r7, #24]
 8013470:	429a      	cmp	r2, r3
 8013472:	d302      	bcc.n	801347a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013474:	2301      	movs	r3, #1
 8013476:	61fb      	str	r3, [r7, #28]
 8013478:	e015      	b.n	80134a6 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801347a:	683b      	ldr	r3, [r7, #0]
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	697a      	ldr	r2, [r7, #20]
 8013480:	429a      	cmp	r2, r3
 8013482:	d20b      	bcs.n	801349c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013484:	683b      	ldr	r3, [r7, #0]
 8013486:	681a      	ldr	r2, [r3, #0]
 8013488:	697b      	ldr	r3, [r7, #20]
 801348a:	1ad2      	subs	r2, r2, r3
 801348c:	683b      	ldr	r3, [r7, #0]
 801348e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013490:	6878      	ldr	r0, [r7, #4]
 8013492:	f7ff ff95 	bl	80133c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013496:	2300      	movs	r3, #0
 8013498:	61fb      	str	r3, [r7, #28]
 801349a:	e004      	b.n	80134a6 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 801349c:	683b      	ldr	r3, [r7, #0]
 801349e:	2200      	movs	r2, #0
 80134a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80134a2:	2301      	movs	r3, #1
 80134a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80134a6:	f001 f87f 	bl	80145a8 <vPortExitCritical>

	return xReturn;
 80134aa:	69fb      	ldr	r3, [r7, #28]
}
 80134ac:	4618      	mov	r0, r3
 80134ae:	3720      	adds	r7, #32
 80134b0:	46bd      	mov	sp, r7
 80134b2:	bd80      	pop	{r7, pc}
 80134b4:	2000c124 	.word	0x2000c124
 80134b8:	2000c138 	.word	0x2000c138

080134bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80134bc:	b480      	push	{r7}
 80134be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80134c0:	4b03      	ldr	r3, [pc, #12]	@ (80134d0 <vTaskMissedYield+0x14>)
 80134c2:	2201      	movs	r2, #1
 80134c4:	601a      	str	r2, [r3, #0]
}
 80134c6:	bf00      	nop
 80134c8:	46bd      	mov	sp, r7
 80134ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ce:	4770      	bx	lr
 80134d0:	2000c134 	.word	0x2000c134

080134d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80134d4:	b580      	push	{r7, lr}
 80134d6:	b082      	sub	sp, #8
 80134d8:	af00      	add	r7, sp, #0
 80134da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80134dc:	f000 f852 	bl	8013584 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80134e0:	4b06      	ldr	r3, [pc, #24]	@ (80134fc <prvIdleTask+0x28>)
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	2b01      	cmp	r3, #1
 80134e6:	d9f9      	bls.n	80134dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80134e8:	4b05      	ldr	r3, [pc, #20]	@ (8013500 <prvIdleTask+0x2c>)
 80134ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80134ee:	601a      	str	r2, [r3, #0]
 80134f0:	f3bf 8f4f 	dsb	sy
 80134f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80134f8:	e7f0      	b.n	80134dc <prvIdleTask+0x8>
 80134fa:	bf00      	nop
 80134fc:	2000bc50 	.word	0x2000bc50
 8013500:	e000ed04 	.word	0xe000ed04

08013504 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013504:	b580      	push	{r7, lr}
 8013506:	b082      	sub	sp, #8
 8013508:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801350a:	2300      	movs	r3, #0
 801350c:	607b      	str	r3, [r7, #4]
 801350e:	e00c      	b.n	801352a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013510:	687a      	ldr	r2, [r7, #4]
 8013512:	4613      	mov	r3, r2
 8013514:	009b      	lsls	r3, r3, #2
 8013516:	4413      	add	r3, r2
 8013518:	009b      	lsls	r3, r3, #2
 801351a:	4a12      	ldr	r2, [pc, #72]	@ (8013564 <prvInitialiseTaskLists+0x60>)
 801351c:	4413      	add	r3, r2
 801351e:	4618      	mov	r0, r3
 8013520:	f7fe f904 	bl	801172c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	3301      	adds	r3, #1
 8013528:	607b      	str	r3, [r7, #4]
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	2b37      	cmp	r3, #55	@ 0x37
 801352e:	d9ef      	bls.n	8013510 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013530:	480d      	ldr	r0, [pc, #52]	@ (8013568 <prvInitialiseTaskLists+0x64>)
 8013532:	f7fe f8fb 	bl	801172c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013536:	480d      	ldr	r0, [pc, #52]	@ (801356c <prvInitialiseTaskLists+0x68>)
 8013538:	f7fe f8f8 	bl	801172c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801353c:	480c      	ldr	r0, [pc, #48]	@ (8013570 <prvInitialiseTaskLists+0x6c>)
 801353e:	f7fe f8f5 	bl	801172c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013542:	480c      	ldr	r0, [pc, #48]	@ (8013574 <prvInitialiseTaskLists+0x70>)
 8013544:	f7fe f8f2 	bl	801172c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013548:	480b      	ldr	r0, [pc, #44]	@ (8013578 <prvInitialiseTaskLists+0x74>)
 801354a:	f7fe f8ef 	bl	801172c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801354e:	4b0b      	ldr	r3, [pc, #44]	@ (801357c <prvInitialiseTaskLists+0x78>)
 8013550:	4a05      	ldr	r2, [pc, #20]	@ (8013568 <prvInitialiseTaskLists+0x64>)
 8013552:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013554:	4b0a      	ldr	r3, [pc, #40]	@ (8013580 <prvInitialiseTaskLists+0x7c>)
 8013556:	4a05      	ldr	r2, [pc, #20]	@ (801356c <prvInitialiseTaskLists+0x68>)
 8013558:	601a      	str	r2, [r3, #0]
}
 801355a:	bf00      	nop
 801355c:	3708      	adds	r7, #8
 801355e:	46bd      	mov	sp, r7
 8013560:	bd80      	pop	{r7, pc}
 8013562:	bf00      	nop
 8013564:	2000bc50 	.word	0x2000bc50
 8013568:	2000c0b0 	.word	0x2000c0b0
 801356c:	2000c0c4 	.word	0x2000c0c4
 8013570:	2000c0e0 	.word	0x2000c0e0
 8013574:	2000c0f4 	.word	0x2000c0f4
 8013578:	2000c10c 	.word	0x2000c10c
 801357c:	2000c0d8 	.word	0x2000c0d8
 8013580:	2000c0dc 	.word	0x2000c0dc

08013584 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013584:	b580      	push	{r7, lr}
 8013586:	b082      	sub	sp, #8
 8013588:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801358a:	e019      	b.n	80135c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801358c:	f000 ffd6 	bl	801453c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013590:	4b10      	ldr	r3, [pc, #64]	@ (80135d4 <prvCheckTasksWaitingTermination+0x50>)
 8013592:	68db      	ldr	r3, [r3, #12]
 8013594:	68db      	ldr	r3, [r3, #12]
 8013596:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	3304      	adds	r3, #4
 801359c:	4618      	mov	r0, r3
 801359e:	f7fe f94f 	bl	8011840 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80135a2:	4b0d      	ldr	r3, [pc, #52]	@ (80135d8 <prvCheckTasksWaitingTermination+0x54>)
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	3b01      	subs	r3, #1
 80135a8:	4a0b      	ldr	r2, [pc, #44]	@ (80135d8 <prvCheckTasksWaitingTermination+0x54>)
 80135aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80135ac:	4b0b      	ldr	r3, [pc, #44]	@ (80135dc <prvCheckTasksWaitingTermination+0x58>)
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	3b01      	subs	r3, #1
 80135b2:	4a0a      	ldr	r2, [pc, #40]	@ (80135dc <prvCheckTasksWaitingTermination+0x58>)
 80135b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80135b6:	f000 fff7 	bl	80145a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80135ba:	6878      	ldr	r0, [r7, #4]
 80135bc:	f000 f810 	bl	80135e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80135c0:	4b06      	ldr	r3, [pc, #24]	@ (80135dc <prvCheckTasksWaitingTermination+0x58>)
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d1e1      	bne.n	801358c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80135c8:	bf00      	nop
 80135ca:	bf00      	nop
 80135cc:	3708      	adds	r7, #8
 80135ce:	46bd      	mov	sp, r7
 80135d0:	bd80      	pop	{r7, pc}
 80135d2:	bf00      	nop
 80135d4:	2000c0f4 	.word	0x2000c0f4
 80135d8:	2000c120 	.word	0x2000c120
 80135dc:	2000c108 	.word	0x2000c108

080135e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80135e0:	b580      	push	{r7, lr}
 80135e2:	b084      	sub	sp, #16
 80135e4:	af00      	add	r7, sp, #0
 80135e6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	3354      	adds	r3, #84	@ 0x54
 80135ec:	4618      	mov	r0, r3
 80135ee:	f001 fba9 	bl	8014d44 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d108      	bne.n	801360e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013600:	4618      	mov	r0, r3
 8013602:	f001 f997 	bl	8014934 <vPortFree>
				vPortFree( pxTCB );
 8013606:	6878      	ldr	r0, [r7, #4]
 8013608:	f001 f994 	bl	8014934 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801360c:	e01b      	b.n	8013646 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8013614:	2b01      	cmp	r3, #1
 8013616:	d103      	bne.n	8013620 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8013618:	6878      	ldr	r0, [r7, #4]
 801361a:	f001 f98b 	bl	8014934 <vPortFree>
	}
 801361e:	e012      	b.n	8013646 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8013626:	2b02      	cmp	r3, #2
 8013628:	d00d      	beq.n	8013646 <prvDeleteTCB+0x66>
	__asm volatile
 801362a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801362e:	b672      	cpsid	i
 8013630:	f383 8811 	msr	BASEPRI, r3
 8013634:	f3bf 8f6f 	isb	sy
 8013638:	f3bf 8f4f 	dsb	sy
 801363c:	b662      	cpsie	i
 801363e:	60fb      	str	r3, [r7, #12]
}
 8013640:	bf00      	nop
 8013642:	bf00      	nop
 8013644:	e7fd      	b.n	8013642 <prvDeleteTCB+0x62>
	}
 8013646:	bf00      	nop
 8013648:	3710      	adds	r7, #16
 801364a:	46bd      	mov	sp, r7
 801364c:	bd80      	pop	{r7, pc}
	...

08013650 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013650:	b480      	push	{r7}
 8013652:	b083      	sub	sp, #12
 8013654:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013656:	4b0c      	ldr	r3, [pc, #48]	@ (8013688 <prvResetNextTaskUnblockTime+0x38>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d104      	bne.n	801366a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013660:	4b0a      	ldr	r3, [pc, #40]	@ (801368c <prvResetNextTaskUnblockTime+0x3c>)
 8013662:	f04f 32ff 	mov.w	r2, #4294967295
 8013666:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013668:	e008      	b.n	801367c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801366a:	4b07      	ldr	r3, [pc, #28]	@ (8013688 <prvResetNextTaskUnblockTime+0x38>)
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	68db      	ldr	r3, [r3, #12]
 8013670:	68db      	ldr	r3, [r3, #12]
 8013672:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	685b      	ldr	r3, [r3, #4]
 8013678:	4a04      	ldr	r2, [pc, #16]	@ (801368c <prvResetNextTaskUnblockTime+0x3c>)
 801367a:	6013      	str	r3, [r2, #0]
}
 801367c:	bf00      	nop
 801367e:	370c      	adds	r7, #12
 8013680:	46bd      	mov	sp, r7
 8013682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013686:	4770      	bx	lr
 8013688:	2000c0d8 	.word	0x2000c0d8
 801368c:	2000c140 	.word	0x2000c140

08013690 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013690:	b480      	push	{r7}
 8013692:	b083      	sub	sp, #12
 8013694:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013696:	4b0b      	ldr	r3, [pc, #44]	@ (80136c4 <xTaskGetSchedulerState+0x34>)
 8013698:	681b      	ldr	r3, [r3, #0]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d102      	bne.n	80136a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801369e:	2301      	movs	r3, #1
 80136a0:	607b      	str	r3, [r7, #4]
 80136a2:	e008      	b.n	80136b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80136a4:	4b08      	ldr	r3, [pc, #32]	@ (80136c8 <xTaskGetSchedulerState+0x38>)
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d102      	bne.n	80136b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80136ac:	2302      	movs	r3, #2
 80136ae:	607b      	str	r3, [r7, #4]
 80136b0:	e001      	b.n	80136b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80136b2:	2300      	movs	r3, #0
 80136b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80136b6:	687b      	ldr	r3, [r7, #4]
	}
 80136b8:	4618      	mov	r0, r3
 80136ba:	370c      	adds	r7, #12
 80136bc:	46bd      	mov	sp, r7
 80136be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136c2:	4770      	bx	lr
 80136c4:	2000c12c 	.word	0x2000c12c
 80136c8:	2000c148 	.word	0x2000c148

080136cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b084      	sub	sp, #16
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80136d8:	2300      	movs	r3, #0
 80136da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d051      	beq.n	8013786 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80136e2:	68bb      	ldr	r3, [r7, #8]
 80136e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136e6:	4b2a      	ldr	r3, [pc, #168]	@ (8013790 <xTaskPriorityInherit+0xc4>)
 80136e8:	681b      	ldr	r3, [r3, #0]
 80136ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136ec:	429a      	cmp	r2, r3
 80136ee:	d241      	bcs.n	8013774 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80136f0:	68bb      	ldr	r3, [r7, #8]
 80136f2:	699b      	ldr	r3, [r3, #24]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	db06      	blt.n	8013706 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80136f8:	4b25      	ldr	r3, [pc, #148]	@ (8013790 <xTaskPriorityInherit+0xc4>)
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013702:	68bb      	ldr	r3, [r7, #8]
 8013704:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8013706:	68bb      	ldr	r3, [r7, #8]
 8013708:	6959      	ldr	r1, [r3, #20]
 801370a:	68bb      	ldr	r3, [r7, #8]
 801370c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801370e:	4613      	mov	r3, r2
 8013710:	009b      	lsls	r3, r3, #2
 8013712:	4413      	add	r3, r2
 8013714:	009b      	lsls	r3, r3, #2
 8013716:	4a1f      	ldr	r2, [pc, #124]	@ (8013794 <xTaskPriorityInherit+0xc8>)
 8013718:	4413      	add	r3, r2
 801371a:	4299      	cmp	r1, r3
 801371c:	d122      	bne.n	8013764 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801371e:	68bb      	ldr	r3, [r7, #8]
 8013720:	3304      	adds	r3, #4
 8013722:	4618      	mov	r0, r3
 8013724:	f7fe f88c 	bl	8011840 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013728:	4b19      	ldr	r3, [pc, #100]	@ (8013790 <xTaskPriorityInherit+0xc4>)
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801372e:	68bb      	ldr	r3, [r7, #8]
 8013730:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8013732:	68bb      	ldr	r3, [r7, #8]
 8013734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013736:	4b18      	ldr	r3, [pc, #96]	@ (8013798 <xTaskPriorityInherit+0xcc>)
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	429a      	cmp	r2, r3
 801373c:	d903      	bls.n	8013746 <xTaskPriorityInherit+0x7a>
 801373e:	68bb      	ldr	r3, [r7, #8]
 8013740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013742:	4a15      	ldr	r2, [pc, #84]	@ (8013798 <xTaskPriorityInherit+0xcc>)
 8013744:	6013      	str	r3, [r2, #0]
 8013746:	68bb      	ldr	r3, [r7, #8]
 8013748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801374a:	4613      	mov	r3, r2
 801374c:	009b      	lsls	r3, r3, #2
 801374e:	4413      	add	r3, r2
 8013750:	009b      	lsls	r3, r3, #2
 8013752:	4a10      	ldr	r2, [pc, #64]	@ (8013794 <xTaskPriorityInherit+0xc8>)
 8013754:	441a      	add	r2, r3
 8013756:	68bb      	ldr	r3, [r7, #8]
 8013758:	3304      	adds	r3, #4
 801375a:	4619      	mov	r1, r3
 801375c:	4610      	mov	r0, r2
 801375e:	f7fe f812 	bl	8011786 <vListInsertEnd>
 8013762:	e004      	b.n	801376e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013764:	4b0a      	ldr	r3, [pc, #40]	@ (8013790 <xTaskPriorityInherit+0xc4>)
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801376a:	68bb      	ldr	r3, [r7, #8]
 801376c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801376e:	2301      	movs	r3, #1
 8013770:	60fb      	str	r3, [r7, #12]
 8013772:	e008      	b.n	8013786 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8013774:	68bb      	ldr	r3, [r7, #8]
 8013776:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013778:	4b05      	ldr	r3, [pc, #20]	@ (8013790 <xTaskPriorityInherit+0xc4>)
 801377a:	681b      	ldr	r3, [r3, #0]
 801377c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801377e:	429a      	cmp	r2, r3
 8013780:	d201      	bcs.n	8013786 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8013782:	2301      	movs	r3, #1
 8013784:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013786:	68fb      	ldr	r3, [r7, #12]
	}
 8013788:	4618      	mov	r0, r3
 801378a:	3710      	adds	r7, #16
 801378c:	46bd      	mov	sp, r7
 801378e:	bd80      	pop	{r7, pc}
 8013790:	2000bc4c 	.word	0x2000bc4c
 8013794:	2000bc50 	.word	0x2000bc50
 8013798:	2000c128 	.word	0x2000c128

0801379c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801379c:	b580      	push	{r7, lr}
 801379e:	b086      	sub	sp, #24
 80137a0:	af00      	add	r7, sp, #0
 80137a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80137a8:	2300      	movs	r3, #0
 80137aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d05c      	beq.n	801386c <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80137b2:	4b31      	ldr	r3, [pc, #196]	@ (8013878 <xTaskPriorityDisinherit+0xdc>)
 80137b4:	681b      	ldr	r3, [r3, #0]
 80137b6:	693a      	ldr	r2, [r7, #16]
 80137b8:	429a      	cmp	r2, r3
 80137ba:	d00d      	beq.n	80137d8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80137bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137c0:	b672      	cpsid	i
 80137c2:	f383 8811 	msr	BASEPRI, r3
 80137c6:	f3bf 8f6f 	isb	sy
 80137ca:	f3bf 8f4f 	dsb	sy
 80137ce:	b662      	cpsie	i
 80137d0:	60fb      	str	r3, [r7, #12]
}
 80137d2:	bf00      	nop
 80137d4:	bf00      	nop
 80137d6:	e7fd      	b.n	80137d4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80137d8:	693b      	ldr	r3, [r7, #16]
 80137da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d10d      	bne.n	80137fc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80137e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137e4:	b672      	cpsid	i
 80137e6:	f383 8811 	msr	BASEPRI, r3
 80137ea:	f3bf 8f6f 	isb	sy
 80137ee:	f3bf 8f4f 	dsb	sy
 80137f2:	b662      	cpsie	i
 80137f4:	60bb      	str	r3, [r7, #8]
}
 80137f6:	bf00      	nop
 80137f8:	bf00      	nop
 80137fa:	e7fd      	b.n	80137f8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80137fc:	693b      	ldr	r3, [r7, #16]
 80137fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013800:	1e5a      	subs	r2, r3, #1
 8013802:	693b      	ldr	r3, [r7, #16]
 8013804:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013806:	693b      	ldr	r3, [r7, #16]
 8013808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801380a:	693b      	ldr	r3, [r7, #16]
 801380c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801380e:	429a      	cmp	r2, r3
 8013810:	d02c      	beq.n	801386c <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013812:	693b      	ldr	r3, [r7, #16]
 8013814:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013816:	2b00      	cmp	r3, #0
 8013818:	d128      	bne.n	801386c <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801381a:	693b      	ldr	r3, [r7, #16]
 801381c:	3304      	adds	r3, #4
 801381e:	4618      	mov	r0, r3
 8013820:	f7fe f80e 	bl	8011840 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013824:	693b      	ldr	r3, [r7, #16]
 8013826:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013828:	693b      	ldr	r3, [r7, #16]
 801382a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801382c:	693b      	ldr	r3, [r7, #16]
 801382e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013830:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013834:	693b      	ldr	r3, [r7, #16]
 8013836:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013838:	693b      	ldr	r3, [r7, #16]
 801383a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801383c:	4b0f      	ldr	r3, [pc, #60]	@ (801387c <xTaskPriorityDisinherit+0xe0>)
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	429a      	cmp	r2, r3
 8013842:	d903      	bls.n	801384c <xTaskPriorityDisinherit+0xb0>
 8013844:	693b      	ldr	r3, [r7, #16]
 8013846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013848:	4a0c      	ldr	r2, [pc, #48]	@ (801387c <xTaskPriorityDisinherit+0xe0>)
 801384a:	6013      	str	r3, [r2, #0]
 801384c:	693b      	ldr	r3, [r7, #16]
 801384e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013850:	4613      	mov	r3, r2
 8013852:	009b      	lsls	r3, r3, #2
 8013854:	4413      	add	r3, r2
 8013856:	009b      	lsls	r3, r3, #2
 8013858:	4a09      	ldr	r2, [pc, #36]	@ (8013880 <xTaskPriorityDisinherit+0xe4>)
 801385a:	441a      	add	r2, r3
 801385c:	693b      	ldr	r3, [r7, #16]
 801385e:	3304      	adds	r3, #4
 8013860:	4619      	mov	r1, r3
 8013862:	4610      	mov	r0, r2
 8013864:	f7fd ff8f 	bl	8011786 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013868:	2301      	movs	r3, #1
 801386a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801386c:	697b      	ldr	r3, [r7, #20]
	}
 801386e:	4618      	mov	r0, r3
 8013870:	3718      	adds	r7, #24
 8013872:	46bd      	mov	sp, r7
 8013874:	bd80      	pop	{r7, pc}
 8013876:	bf00      	nop
 8013878:	2000bc4c 	.word	0x2000bc4c
 801387c:	2000c128 	.word	0x2000c128
 8013880:	2000bc50 	.word	0x2000bc50

08013884 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8013884:	b580      	push	{r7, lr}
 8013886:	b088      	sub	sp, #32
 8013888:	af00      	add	r7, sp, #0
 801388a:	6078      	str	r0, [r7, #4]
 801388c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8013892:	2301      	movs	r3, #1
 8013894:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	2b00      	cmp	r3, #0
 801389a:	d070      	beq.n	801397e <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801389c:	69bb      	ldr	r3, [r7, #24]
 801389e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d10d      	bne.n	80138c0 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 80138a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138a8:	b672      	cpsid	i
 80138aa:	f383 8811 	msr	BASEPRI, r3
 80138ae:	f3bf 8f6f 	isb	sy
 80138b2:	f3bf 8f4f 	dsb	sy
 80138b6:	b662      	cpsie	i
 80138b8:	60fb      	str	r3, [r7, #12]
}
 80138ba:	bf00      	nop
 80138bc:	bf00      	nop
 80138be:	e7fd      	b.n	80138bc <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80138c0:	69bb      	ldr	r3, [r7, #24]
 80138c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80138c4:	683a      	ldr	r2, [r7, #0]
 80138c6:	429a      	cmp	r2, r3
 80138c8:	d902      	bls.n	80138d0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80138ca:	683b      	ldr	r3, [r7, #0]
 80138cc:	61fb      	str	r3, [r7, #28]
 80138ce:	e002      	b.n	80138d6 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80138d0:	69bb      	ldr	r3, [r7, #24]
 80138d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80138d4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80138d6:	69bb      	ldr	r3, [r7, #24]
 80138d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80138da:	69fa      	ldr	r2, [r7, #28]
 80138dc:	429a      	cmp	r2, r3
 80138de:	d04e      	beq.n	801397e <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80138e0:	69bb      	ldr	r3, [r7, #24]
 80138e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80138e4:	697a      	ldr	r2, [r7, #20]
 80138e6:	429a      	cmp	r2, r3
 80138e8:	d149      	bne.n	801397e <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80138ea:	4b27      	ldr	r3, [pc, #156]	@ (8013988 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	69ba      	ldr	r2, [r7, #24]
 80138f0:	429a      	cmp	r2, r3
 80138f2:	d10d      	bne.n	8013910 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 80138f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138f8:	b672      	cpsid	i
 80138fa:	f383 8811 	msr	BASEPRI, r3
 80138fe:	f3bf 8f6f 	isb	sy
 8013902:	f3bf 8f4f 	dsb	sy
 8013906:	b662      	cpsie	i
 8013908:	60bb      	str	r3, [r7, #8]
}
 801390a:	bf00      	nop
 801390c:	bf00      	nop
 801390e:	e7fd      	b.n	801390c <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8013910:	69bb      	ldr	r3, [r7, #24]
 8013912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013914:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8013916:	69bb      	ldr	r3, [r7, #24]
 8013918:	69fa      	ldr	r2, [r7, #28]
 801391a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801391c:	69bb      	ldr	r3, [r7, #24]
 801391e:	699b      	ldr	r3, [r3, #24]
 8013920:	2b00      	cmp	r3, #0
 8013922:	db04      	blt.n	801392e <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013924:	69fb      	ldr	r3, [r7, #28]
 8013926:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801392a:	69bb      	ldr	r3, [r7, #24]
 801392c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801392e:	69bb      	ldr	r3, [r7, #24]
 8013930:	6959      	ldr	r1, [r3, #20]
 8013932:	693a      	ldr	r2, [r7, #16]
 8013934:	4613      	mov	r3, r2
 8013936:	009b      	lsls	r3, r3, #2
 8013938:	4413      	add	r3, r2
 801393a:	009b      	lsls	r3, r3, #2
 801393c:	4a13      	ldr	r2, [pc, #76]	@ (801398c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 801393e:	4413      	add	r3, r2
 8013940:	4299      	cmp	r1, r3
 8013942:	d11c      	bne.n	801397e <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013944:	69bb      	ldr	r3, [r7, #24]
 8013946:	3304      	adds	r3, #4
 8013948:	4618      	mov	r0, r3
 801394a:	f7fd ff79 	bl	8011840 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801394e:	69bb      	ldr	r3, [r7, #24]
 8013950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013952:	4b0f      	ldr	r3, [pc, #60]	@ (8013990 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	429a      	cmp	r2, r3
 8013958:	d903      	bls.n	8013962 <vTaskPriorityDisinheritAfterTimeout+0xde>
 801395a:	69bb      	ldr	r3, [r7, #24]
 801395c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801395e:	4a0c      	ldr	r2, [pc, #48]	@ (8013990 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8013960:	6013      	str	r3, [r2, #0]
 8013962:	69bb      	ldr	r3, [r7, #24]
 8013964:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013966:	4613      	mov	r3, r2
 8013968:	009b      	lsls	r3, r3, #2
 801396a:	4413      	add	r3, r2
 801396c:	009b      	lsls	r3, r3, #2
 801396e:	4a07      	ldr	r2, [pc, #28]	@ (801398c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8013970:	441a      	add	r2, r3
 8013972:	69bb      	ldr	r3, [r7, #24]
 8013974:	3304      	adds	r3, #4
 8013976:	4619      	mov	r1, r3
 8013978:	4610      	mov	r0, r2
 801397a:	f7fd ff04 	bl	8011786 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801397e:	bf00      	nop
 8013980:	3720      	adds	r7, #32
 8013982:	46bd      	mov	sp, r7
 8013984:	bd80      	pop	{r7, pc}
 8013986:	bf00      	nop
 8013988:	2000bc4c 	.word	0x2000bc4c
 801398c:	2000bc50 	.word	0x2000bc50
 8013990:	2000c128 	.word	0x2000c128

08013994 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8013994:	b480      	push	{r7}
 8013996:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013998:	4b07      	ldr	r3, [pc, #28]	@ (80139b8 <pvTaskIncrementMutexHeldCount+0x24>)
 801399a:	681b      	ldr	r3, [r3, #0]
 801399c:	2b00      	cmp	r3, #0
 801399e:	d004      	beq.n	80139aa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80139a0:	4b05      	ldr	r3, [pc, #20]	@ (80139b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80139a2:	681b      	ldr	r3, [r3, #0]
 80139a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80139a6:	3201      	adds	r2, #1
 80139a8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80139aa:	4b03      	ldr	r3, [pc, #12]	@ (80139b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80139ac:	681b      	ldr	r3, [r3, #0]
	}
 80139ae:	4618      	mov	r0, r3
 80139b0:	46bd      	mov	sp, r7
 80139b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139b6:	4770      	bx	lr
 80139b8:	2000bc4c 	.word	0x2000bc4c

080139bc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80139bc:	b580      	push	{r7, lr}
 80139be:	b084      	sub	sp, #16
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
 80139c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80139c6:	4b21      	ldr	r3, [pc, #132]	@ (8013a4c <prvAddCurrentTaskToDelayedList+0x90>)
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80139cc:	4b20      	ldr	r3, [pc, #128]	@ (8013a50 <prvAddCurrentTaskToDelayedList+0x94>)
 80139ce:	681b      	ldr	r3, [r3, #0]
 80139d0:	3304      	adds	r3, #4
 80139d2:	4618      	mov	r0, r3
 80139d4:	f7fd ff34 	bl	8011840 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139de:	d10a      	bne.n	80139f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80139e0:	683b      	ldr	r3, [r7, #0]
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	d007      	beq.n	80139f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80139e6:	4b1a      	ldr	r3, [pc, #104]	@ (8013a50 <prvAddCurrentTaskToDelayedList+0x94>)
 80139e8:	681b      	ldr	r3, [r3, #0]
 80139ea:	3304      	adds	r3, #4
 80139ec:	4619      	mov	r1, r3
 80139ee:	4819      	ldr	r0, [pc, #100]	@ (8013a54 <prvAddCurrentTaskToDelayedList+0x98>)
 80139f0:	f7fd fec9 	bl	8011786 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80139f4:	e026      	b.n	8013a44 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80139f6:	68fa      	ldr	r2, [r7, #12]
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	4413      	add	r3, r2
 80139fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80139fe:	4b14      	ldr	r3, [pc, #80]	@ (8013a50 <prvAddCurrentTaskToDelayedList+0x94>)
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	68ba      	ldr	r2, [r7, #8]
 8013a04:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013a06:	68ba      	ldr	r2, [r7, #8]
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	429a      	cmp	r2, r3
 8013a0c:	d209      	bcs.n	8013a22 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013a0e:	4b12      	ldr	r3, [pc, #72]	@ (8013a58 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013a10:	681a      	ldr	r2, [r3, #0]
 8013a12:	4b0f      	ldr	r3, [pc, #60]	@ (8013a50 <prvAddCurrentTaskToDelayedList+0x94>)
 8013a14:	681b      	ldr	r3, [r3, #0]
 8013a16:	3304      	adds	r3, #4
 8013a18:	4619      	mov	r1, r3
 8013a1a:	4610      	mov	r0, r2
 8013a1c:	f7fd fed7 	bl	80117ce <vListInsert>
}
 8013a20:	e010      	b.n	8013a44 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013a22:	4b0e      	ldr	r3, [pc, #56]	@ (8013a5c <prvAddCurrentTaskToDelayedList+0xa0>)
 8013a24:	681a      	ldr	r2, [r3, #0]
 8013a26:	4b0a      	ldr	r3, [pc, #40]	@ (8013a50 <prvAddCurrentTaskToDelayedList+0x94>)
 8013a28:	681b      	ldr	r3, [r3, #0]
 8013a2a:	3304      	adds	r3, #4
 8013a2c:	4619      	mov	r1, r3
 8013a2e:	4610      	mov	r0, r2
 8013a30:	f7fd fecd 	bl	80117ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013a34:	4b0a      	ldr	r3, [pc, #40]	@ (8013a60 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	68ba      	ldr	r2, [r7, #8]
 8013a3a:	429a      	cmp	r2, r3
 8013a3c:	d202      	bcs.n	8013a44 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013a3e:	4a08      	ldr	r2, [pc, #32]	@ (8013a60 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013a40:	68bb      	ldr	r3, [r7, #8]
 8013a42:	6013      	str	r3, [r2, #0]
}
 8013a44:	bf00      	nop
 8013a46:	3710      	adds	r7, #16
 8013a48:	46bd      	mov	sp, r7
 8013a4a:	bd80      	pop	{r7, pc}
 8013a4c:	2000c124 	.word	0x2000c124
 8013a50:	2000bc4c 	.word	0x2000bc4c
 8013a54:	2000c10c 	.word	0x2000c10c
 8013a58:	2000c0dc 	.word	0x2000c0dc
 8013a5c:	2000c0d8 	.word	0x2000c0d8
 8013a60:	2000c140 	.word	0x2000c140

08013a64 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b08a      	sub	sp, #40	@ 0x28
 8013a68:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013a6a:	2300      	movs	r3, #0
 8013a6c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8013a6e:	f000 fbc5 	bl	80141fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013a72:	4b1e      	ldr	r3, [pc, #120]	@ (8013aec <xTimerCreateTimerTask+0x88>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d021      	beq.n	8013abe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8013a7a:	2300      	movs	r3, #0
 8013a7c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8013a7e:	2300      	movs	r3, #0
 8013a80:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013a82:	1d3a      	adds	r2, r7, #4
 8013a84:	f107 0108 	add.w	r1, r7, #8
 8013a88:	f107 030c 	add.w	r3, r7, #12
 8013a8c:	4618      	mov	r0, r3
 8013a8e:	f7fd fe33 	bl	80116f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013a92:	6879      	ldr	r1, [r7, #4]
 8013a94:	68bb      	ldr	r3, [r7, #8]
 8013a96:	68fa      	ldr	r2, [r7, #12]
 8013a98:	9202      	str	r2, [sp, #8]
 8013a9a:	9301      	str	r3, [sp, #4]
 8013a9c:	2302      	movs	r3, #2
 8013a9e:	9300      	str	r3, [sp, #0]
 8013aa0:	2300      	movs	r3, #0
 8013aa2:	460a      	mov	r2, r1
 8013aa4:	4912      	ldr	r1, [pc, #72]	@ (8013af0 <xTimerCreateTimerTask+0x8c>)
 8013aa6:	4813      	ldr	r0, [pc, #76]	@ (8013af4 <xTimerCreateTimerTask+0x90>)
 8013aa8:	f7fe ff68 	bl	801297c <xTaskCreateStatic>
 8013aac:	4603      	mov	r3, r0
 8013aae:	4a12      	ldr	r2, [pc, #72]	@ (8013af8 <xTimerCreateTimerTask+0x94>)
 8013ab0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013ab2:	4b11      	ldr	r3, [pc, #68]	@ (8013af8 <xTimerCreateTimerTask+0x94>)
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d001      	beq.n	8013abe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013aba:	2301      	movs	r3, #1
 8013abc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013abe:	697b      	ldr	r3, [r7, #20]
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	d10d      	bne.n	8013ae0 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8013ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ac8:	b672      	cpsid	i
 8013aca:	f383 8811 	msr	BASEPRI, r3
 8013ace:	f3bf 8f6f 	isb	sy
 8013ad2:	f3bf 8f4f 	dsb	sy
 8013ad6:	b662      	cpsie	i
 8013ad8:	613b      	str	r3, [r7, #16]
}
 8013ada:	bf00      	nop
 8013adc:	bf00      	nop
 8013ade:	e7fd      	b.n	8013adc <xTimerCreateTimerTask+0x78>
	return xReturn;
 8013ae0:	697b      	ldr	r3, [r7, #20]
}
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	3718      	adds	r7, #24
 8013ae6:	46bd      	mov	sp, r7
 8013ae8:	bd80      	pop	{r7, pc}
 8013aea:	bf00      	nop
 8013aec:	2000c17c 	.word	0x2000c17c
 8013af0:	0801577c 	.word	0x0801577c
 8013af4:	08013d85 	.word	0x08013d85
 8013af8:	2000c180 	.word	0x2000c180

08013afc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8013afc:	b580      	push	{r7, lr}
 8013afe:	b088      	sub	sp, #32
 8013b00:	af02      	add	r7, sp, #8
 8013b02:	60f8      	str	r0, [r7, #12]
 8013b04:	60b9      	str	r1, [r7, #8]
 8013b06:	607a      	str	r2, [r7, #4]
 8013b08:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8013b0a:	202c      	movs	r0, #44	@ 0x2c
 8013b0c:	f000 fe44 	bl	8014798 <pvPortMalloc>
 8013b10:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8013b12:	697b      	ldr	r3, [r7, #20]
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d00d      	beq.n	8013b34 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8013b18:	697b      	ldr	r3, [r7, #20]
 8013b1a:	2200      	movs	r2, #0
 8013b1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8013b20:	697b      	ldr	r3, [r7, #20]
 8013b22:	9301      	str	r3, [sp, #4]
 8013b24:	6a3b      	ldr	r3, [r7, #32]
 8013b26:	9300      	str	r3, [sp, #0]
 8013b28:	683b      	ldr	r3, [r7, #0]
 8013b2a:	687a      	ldr	r2, [r7, #4]
 8013b2c:	68b9      	ldr	r1, [r7, #8]
 8013b2e:	68f8      	ldr	r0, [r7, #12]
 8013b30:	f000 f849 	bl	8013bc6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8013b34:	697b      	ldr	r3, [r7, #20]
	}
 8013b36:	4618      	mov	r0, r3
 8013b38:	3718      	adds	r7, #24
 8013b3a:	46bd      	mov	sp, r7
 8013b3c:	bd80      	pop	{r7, pc}

08013b3e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8013b3e:	b580      	push	{r7, lr}
 8013b40:	b08a      	sub	sp, #40	@ 0x28
 8013b42:	af02      	add	r7, sp, #8
 8013b44:	60f8      	str	r0, [r7, #12]
 8013b46:	60b9      	str	r1, [r7, #8]
 8013b48:	607a      	str	r2, [r7, #4]
 8013b4a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8013b4c:	232c      	movs	r3, #44	@ 0x2c
 8013b4e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8013b50:	693b      	ldr	r3, [r7, #16]
 8013b52:	2b2c      	cmp	r3, #44	@ 0x2c
 8013b54:	d00d      	beq.n	8013b72 <xTimerCreateStatic+0x34>
	__asm volatile
 8013b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b5a:	b672      	cpsid	i
 8013b5c:	f383 8811 	msr	BASEPRI, r3
 8013b60:	f3bf 8f6f 	isb	sy
 8013b64:	f3bf 8f4f 	dsb	sy
 8013b68:	b662      	cpsie	i
 8013b6a:	61bb      	str	r3, [r7, #24]
}
 8013b6c:	bf00      	nop
 8013b6e:	bf00      	nop
 8013b70:	e7fd      	b.n	8013b6e <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013b72:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8013b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d10d      	bne.n	8013b96 <xTimerCreateStatic+0x58>
	__asm volatile
 8013b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b7e:	b672      	cpsid	i
 8013b80:	f383 8811 	msr	BASEPRI, r3
 8013b84:	f3bf 8f6f 	isb	sy
 8013b88:	f3bf 8f4f 	dsb	sy
 8013b8c:	b662      	cpsie	i
 8013b8e:	617b      	str	r3, [r7, #20]
}
 8013b90:	bf00      	nop
 8013b92:	bf00      	nop
 8013b94:	e7fd      	b.n	8013b92 <xTimerCreateStatic+0x54>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8013b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b98:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8013b9a:	69fb      	ldr	r3, [r7, #28]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d00d      	beq.n	8013bbc <xTimerCreateStatic+0x7e>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8013ba0:	69fb      	ldr	r3, [r7, #28]
 8013ba2:	2202      	movs	r2, #2
 8013ba4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8013ba8:	69fb      	ldr	r3, [r7, #28]
 8013baa:	9301      	str	r3, [sp, #4]
 8013bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bae:	9300      	str	r3, [sp, #0]
 8013bb0:	683b      	ldr	r3, [r7, #0]
 8013bb2:	687a      	ldr	r2, [r7, #4]
 8013bb4:	68b9      	ldr	r1, [r7, #8]
 8013bb6:	68f8      	ldr	r0, [r7, #12]
 8013bb8:	f000 f805 	bl	8013bc6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8013bbc:	69fb      	ldr	r3, [r7, #28]
	}
 8013bbe:	4618      	mov	r0, r3
 8013bc0:	3720      	adds	r7, #32
 8013bc2:	46bd      	mov	sp, r7
 8013bc4:	bd80      	pop	{r7, pc}

08013bc6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8013bc6:	b580      	push	{r7, lr}
 8013bc8:	b086      	sub	sp, #24
 8013bca:	af00      	add	r7, sp, #0
 8013bcc:	60f8      	str	r0, [r7, #12]
 8013bce:	60b9      	str	r1, [r7, #8]
 8013bd0:	607a      	str	r2, [r7, #4]
 8013bd2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8013bd4:	68bb      	ldr	r3, [r7, #8]
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d10d      	bne.n	8013bf6 <prvInitialiseNewTimer+0x30>
	__asm volatile
 8013bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bde:	b672      	cpsid	i
 8013be0:	f383 8811 	msr	BASEPRI, r3
 8013be4:	f3bf 8f6f 	isb	sy
 8013be8:	f3bf 8f4f 	dsb	sy
 8013bec:	b662      	cpsie	i
 8013bee:	617b      	str	r3, [r7, #20]
}
 8013bf0:	bf00      	nop
 8013bf2:	bf00      	nop
 8013bf4:	e7fd      	b.n	8013bf2 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 8013bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d01e      	beq.n	8013c3a <prvInitialiseNewTimer+0x74>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8013bfc:	f000 fafe 	bl	80141fc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8013c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c02:	68fa      	ldr	r2, [r7, #12]
 8013c04:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8013c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c08:	68ba      	ldr	r2, [r7, #8]
 8013c0a:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8013c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c0e:	683a      	ldr	r2, [r7, #0]
 8013c10:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8013c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c14:	6a3a      	ldr	r2, [r7, #32]
 8013c16:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8013c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c1a:	3304      	adds	r3, #4
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	f7fd fda5 	bl	801176c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d008      	beq.n	8013c3a <prvInitialiseNewTimer+0x74>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8013c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013c2e:	f043 0304 	orr.w	r3, r3, #4
 8013c32:	b2da      	uxtb	r2, r3
 8013c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8013c3a:	bf00      	nop
 8013c3c:	3718      	adds	r7, #24
 8013c3e:	46bd      	mov	sp, r7
 8013c40:	bd80      	pop	{r7, pc}
	...

08013c44 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013c44:	b580      	push	{r7, lr}
 8013c46:	b08a      	sub	sp, #40	@ 0x28
 8013c48:	af00      	add	r7, sp, #0
 8013c4a:	60f8      	str	r0, [r7, #12]
 8013c4c:	60b9      	str	r1, [r7, #8]
 8013c4e:	607a      	str	r2, [r7, #4]
 8013c50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8013c52:	2300      	movs	r3, #0
 8013c54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d10d      	bne.n	8013c78 <xTimerGenericCommand+0x34>
	__asm volatile
 8013c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c60:	b672      	cpsid	i
 8013c62:	f383 8811 	msr	BASEPRI, r3
 8013c66:	f3bf 8f6f 	isb	sy
 8013c6a:	f3bf 8f4f 	dsb	sy
 8013c6e:	b662      	cpsie	i
 8013c70:	623b      	str	r3, [r7, #32]
}
 8013c72:	bf00      	nop
 8013c74:	bf00      	nop
 8013c76:	e7fd      	b.n	8013c74 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013c78:	4b19      	ldr	r3, [pc, #100]	@ (8013ce0 <xTimerGenericCommand+0x9c>)
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d02a      	beq.n	8013cd6 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013c80:	68bb      	ldr	r3, [r7, #8]
 8013c82:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013c8c:	68bb      	ldr	r3, [r7, #8]
 8013c8e:	2b05      	cmp	r3, #5
 8013c90:	dc18      	bgt.n	8013cc4 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013c92:	f7ff fcfd 	bl	8013690 <xTaskGetSchedulerState>
 8013c96:	4603      	mov	r3, r0
 8013c98:	2b02      	cmp	r3, #2
 8013c9a:	d109      	bne.n	8013cb0 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013c9c:	4b10      	ldr	r3, [pc, #64]	@ (8013ce0 <xTimerGenericCommand+0x9c>)
 8013c9e:	6818      	ldr	r0, [r3, #0]
 8013ca0:	f107 0110 	add.w	r1, r7, #16
 8013ca4:	2300      	movs	r3, #0
 8013ca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013ca8:	f7fd ffc4 	bl	8011c34 <xQueueGenericSend>
 8013cac:	6278      	str	r0, [r7, #36]	@ 0x24
 8013cae:	e012      	b.n	8013cd6 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8013ce0 <xTimerGenericCommand+0x9c>)
 8013cb2:	6818      	ldr	r0, [r3, #0]
 8013cb4:	f107 0110 	add.w	r1, r7, #16
 8013cb8:	2300      	movs	r3, #0
 8013cba:	2200      	movs	r2, #0
 8013cbc:	f7fd ffba 	bl	8011c34 <xQueueGenericSend>
 8013cc0:	6278      	str	r0, [r7, #36]	@ 0x24
 8013cc2:	e008      	b.n	8013cd6 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013cc4:	4b06      	ldr	r3, [pc, #24]	@ (8013ce0 <xTimerGenericCommand+0x9c>)
 8013cc6:	6818      	ldr	r0, [r3, #0]
 8013cc8:	f107 0110 	add.w	r1, r7, #16
 8013ccc:	2300      	movs	r3, #0
 8013cce:	683a      	ldr	r2, [r7, #0]
 8013cd0:	f7fe f8ba 	bl	8011e48 <xQueueGenericSendFromISR>
 8013cd4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013cd8:	4618      	mov	r0, r3
 8013cda:	3728      	adds	r7, #40	@ 0x28
 8013cdc:	46bd      	mov	sp, r7
 8013cde:	bd80      	pop	{r7, pc}
 8013ce0:	2000c17c 	.word	0x2000c17c

08013ce4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013ce4:	b580      	push	{r7, lr}
 8013ce6:	b088      	sub	sp, #32
 8013ce8:	af02      	add	r7, sp, #8
 8013cea:	6078      	str	r0, [r7, #4]
 8013cec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013cee:	4b24      	ldr	r3, [pc, #144]	@ (8013d80 <prvProcessExpiredTimer+0x9c>)
 8013cf0:	681b      	ldr	r3, [r3, #0]
 8013cf2:	68db      	ldr	r3, [r3, #12]
 8013cf4:	68db      	ldr	r3, [r3, #12]
 8013cf6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013cf8:	697b      	ldr	r3, [r7, #20]
 8013cfa:	3304      	adds	r3, #4
 8013cfc:	4618      	mov	r0, r3
 8013cfe:	f7fd fd9f 	bl	8011840 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013d02:	697b      	ldr	r3, [r7, #20]
 8013d04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013d08:	f003 0304 	and.w	r3, r3, #4
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	d025      	beq.n	8013d5c <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013d10:	697b      	ldr	r3, [r7, #20]
 8013d12:	699a      	ldr	r2, [r3, #24]
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	18d1      	adds	r1, r2, r3
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	683a      	ldr	r2, [r7, #0]
 8013d1c:	6978      	ldr	r0, [r7, #20]
 8013d1e:	f000 f8d7 	bl	8013ed0 <prvInsertTimerInActiveList>
 8013d22:	4603      	mov	r3, r0
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d022      	beq.n	8013d6e <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013d28:	2300      	movs	r3, #0
 8013d2a:	9300      	str	r3, [sp, #0]
 8013d2c:	2300      	movs	r3, #0
 8013d2e:	687a      	ldr	r2, [r7, #4]
 8013d30:	2100      	movs	r1, #0
 8013d32:	6978      	ldr	r0, [r7, #20]
 8013d34:	f7ff ff86 	bl	8013c44 <xTimerGenericCommand>
 8013d38:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013d3a:	693b      	ldr	r3, [r7, #16]
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d116      	bne.n	8013d6e <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8013d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d44:	b672      	cpsid	i
 8013d46:	f383 8811 	msr	BASEPRI, r3
 8013d4a:	f3bf 8f6f 	isb	sy
 8013d4e:	f3bf 8f4f 	dsb	sy
 8013d52:	b662      	cpsie	i
 8013d54:	60fb      	str	r3, [r7, #12]
}
 8013d56:	bf00      	nop
 8013d58:	bf00      	nop
 8013d5a:	e7fd      	b.n	8013d58 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013d5c:	697b      	ldr	r3, [r7, #20]
 8013d5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013d62:	f023 0301 	bic.w	r3, r3, #1
 8013d66:	b2da      	uxtb	r2, r3
 8013d68:	697b      	ldr	r3, [r7, #20]
 8013d6a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013d6e:	697b      	ldr	r3, [r7, #20]
 8013d70:	6a1b      	ldr	r3, [r3, #32]
 8013d72:	6978      	ldr	r0, [r7, #20]
 8013d74:	4798      	blx	r3
}
 8013d76:	bf00      	nop
 8013d78:	3718      	adds	r7, #24
 8013d7a:	46bd      	mov	sp, r7
 8013d7c:	bd80      	pop	{r7, pc}
 8013d7e:	bf00      	nop
 8013d80:	2000c174 	.word	0x2000c174

08013d84 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013d84:	b580      	push	{r7, lr}
 8013d86:	b084      	sub	sp, #16
 8013d88:	af00      	add	r7, sp, #0
 8013d8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013d8c:	f107 0308 	add.w	r3, r7, #8
 8013d90:	4618      	mov	r0, r3
 8013d92:	f000 f859 	bl	8013e48 <prvGetNextExpireTime>
 8013d96:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013d98:	68bb      	ldr	r3, [r7, #8]
 8013d9a:	4619      	mov	r1, r3
 8013d9c:	68f8      	ldr	r0, [r7, #12]
 8013d9e:	f000 f805 	bl	8013dac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013da2:	f000 f8d7 	bl	8013f54 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013da6:	bf00      	nop
 8013da8:	e7f0      	b.n	8013d8c <prvTimerTask+0x8>
	...

08013dac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013dac:	b580      	push	{r7, lr}
 8013dae:	b084      	sub	sp, #16
 8013db0:	af00      	add	r7, sp, #0
 8013db2:	6078      	str	r0, [r7, #4]
 8013db4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013db6:	f7ff f853 	bl	8012e60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013dba:	f107 0308 	add.w	r3, r7, #8
 8013dbe:	4618      	mov	r0, r3
 8013dc0:	f000 f866 	bl	8013e90 <prvSampleTimeNow>
 8013dc4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013dc6:	68bb      	ldr	r3, [r7, #8]
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	d130      	bne.n	8013e2e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013dcc:	683b      	ldr	r3, [r7, #0]
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d10a      	bne.n	8013de8 <prvProcessTimerOrBlockTask+0x3c>
 8013dd2:	687a      	ldr	r2, [r7, #4]
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	429a      	cmp	r2, r3
 8013dd8:	d806      	bhi.n	8013de8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013dda:	f7ff f84f 	bl	8012e7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013dde:	68f9      	ldr	r1, [r7, #12]
 8013de0:	6878      	ldr	r0, [r7, #4]
 8013de2:	f7ff ff7f 	bl	8013ce4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013de6:	e024      	b.n	8013e32 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013de8:	683b      	ldr	r3, [r7, #0]
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d008      	beq.n	8013e00 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013dee:	4b13      	ldr	r3, [pc, #76]	@ (8013e3c <prvProcessTimerOrBlockTask+0x90>)
 8013df0:	681b      	ldr	r3, [r3, #0]
 8013df2:	681b      	ldr	r3, [r3, #0]
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d101      	bne.n	8013dfc <prvProcessTimerOrBlockTask+0x50>
 8013df8:	2301      	movs	r3, #1
 8013dfa:	e000      	b.n	8013dfe <prvProcessTimerOrBlockTask+0x52>
 8013dfc:	2300      	movs	r3, #0
 8013dfe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013e00:	4b0f      	ldr	r3, [pc, #60]	@ (8013e40 <prvProcessTimerOrBlockTask+0x94>)
 8013e02:	6818      	ldr	r0, [r3, #0]
 8013e04:	687a      	ldr	r2, [r7, #4]
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	1ad3      	subs	r3, r2, r3
 8013e0a:	683a      	ldr	r2, [r7, #0]
 8013e0c:	4619      	mov	r1, r3
 8013e0e:	f7fe fd81 	bl	8012914 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013e12:	f7ff f833 	bl	8012e7c <xTaskResumeAll>
 8013e16:	4603      	mov	r3, r0
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d10a      	bne.n	8013e32 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013e1c:	4b09      	ldr	r3, [pc, #36]	@ (8013e44 <prvProcessTimerOrBlockTask+0x98>)
 8013e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013e22:	601a      	str	r2, [r3, #0]
 8013e24:	f3bf 8f4f 	dsb	sy
 8013e28:	f3bf 8f6f 	isb	sy
}
 8013e2c:	e001      	b.n	8013e32 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013e2e:	f7ff f825 	bl	8012e7c <xTaskResumeAll>
}
 8013e32:	bf00      	nop
 8013e34:	3710      	adds	r7, #16
 8013e36:	46bd      	mov	sp, r7
 8013e38:	bd80      	pop	{r7, pc}
 8013e3a:	bf00      	nop
 8013e3c:	2000c178 	.word	0x2000c178
 8013e40:	2000c17c 	.word	0x2000c17c
 8013e44:	e000ed04 	.word	0xe000ed04

08013e48 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013e48:	b480      	push	{r7}
 8013e4a:	b085      	sub	sp, #20
 8013e4c:	af00      	add	r7, sp, #0
 8013e4e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013e50:	4b0e      	ldr	r3, [pc, #56]	@ (8013e8c <prvGetNextExpireTime+0x44>)
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	681b      	ldr	r3, [r3, #0]
 8013e56:	2b00      	cmp	r3, #0
 8013e58:	d101      	bne.n	8013e5e <prvGetNextExpireTime+0x16>
 8013e5a:	2201      	movs	r2, #1
 8013e5c:	e000      	b.n	8013e60 <prvGetNextExpireTime+0x18>
 8013e5e:	2200      	movs	r2, #0
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	681b      	ldr	r3, [r3, #0]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d105      	bne.n	8013e78 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013e6c:	4b07      	ldr	r3, [pc, #28]	@ (8013e8c <prvGetNextExpireTime+0x44>)
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	68db      	ldr	r3, [r3, #12]
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	60fb      	str	r3, [r7, #12]
 8013e76:	e001      	b.n	8013e7c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013e78:	2300      	movs	r3, #0
 8013e7a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013e7c:	68fb      	ldr	r3, [r7, #12]
}
 8013e7e:	4618      	mov	r0, r3
 8013e80:	3714      	adds	r7, #20
 8013e82:	46bd      	mov	sp, r7
 8013e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e88:	4770      	bx	lr
 8013e8a:	bf00      	nop
 8013e8c:	2000c174 	.word	0x2000c174

08013e90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013e90:	b580      	push	{r7, lr}
 8013e92:	b084      	sub	sp, #16
 8013e94:	af00      	add	r7, sp, #0
 8013e96:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013e98:	f7ff f890 	bl	8012fbc <xTaskGetTickCount>
 8013e9c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8013e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8013ecc <prvSampleTimeNow+0x3c>)
 8013ea0:	681b      	ldr	r3, [r3, #0]
 8013ea2:	68fa      	ldr	r2, [r7, #12]
 8013ea4:	429a      	cmp	r2, r3
 8013ea6:	d205      	bcs.n	8013eb4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013ea8:	f000 f940 	bl	801412c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	2201      	movs	r2, #1
 8013eb0:	601a      	str	r2, [r3, #0]
 8013eb2:	e002      	b.n	8013eba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	2200      	movs	r2, #0
 8013eb8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013eba:	4a04      	ldr	r2, [pc, #16]	@ (8013ecc <prvSampleTimeNow+0x3c>)
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013ec0:	68fb      	ldr	r3, [r7, #12]
}
 8013ec2:	4618      	mov	r0, r3
 8013ec4:	3710      	adds	r7, #16
 8013ec6:	46bd      	mov	sp, r7
 8013ec8:	bd80      	pop	{r7, pc}
 8013eca:	bf00      	nop
 8013ecc:	2000c184 	.word	0x2000c184

08013ed0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013ed0:	b580      	push	{r7, lr}
 8013ed2:	b086      	sub	sp, #24
 8013ed4:	af00      	add	r7, sp, #0
 8013ed6:	60f8      	str	r0, [r7, #12]
 8013ed8:	60b9      	str	r1, [r7, #8]
 8013eda:	607a      	str	r2, [r7, #4]
 8013edc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013ede:	2300      	movs	r3, #0
 8013ee0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	68ba      	ldr	r2, [r7, #8]
 8013ee6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	68fa      	ldr	r2, [r7, #12]
 8013eec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013eee:	68ba      	ldr	r2, [r7, #8]
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	429a      	cmp	r2, r3
 8013ef4:	d812      	bhi.n	8013f1c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013ef6:	687a      	ldr	r2, [r7, #4]
 8013ef8:	683b      	ldr	r3, [r7, #0]
 8013efa:	1ad2      	subs	r2, r2, r3
 8013efc:	68fb      	ldr	r3, [r7, #12]
 8013efe:	699b      	ldr	r3, [r3, #24]
 8013f00:	429a      	cmp	r2, r3
 8013f02:	d302      	bcc.n	8013f0a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013f04:	2301      	movs	r3, #1
 8013f06:	617b      	str	r3, [r7, #20]
 8013f08:	e01b      	b.n	8013f42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013f0a:	4b10      	ldr	r3, [pc, #64]	@ (8013f4c <prvInsertTimerInActiveList+0x7c>)
 8013f0c:	681a      	ldr	r2, [r3, #0]
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	3304      	adds	r3, #4
 8013f12:	4619      	mov	r1, r3
 8013f14:	4610      	mov	r0, r2
 8013f16:	f7fd fc5a 	bl	80117ce <vListInsert>
 8013f1a:	e012      	b.n	8013f42 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013f1c:	687a      	ldr	r2, [r7, #4]
 8013f1e:	683b      	ldr	r3, [r7, #0]
 8013f20:	429a      	cmp	r2, r3
 8013f22:	d206      	bcs.n	8013f32 <prvInsertTimerInActiveList+0x62>
 8013f24:	68ba      	ldr	r2, [r7, #8]
 8013f26:	683b      	ldr	r3, [r7, #0]
 8013f28:	429a      	cmp	r2, r3
 8013f2a:	d302      	bcc.n	8013f32 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013f2c:	2301      	movs	r3, #1
 8013f2e:	617b      	str	r3, [r7, #20]
 8013f30:	e007      	b.n	8013f42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013f32:	4b07      	ldr	r3, [pc, #28]	@ (8013f50 <prvInsertTimerInActiveList+0x80>)
 8013f34:	681a      	ldr	r2, [r3, #0]
 8013f36:	68fb      	ldr	r3, [r7, #12]
 8013f38:	3304      	adds	r3, #4
 8013f3a:	4619      	mov	r1, r3
 8013f3c:	4610      	mov	r0, r2
 8013f3e:	f7fd fc46 	bl	80117ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013f42:	697b      	ldr	r3, [r7, #20]
}
 8013f44:	4618      	mov	r0, r3
 8013f46:	3718      	adds	r7, #24
 8013f48:	46bd      	mov	sp, r7
 8013f4a:	bd80      	pop	{r7, pc}
 8013f4c:	2000c178 	.word	0x2000c178
 8013f50:	2000c174 	.word	0x2000c174

08013f54 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013f54:	b580      	push	{r7, lr}
 8013f56:	b08e      	sub	sp, #56	@ 0x38
 8013f58:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013f5a:	e0d4      	b.n	8014106 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	da1b      	bge.n	8013f9a <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013f62:	1d3b      	adds	r3, r7, #4
 8013f64:	3304      	adds	r3, #4
 8013f66:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d10d      	bne.n	8013f8a <prvProcessReceivedCommands+0x36>
	__asm volatile
 8013f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f72:	b672      	cpsid	i
 8013f74:	f383 8811 	msr	BASEPRI, r3
 8013f78:	f3bf 8f6f 	isb	sy
 8013f7c:	f3bf 8f4f 	dsb	sy
 8013f80:	b662      	cpsie	i
 8013f82:	61fb      	str	r3, [r7, #28]
}
 8013f84:	bf00      	nop
 8013f86:	bf00      	nop
 8013f88:	e7fd      	b.n	8013f86 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f8c:	681b      	ldr	r3, [r3, #0]
 8013f8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013f90:	6850      	ldr	r0, [r2, #4]
 8013f92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013f94:	6892      	ldr	r2, [r2, #8]
 8013f96:	4611      	mov	r1, r2
 8013f98:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	f2c0 80b2 	blt.w	8014106 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013fa2:	68fb      	ldr	r3, [r7, #12]
 8013fa4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fa8:	695b      	ldr	r3, [r3, #20]
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d004      	beq.n	8013fb8 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fb0:	3304      	adds	r3, #4
 8013fb2:	4618      	mov	r0, r3
 8013fb4:	f7fd fc44 	bl	8011840 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013fb8:	463b      	mov	r3, r7
 8013fba:	4618      	mov	r0, r3
 8013fbc:	f7ff ff68 	bl	8013e90 <prvSampleTimeNow>
 8013fc0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	2b09      	cmp	r3, #9
 8013fc6:	f200 809b 	bhi.w	8014100 <prvProcessReceivedCommands+0x1ac>
 8013fca:	a201      	add	r2, pc, #4	@ (adr r2, 8013fd0 <prvProcessReceivedCommands+0x7c>)
 8013fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fd0:	08013ff9 	.word	0x08013ff9
 8013fd4:	08013ff9 	.word	0x08013ff9
 8013fd8:	08013ff9 	.word	0x08013ff9
 8013fdc:	08014073 	.word	0x08014073
 8013fe0:	08014087 	.word	0x08014087
 8013fe4:	080140d7 	.word	0x080140d7
 8013fe8:	08013ff9 	.word	0x08013ff9
 8013fec:	08013ff9 	.word	0x08013ff9
 8013ff0:	08014073 	.word	0x08014073
 8013ff4:	08014087 	.word	0x08014087
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ffa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013ffe:	f043 0301 	orr.w	r3, r3, #1
 8014002:	b2da      	uxtb	r2, r3
 8014004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014006:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801400a:	68ba      	ldr	r2, [r7, #8]
 801400c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801400e:	699b      	ldr	r3, [r3, #24]
 8014010:	18d1      	adds	r1, r2, r3
 8014012:	68bb      	ldr	r3, [r7, #8]
 8014014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014016:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014018:	f7ff ff5a 	bl	8013ed0 <prvInsertTimerInActiveList>
 801401c:	4603      	mov	r3, r0
 801401e:	2b00      	cmp	r3, #0
 8014020:	d070      	beq.n	8014104 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014024:	6a1b      	ldr	r3, [r3, #32]
 8014026:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014028:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801402a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801402c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014030:	f003 0304 	and.w	r3, r3, #4
 8014034:	2b00      	cmp	r3, #0
 8014036:	d065      	beq.n	8014104 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8014038:	68ba      	ldr	r2, [r7, #8]
 801403a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801403c:	699b      	ldr	r3, [r3, #24]
 801403e:	441a      	add	r2, r3
 8014040:	2300      	movs	r3, #0
 8014042:	9300      	str	r3, [sp, #0]
 8014044:	2300      	movs	r3, #0
 8014046:	2100      	movs	r1, #0
 8014048:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801404a:	f7ff fdfb 	bl	8013c44 <xTimerGenericCommand>
 801404e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8014050:	6a3b      	ldr	r3, [r7, #32]
 8014052:	2b00      	cmp	r3, #0
 8014054:	d156      	bne.n	8014104 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8014056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801405a:	b672      	cpsid	i
 801405c:	f383 8811 	msr	BASEPRI, r3
 8014060:	f3bf 8f6f 	isb	sy
 8014064:	f3bf 8f4f 	dsb	sy
 8014068:	b662      	cpsie	i
 801406a:	61bb      	str	r3, [r7, #24]
}
 801406c:	bf00      	nop
 801406e:	bf00      	nop
 8014070:	e7fd      	b.n	801406e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014074:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014078:	f023 0301 	bic.w	r3, r3, #1
 801407c:	b2da      	uxtb	r2, r3
 801407e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014080:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014084:	e03f      	b.n	8014106 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014088:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801408c:	f043 0301 	orr.w	r3, r3, #1
 8014090:	b2da      	uxtb	r2, r3
 8014092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014094:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014098:	68ba      	ldr	r2, [r7, #8]
 801409a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801409c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801409e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140a0:	699b      	ldr	r3, [r3, #24]
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d10d      	bne.n	80140c2 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 80140a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140aa:	b672      	cpsid	i
 80140ac:	f383 8811 	msr	BASEPRI, r3
 80140b0:	f3bf 8f6f 	isb	sy
 80140b4:	f3bf 8f4f 	dsb	sy
 80140b8:	b662      	cpsie	i
 80140ba:	617b      	str	r3, [r7, #20]
}
 80140bc:	bf00      	nop
 80140be:	bf00      	nop
 80140c0:	e7fd      	b.n	80140be <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80140c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140c4:	699a      	ldr	r2, [r3, #24]
 80140c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140c8:	18d1      	adds	r1, r2, r3
 80140ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80140ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80140d0:	f7ff fefe 	bl	8013ed0 <prvInsertTimerInActiveList>
					break;
 80140d4:	e017      	b.n	8014106 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80140d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80140dc:	f003 0302 	and.w	r3, r3, #2
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d103      	bne.n	80140ec <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 80140e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80140e6:	f000 fc25 	bl	8014934 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80140ea:	e00c      	b.n	8014106 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80140ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80140f2:	f023 0301 	bic.w	r3, r3, #1
 80140f6:	b2da      	uxtb	r2, r3
 80140f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80140fe:	e002      	b.n	8014106 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8014100:	bf00      	nop
 8014102:	e000      	b.n	8014106 <prvProcessReceivedCommands+0x1b2>
					break;
 8014104:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014106:	4b08      	ldr	r3, [pc, #32]	@ (8014128 <prvProcessReceivedCommands+0x1d4>)
 8014108:	681b      	ldr	r3, [r3, #0]
 801410a:	1d39      	adds	r1, r7, #4
 801410c:	2200      	movs	r2, #0
 801410e:	4618      	mov	r0, r3
 8014110:	f7fd ffd6 	bl	80120c0 <xQueueReceive>
 8014114:	4603      	mov	r3, r0
 8014116:	2b00      	cmp	r3, #0
 8014118:	f47f af20 	bne.w	8013f5c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801411c:	bf00      	nop
 801411e:	bf00      	nop
 8014120:	3730      	adds	r7, #48	@ 0x30
 8014122:	46bd      	mov	sp, r7
 8014124:	bd80      	pop	{r7, pc}
 8014126:	bf00      	nop
 8014128:	2000c17c 	.word	0x2000c17c

0801412c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801412c:	b580      	push	{r7, lr}
 801412e:	b088      	sub	sp, #32
 8014130:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014132:	e04b      	b.n	80141cc <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014134:	4b2f      	ldr	r3, [pc, #188]	@ (80141f4 <prvSwitchTimerLists+0xc8>)
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	68db      	ldr	r3, [r3, #12]
 801413a:	681b      	ldr	r3, [r3, #0]
 801413c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801413e:	4b2d      	ldr	r3, [pc, #180]	@ (80141f4 <prvSwitchTimerLists+0xc8>)
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	68db      	ldr	r3, [r3, #12]
 8014144:	68db      	ldr	r3, [r3, #12]
 8014146:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	3304      	adds	r3, #4
 801414c:	4618      	mov	r0, r3
 801414e:	f7fd fb77 	bl	8011840 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014152:	68fb      	ldr	r3, [r7, #12]
 8014154:	6a1b      	ldr	r3, [r3, #32]
 8014156:	68f8      	ldr	r0, [r7, #12]
 8014158:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014160:	f003 0304 	and.w	r3, r3, #4
 8014164:	2b00      	cmp	r3, #0
 8014166:	d031      	beq.n	80141cc <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	699b      	ldr	r3, [r3, #24]
 801416c:	693a      	ldr	r2, [r7, #16]
 801416e:	4413      	add	r3, r2
 8014170:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014172:	68ba      	ldr	r2, [r7, #8]
 8014174:	693b      	ldr	r3, [r7, #16]
 8014176:	429a      	cmp	r2, r3
 8014178:	d90e      	bls.n	8014198 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	68ba      	ldr	r2, [r7, #8]
 801417e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014180:	68fb      	ldr	r3, [r7, #12]
 8014182:	68fa      	ldr	r2, [r7, #12]
 8014184:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014186:	4b1b      	ldr	r3, [pc, #108]	@ (80141f4 <prvSwitchTimerLists+0xc8>)
 8014188:	681a      	ldr	r2, [r3, #0]
 801418a:	68fb      	ldr	r3, [r7, #12]
 801418c:	3304      	adds	r3, #4
 801418e:	4619      	mov	r1, r3
 8014190:	4610      	mov	r0, r2
 8014192:	f7fd fb1c 	bl	80117ce <vListInsert>
 8014196:	e019      	b.n	80141cc <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014198:	2300      	movs	r3, #0
 801419a:	9300      	str	r3, [sp, #0]
 801419c:	2300      	movs	r3, #0
 801419e:	693a      	ldr	r2, [r7, #16]
 80141a0:	2100      	movs	r1, #0
 80141a2:	68f8      	ldr	r0, [r7, #12]
 80141a4:	f7ff fd4e 	bl	8013c44 <xTimerGenericCommand>
 80141a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d10d      	bne.n	80141cc <prvSwitchTimerLists+0xa0>
	__asm volatile
 80141b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141b4:	b672      	cpsid	i
 80141b6:	f383 8811 	msr	BASEPRI, r3
 80141ba:	f3bf 8f6f 	isb	sy
 80141be:	f3bf 8f4f 	dsb	sy
 80141c2:	b662      	cpsie	i
 80141c4:	603b      	str	r3, [r7, #0]
}
 80141c6:	bf00      	nop
 80141c8:	bf00      	nop
 80141ca:	e7fd      	b.n	80141c8 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80141cc:	4b09      	ldr	r3, [pc, #36]	@ (80141f4 <prvSwitchTimerLists+0xc8>)
 80141ce:	681b      	ldr	r3, [r3, #0]
 80141d0:	681b      	ldr	r3, [r3, #0]
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	d1ae      	bne.n	8014134 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80141d6:	4b07      	ldr	r3, [pc, #28]	@ (80141f4 <prvSwitchTimerLists+0xc8>)
 80141d8:	681b      	ldr	r3, [r3, #0]
 80141da:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80141dc:	4b06      	ldr	r3, [pc, #24]	@ (80141f8 <prvSwitchTimerLists+0xcc>)
 80141de:	681b      	ldr	r3, [r3, #0]
 80141e0:	4a04      	ldr	r2, [pc, #16]	@ (80141f4 <prvSwitchTimerLists+0xc8>)
 80141e2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80141e4:	4a04      	ldr	r2, [pc, #16]	@ (80141f8 <prvSwitchTimerLists+0xcc>)
 80141e6:	697b      	ldr	r3, [r7, #20]
 80141e8:	6013      	str	r3, [r2, #0]
}
 80141ea:	bf00      	nop
 80141ec:	3718      	adds	r7, #24
 80141ee:	46bd      	mov	sp, r7
 80141f0:	bd80      	pop	{r7, pc}
 80141f2:	bf00      	nop
 80141f4:	2000c174 	.word	0x2000c174
 80141f8:	2000c178 	.word	0x2000c178

080141fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80141fc:	b580      	push	{r7, lr}
 80141fe:	b082      	sub	sp, #8
 8014200:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8014202:	f000 f99b 	bl	801453c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8014206:	4b15      	ldr	r3, [pc, #84]	@ (801425c <prvCheckForValidListAndQueue+0x60>)
 8014208:	681b      	ldr	r3, [r3, #0]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d120      	bne.n	8014250 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801420e:	4814      	ldr	r0, [pc, #80]	@ (8014260 <prvCheckForValidListAndQueue+0x64>)
 8014210:	f7fd fa8c 	bl	801172c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8014214:	4813      	ldr	r0, [pc, #76]	@ (8014264 <prvCheckForValidListAndQueue+0x68>)
 8014216:	f7fd fa89 	bl	801172c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801421a:	4b13      	ldr	r3, [pc, #76]	@ (8014268 <prvCheckForValidListAndQueue+0x6c>)
 801421c:	4a10      	ldr	r2, [pc, #64]	@ (8014260 <prvCheckForValidListAndQueue+0x64>)
 801421e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8014220:	4b12      	ldr	r3, [pc, #72]	@ (801426c <prvCheckForValidListAndQueue+0x70>)
 8014222:	4a10      	ldr	r2, [pc, #64]	@ (8014264 <prvCheckForValidListAndQueue+0x68>)
 8014224:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8014226:	2300      	movs	r3, #0
 8014228:	9300      	str	r3, [sp, #0]
 801422a:	4b11      	ldr	r3, [pc, #68]	@ (8014270 <prvCheckForValidListAndQueue+0x74>)
 801422c:	4a11      	ldr	r2, [pc, #68]	@ (8014274 <prvCheckForValidListAndQueue+0x78>)
 801422e:	2110      	movs	r1, #16
 8014230:	200a      	movs	r0, #10
 8014232:	f7fd fb9b 	bl	801196c <xQueueGenericCreateStatic>
 8014236:	4603      	mov	r3, r0
 8014238:	4a08      	ldr	r2, [pc, #32]	@ (801425c <prvCheckForValidListAndQueue+0x60>)
 801423a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801423c:	4b07      	ldr	r3, [pc, #28]	@ (801425c <prvCheckForValidListAndQueue+0x60>)
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	2b00      	cmp	r3, #0
 8014242:	d005      	beq.n	8014250 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8014244:	4b05      	ldr	r3, [pc, #20]	@ (801425c <prvCheckForValidListAndQueue+0x60>)
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	490b      	ldr	r1, [pc, #44]	@ (8014278 <prvCheckForValidListAndQueue+0x7c>)
 801424a:	4618      	mov	r0, r3
 801424c:	f7fe fb0e 	bl	801286c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014250:	f000 f9aa 	bl	80145a8 <vPortExitCritical>
}
 8014254:	bf00      	nop
 8014256:	46bd      	mov	sp, r7
 8014258:	bd80      	pop	{r7, pc}
 801425a:	bf00      	nop
 801425c:	2000c17c 	.word	0x2000c17c
 8014260:	2000c14c 	.word	0x2000c14c
 8014264:	2000c160 	.word	0x2000c160
 8014268:	2000c174 	.word	0x2000c174
 801426c:	2000c178 	.word	0x2000c178
 8014270:	2000c228 	.word	0x2000c228
 8014274:	2000c188 	.word	0x2000c188
 8014278:	08015784 	.word	0x08015784

0801427c <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 801427c:	b580      	push	{r7, lr}
 801427e:	b086      	sub	sp, #24
 8014280:	af00      	add	r7, sp, #0
 8014282:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	2b00      	cmp	r3, #0
 801428c:	d10d      	bne.n	80142aa <xTimerIsTimerActive+0x2e>
	__asm volatile
 801428e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014292:	b672      	cpsid	i
 8014294:	f383 8811 	msr	BASEPRI, r3
 8014298:	f3bf 8f6f 	isb	sy
 801429c:	f3bf 8f4f 	dsb	sy
 80142a0:	b662      	cpsie	i
 80142a2:	60fb      	str	r3, [r7, #12]
}
 80142a4:	bf00      	nop
 80142a6:	bf00      	nop
 80142a8:	e7fd      	b.n	80142a6 <xTimerIsTimerActive+0x2a>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 80142aa:	f000 f947 	bl	801453c <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 80142ae:	693b      	ldr	r3, [r7, #16]
 80142b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80142b4:	f003 0301 	and.w	r3, r3, #1
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d102      	bne.n	80142c2 <xTimerIsTimerActive+0x46>
		{
			xReturn = pdFALSE;
 80142bc:	2300      	movs	r3, #0
 80142be:	617b      	str	r3, [r7, #20]
 80142c0:	e001      	b.n	80142c6 <xTimerIsTimerActive+0x4a>
		}
		else
		{
			xReturn = pdTRUE;
 80142c2:	2301      	movs	r3, #1
 80142c4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80142c6:	f000 f96f 	bl	80145a8 <vPortExitCritical>

	return xReturn;
 80142ca:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 80142cc:	4618      	mov	r0, r3
 80142ce:	3718      	adds	r7, #24
 80142d0:	46bd      	mov	sp, r7
 80142d2:	bd80      	pop	{r7, pc}

080142d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 80142d4:	b580      	push	{r7, lr}
 80142d6:	b086      	sub	sp, #24
 80142d8:	af00      	add	r7, sp, #0
 80142da:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d10d      	bne.n	8014302 <pvTimerGetTimerID+0x2e>
	__asm volatile
 80142e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142ea:	b672      	cpsid	i
 80142ec:	f383 8811 	msr	BASEPRI, r3
 80142f0:	f3bf 8f6f 	isb	sy
 80142f4:	f3bf 8f4f 	dsb	sy
 80142f8:	b662      	cpsie	i
 80142fa:	60fb      	str	r3, [r7, #12]
}
 80142fc:	bf00      	nop
 80142fe:	bf00      	nop
 8014300:	e7fd      	b.n	80142fe <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 8014302:	f000 f91b 	bl	801453c <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8014306:	697b      	ldr	r3, [r7, #20]
 8014308:	69db      	ldr	r3, [r3, #28]
 801430a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 801430c:	f000 f94c 	bl	80145a8 <vPortExitCritical>

	return pvReturn;
 8014310:	693b      	ldr	r3, [r7, #16]
}
 8014312:	4618      	mov	r0, r3
 8014314:	3718      	adds	r7, #24
 8014316:	46bd      	mov	sp, r7
 8014318:	bd80      	pop	{r7, pc}
	...

0801431c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801431c:	b480      	push	{r7}
 801431e:	b085      	sub	sp, #20
 8014320:	af00      	add	r7, sp, #0
 8014322:	60f8      	str	r0, [r7, #12]
 8014324:	60b9      	str	r1, [r7, #8]
 8014326:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014328:	68fb      	ldr	r3, [r7, #12]
 801432a:	3b04      	subs	r3, #4
 801432c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8014334:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	3b04      	subs	r3, #4
 801433a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801433c:	68bb      	ldr	r3, [r7, #8]
 801433e:	f023 0201 	bic.w	r2, r3, #1
 8014342:	68fb      	ldr	r3, [r7, #12]
 8014344:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	3b04      	subs	r3, #4
 801434a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801434c:	4a0c      	ldr	r2, [pc, #48]	@ (8014380 <pxPortInitialiseStack+0x64>)
 801434e:	68fb      	ldr	r3, [r7, #12]
 8014350:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	3b14      	subs	r3, #20
 8014356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014358:	687a      	ldr	r2, [r7, #4]
 801435a:	68fb      	ldr	r3, [r7, #12]
 801435c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801435e:	68fb      	ldr	r3, [r7, #12]
 8014360:	3b04      	subs	r3, #4
 8014362:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014364:	68fb      	ldr	r3, [r7, #12]
 8014366:	f06f 0202 	mvn.w	r2, #2
 801436a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801436c:	68fb      	ldr	r3, [r7, #12]
 801436e:	3b20      	subs	r3, #32
 8014370:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014372:	68fb      	ldr	r3, [r7, #12]
}
 8014374:	4618      	mov	r0, r3
 8014376:	3714      	adds	r7, #20
 8014378:	46bd      	mov	sp, r7
 801437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801437e:	4770      	bx	lr
 8014380:	08014385 	.word	0x08014385

08014384 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014384:	b480      	push	{r7}
 8014386:	b085      	sub	sp, #20
 8014388:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801438a:	2300      	movs	r3, #0
 801438c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801438e:	4b15      	ldr	r3, [pc, #84]	@ (80143e4 <prvTaskExitError+0x60>)
 8014390:	681b      	ldr	r3, [r3, #0]
 8014392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014396:	d00d      	beq.n	80143b4 <prvTaskExitError+0x30>
	__asm volatile
 8014398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801439c:	b672      	cpsid	i
 801439e:	f383 8811 	msr	BASEPRI, r3
 80143a2:	f3bf 8f6f 	isb	sy
 80143a6:	f3bf 8f4f 	dsb	sy
 80143aa:	b662      	cpsie	i
 80143ac:	60fb      	str	r3, [r7, #12]
}
 80143ae:	bf00      	nop
 80143b0:	bf00      	nop
 80143b2:	e7fd      	b.n	80143b0 <prvTaskExitError+0x2c>
	__asm volatile
 80143b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143b8:	b672      	cpsid	i
 80143ba:	f383 8811 	msr	BASEPRI, r3
 80143be:	f3bf 8f6f 	isb	sy
 80143c2:	f3bf 8f4f 	dsb	sy
 80143c6:	b662      	cpsie	i
 80143c8:	60bb      	str	r3, [r7, #8]
}
 80143ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80143cc:	bf00      	nop
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d0fc      	beq.n	80143ce <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80143d4:	bf00      	nop
 80143d6:	bf00      	nop
 80143d8:	3714      	adds	r7, #20
 80143da:	46bd      	mov	sp, r7
 80143dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143e0:	4770      	bx	lr
 80143e2:	bf00      	nop
 80143e4:	2000005c 	.word	0x2000005c
	...

080143f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80143f0:	4b07      	ldr	r3, [pc, #28]	@ (8014410 <pxCurrentTCBConst2>)
 80143f2:	6819      	ldr	r1, [r3, #0]
 80143f4:	6808      	ldr	r0, [r1, #0]
 80143f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143fa:	f380 8809 	msr	PSP, r0
 80143fe:	f3bf 8f6f 	isb	sy
 8014402:	f04f 0000 	mov.w	r0, #0
 8014406:	f380 8811 	msr	BASEPRI, r0
 801440a:	4770      	bx	lr
 801440c:	f3af 8000 	nop.w

08014410 <pxCurrentTCBConst2>:
 8014410:	2000bc4c 	.word	0x2000bc4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014414:	bf00      	nop
 8014416:	bf00      	nop

08014418 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014418:	4808      	ldr	r0, [pc, #32]	@ (801443c <prvPortStartFirstTask+0x24>)
 801441a:	6800      	ldr	r0, [r0, #0]
 801441c:	6800      	ldr	r0, [r0, #0]
 801441e:	f380 8808 	msr	MSP, r0
 8014422:	f04f 0000 	mov.w	r0, #0
 8014426:	f380 8814 	msr	CONTROL, r0
 801442a:	b662      	cpsie	i
 801442c:	b661      	cpsie	f
 801442e:	f3bf 8f4f 	dsb	sy
 8014432:	f3bf 8f6f 	isb	sy
 8014436:	df00      	svc	0
 8014438:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801443a:	bf00      	nop
 801443c:	e000ed08 	.word	0xe000ed08

08014440 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014440:	b580      	push	{r7, lr}
 8014442:	b084      	sub	sp, #16
 8014444:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014446:	4b37      	ldr	r3, [pc, #220]	@ (8014524 <xPortStartScheduler+0xe4>)
 8014448:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801444a:	68fb      	ldr	r3, [r7, #12]
 801444c:	781b      	ldrb	r3, [r3, #0]
 801444e:	b2db      	uxtb	r3, r3
 8014450:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014452:	68fb      	ldr	r3, [r7, #12]
 8014454:	22ff      	movs	r2, #255	@ 0xff
 8014456:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014458:	68fb      	ldr	r3, [r7, #12]
 801445a:	781b      	ldrb	r3, [r3, #0]
 801445c:	b2db      	uxtb	r3, r3
 801445e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014460:	78fb      	ldrb	r3, [r7, #3]
 8014462:	b2db      	uxtb	r3, r3
 8014464:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8014468:	b2da      	uxtb	r2, r3
 801446a:	4b2f      	ldr	r3, [pc, #188]	@ (8014528 <xPortStartScheduler+0xe8>)
 801446c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801446e:	4b2f      	ldr	r3, [pc, #188]	@ (801452c <xPortStartScheduler+0xec>)
 8014470:	2207      	movs	r2, #7
 8014472:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014474:	e009      	b.n	801448a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8014476:	4b2d      	ldr	r3, [pc, #180]	@ (801452c <xPortStartScheduler+0xec>)
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	3b01      	subs	r3, #1
 801447c:	4a2b      	ldr	r2, [pc, #172]	@ (801452c <xPortStartScheduler+0xec>)
 801447e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014480:	78fb      	ldrb	r3, [r7, #3]
 8014482:	b2db      	uxtb	r3, r3
 8014484:	005b      	lsls	r3, r3, #1
 8014486:	b2db      	uxtb	r3, r3
 8014488:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801448a:	78fb      	ldrb	r3, [r7, #3]
 801448c:	b2db      	uxtb	r3, r3
 801448e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014492:	2b80      	cmp	r3, #128	@ 0x80
 8014494:	d0ef      	beq.n	8014476 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014496:	4b25      	ldr	r3, [pc, #148]	@ (801452c <xPortStartScheduler+0xec>)
 8014498:	681b      	ldr	r3, [r3, #0]
 801449a:	f1c3 0307 	rsb	r3, r3, #7
 801449e:	2b04      	cmp	r3, #4
 80144a0:	d00d      	beq.n	80144be <xPortStartScheduler+0x7e>
	__asm volatile
 80144a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144a6:	b672      	cpsid	i
 80144a8:	f383 8811 	msr	BASEPRI, r3
 80144ac:	f3bf 8f6f 	isb	sy
 80144b0:	f3bf 8f4f 	dsb	sy
 80144b4:	b662      	cpsie	i
 80144b6:	60bb      	str	r3, [r7, #8]
}
 80144b8:	bf00      	nop
 80144ba:	bf00      	nop
 80144bc:	e7fd      	b.n	80144ba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80144be:	4b1b      	ldr	r3, [pc, #108]	@ (801452c <xPortStartScheduler+0xec>)
 80144c0:	681b      	ldr	r3, [r3, #0]
 80144c2:	021b      	lsls	r3, r3, #8
 80144c4:	4a19      	ldr	r2, [pc, #100]	@ (801452c <xPortStartScheduler+0xec>)
 80144c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80144c8:	4b18      	ldr	r3, [pc, #96]	@ (801452c <xPortStartScheduler+0xec>)
 80144ca:	681b      	ldr	r3, [r3, #0]
 80144cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80144d0:	4a16      	ldr	r2, [pc, #88]	@ (801452c <xPortStartScheduler+0xec>)
 80144d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	b2da      	uxtb	r2, r3
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80144dc:	4b14      	ldr	r3, [pc, #80]	@ (8014530 <xPortStartScheduler+0xf0>)
 80144de:	681b      	ldr	r3, [r3, #0]
 80144e0:	4a13      	ldr	r2, [pc, #76]	@ (8014530 <xPortStartScheduler+0xf0>)
 80144e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80144e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80144e8:	4b11      	ldr	r3, [pc, #68]	@ (8014530 <xPortStartScheduler+0xf0>)
 80144ea:	681b      	ldr	r3, [r3, #0]
 80144ec:	4a10      	ldr	r2, [pc, #64]	@ (8014530 <xPortStartScheduler+0xf0>)
 80144ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80144f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80144f4:	f000 f8dc 	bl	80146b0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80144f8:	4b0e      	ldr	r3, [pc, #56]	@ (8014534 <xPortStartScheduler+0xf4>)
 80144fa:	2200      	movs	r2, #0
 80144fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80144fe:	f000 f8fb 	bl	80146f8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014502:	4b0d      	ldr	r3, [pc, #52]	@ (8014538 <xPortStartScheduler+0xf8>)
 8014504:	681b      	ldr	r3, [r3, #0]
 8014506:	4a0c      	ldr	r2, [pc, #48]	@ (8014538 <xPortStartScheduler+0xf8>)
 8014508:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801450c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801450e:	f7ff ff83 	bl	8014418 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014512:	f7fe fe31 	bl	8013178 <vTaskSwitchContext>
	prvTaskExitError();
 8014516:	f7ff ff35 	bl	8014384 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801451a:	2300      	movs	r3, #0
}
 801451c:	4618      	mov	r0, r3
 801451e:	3710      	adds	r7, #16
 8014520:	46bd      	mov	sp, r7
 8014522:	bd80      	pop	{r7, pc}
 8014524:	e000e400 	.word	0xe000e400
 8014528:	2000c278 	.word	0x2000c278
 801452c:	2000c27c 	.word	0x2000c27c
 8014530:	e000ed20 	.word	0xe000ed20
 8014534:	2000005c 	.word	0x2000005c
 8014538:	e000ef34 	.word	0xe000ef34

0801453c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801453c:	b480      	push	{r7}
 801453e:	b083      	sub	sp, #12
 8014540:	af00      	add	r7, sp, #0
	__asm volatile
 8014542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014546:	b672      	cpsid	i
 8014548:	f383 8811 	msr	BASEPRI, r3
 801454c:	f3bf 8f6f 	isb	sy
 8014550:	f3bf 8f4f 	dsb	sy
 8014554:	b662      	cpsie	i
 8014556:	607b      	str	r3, [r7, #4]
}
 8014558:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801455a:	4b11      	ldr	r3, [pc, #68]	@ (80145a0 <vPortEnterCritical+0x64>)
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	3301      	adds	r3, #1
 8014560:	4a0f      	ldr	r2, [pc, #60]	@ (80145a0 <vPortEnterCritical+0x64>)
 8014562:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014564:	4b0e      	ldr	r3, [pc, #56]	@ (80145a0 <vPortEnterCritical+0x64>)
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	2b01      	cmp	r3, #1
 801456a:	d112      	bne.n	8014592 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801456c:	4b0d      	ldr	r3, [pc, #52]	@ (80145a4 <vPortEnterCritical+0x68>)
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	b2db      	uxtb	r3, r3
 8014572:	2b00      	cmp	r3, #0
 8014574:	d00d      	beq.n	8014592 <vPortEnterCritical+0x56>
	__asm volatile
 8014576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801457a:	b672      	cpsid	i
 801457c:	f383 8811 	msr	BASEPRI, r3
 8014580:	f3bf 8f6f 	isb	sy
 8014584:	f3bf 8f4f 	dsb	sy
 8014588:	b662      	cpsie	i
 801458a:	603b      	str	r3, [r7, #0]
}
 801458c:	bf00      	nop
 801458e:	bf00      	nop
 8014590:	e7fd      	b.n	801458e <vPortEnterCritical+0x52>
	}
}
 8014592:	bf00      	nop
 8014594:	370c      	adds	r7, #12
 8014596:	46bd      	mov	sp, r7
 8014598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801459c:	4770      	bx	lr
 801459e:	bf00      	nop
 80145a0:	2000005c 	.word	0x2000005c
 80145a4:	e000ed04 	.word	0xe000ed04

080145a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80145a8:	b480      	push	{r7}
 80145aa:	b083      	sub	sp, #12
 80145ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80145ae:	4b13      	ldr	r3, [pc, #76]	@ (80145fc <vPortExitCritical+0x54>)
 80145b0:	681b      	ldr	r3, [r3, #0]
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	d10d      	bne.n	80145d2 <vPortExitCritical+0x2a>
	__asm volatile
 80145b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145ba:	b672      	cpsid	i
 80145bc:	f383 8811 	msr	BASEPRI, r3
 80145c0:	f3bf 8f6f 	isb	sy
 80145c4:	f3bf 8f4f 	dsb	sy
 80145c8:	b662      	cpsie	i
 80145ca:	607b      	str	r3, [r7, #4]
}
 80145cc:	bf00      	nop
 80145ce:	bf00      	nop
 80145d0:	e7fd      	b.n	80145ce <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80145d2:	4b0a      	ldr	r3, [pc, #40]	@ (80145fc <vPortExitCritical+0x54>)
 80145d4:	681b      	ldr	r3, [r3, #0]
 80145d6:	3b01      	subs	r3, #1
 80145d8:	4a08      	ldr	r2, [pc, #32]	@ (80145fc <vPortExitCritical+0x54>)
 80145da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80145dc:	4b07      	ldr	r3, [pc, #28]	@ (80145fc <vPortExitCritical+0x54>)
 80145de:	681b      	ldr	r3, [r3, #0]
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d105      	bne.n	80145f0 <vPortExitCritical+0x48>
 80145e4:	2300      	movs	r3, #0
 80145e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80145e8:	683b      	ldr	r3, [r7, #0]
 80145ea:	f383 8811 	msr	BASEPRI, r3
}
 80145ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80145f0:	bf00      	nop
 80145f2:	370c      	adds	r7, #12
 80145f4:	46bd      	mov	sp, r7
 80145f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145fa:	4770      	bx	lr
 80145fc:	2000005c 	.word	0x2000005c

08014600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014600:	f3ef 8009 	mrs	r0, PSP
 8014604:	f3bf 8f6f 	isb	sy
 8014608:	4b15      	ldr	r3, [pc, #84]	@ (8014660 <pxCurrentTCBConst>)
 801460a:	681a      	ldr	r2, [r3, #0]
 801460c:	f01e 0f10 	tst.w	lr, #16
 8014610:	bf08      	it	eq
 8014612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801461a:	6010      	str	r0, [r2, #0]
 801461c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014620:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8014624:	b672      	cpsid	i
 8014626:	f380 8811 	msr	BASEPRI, r0
 801462a:	f3bf 8f4f 	dsb	sy
 801462e:	f3bf 8f6f 	isb	sy
 8014632:	b662      	cpsie	i
 8014634:	f7fe fda0 	bl	8013178 <vTaskSwitchContext>
 8014638:	f04f 0000 	mov.w	r0, #0
 801463c:	f380 8811 	msr	BASEPRI, r0
 8014640:	bc09      	pop	{r0, r3}
 8014642:	6819      	ldr	r1, [r3, #0]
 8014644:	6808      	ldr	r0, [r1, #0]
 8014646:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801464a:	f01e 0f10 	tst.w	lr, #16
 801464e:	bf08      	it	eq
 8014650:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014654:	f380 8809 	msr	PSP, r0
 8014658:	f3bf 8f6f 	isb	sy
 801465c:	4770      	bx	lr
 801465e:	bf00      	nop

08014660 <pxCurrentTCBConst>:
 8014660:	2000bc4c 	.word	0x2000bc4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014664:	bf00      	nop
 8014666:	bf00      	nop

08014668 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014668:	b580      	push	{r7, lr}
 801466a:	b082      	sub	sp, #8
 801466c:	af00      	add	r7, sp, #0
	__asm volatile
 801466e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014672:	b672      	cpsid	i
 8014674:	f383 8811 	msr	BASEPRI, r3
 8014678:	f3bf 8f6f 	isb	sy
 801467c:	f3bf 8f4f 	dsb	sy
 8014680:	b662      	cpsie	i
 8014682:	607b      	str	r3, [r7, #4]
}
 8014684:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014686:	f7fe fcbb 	bl	8013000 <xTaskIncrementTick>
 801468a:	4603      	mov	r3, r0
 801468c:	2b00      	cmp	r3, #0
 801468e:	d003      	beq.n	8014698 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014690:	4b06      	ldr	r3, [pc, #24]	@ (80146ac <SysTick_Handler+0x44>)
 8014692:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014696:	601a      	str	r2, [r3, #0]
 8014698:	2300      	movs	r3, #0
 801469a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801469c:	683b      	ldr	r3, [r7, #0]
 801469e:	f383 8811 	msr	BASEPRI, r3
}
 80146a2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80146a4:	bf00      	nop
 80146a6:	3708      	adds	r7, #8
 80146a8:	46bd      	mov	sp, r7
 80146aa:	bd80      	pop	{r7, pc}
 80146ac:	e000ed04 	.word	0xe000ed04

080146b0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80146b0:	b480      	push	{r7}
 80146b2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80146b4:	4b0b      	ldr	r3, [pc, #44]	@ (80146e4 <vPortSetupTimerInterrupt+0x34>)
 80146b6:	2200      	movs	r2, #0
 80146b8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80146ba:	4b0b      	ldr	r3, [pc, #44]	@ (80146e8 <vPortSetupTimerInterrupt+0x38>)
 80146bc:	2200      	movs	r2, #0
 80146be:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80146c0:	4b0a      	ldr	r3, [pc, #40]	@ (80146ec <vPortSetupTimerInterrupt+0x3c>)
 80146c2:	681b      	ldr	r3, [r3, #0]
 80146c4:	4a0a      	ldr	r2, [pc, #40]	@ (80146f0 <vPortSetupTimerInterrupt+0x40>)
 80146c6:	fba2 2303 	umull	r2, r3, r2, r3
 80146ca:	099b      	lsrs	r3, r3, #6
 80146cc:	4a09      	ldr	r2, [pc, #36]	@ (80146f4 <vPortSetupTimerInterrupt+0x44>)
 80146ce:	3b01      	subs	r3, #1
 80146d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80146d2:	4b04      	ldr	r3, [pc, #16]	@ (80146e4 <vPortSetupTimerInterrupt+0x34>)
 80146d4:	2207      	movs	r2, #7
 80146d6:	601a      	str	r2, [r3, #0]
}
 80146d8:	bf00      	nop
 80146da:	46bd      	mov	sp, r7
 80146dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146e0:	4770      	bx	lr
 80146e2:	bf00      	nop
 80146e4:	e000e010 	.word	0xe000e010
 80146e8:	e000e018 	.word	0xe000e018
 80146ec:	20000000 	.word	0x20000000
 80146f0:	10624dd3 	.word	0x10624dd3
 80146f4:	e000e014 	.word	0xe000e014

080146f8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80146f8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8014708 <vPortEnableVFP+0x10>
 80146fc:	6801      	ldr	r1, [r0, #0]
 80146fe:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8014702:	6001      	str	r1, [r0, #0]
 8014704:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014706:	bf00      	nop
 8014708:	e000ed88 	.word	0xe000ed88

0801470c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801470c:	b480      	push	{r7}
 801470e:	b085      	sub	sp, #20
 8014710:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8014712:	f3ef 8305 	mrs	r3, IPSR
 8014716:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	2b0f      	cmp	r3, #15
 801471c:	d917      	bls.n	801474e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801471e:	4a1a      	ldr	r2, [pc, #104]	@ (8014788 <vPortValidateInterruptPriority+0x7c>)
 8014720:	68fb      	ldr	r3, [r7, #12]
 8014722:	4413      	add	r3, r2
 8014724:	781b      	ldrb	r3, [r3, #0]
 8014726:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014728:	4b18      	ldr	r3, [pc, #96]	@ (801478c <vPortValidateInterruptPriority+0x80>)
 801472a:	781b      	ldrb	r3, [r3, #0]
 801472c:	7afa      	ldrb	r2, [r7, #11]
 801472e:	429a      	cmp	r2, r3
 8014730:	d20d      	bcs.n	801474e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8014732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014736:	b672      	cpsid	i
 8014738:	f383 8811 	msr	BASEPRI, r3
 801473c:	f3bf 8f6f 	isb	sy
 8014740:	f3bf 8f4f 	dsb	sy
 8014744:	b662      	cpsie	i
 8014746:	607b      	str	r3, [r7, #4]
}
 8014748:	bf00      	nop
 801474a:	bf00      	nop
 801474c:	e7fd      	b.n	801474a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801474e:	4b10      	ldr	r3, [pc, #64]	@ (8014790 <vPortValidateInterruptPriority+0x84>)
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8014756:	4b0f      	ldr	r3, [pc, #60]	@ (8014794 <vPortValidateInterruptPriority+0x88>)
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	429a      	cmp	r2, r3
 801475c:	d90d      	bls.n	801477a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801475e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014762:	b672      	cpsid	i
 8014764:	f383 8811 	msr	BASEPRI, r3
 8014768:	f3bf 8f6f 	isb	sy
 801476c:	f3bf 8f4f 	dsb	sy
 8014770:	b662      	cpsie	i
 8014772:	603b      	str	r3, [r7, #0]
}
 8014774:	bf00      	nop
 8014776:	bf00      	nop
 8014778:	e7fd      	b.n	8014776 <vPortValidateInterruptPriority+0x6a>
	}
 801477a:	bf00      	nop
 801477c:	3714      	adds	r7, #20
 801477e:	46bd      	mov	sp, r7
 8014780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014784:	4770      	bx	lr
 8014786:	bf00      	nop
 8014788:	e000e3f0 	.word	0xe000e3f0
 801478c:	2000c278 	.word	0x2000c278
 8014790:	e000ed0c 	.word	0xe000ed0c
 8014794:	2000c27c 	.word	0x2000c27c

08014798 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014798:	b580      	push	{r7, lr}
 801479a:	b08a      	sub	sp, #40	@ 0x28
 801479c:	af00      	add	r7, sp, #0
 801479e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80147a0:	2300      	movs	r3, #0
 80147a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80147a4:	f7fe fb5c 	bl	8012e60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80147a8:	4b5d      	ldr	r3, [pc, #372]	@ (8014920 <pvPortMalloc+0x188>)
 80147aa:	681b      	ldr	r3, [r3, #0]
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d101      	bne.n	80147b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80147b0:	f000 f920 	bl	80149f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80147b4:	4b5b      	ldr	r3, [pc, #364]	@ (8014924 <pvPortMalloc+0x18c>)
 80147b6:	681a      	ldr	r2, [r3, #0]
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	4013      	ands	r3, r2
 80147bc:	2b00      	cmp	r3, #0
 80147be:	f040 8094 	bne.w	80148ea <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d020      	beq.n	801480a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80147c8:	2208      	movs	r2, #8
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	4413      	add	r3, r2
 80147ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	f003 0307 	and.w	r3, r3, #7
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d017      	beq.n	801480a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	f023 0307 	bic.w	r3, r3, #7
 80147e0:	3308      	adds	r3, #8
 80147e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	f003 0307 	and.w	r3, r3, #7
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	d00d      	beq.n	801480a <pvPortMalloc+0x72>
	__asm volatile
 80147ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147f2:	b672      	cpsid	i
 80147f4:	f383 8811 	msr	BASEPRI, r3
 80147f8:	f3bf 8f6f 	isb	sy
 80147fc:	f3bf 8f4f 	dsb	sy
 8014800:	b662      	cpsie	i
 8014802:	617b      	str	r3, [r7, #20]
}
 8014804:	bf00      	nop
 8014806:	bf00      	nop
 8014808:	e7fd      	b.n	8014806 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	2b00      	cmp	r3, #0
 801480e:	d06c      	beq.n	80148ea <pvPortMalloc+0x152>
 8014810:	4b45      	ldr	r3, [pc, #276]	@ (8014928 <pvPortMalloc+0x190>)
 8014812:	681b      	ldr	r3, [r3, #0]
 8014814:	687a      	ldr	r2, [r7, #4]
 8014816:	429a      	cmp	r2, r3
 8014818:	d867      	bhi.n	80148ea <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801481a:	4b44      	ldr	r3, [pc, #272]	@ (801492c <pvPortMalloc+0x194>)
 801481c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801481e:	4b43      	ldr	r3, [pc, #268]	@ (801492c <pvPortMalloc+0x194>)
 8014820:	681b      	ldr	r3, [r3, #0]
 8014822:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014824:	e004      	b.n	8014830 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8014826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014828:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801482a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801482c:	681b      	ldr	r3, [r3, #0]
 801482e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014832:	685b      	ldr	r3, [r3, #4]
 8014834:	687a      	ldr	r2, [r7, #4]
 8014836:	429a      	cmp	r2, r3
 8014838:	d903      	bls.n	8014842 <pvPortMalloc+0xaa>
 801483a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801483c:	681b      	ldr	r3, [r3, #0]
 801483e:	2b00      	cmp	r3, #0
 8014840:	d1f1      	bne.n	8014826 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014842:	4b37      	ldr	r3, [pc, #220]	@ (8014920 <pvPortMalloc+0x188>)
 8014844:	681b      	ldr	r3, [r3, #0]
 8014846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014848:	429a      	cmp	r2, r3
 801484a:	d04e      	beq.n	80148ea <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801484c:	6a3b      	ldr	r3, [r7, #32]
 801484e:	681b      	ldr	r3, [r3, #0]
 8014850:	2208      	movs	r2, #8
 8014852:	4413      	add	r3, r2
 8014854:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014858:	681a      	ldr	r2, [r3, #0]
 801485a:	6a3b      	ldr	r3, [r7, #32]
 801485c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801485e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014860:	685a      	ldr	r2, [r3, #4]
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	1ad2      	subs	r2, r2, r3
 8014866:	2308      	movs	r3, #8
 8014868:	005b      	lsls	r3, r3, #1
 801486a:	429a      	cmp	r2, r3
 801486c:	d922      	bls.n	80148b4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801486e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	4413      	add	r3, r2
 8014874:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014876:	69bb      	ldr	r3, [r7, #24]
 8014878:	f003 0307 	and.w	r3, r3, #7
 801487c:	2b00      	cmp	r3, #0
 801487e:	d00d      	beq.n	801489c <pvPortMalloc+0x104>
	__asm volatile
 8014880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014884:	b672      	cpsid	i
 8014886:	f383 8811 	msr	BASEPRI, r3
 801488a:	f3bf 8f6f 	isb	sy
 801488e:	f3bf 8f4f 	dsb	sy
 8014892:	b662      	cpsie	i
 8014894:	613b      	str	r3, [r7, #16]
}
 8014896:	bf00      	nop
 8014898:	bf00      	nop
 801489a:	e7fd      	b.n	8014898 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801489e:	685a      	ldr	r2, [r3, #4]
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	1ad2      	subs	r2, r2, r3
 80148a4:	69bb      	ldr	r3, [r7, #24]
 80148a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80148a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148aa:	687a      	ldr	r2, [r7, #4]
 80148ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80148ae:	69b8      	ldr	r0, [r7, #24]
 80148b0:	f000 f902 	bl	8014ab8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80148b4:	4b1c      	ldr	r3, [pc, #112]	@ (8014928 <pvPortMalloc+0x190>)
 80148b6:	681a      	ldr	r2, [r3, #0]
 80148b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148ba:	685b      	ldr	r3, [r3, #4]
 80148bc:	1ad3      	subs	r3, r2, r3
 80148be:	4a1a      	ldr	r2, [pc, #104]	@ (8014928 <pvPortMalloc+0x190>)
 80148c0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80148c2:	4b19      	ldr	r3, [pc, #100]	@ (8014928 <pvPortMalloc+0x190>)
 80148c4:	681a      	ldr	r2, [r3, #0]
 80148c6:	4b1a      	ldr	r3, [pc, #104]	@ (8014930 <pvPortMalloc+0x198>)
 80148c8:	681b      	ldr	r3, [r3, #0]
 80148ca:	429a      	cmp	r2, r3
 80148cc:	d203      	bcs.n	80148d6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80148ce:	4b16      	ldr	r3, [pc, #88]	@ (8014928 <pvPortMalloc+0x190>)
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	4a17      	ldr	r2, [pc, #92]	@ (8014930 <pvPortMalloc+0x198>)
 80148d4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80148d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148d8:	685a      	ldr	r2, [r3, #4]
 80148da:	4b12      	ldr	r3, [pc, #72]	@ (8014924 <pvPortMalloc+0x18c>)
 80148dc:	681b      	ldr	r3, [r3, #0]
 80148de:	431a      	orrs	r2, r3
 80148e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148e2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80148e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148e6:	2200      	movs	r2, #0
 80148e8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80148ea:	f7fe fac7 	bl	8012e7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80148ee:	69fb      	ldr	r3, [r7, #28]
 80148f0:	f003 0307 	and.w	r3, r3, #7
 80148f4:	2b00      	cmp	r3, #0
 80148f6:	d00d      	beq.n	8014914 <pvPortMalloc+0x17c>
	__asm volatile
 80148f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148fc:	b672      	cpsid	i
 80148fe:	f383 8811 	msr	BASEPRI, r3
 8014902:	f3bf 8f6f 	isb	sy
 8014906:	f3bf 8f4f 	dsb	sy
 801490a:	b662      	cpsie	i
 801490c:	60fb      	str	r3, [r7, #12]
}
 801490e:	bf00      	nop
 8014910:	bf00      	nop
 8014912:	e7fd      	b.n	8014910 <pvPortMalloc+0x178>
	return pvReturn;
 8014914:	69fb      	ldr	r3, [r7, #28]
}
 8014916:	4618      	mov	r0, r3
 8014918:	3728      	adds	r7, #40	@ 0x28
 801491a:	46bd      	mov	sp, r7
 801491c:	bd80      	pop	{r7, pc}
 801491e:	bf00      	nop
 8014920:	20018a88 	.word	0x20018a88
 8014924:	20018a94 	.word	0x20018a94
 8014928:	20018a8c 	.word	0x20018a8c
 801492c:	20018a80 	.word	0x20018a80
 8014930:	20018a90 	.word	0x20018a90

08014934 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014934:	b580      	push	{r7, lr}
 8014936:	b086      	sub	sp, #24
 8014938:	af00      	add	r7, sp, #0
 801493a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	2b00      	cmp	r3, #0
 8014944:	d04e      	beq.n	80149e4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014946:	2308      	movs	r3, #8
 8014948:	425b      	negs	r3, r3
 801494a:	697a      	ldr	r2, [r7, #20]
 801494c:	4413      	add	r3, r2
 801494e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014950:	697b      	ldr	r3, [r7, #20]
 8014952:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014954:	693b      	ldr	r3, [r7, #16]
 8014956:	685a      	ldr	r2, [r3, #4]
 8014958:	4b24      	ldr	r3, [pc, #144]	@ (80149ec <vPortFree+0xb8>)
 801495a:	681b      	ldr	r3, [r3, #0]
 801495c:	4013      	ands	r3, r2
 801495e:	2b00      	cmp	r3, #0
 8014960:	d10d      	bne.n	801497e <vPortFree+0x4a>
	__asm volatile
 8014962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014966:	b672      	cpsid	i
 8014968:	f383 8811 	msr	BASEPRI, r3
 801496c:	f3bf 8f6f 	isb	sy
 8014970:	f3bf 8f4f 	dsb	sy
 8014974:	b662      	cpsie	i
 8014976:	60fb      	str	r3, [r7, #12]
}
 8014978:	bf00      	nop
 801497a:	bf00      	nop
 801497c:	e7fd      	b.n	801497a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801497e:	693b      	ldr	r3, [r7, #16]
 8014980:	681b      	ldr	r3, [r3, #0]
 8014982:	2b00      	cmp	r3, #0
 8014984:	d00d      	beq.n	80149a2 <vPortFree+0x6e>
	__asm volatile
 8014986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801498a:	b672      	cpsid	i
 801498c:	f383 8811 	msr	BASEPRI, r3
 8014990:	f3bf 8f6f 	isb	sy
 8014994:	f3bf 8f4f 	dsb	sy
 8014998:	b662      	cpsie	i
 801499a:	60bb      	str	r3, [r7, #8]
}
 801499c:	bf00      	nop
 801499e:	bf00      	nop
 80149a0:	e7fd      	b.n	801499e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80149a2:	693b      	ldr	r3, [r7, #16]
 80149a4:	685a      	ldr	r2, [r3, #4]
 80149a6:	4b11      	ldr	r3, [pc, #68]	@ (80149ec <vPortFree+0xb8>)
 80149a8:	681b      	ldr	r3, [r3, #0]
 80149aa:	4013      	ands	r3, r2
 80149ac:	2b00      	cmp	r3, #0
 80149ae:	d019      	beq.n	80149e4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80149b0:	693b      	ldr	r3, [r7, #16]
 80149b2:	681b      	ldr	r3, [r3, #0]
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d115      	bne.n	80149e4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80149b8:	693b      	ldr	r3, [r7, #16]
 80149ba:	685a      	ldr	r2, [r3, #4]
 80149bc:	4b0b      	ldr	r3, [pc, #44]	@ (80149ec <vPortFree+0xb8>)
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	43db      	mvns	r3, r3
 80149c2:	401a      	ands	r2, r3
 80149c4:	693b      	ldr	r3, [r7, #16]
 80149c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80149c8:	f7fe fa4a 	bl	8012e60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80149cc:	693b      	ldr	r3, [r7, #16]
 80149ce:	685a      	ldr	r2, [r3, #4]
 80149d0:	4b07      	ldr	r3, [pc, #28]	@ (80149f0 <vPortFree+0xbc>)
 80149d2:	681b      	ldr	r3, [r3, #0]
 80149d4:	4413      	add	r3, r2
 80149d6:	4a06      	ldr	r2, [pc, #24]	@ (80149f0 <vPortFree+0xbc>)
 80149d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80149da:	6938      	ldr	r0, [r7, #16]
 80149dc:	f000 f86c 	bl	8014ab8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80149e0:	f7fe fa4c 	bl	8012e7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80149e4:	bf00      	nop
 80149e6:	3718      	adds	r7, #24
 80149e8:	46bd      	mov	sp, r7
 80149ea:	bd80      	pop	{r7, pc}
 80149ec:	20018a94 	.word	0x20018a94
 80149f0:	20018a8c 	.word	0x20018a8c

080149f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80149f4:	b480      	push	{r7}
 80149f6:	b085      	sub	sp, #20
 80149f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80149fa:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 80149fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014a00:	4b27      	ldr	r3, [pc, #156]	@ (8014aa0 <prvHeapInit+0xac>)
 8014a02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014a04:	68fb      	ldr	r3, [r7, #12]
 8014a06:	f003 0307 	and.w	r3, r3, #7
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d00c      	beq.n	8014a28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014a0e:	68fb      	ldr	r3, [r7, #12]
 8014a10:	3307      	adds	r3, #7
 8014a12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	f023 0307 	bic.w	r3, r3, #7
 8014a1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014a1c:	68ba      	ldr	r2, [r7, #8]
 8014a1e:	68fb      	ldr	r3, [r7, #12]
 8014a20:	1ad3      	subs	r3, r2, r3
 8014a22:	4a1f      	ldr	r2, [pc, #124]	@ (8014aa0 <prvHeapInit+0xac>)
 8014a24:	4413      	add	r3, r2
 8014a26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014a28:	68fb      	ldr	r3, [r7, #12]
 8014a2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8014aa4 <prvHeapInit+0xb0>)
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014a32:	4b1c      	ldr	r3, [pc, #112]	@ (8014aa4 <prvHeapInit+0xb0>)
 8014a34:	2200      	movs	r2, #0
 8014a36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	68ba      	ldr	r2, [r7, #8]
 8014a3c:	4413      	add	r3, r2
 8014a3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014a40:	2208      	movs	r2, #8
 8014a42:	68fb      	ldr	r3, [r7, #12]
 8014a44:	1a9b      	subs	r3, r3, r2
 8014a46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014a48:	68fb      	ldr	r3, [r7, #12]
 8014a4a:	f023 0307 	bic.w	r3, r3, #7
 8014a4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014a50:	68fb      	ldr	r3, [r7, #12]
 8014a52:	4a15      	ldr	r2, [pc, #84]	@ (8014aa8 <prvHeapInit+0xb4>)
 8014a54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014a56:	4b14      	ldr	r3, [pc, #80]	@ (8014aa8 <prvHeapInit+0xb4>)
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014a5e:	4b12      	ldr	r3, [pc, #72]	@ (8014aa8 <prvHeapInit+0xb4>)
 8014a60:	681b      	ldr	r3, [r3, #0]
 8014a62:	2200      	movs	r2, #0
 8014a64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014a6a:	683b      	ldr	r3, [r7, #0]
 8014a6c:	68fa      	ldr	r2, [r7, #12]
 8014a6e:	1ad2      	subs	r2, r2, r3
 8014a70:	683b      	ldr	r3, [r7, #0]
 8014a72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014a74:	4b0c      	ldr	r3, [pc, #48]	@ (8014aa8 <prvHeapInit+0xb4>)
 8014a76:	681a      	ldr	r2, [r3, #0]
 8014a78:	683b      	ldr	r3, [r7, #0]
 8014a7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014a7c:	683b      	ldr	r3, [r7, #0]
 8014a7e:	685b      	ldr	r3, [r3, #4]
 8014a80:	4a0a      	ldr	r2, [pc, #40]	@ (8014aac <prvHeapInit+0xb8>)
 8014a82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014a84:	683b      	ldr	r3, [r7, #0]
 8014a86:	685b      	ldr	r3, [r3, #4]
 8014a88:	4a09      	ldr	r2, [pc, #36]	@ (8014ab0 <prvHeapInit+0xbc>)
 8014a8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014a8c:	4b09      	ldr	r3, [pc, #36]	@ (8014ab4 <prvHeapInit+0xc0>)
 8014a8e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8014a92:	601a      	str	r2, [r3, #0]
}
 8014a94:	bf00      	nop
 8014a96:	3714      	adds	r7, #20
 8014a98:	46bd      	mov	sp, r7
 8014a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a9e:	4770      	bx	lr
 8014aa0:	2000c280 	.word	0x2000c280
 8014aa4:	20018a80 	.word	0x20018a80
 8014aa8:	20018a88 	.word	0x20018a88
 8014aac:	20018a90 	.word	0x20018a90
 8014ab0:	20018a8c 	.word	0x20018a8c
 8014ab4:	20018a94 	.word	0x20018a94

08014ab8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014ab8:	b480      	push	{r7}
 8014aba:	b085      	sub	sp, #20
 8014abc:	af00      	add	r7, sp, #0
 8014abe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014ac0:	4b28      	ldr	r3, [pc, #160]	@ (8014b64 <prvInsertBlockIntoFreeList+0xac>)
 8014ac2:	60fb      	str	r3, [r7, #12]
 8014ac4:	e002      	b.n	8014acc <prvInsertBlockIntoFreeList+0x14>
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	681b      	ldr	r3, [r3, #0]
 8014aca:	60fb      	str	r3, [r7, #12]
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	681b      	ldr	r3, [r3, #0]
 8014ad0:	687a      	ldr	r2, [r7, #4]
 8014ad2:	429a      	cmp	r2, r3
 8014ad4:	d8f7      	bhi.n	8014ac6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014ad6:	68fb      	ldr	r3, [r7, #12]
 8014ad8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014ada:	68fb      	ldr	r3, [r7, #12]
 8014adc:	685b      	ldr	r3, [r3, #4]
 8014ade:	68ba      	ldr	r2, [r7, #8]
 8014ae0:	4413      	add	r3, r2
 8014ae2:	687a      	ldr	r2, [r7, #4]
 8014ae4:	429a      	cmp	r2, r3
 8014ae6:	d108      	bne.n	8014afa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014ae8:	68fb      	ldr	r3, [r7, #12]
 8014aea:	685a      	ldr	r2, [r3, #4]
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	685b      	ldr	r3, [r3, #4]
 8014af0:	441a      	add	r2, r3
 8014af2:	68fb      	ldr	r3, [r7, #12]
 8014af4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014af6:	68fb      	ldr	r3, [r7, #12]
 8014af8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	685b      	ldr	r3, [r3, #4]
 8014b02:	68ba      	ldr	r2, [r7, #8]
 8014b04:	441a      	add	r2, r3
 8014b06:	68fb      	ldr	r3, [r7, #12]
 8014b08:	681b      	ldr	r3, [r3, #0]
 8014b0a:	429a      	cmp	r2, r3
 8014b0c:	d118      	bne.n	8014b40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014b0e:	68fb      	ldr	r3, [r7, #12]
 8014b10:	681a      	ldr	r2, [r3, #0]
 8014b12:	4b15      	ldr	r3, [pc, #84]	@ (8014b68 <prvInsertBlockIntoFreeList+0xb0>)
 8014b14:	681b      	ldr	r3, [r3, #0]
 8014b16:	429a      	cmp	r2, r3
 8014b18:	d00d      	beq.n	8014b36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	685a      	ldr	r2, [r3, #4]
 8014b1e:	68fb      	ldr	r3, [r7, #12]
 8014b20:	681b      	ldr	r3, [r3, #0]
 8014b22:	685b      	ldr	r3, [r3, #4]
 8014b24:	441a      	add	r2, r3
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	681b      	ldr	r3, [r3, #0]
 8014b2e:	681a      	ldr	r2, [r3, #0]
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	601a      	str	r2, [r3, #0]
 8014b34:	e008      	b.n	8014b48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014b36:	4b0c      	ldr	r3, [pc, #48]	@ (8014b68 <prvInsertBlockIntoFreeList+0xb0>)
 8014b38:	681a      	ldr	r2, [r3, #0]
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	601a      	str	r2, [r3, #0]
 8014b3e:	e003      	b.n	8014b48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	681a      	ldr	r2, [r3, #0]
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014b48:	68fa      	ldr	r2, [r7, #12]
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	429a      	cmp	r2, r3
 8014b4e:	d002      	beq.n	8014b56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	687a      	ldr	r2, [r7, #4]
 8014b54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014b56:	bf00      	nop
 8014b58:	3714      	adds	r7, #20
 8014b5a:	46bd      	mov	sp, r7
 8014b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b60:	4770      	bx	lr
 8014b62:	bf00      	nop
 8014b64:	20018a80 	.word	0x20018a80
 8014b68:	20018a88 	.word	0x20018a88

08014b6c <sbrk_aligned>:
 8014b6c:	b570      	push	{r4, r5, r6, lr}
 8014b6e:	4e0f      	ldr	r6, [pc, #60]	@ (8014bac <sbrk_aligned+0x40>)
 8014b70:	460c      	mov	r4, r1
 8014b72:	6831      	ldr	r1, [r6, #0]
 8014b74:	4605      	mov	r5, r0
 8014b76:	b911      	cbnz	r1, 8014b7e <sbrk_aligned+0x12>
 8014b78:	f000 f942 	bl	8014e00 <_sbrk_r>
 8014b7c:	6030      	str	r0, [r6, #0]
 8014b7e:	4621      	mov	r1, r4
 8014b80:	4628      	mov	r0, r5
 8014b82:	f000 f93d 	bl	8014e00 <_sbrk_r>
 8014b86:	1c43      	adds	r3, r0, #1
 8014b88:	d103      	bne.n	8014b92 <sbrk_aligned+0x26>
 8014b8a:	f04f 34ff 	mov.w	r4, #4294967295
 8014b8e:	4620      	mov	r0, r4
 8014b90:	bd70      	pop	{r4, r5, r6, pc}
 8014b92:	1cc4      	adds	r4, r0, #3
 8014b94:	f024 0403 	bic.w	r4, r4, #3
 8014b98:	42a0      	cmp	r0, r4
 8014b9a:	d0f8      	beq.n	8014b8e <sbrk_aligned+0x22>
 8014b9c:	1a21      	subs	r1, r4, r0
 8014b9e:	4628      	mov	r0, r5
 8014ba0:	f000 f92e 	bl	8014e00 <_sbrk_r>
 8014ba4:	3001      	adds	r0, #1
 8014ba6:	d1f2      	bne.n	8014b8e <sbrk_aligned+0x22>
 8014ba8:	e7ef      	b.n	8014b8a <sbrk_aligned+0x1e>
 8014baa:	bf00      	nop
 8014bac:	20018a98 	.word	0x20018a98

08014bb0 <_malloc_r>:
 8014bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014bb4:	1ccd      	adds	r5, r1, #3
 8014bb6:	f025 0503 	bic.w	r5, r5, #3
 8014bba:	3508      	adds	r5, #8
 8014bbc:	2d0c      	cmp	r5, #12
 8014bbe:	bf38      	it	cc
 8014bc0:	250c      	movcc	r5, #12
 8014bc2:	2d00      	cmp	r5, #0
 8014bc4:	4606      	mov	r6, r0
 8014bc6:	db01      	blt.n	8014bcc <_malloc_r+0x1c>
 8014bc8:	42a9      	cmp	r1, r5
 8014bca:	d904      	bls.n	8014bd6 <_malloc_r+0x26>
 8014bcc:	230c      	movs	r3, #12
 8014bce:	6033      	str	r3, [r6, #0]
 8014bd0:	2000      	movs	r0, #0
 8014bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014bd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014cac <_malloc_r+0xfc>
 8014bda:	f000 f869 	bl	8014cb0 <__malloc_lock>
 8014bde:	f8d8 3000 	ldr.w	r3, [r8]
 8014be2:	461c      	mov	r4, r3
 8014be4:	bb44      	cbnz	r4, 8014c38 <_malloc_r+0x88>
 8014be6:	4629      	mov	r1, r5
 8014be8:	4630      	mov	r0, r6
 8014bea:	f7ff ffbf 	bl	8014b6c <sbrk_aligned>
 8014bee:	1c43      	adds	r3, r0, #1
 8014bf0:	4604      	mov	r4, r0
 8014bf2:	d158      	bne.n	8014ca6 <_malloc_r+0xf6>
 8014bf4:	f8d8 4000 	ldr.w	r4, [r8]
 8014bf8:	4627      	mov	r7, r4
 8014bfa:	2f00      	cmp	r7, #0
 8014bfc:	d143      	bne.n	8014c86 <_malloc_r+0xd6>
 8014bfe:	2c00      	cmp	r4, #0
 8014c00:	d04b      	beq.n	8014c9a <_malloc_r+0xea>
 8014c02:	6823      	ldr	r3, [r4, #0]
 8014c04:	4639      	mov	r1, r7
 8014c06:	4630      	mov	r0, r6
 8014c08:	eb04 0903 	add.w	r9, r4, r3
 8014c0c:	f000 f8f8 	bl	8014e00 <_sbrk_r>
 8014c10:	4581      	cmp	r9, r0
 8014c12:	d142      	bne.n	8014c9a <_malloc_r+0xea>
 8014c14:	6821      	ldr	r1, [r4, #0]
 8014c16:	1a6d      	subs	r5, r5, r1
 8014c18:	4629      	mov	r1, r5
 8014c1a:	4630      	mov	r0, r6
 8014c1c:	f7ff ffa6 	bl	8014b6c <sbrk_aligned>
 8014c20:	3001      	adds	r0, #1
 8014c22:	d03a      	beq.n	8014c9a <_malloc_r+0xea>
 8014c24:	6823      	ldr	r3, [r4, #0]
 8014c26:	442b      	add	r3, r5
 8014c28:	6023      	str	r3, [r4, #0]
 8014c2a:	f8d8 3000 	ldr.w	r3, [r8]
 8014c2e:	685a      	ldr	r2, [r3, #4]
 8014c30:	bb62      	cbnz	r2, 8014c8c <_malloc_r+0xdc>
 8014c32:	f8c8 7000 	str.w	r7, [r8]
 8014c36:	e00f      	b.n	8014c58 <_malloc_r+0xa8>
 8014c38:	6822      	ldr	r2, [r4, #0]
 8014c3a:	1b52      	subs	r2, r2, r5
 8014c3c:	d420      	bmi.n	8014c80 <_malloc_r+0xd0>
 8014c3e:	2a0b      	cmp	r2, #11
 8014c40:	d917      	bls.n	8014c72 <_malloc_r+0xc2>
 8014c42:	1961      	adds	r1, r4, r5
 8014c44:	42a3      	cmp	r3, r4
 8014c46:	6025      	str	r5, [r4, #0]
 8014c48:	bf18      	it	ne
 8014c4a:	6059      	strne	r1, [r3, #4]
 8014c4c:	6863      	ldr	r3, [r4, #4]
 8014c4e:	bf08      	it	eq
 8014c50:	f8c8 1000 	streq.w	r1, [r8]
 8014c54:	5162      	str	r2, [r4, r5]
 8014c56:	604b      	str	r3, [r1, #4]
 8014c58:	4630      	mov	r0, r6
 8014c5a:	f000 f82f 	bl	8014cbc <__malloc_unlock>
 8014c5e:	f104 000b 	add.w	r0, r4, #11
 8014c62:	1d23      	adds	r3, r4, #4
 8014c64:	f020 0007 	bic.w	r0, r0, #7
 8014c68:	1ac2      	subs	r2, r0, r3
 8014c6a:	bf1c      	itt	ne
 8014c6c:	1a1b      	subne	r3, r3, r0
 8014c6e:	50a3      	strne	r3, [r4, r2]
 8014c70:	e7af      	b.n	8014bd2 <_malloc_r+0x22>
 8014c72:	6862      	ldr	r2, [r4, #4]
 8014c74:	42a3      	cmp	r3, r4
 8014c76:	bf0c      	ite	eq
 8014c78:	f8c8 2000 	streq.w	r2, [r8]
 8014c7c:	605a      	strne	r2, [r3, #4]
 8014c7e:	e7eb      	b.n	8014c58 <_malloc_r+0xa8>
 8014c80:	4623      	mov	r3, r4
 8014c82:	6864      	ldr	r4, [r4, #4]
 8014c84:	e7ae      	b.n	8014be4 <_malloc_r+0x34>
 8014c86:	463c      	mov	r4, r7
 8014c88:	687f      	ldr	r7, [r7, #4]
 8014c8a:	e7b6      	b.n	8014bfa <_malloc_r+0x4a>
 8014c8c:	461a      	mov	r2, r3
 8014c8e:	685b      	ldr	r3, [r3, #4]
 8014c90:	42a3      	cmp	r3, r4
 8014c92:	d1fb      	bne.n	8014c8c <_malloc_r+0xdc>
 8014c94:	2300      	movs	r3, #0
 8014c96:	6053      	str	r3, [r2, #4]
 8014c98:	e7de      	b.n	8014c58 <_malloc_r+0xa8>
 8014c9a:	230c      	movs	r3, #12
 8014c9c:	6033      	str	r3, [r6, #0]
 8014c9e:	4630      	mov	r0, r6
 8014ca0:	f000 f80c 	bl	8014cbc <__malloc_unlock>
 8014ca4:	e794      	b.n	8014bd0 <_malloc_r+0x20>
 8014ca6:	6005      	str	r5, [r0, #0]
 8014ca8:	e7d6      	b.n	8014c58 <_malloc_r+0xa8>
 8014caa:	bf00      	nop
 8014cac:	20018a9c 	.word	0x20018a9c

08014cb0 <__malloc_lock>:
 8014cb0:	4801      	ldr	r0, [pc, #4]	@ (8014cb8 <__malloc_lock+0x8>)
 8014cb2:	f7ee ba5a 	b.w	800316a <__retarget_lock_acquire_recursive>
 8014cb6:	bf00      	nop
 8014cb8:	2000ae48 	.word	0x2000ae48

08014cbc <__malloc_unlock>:
 8014cbc:	4801      	ldr	r0, [pc, #4]	@ (8014cc4 <__malloc_unlock+0x8>)
 8014cbe:	f7ee ba69 	b.w	8003194 <__retarget_lock_release_recursive>
 8014cc2:	bf00      	nop
 8014cc4:	2000ae48 	.word	0x2000ae48

08014cc8 <sniprintf>:
 8014cc8:	b40c      	push	{r2, r3}
 8014cca:	b530      	push	{r4, r5, lr}
 8014ccc:	4b18      	ldr	r3, [pc, #96]	@ (8014d30 <sniprintf+0x68>)
 8014cce:	1e0c      	subs	r4, r1, #0
 8014cd0:	681d      	ldr	r5, [r3, #0]
 8014cd2:	b09d      	sub	sp, #116	@ 0x74
 8014cd4:	da08      	bge.n	8014ce8 <sniprintf+0x20>
 8014cd6:	238b      	movs	r3, #139	@ 0x8b
 8014cd8:	602b      	str	r3, [r5, #0]
 8014cda:	f04f 30ff 	mov.w	r0, #4294967295
 8014cde:	b01d      	add	sp, #116	@ 0x74
 8014ce0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014ce4:	b002      	add	sp, #8
 8014ce6:	4770      	bx	lr
 8014ce8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014cec:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014cf0:	f04f 0300 	mov.w	r3, #0
 8014cf4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8014cf6:	bf14      	ite	ne
 8014cf8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014cfc:	4623      	moveq	r3, r4
 8014cfe:	9304      	str	r3, [sp, #16]
 8014d00:	9307      	str	r3, [sp, #28]
 8014d02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014d06:	9002      	str	r0, [sp, #8]
 8014d08:	9006      	str	r0, [sp, #24]
 8014d0a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014d0e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014d10:	ab21      	add	r3, sp, #132	@ 0x84
 8014d12:	a902      	add	r1, sp, #8
 8014d14:	4628      	mov	r0, r5
 8014d16:	9301      	str	r3, [sp, #4]
 8014d18:	f000 f960 	bl	8014fdc <_svfiprintf_r>
 8014d1c:	1c43      	adds	r3, r0, #1
 8014d1e:	bfbc      	itt	lt
 8014d20:	238b      	movlt	r3, #139	@ 0x8b
 8014d22:	602b      	strlt	r3, [r5, #0]
 8014d24:	2c00      	cmp	r4, #0
 8014d26:	d0da      	beq.n	8014cde <sniprintf+0x16>
 8014d28:	9b02      	ldr	r3, [sp, #8]
 8014d2a:	2200      	movs	r2, #0
 8014d2c:	701a      	strb	r2, [r3, #0]
 8014d2e:	e7d6      	b.n	8014cde <sniprintf+0x16>
 8014d30:	20000060 	.word	0x20000060

08014d34 <memset>:
 8014d34:	4402      	add	r2, r0
 8014d36:	4603      	mov	r3, r0
 8014d38:	4293      	cmp	r3, r2
 8014d3a:	d100      	bne.n	8014d3e <memset+0xa>
 8014d3c:	4770      	bx	lr
 8014d3e:	f803 1b01 	strb.w	r1, [r3], #1
 8014d42:	e7f9      	b.n	8014d38 <memset+0x4>

08014d44 <_reclaim_reent>:
 8014d44:	4b2d      	ldr	r3, [pc, #180]	@ (8014dfc <_reclaim_reent+0xb8>)
 8014d46:	681b      	ldr	r3, [r3, #0]
 8014d48:	4283      	cmp	r3, r0
 8014d4a:	b570      	push	{r4, r5, r6, lr}
 8014d4c:	4604      	mov	r4, r0
 8014d4e:	d053      	beq.n	8014df8 <_reclaim_reent+0xb4>
 8014d50:	69c3      	ldr	r3, [r0, #28]
 8014d52:	b31b      	cbz	r3, 8014d9c <_reclaim_reent+0x58>
 8014d54:	68db      	ldr	r3, [r3, #12]
 8014d56:	b163      	cbz	r3, 8014d72 <_reclaim_reent+0x2e>
 8014d58:	2500      	movs	r5, #0
 8014d5a:	69e3      	ldr	r3, [r4, #28]
 8014d5c:	68db      	ldr	r3, [r3, #12]
 8014d5e:	5959      	ldr	r1, [r3, r5]
 8014d60:	b9b1      	cbnz	r1, 8014d90 <_reclaim_reent+0x4c>
 8014d62:	3504      	adds	r5, #4
 8014d64:	2d80      	cmp	r5, #128	@ 0x80
 8014d66:	d1f8      	bne.n	8014d5a <_reclaim_reent+0x16>
 8014d68:	69e3      	ldr	r3, [r4, #28]
 8014d6a:	4620      	mov	r0, r4
 8014d6c:	68d9      	ldr	r1, [r3, #12]
 8014d6e:	f000 f88f 	bl	8014e90 <_free_r>
 8014d72:	69e3      	ldr	r3, [r4, #28]
 8014d74:	6819      	ldr	r1, [r3, #0]
 8014d76:	b111      	cbz	r1, 8014d7e <_reclaim_reent+0x3a>
 8014d78:	4620      	mov	r0, r4
 8014d7a:	f000 f889 	bl	8014e90 <_free_r>
 8014d7e:	69e3      	ldr	r3, [r4, #28]
 8014d80:	689d      	ldr	r5, [r3, #8]
 8014d82:	b15d      	cbz	r5, 8014d9c <_reclaim_reent+0x58>
 8014d84:	4629      	mov	r1, r5
 8014d86:	4620      	mov	r0, r4
 8014d88:	682d      	ldr	r5, [r5, #0]
 8014d8a:	f000 f881 	bl	8014e90 <_free_r>
 8014d8e:	e7f8      	b.n	8014d82 <_reclaim_reent+0x3e>
 8014d90:	680e      	ldr	r6, [r1, #0]
 8014d92:	4620      	mov	r0, r4
 8014d94:	f000 f87c 	bl	8014e90 <_free_r>
 8014d98:	4631      	mov	r1, r6
 8014d9a:	e7e1      	b.n	8014d60 <_reclaim_reent+0x1c>
 8014d9c:	6961      	ldr	r1, [r4, #20]
 8014d9e:	b111      	cbz	r1, 8014da6 <_reclaim_reent+0x62>
 8014da0:	4620      	mov	r0, r4
 8014da2:	f000 f875 	bl	8014e90 <_free_r>
 8014da6:	69e1      	ldr	r1, [r4, #28]
 8014da8:	b111      	cbz	r1, 8014db0 <_reclaim_reent+0x6c>
 8014daa:	4620      	mov	r0, r4
 8014dac:	f000 f870 	bl	8014e90 <_free_r>
 8014db0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014db2:	b111      	cbz	r1, 8014dba <_reclaim_reent+0x76>
 8014db4:	4620      	mov	r0, r4
 8014db6:	f000 f86b 	bl	8014e90 <_free_r>
 8014dba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014dbc:	b111      	cbz	r1, 8014dc4 <_reclaim_reent+0x80>
 8014dbe:	4620      	mov	r0, r4
 8014dc0:	f000 f866 	bl	8014e90 <_free_r>
 8014dc4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8014dc6:	b111      	cbz	r1, 8014dce <_reclaim_reent+0x8a>
 8014dc8:	4620      	mov	r0, r4
 8014dca:	f000 f861 	bl	8014e90 <_free_r>
 8014dce:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014dd0:	b111      	cbz	r1, 8014dd8 <_reclaim_reent+0x94>
 8014dd2:	4620      	mov	r0, r4
 8014dd4:	f000 f85c 	bl	8014e90 <_free_r>
 8014dd8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8014dda:	b111      	cbz	r1, 8014de2 <_reclaim_reent+0x9e>
 8014ddc:	4620      	mov	r0, r4
 8014dde:	f000 f857 	bl	8014e90 <_free_r>
 8014de2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014de4:	b111      	cbz	r1, 8014dec <_reclaim_reent+0xa8>
 8014de6:	4620      	mov	r0, r4
 8014de8:	f000 f852 	bl	8014e90 <_free_r>
 8014dec:	6a23      	ldr	r3, [r4, #32]
 8014dee:	b11b      	cbz	r3, 8014df8 <_reclaim_reent+0xb4>
 8014df0:	4620      	mov	r0, r4
 8014df2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014df6:	4718      	bx	r3
 8014df8:	bd70      	pop	{r4, r5, r6, pc}
 8014dfa:	bf00      	nop
 8014dfc:	20000060 	.word	0x20000060

08014e00 <_sbrk_r>:
 8014e00:	b538      	push	{r3, r4, r5, lr}
 8014e02:	4d06      	ldr	r5, [pc, #24]	@ (8014e1c <_sbrk_r+0x1c>)
 8014e04:	2300      	movs	r3, #0
 8014e06:	4604      	mov	r4, r0
 8014e08:	4608      	mov	r0, r1
 8014e0a:	602b      	str	r3, [r5, #0]
 8014e0c:	f7ee f84e 	bl	8002eac <_sbrk>
 8014e10:	1c43      	adds	r3, r0, #1
 8014e12:	d102      	bne.n	8014e1a <_sbrk_r+0x1a>
 8014e14:	682b      	ldr	r3, [r5, #0]
 8014e16:	b103      	cbz	r3, 8014e1a <_sbrk_r+0x1a>
 8014e18:	6023      	str	r3, [r4, #0]
 8014e1a:	bd38      	pop	{r3, r4, r5, pc}
 8014e1c:	20018bd8 	.word	0x20018bd8

08014e20 <__errno>:
 8014e20:	4b01      	ldr	r3, [pc, #4]	@ (8014e28 <__errno+0x8>)
 8014e22:	6818      	ldr	r0, [r3, #0]
 8014e24:	4770      	bx	lr
 8014e26:	bf00      	nop
 8014e28:	20000060 	.word	0x20000060

08014e2c <__libc_init_array>:
 8014e2c:	b570      	push	{r4, r5, r6, lr}
 8014e2e:	4d0d      	ldr	r5, [pc, #52]	@ (8014e64 <__libc_init_array+0x38>)
 8014e30:	4c0d      	ldr	r4, [pc, #52]	@ (8014e68 <__libc_init_array+0x3c>)
 8014e32:	1b64      	subs	r4, r4, r5
 8014e34:	10a4      	asrs	r4, r4, #2
 8014e36:	2600      	movs	r6, #0
 8014e38:	42a6      	cmp	r6, r4
 8014e3a:	d109      	bne.n	8014e50 <__libc_init_array+0x24>
 8014e3c:	4d0b      	ldr	r5, [pc, #44]	@ (8014e6c <__libc_init_array+0x40>)
 8014e3e:	4c0c      	ldr	r4, [pc, #48]	@ (8014e70 <__libc_init_array+0x44>)
 8014e40:	f000 fba4 	bl	801558c <_init>
 8014e44:	1b64      	subs	r4, r4, r5
 8014e46:	10a4      	asrs	r4, r4, #2
 8014e48:	2600      	movs	r6, #0
 8014e4a:	42a6      	cmp	r6, r4
 8014e4c:	d105      	bne.n	8014e5a <__libc_init_array+0x2e>
 8014e4e:	bd70      	pop	{r4, r5, r6, pc}
 8014e50:	f855 3b04 	ldr.w	r3, [r5], #4
 8014e54:	4798      	blx	r3
 8014e56:	3601      	adds	r6, #1
 8014e58:	e7ee      	b.n	8014e38 <__libc_init_array+0xc>
 8014e5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8014e5e:	4798      	blx	r3
 8014e60:	3601      	adds	r6, #1
 8014e62:	e7f2      	b.n	8014e4a <__libc_init_array+0x1e>
 8014e64:	08022690 	.word	0x08022690
 8014e68:	08022690 	.word	0x08022690
 8014e6c:	08022690 	.word	0x08022690
 8014e70:	08022694 	.word	0x08022694

08014e74 <memcpy>:
 8014e74:	440a      	add	r2, r1
 8014e76:	4291      	cmp	r1, r2
 8014e78:	f100 33ff 	add.w	r3, r0, #4294967295
 8014e7c:	d100      	bne.n	8014e80 <memcpy+0xc>
 8014e7e:	4770      	bx	lr
 8014e80:	b510      	push	{r4, lr}
 8014e82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014e86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014e8a:	4291      	cmp	r1, r2
 8014e8c:	d1f9      	bne.n	8014e82 <memcpy+0xe>
 8014e8e:	bd10      	pop	{r4, pc}

08014e90 <_free_r>:
 8014e90:	b538      	push	{r3, r4, r5, lr}
 8014e92:	4605      	mov	r5, r0
 8014e94:	2900      	cmp	r1, #0
 8014e96:	d041      	beq.n	8014f1c <_free_r+0x8c>
 8014e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014e9c:	1f0c      	subs	r4, r1, #4
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	bfb8      	it	lt
 8014ea2:	18e4      	addlt	r4, r4, r3
 8014ea4:	f7ff ff04 	bl	8014cb0 <__malloc_lock>
 8014ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8014f20 <_free_r+0x90>)
 8014eaa:	6813      	ldr	r3, [r2, #0]
 8014eac:	b933      	cbnz	r3, 8014ebc <_free_r+0x2c>
 8014eae:	6063      	str	r3, [r4, #4]
 8014eb0:	6014      	str	r4, [r2, #0]
 8014eb2:	4628      	mov	r0, r5
 8014eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014eb8:	f7ff bf00 	b.w	8014cbc <__malloc_unlock>
 8014ebc:	42a3      	cmp	r3, r4
 8014ebe:	d908      	bls.n	8014ed2 <_free_r+0x42>
 8014ec0:	6820      	ldr	r0, [r4, #0]
 8014ec2:	1821      	adds	r1, r4, r0
 8014ec4:	428b      	cmp	r3, r1
 8014ec6:	bf01      	itttt	eq
 8014ec8:	6819      	ldreq	r1, [r3, #0]
 8014eca:	685b      	ldreq	r3, [r3, #4]
 8014ecc:	1809      	addeq	r1, r1, r0
 8014ece:	6021      	streq	r1, [r4, #0]
 8014ed0:	e7ed      	b.n	8014eae <_free_r+0x1e>
 8014ed2:	461a      	mov	r2, r3
 8014ed4:	685b      	ldr	r3, [r3, #4]
 8014ed6:	b10b      	cbz	r3, 8014edc <_free_r+0x4c>
 8014ed8:	42a3      	cmp	r3, r4
 8014eda:	d9fa      	bls.n	8014ed2 <_free_r+0x42>
 8014edc:	6811      	ldr	r1, [r2, #0]
 8014ede:	1850      	adds	r0, r2, r1
 8014ee0:	42a0      	cmp	r0, r4
 8014ee2:	d10b      	bne.n	8014efc <_free_r+0x6c>
 8014ee4:	6820      	ldr	r0, [r4, #0]
 8014ee6:	4401      	add	r1, r0
 8014ee8:	1850      	adds	r0, r2, r1
 8014eea:	4283      	cmp	r3, r0
 8014eec:	6011      	str	r1, [r2, #0]
 8014eee:	d1e0      	bne.n	8014eb2 <_free_r+0x22>
 8014ef0:	6818      	ldr	r0, [r3, #0]
 8014ef2:	685b      	ldr	r3, [r3, #4]
 8014ef4:	6053      	str	r3, [r2, #4]
 8014ef6:	4408      	add	r0, r1
 8014ef8:	6010      	str	r0, [r2, #0]
 8014efa:	e7da      	b.n	8014eb2 <_free_r+0x22>
 8014efc:	d902      	bls.n	8014f04 <_free_r+0x74>
 8014efe:	230c      	movs	r3, #12
 8014f00:	602b      	str	r3, [r5, #0]
 8014f02:	e7d6      	b.n	8014eb2 <_free_r+0x22>
 8014f04:	6820      	ldr	r0, [r4, #0]
 8014f06:	1821      	adds	r1, r4, r0
 8014f08:	428b      	cmp	r3, r1
 8014f0a:	bf04      	itt	eq
 8014f0c:	6819      	ldreq	r1, [r3, #0]
 8014f0e:	685b      	ldreq	r3, [r3, #4]
 8014f10:	6063      	str	r3, [r4, #4]
 8014f12:	bf04      	itt	eq
 8014f14:	1809      	addeq	r1, r1, r0
 8014f16:	6021      	streq	r1, [r4, #0]
 8014f18:	6054      	str	r4, [r2, #4]
 8014f1a:	e7ca      	b.n	8014eb2 <_free_r+0x22>
 8014f1c:	bd38      	pop	{r3, r4, r5, pc}
 8014f1e:	bf00      	nop
 8014f20:	20018a9c 	.word	0x20018a9c

08014f24 <__ssputs_r>:
 8014f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f28:	688e      	ldr	r6, [r1, #8]
 8014f2a:	461f      	mov	r7, r3
 8014f2c:	42be      	cmp	r6, r7
 8014f2e:	680b      	ldr	r3, [r1, #0]
 8014f30:	4682      	mov	sl, r0
 8014f32:	460c      	mov	r4, r1
 8014f34:	4690      	mov	r8, r2
 8014f36:	d82d      	bhi.n	8014f94 <__ssputs_r+0x70>
 8014f38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014f3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014f40:	d026      	beq.n	8014f90 <__ssputs_r+0x6c>
 8014f42:	6965      	ldr	r5, [r4, #20]
 8014f44:	6909      	ldr	r1, [r1, #16]
 8014f46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014f4a:	eba3 0901 	sub.w	r9, r3, r1
 8014f4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014f52:	1c7b      	adds	r3, r7, #1
 8014f54:	444b      	add	r3, r9
 8014f56:	106d      	asrs	r5, r5, #1
 8014f58:	429d      	cmp	r5, r3
 8014f5a:	bf38      	it	cc
 8014f5c:	461d      	movcc	r5, r3
 8014f5e:	0553      	lsls	r3, r2, #21
 8014f60:	d527      	bpl.n	8014fb2 <__ssputs_r+0x8e>
 8014f62:	4629      	mov	r1, r5
 8014f64:	f7ff fe24 	bl	8014bb0 <_malloc_r>
 8014f68:	4606      	mov	r6, r0
 8014f6a:	b360      	cbz	r0, 8014fc6 <__ssputs_r+0xa2>
 8014f6c:	6921      	ldr	r1, [r4, #16]
 8014f6e:	464a      	mov	r2, r9
 8014f70:	f7ff ff80 	bl	8014e74 <memcpy>
 8014f74:	89a3      	ldrh	r3, [r4, #12]
 8014f76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014f7e:	81a3      	strh	r3, [r4, #12]
 8014f80:	6126      	str	r6, [r4, #16]
 8014f82:	6165      	str	r5, [r4, #20]
 8014f84:	444e      	add	r6, r9
 8014f86:	eba5 0509 	sub.w	r5, r5, r9
 8014f8a:	6026      	str	r6, [r4, #0]
 8014f8c:	60a5      	str	r5, [r4, #8]
 8014f8e:	463e      	mov	r6, r7
 8014f90:	42be      	cmp	r6, r7
 8014f92:	d900      	bls.n	8014f96 <__ssputs_r+0x72>
 8014f94:	463e      	mov	r6, r7
 8014f96:	6820      	ldr	r0, [r4, #0]
 8014f98:	4632      	mov	r2, r6
 8014f9a:	4641      	mov	r1, r8
 8014f9c:	f000 faa6 	bl	80154ec <memmove>
 8014fa0:	68a3      	ldr	r3, [r4, #8]
 8014fa2:	1b9b      	subs	r3, r3, r6
 8014fa4:	60a3      	str	r3, [r4, #8]
 8014fa6:	6823      	ldr	r3, [r4, #0]
 8014fa8:	4433      	add	r3, r6
 8014faa:	6023      	str	r3, [r4, #0]
 8014fac:	2000      	movs	r0, #0
 8014fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014fb2:	462a      	mov	r2, r5
 8014fb4:	f000 fab4 	bl	8015520 <_realloc_r>
 8014fb8:	4606      	mov	r6, r0
 8014fba:	2800      	cmp	r0, #0
 8014fbc:	d1e0      	bne.n	8014f80 <__ssputs_r+0x5c>
 8014fbe:	6921      	ldr	r1, [r4, #16]
 8014fc0:	4650      	mov	r0, sl
 8014fc2:	f7ff ff65 	bl	8014e90 <_free_r>
 8014fc6:	230c      	movs	r3, #12
 8014fc8:	f8ca 3000 	str.w	r3, [sl]
 8014fcc:	89a3      	ldrh	r3, [r4, #12]
 8014fce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014fd2:	81a3      	strh	r3, [r4, #12]
 8014fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8014fd8:	e7e9      	b.n	8014fae <__ssputs_r+0x8a>
	...

08014fdc <_svfiprintf_r>:
 8014fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fe0:	4698      	mov	r8, r3
 8014fe2:	898b      	ldrh	r3, [r1, #12]
 8014fe4:	061b      	lsls	r3, r3, #24
 8014fe6:	b09d      	sub	sp, #116	@ 0x74
 8014fe8:	4607      	mov	r7, r0
 8014fea:	460d      	mov	r5, r1
 8014fec:	4614      	mov	r4, r2
 8014fee:	d510      	bpl.n	8015012 <_svfiprintf_r+0x36>
 8014ff0:	690b      	ldr	r3, [r1, #16]
 8014ff2:	b973      	cbnz	r3, 8015012 <_svfiprintf_r+0x36>
 8014ff4:	2140      	movs	r1, #64	@ 0x40
 8014ff6:	f7ff fddb 	bl	8014bb0 <_malloc_r>
 8014ffa:	6028      	str	r0, [r5, #0]
 8014ffc:	6128      	str	r0, [r5, #16]
 8014ffe:	b930      	cbnz	r0, 801500e <_svfiprintf_r+0x32>
 8015000:	230c      	movs	r3, #12
 8015002:	603b      	str	r3, [r7, #0]
 8015004:	f04f 30ff 	mov.w	r0, #4294967295
 8015008:	b01d      	add	sp, #116	@ 0x74
 801500a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801500e:	2340      	movs	r3, #64	@ 0x40
 8015010:	616b      	str	r3, [r5, #20]
 8015012:	2300      	movs	r3, #0
 8015014:	9309      	str	r3, [sp, #36]	@ 0x24
 8015016:	2320      	movs	r3, #32
 8015018:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801501c:	f8cd 800c 	str.w	r8, [sp, #12]
 8015020:	2330      	movs	r3, #48	@ 0x30
 8015022:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80151c0 <_svfiprintf_r+0x1e4>
 8015026:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801502a:	f04f 0901 	mov.w	r9, #1
 801502e:	4623      	mov	r3, r4
 8015030:	469a      	mov	sl, r3
 8015032:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015036:	b10a      	cbz	r2, 801503c <_svfiprintf_r+0x60>
 8015038:	2a25      	cmp	r2, #37	@ 0x25
 801503a:	d1f9      	bne.n	8015030 <_svfiprintf_r+0x54>
 801503c:	ebba 0b04 	subs.w	fp, sl, r4
 8015040:	d00b      	beq.n	801505a <_svfiprintf_r+0x7e>
 8015042:	465b      	mov	r3, fp
 8015044:	4622      	mov	r2, r4
 8015046:	4629      	mov	r1, r5
 8015048:	4638      	mov	r0, r7
 801504a:	f7ff ff6b 	bl	8014f24 <__ssputs_r>
 801504e:	3001      	adds	r0, #1
 8015050:	f000 80a7 	beq.w	80151a2 <_svfiprintf_r+0x1c6>
 8015054:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015056:	445a      	add	r2, fp
 8015058:	9209      	str	r2, [sp, #36]	@ 0x24
 801505a:	f89a 3000 	ldrb.w	r3, [sl]
 801505e:	2b00      	cmp	r3, #0
 8015060:	f000 809f 	beq.w	80151a2 <_svfiprintf_r+0x1c6>
 8015064:	2300      	movs	r3, #0
 8015066:	f04f 32ff 	mov.w	r2, #4294967295
 801506a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801506e:	f10a 0a01 	add.w	sl, sl, #1
 8015072:	9304      	str	r3, [sp, #16]
 8015074:	9307      	str	r3, [sp, #28]
 8015076:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801507a:	931a      	str	r3, [sp, #104]	@ 0x68
 801507c:	4654      	mov	r4, sl
 801507e:	2205      	movs	r2, #5
 8015080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015084:	484e      	ldr	r0, [pc, #312]	@ (80151c0 <_svfiprintf_r+0x1e4>)
 8015086:	f7eb f8c3 	bl	8000210 <memchr>
 801508a:	9a04      	ldr	r2, [sp, #16]
 801508c:	b9d8      	cbnz	r0, 80150c6 <_svfiprintf_r+0xea>
 801508e:	06d0      	lsls	r0, r2, #27
 8015090:	bf44      	itt	mi
 8015092:	2320      	movmi	r3, #32
 8015094:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015098:	0711      	lsls	r1, r2, #28
 801509a:	bf44      	itt	mi
 801509c:	232b      	movmi	r3, #43	@ 0x2b
 801509e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80150a2:	f89a 3000 	ldrb.w	r3, [sl]
 80150a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80150a8:	d015      	beq.n	80150d6 <_svfiprintf_r+0xfa>
 80150aa:	9a07      	ldr	r2, [sp, #28]
 80150ac:	4654      	mov	r4, sl
 80150ae:	2000      	movs	r0, #0
 80150b0:	f04f 0c0a 	mov.w	ip, #10
 80150b4:	4621      	mov	r1, r4
 80150b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80150ba:	3b30      	subs	r3, #48	@ 0x30
 80150bc:	2b09      	cmp	r3, #9
 80150be:	d94b      	bls.n	8015158 <_svfiprintf_r+0x17c>
 80150c0:	b1b0      	cbz	r0, 80150f0 <_svfiprintf_r+0x114>
 80150c2:	9207      	str	r2, [sp, #28]
 80150c4:	e014      	b.n	80150f0 <_svfiprintf_r+0x114>
 80150c6:	eba0 0308 	sub.w	r3, r0, r8
 80150ca:	fa09 f303 	lsl.w	r3, r9, r3
 80150ce:	4313      	orrs	r3, r2
 80150d0:	9304      	str	r3, [sp, #16]
 80150d2:	46a2      	mov	sl, r4
 80150d4:	e7d2      	b.n	801507c <_svfiprintf_r+0xa0>
 80150d6:	9b03      	ldr	r3, [sp, #12]
 80150d8:	1d19      	adds	r1, r3, #4
 80150da:	681b      	ldr	r3, [r3, #0]
 80150dc:	9103      	str	r1, [sp, #12]
 80150de:	2b00      	cmp	r3, #0
 80150e0:	bfbb      	ittet	lt
 80150e2:	425b      	neglt	r3, r3
 80150e4:	f042 0202 	orrlt.w	r2, r2, #2
 80150e8:	9307      	strge	r3, [sp, #28]
 80150ea:	9307      	strlt	r3, [sp, #28]
 80150ec:	bfb8      	it	lt
 80150ee:	9204      	strlt	r2, [sp, #16]
 80150f0:	7823      	ldrb	r3, [r4, #0]
 80150f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80150f4:	d10a      	bne.n	801510c <_svfiprintf_r+0x130>
 80150f6:	7863      	ldrb	r3, [r4, #1]
 80150f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80150fa:	d132      	bne.n	8015162 <_svfiprintf_r+0x186>
 80150fc:	9b03      	ldr	r3, [sp, #12]
 80150fe:	1d1a      	adds	r2, r3, #4
 8015100:	681b      	ldr	r3, [r3, #0]
 8015102:	9203      	str	r2, [sp, #12]
 8015104:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015108:	3402      	adds	r4, #2
 801510a:	9305      	str	r3, [sp, #20]
 801510c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80151d0 <_svfiprintf_r+0x1f4>
 8015110:	7821      	ldrb	r1, [r4, #0]
 8015112:	2203      	movs	r2, #3
 8015114:	4650      	mov	r0, sl
 8015116:	f7eb f87b 	bl	8000210 <memchr>
 801511a:	b138      	cbz	r0, 801512c <_svfiprintf_r+0x150>
 801511c:	9b04      	ldr	r3, [sp, #16]
 801511e:	eba0 000a 	sub.w	r0, r0, sl
 8015122:	2240      	movs	r2, #64	@ 0x40
 8015124:	4082      	lsls	r2, r0
 8015126:	4313      	orrs	r3, r2
 8015128:	3401      	adds	r4, #1
 801512a:	9304      	str	r3, [sp, #16]
 801512c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015130:	4824      	ldr	r0, [pc, #144]	@ (80151c4 <_svfiprintf_r+0x1e8>)
 8015132:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015136:	2206      	movs	r2, #6
 8015138:	f7eb f86a 	bl	8000210 <memchr>
 801513c:	2800      	cmp	r0, #0
 801513e:	d036      	beq.n	80151ae <_svfiprintf_r+0x1d2>
 8015140:	4b21      	ldr	r3, [pc, #132]	@ (80151c8 <_svfiprintf_r+0x1ec>)
 8015142:	bb1b      	cbnz	r3, 801518c <_svfiprintf_r+0x1b0>
 8015144:	9b03      	ldr	r3, [sp, #12]
 8015146:	3307      	adds	r3, #7
 8015148:	f023 0307 	bic.w	r3, r3, #7
 801514c:	3308      	adds	r3, #8
 801514e:	9303      	str	r3, [sp, #12]
 8015150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015152:	4433      	add	r3, r6
 8015154:	9309      	str	r3, [sp, #36]	@ 0x24
 8015156:	e76a      	b.n	801502e <_svfiprintf_r+0x52>
 8015158:	fb0c 3202 	mla	r2, ip, r2, r3
 801515c:	460c      	mov	r4, r1
 801515e:	2001      	movs	r0, #1
 8015160:	e7a8      	b.n	80150b4 <_svfiprintf_r+0xd8>
 8015162:	2300      	movs	r3, #0
 8015164:	3401      	adds	r4, #1
 8015166:	9305      	str	r3, [sp, #20]
 8015168:	4619      	mov	r1, r3
 801516a:	f04f 0c0a 	mov.w	ip, #10
 801516e:	4620      	mov	r0, r4
 8015170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015174:	3a30      	subs	r2, #48	@ 0x30
 8015176:	2a09      	cmp	r2, #9
 8015178:	d903      	bls.n	8015182 <_svfiprintf_r+0x1a6>
 801517a:	2b00      	cmp	r3, #0
 801517c:	d0c6      	beq.n	801510c <_svfiprintf_r+0x130>
 801517e:	9105      	str	r1, [sp, #20]
 8015180:	e7c4      	b.n	801510c <_svfiprintf_r+0x130>
 8015182:	fb0c 2101 	mla	r1, ip, r1, r2
 8015186:	4604      	mov	r4, r0
 8015188:	2301      	movs	r3, #1
 801518a:	e7f0      	b.n	801516e <_svfiprintf_r+0x192>
 801518c:	ab03      	add	r3, sp, #12
 801518e:	9300      	str	r3, [sp, #0]
 8015190:	462a      	mov	r2, r5
 8015192:	4b0e      	ldr	r3, [pc, #56]	@ (80151cc <_svfiprintf_r+0x1f0>)
 8015194:	a904      	add	r1, sp, #16
 8015196:	4638      	mov	r0, r7
 8015198:	f3af 8000 	nop.w
 801519c:	1c42      	adds	r2, r0, #1
 801519e:	4606      	mov	r6, r0
 80151a0:	d1d6      	bne.n	8015150 <_svfiprintf_r+0x174>
 80151a2:	89ab      	ldrh	r3, [r5, #12]
 80151a4:	065b      	lsls	r3, r3, #25
 80151a6:	f53f af2d 	bmi.w	8015004 <_svfiprintf_r+0x28>
 80151aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80151ac:	e72c      	b.n	8015008 <_svfiprintf_r+0x2c>
 80151ae:	ab03      	add	r3, sp, #12
 80151b0:	9300      	str	r3, [sp, #0]
 80151b2:	462a      	mov	r2, r5
 80151b4:	4b05      	ldr	r3, [pc, #20]	@ (80151cc <_svfiprintf_r+0x1f0>)
 80151b6:	a904      	add	r1, sp, #16
 80151b8:	4638      	mov	r0, r7
 80151ba:	f000 f879 	bl	80152b0 <_printf_i>
 80151be:	e7ed      	b.n	801519c <_svfiprintf_r+0x1c0>
 80151c0:	08022652 	.word	0x08022652
 80151c4:	0802265c 	.word	0x0802265c
 80151c8:	00000000 	.word	0x00000000
 80151cc:	08014f25 	.word	0x08014f25
 80151d0:	08022658 	.word	0x08022658

080151d4 <_printf_common>:
 80151d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80151d8:	4616      	mov	r6, r2
 80151da:	4698      	mov	r8, r3
 80151dc:	688a      	ldr	r2, [r1, #8]
 80151de:	690b      	ldr	r3, [r1, #16]
 80151e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80151e4:	4293      	cmp	r3, r2
 80151e6:	bfb8      	it	lt
 80151e8:	4613      	movlt	r3, r2
 80151ea:	6033      	str	r3, [r6, #0]
 80151ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80151f0:	4607      	mov	r7, r0
 80151f2:	460c      	mov	r4, r1
 80151f4:	b10a      	cbz	r2, 80151fa <_printf_common+0x26>
 80151f6:	3301      	adds	r3, #1
 80151f8:	6033      	str	r3, [r6, #0]
 80151fa:	6823      	ldr	r3, [r4, #0]
 80151fc:	0699      	lsls	r1, r3, #26
 80151fe:	bf42      	ittt	mi
 8015200:	6833      	ldrmi	r3, [r6, #0]
 8015202:	3302      	addmi	r3, #2
 8015204:	6033      	strmi	r3, [r6, #0]
 8015206:	6825      	ldr	r5, [r4, #0]
 8015208:	f015 0506 	ands.w	r5, r5, #6
 801520c:	d106      	bne.n	801521c <_printf_common+0x48>
 801520e:	f104 0a19 	add.w	sl, r4, #25
 8015212:	68e3      	ldr	r3, [r4, #12]
 8015214:	6832      	ldr	r2, [r6, #0]
 8015216:	1a9b      	subs	r3, r3, r2
 8015218:	42ab      	cmp	r3, r5
 801521a:	dc26      	bgt.n	801526a <_printf_common+0x96>
 801521c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015220:	6822      	ldr	r2, [r4, #0]
 8015222:	3b00      	subs	r3, #0
 8015224:	bf18      	it	ne
 8015226:	2301      	movne	r3, #1
 8015228:	0692      	lsls	r2, r2, #26
 801522a:	d42b      	bmi.n	8015284 <_printf_common+0xb0>
 801522c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015230:	4641      	mov	r1, r8
 8015232:	4638      	mov	r0, r7
 8015234:	47c8      	blx	r9
 8015236:	3001      	adds	r0, #1
 8015238:	d01e      	beq.n	8015278 <_printf_common+0xa4>
 801523a:	6823      	ldr	r3, [r4, #0]
 801523c:	6922      	ldr	r2, [r4, #16]
 801523e:	f003 0306 	and.w	r3, r3, #6
 8015242:	2b04      	cmp	r3, #4
 8015244:	bf02      	ittt	eq
 8015246:	68e5      	ldreq	r5, [r4, #12]
 8015248:	6833      	ldreq	r3, [r6, #0]
 801524a:	1aed      	subeq	r5, r5, r3
 801524c:	68a3      	ldr	r3, [r4, #8]
 801524e:	bf0c      	ite	eq
 8015250:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015254:	2500      	movne	r5, #0
 8015256:	4293      	cmp	r3, r2
 8015258:	bfc4      	itt	gt
 801525a:	1a9b      	subgt	r3, r3, r2
 801525c:	18ed      	addgt	r5, r5, r3
 801525e:	2600      	movs	r6, #0
 8015260:	341a      	adds	r4, #26
 8015262:	42b5      	cmp	r5, r6
 8015264:	d11a      	bne.n	801529c <_printf_common+0xc8>
 8015266:	2000      	movs	r0, #0
 8015268:	e008      	b.n	801527c <_printf_common+0xa8>
 801526a:	2301      	movs	r3, #1
 801526c:	4652      	mov	r2, sl
 801526e:	4641      	mov	r1, r8
 8015270:	4638      	mov	r0, r7
 8015272:	47c8      	blx	r9
 8015274:	3001      	adds	r0, #1
 8015276:	d103      	bne.n	8015280 <_printf_common+0xac>
 8015278:	f04f 30ff 	mov.w	r0, #4294967295
 801527c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015280:	3501      	adds	r5, #1
 8015282:	e7c6      	b.n	8015212 <_printf_common+0x3e>
 8015284:	18e1      	adds	r1, r4, r3
 8015286:	1c5a      	adds	r2, r3, #1
 8015288:	2030      	movs	r0, #48	@ 0x30
 801528a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801528e:	4422      	add	r2, r4
 8015290:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015294:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015298:	3302      	adds	r3, #2
 801529a:	e7c7      	b.n	801522c <_printf_common+0x58>
 801529c:	2301      	movs	r3, #1
 801529e:	4622      	mov	r2, r4
 80152a0:	4641      	mov	r1, r8
 80152a2:	4638      	mov	r0, r7
 80152a4:	47c8      	blx	r9
 80152a6:	3001      	adds	r0, #1
 80152a8:	d0e6      	beq.n	8015278 <_printf_common+0xa4>
 80152aa:	3601      	adds	r6, #1
 80152ac:	e7d9      	b.n	8015262 <_printf_common+0x8e>
	...

080152b0 <_printf_i>:
 80152b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80152b4:	7e0f      	ldrb	r7, [r1, #24]
 80152b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80152b8:	2f78      	cmp	r7, #120	@ 0x78
 80152ba:	4691      	mov	r9, r2
 80152bc:	4680      	mov	r8, r0
 80152be:	460c      	mov	r4, r1
 80152c0:	469a      	mov	sl, r3
 80152c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80152c6:	d807      	bhi.n	80152d8 <_printf_i+0x28>
 80152c8:	2f62      	cmp	r7, #98	@ 0x62
 80152ca:	d80a      	bhi.n	80152e2 <_printf_i+0x32>
 80152cc:	2f00      	cmp	r7, #0
 80152ce:	f000 80d1 	beq.w	8015474 <_printf_i+0x1c4>
 80152d2:	2f58      	cmp	r7, #88	@ 0x58
 80152d4:	f000 80b8 	beq.w	8015448 <_printf_i+0x198>
 80152d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80152dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80152e0:	e03a      	b.n	8015358 <_printf_i+0xa8>
 80152e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80152e6:	2b15      	cmp	r3, #21
 80152e8:	d8f6      	bhi.n	80152d8 <_printf_i+0x28>
 80152ea:	a101      	add	r1, pc, #4	@ (adr r1, 80152f0 <_printf_i+0x40>)
 80152ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80152f0:	08015349 	.word	0x08015349
 80152f4:	0801535d 	.word	0x0801535d
 80152f8:	080152d9 	.word	0x080152d9
 80152fc:	080152d9 	.word	0x080152d9
 8015300:	080152d9 	.word	0x080152d9
 8015304:	080152d9 	.word	0x080152d9
 8015308:	0801535d 	.word	0x0801535d
 801530c:	080152d9 	.word	0x080152d9
 8015310:	080152d9 	.word	0x080152d9
 8015314:	080152d9 	.word	0x080152d9
 8015318:	080152d9 	.word	0x080152d9
 801531c:	0801545b 	.word	0x0801545b
 8015320:	08015387 	.word	0x08015387
 8015324:	08015415 	.word	0x08015415
 8015328:	080152d9 	.word	0x080152d9
 801532c:	080152d9 	.word	0x080152d9
 8015330:	0801547d 	.word	0x0801547d
 8015334:	080152d9 	.word	0x080152d9
 8015338:	08015387 	.word	0x08015387
 801533c:	080152d9 	.word	0x080152d9
 8015340:	080152d9 	.word	0x080152d9
 8015344:	0801541d 	.word	0x0801541d
 8015348:	6833      	ldr	r3, [r6, #0]
 801534a:	1d1a      	adds	r2, r3, #4
 801534c:	681b      	ldr	r3, [r3, #0]
 801534e:	6032      	str	r2, [r6, #0]
 8015350:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015354:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015358:	2301      	movs	r3, #1
 801535a:	e09c      	b.n	8015496 <_printf_i+0x1e6>
 801535c:	6833      	ldr	r3, [r6, #0]
 801535e:	6820      	ldr	r0, [r4, #0]
 8015360:	1d19      	adds	r1, r3, #4
 8015362:	6031      	str	r1, [r6, #0]
 8015364:	0606      	lsls	r6, r0, #24
 8015366:	d501      	bpl.n	801536c <_printf_i+0xbc>
 8015368:	681d      	ldr	r5, [r3, #0]
 801536a:	e003      	b.n	8015374 <_printf_i+0xc4>
 801536c:	0645      	lsls	r5, r0, #25
 801536e:	d5fb      	bpl.n	8015368 <_printf_i+0xb8>
 8015370:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015374:	2d00      	cmp	r5, #0
 8015376:	da03      	bge.n	8015380 <_printf_i+0xd0>
 8015378:	232d      	movs	r3, #45	@ 0x2d
 801537a:	426d      	negs	r5, r5
 801537c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015380:	4858      	ldr	r0, [pc, #352]	@ (80154e4 <_printf_i+0x234>)
 8015382:	230a      	movs	r3, #10
 8015384:	e011      	b.n	80153aa <_printf_i+0xfa>
 8015386:	6821      	ldr	r1, [r4, #0]
 8015388:	6833      	ldr	r3, [r6, #0]
 801538a:	0608      	lsls	r0, r1, #24
 801538c:	f853 5b04 	ldr.w	r5, [r3], #4
 8015390:	d402      	bmi.n	8015398 <_printf_i+0xe8>
 8015392:	0649      	lsls	r1, r1, #25
 8015394:	bf48      	it	mi
 8015396:	b2ad      	uxthmi	r5, r5
 8015398:	2f6f      	cmp	r7, #111	@ 0x6f
 801539a:	4852      	ldr	r0, [pc, #328]	@ (80154e4 <_printf_i+0x234>)
 801539c:	6033      	str	r3, [r6, #0]
 801539e:	bf14      	ite	ne
 80153a0:	230a      	movne	r3, #10
 80153a2:	2308      	moveq	r3, #8
 80153a4:	2100      	movs	r1, #0
 80153a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80153aa:	6866      	ldr	r6, [r4, #4]
 80153ac:	60a6      	str	r6, [r4, #8]
 80153ae:	2e00      	cmp	r6, #0
 80153b0:	db05      	blt.n	80153be <_printf_i+0x10e>
 80153b2:	6821      	ldr	r1, [r4, #0]
 80153b4:	432e      	orrs	r6, r5
 80153b6:	f021 0104 	bic.w	r1, r1, #4
 80153ba:	6021      	str	r1, [r4, #0]
 80153bc:	d04b      	beq.n	8015456 <_printf_i+0x1a6>
 80153be:	4616      	mov	r6, r2
 80153c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80153c4:	fb03 5711 	mls	r7, r3, r1, r5
 80153c8:	5dc7      	ldrb	r7, [r0, r7]
 80153ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80153ce:	462f      	mov	r7, r5
 80153d0:	42bb      	cmp	r3, r7
 80153d2:	460d      	mov	r5, r1
 80153d4:	d9f4      	bls.n	80153c0 <_printf_i+0x110>
 80153d6:	2b08      	cmp	r3, #8
 80153d8:	d10b      	bne.n	80153f2 <_printf_i+0x142>
 80153da:	6823      	ldr	r3, [r4, #0]
 80153dc:	07df      	lsls	r7, r3, #31
 80153de:	d508      	bpl.n	80153f2 <_printf_i+0x142>
 80153e0:	6923      	ldr	r3, [r4, #16]
 80153e2:	6861      	ldr	r1, [r4, #4]
 80153e4:	4299      	cmp	r1, r3
 80153e6:	bfde      	ittt	le
 80153e8:	2330      	movle	r3, #48	@ 0x30
 80153ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80153ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80153f2:	1b92      	subs	r2, r2, r6
 80153f4:	6122      	str	r2, [r4, #16]
 80153f6:	f8cd a000 	str.w	sl, [sp]
 80153fa:	464b      	mov	r3, r9
 80153fc:	aa03      	add	r2, sp, #12
 80153fe:	4621      	mov	r1, r4
 8015400:	4640      	mov	r0, r8
 8015402:	f7ff fee7 	bl	80151d4 <_printf_common>
 8015406:	3001      	adds	r0, #1
 8015408:	d14a      	bne.n	80154a0 <_printf_i+0x1f0>
 801540a:	f04f 30ff 	mov.w	r0, #4294967295
 801540e:	b004      	add	sp, #16
 8015410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015414:	6823      	ldr	r3, [r4, #0]
 8015416:	f043 0320 	orr.w	r3, r3, #32
 801541a:	6023      	str	r3, [r4, #0]
 801541c:	4832      	ldr	r0, [pc, #200]	@ (80154e8 <_printf_i+0x238>)
 801541e:	2778      	movs	r7, #120	@ 0x78
 8015420:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015424:	6823      	ldr	r3, [r4, #0]
 8015426:	6831      	ldr	r1, [r6, #0]
 8015428:	061f      	lsls	r7, r3, #24
 801542a:	f851 5b04 	ldr.w	r5, [r1], #4
 801542e:	d402      	bmi.n	8015436 <_printf_i+0x186>
 8015430:	065f      	lsls	r7, r3, #25
 8015432:	bf48      	it	mi
 8015434:	b2ad      	uxthmi	r5, r5
 8015436:	6031      	str	r1, [r6, #0]
 8015438:	07d9      	lsls	r1, r3, #31
 801543a:	bf44      	itt	mi
 801543c:	f043 0320 	orrmi.w	r3, r3, #32
 8015440:	6023      	strmi	r3, [r4, #0]
 8015442:	b11d      	cbz	r5, 801544c <_printf_i+0x19c>
 8015444:	2310      	movs	r3, #16
 8015446:	e7ad      	b.n	80153a4 <_printf_i+0xf4>
 8015448:	4826      	ldr	r0, [pc, #152]	@ (80154e4 <_printf_i+0x234>)
 801544a:	e7e9      	b.n	8015420 <_printf_i+0x170>
 801544c:	6823      	ldr	r3, [r4, #0]
 801544e:	f023 0320 	bic.w	r3, r3, #32
 8015452:	6023      	str	r3, [r4, #0]
 8015454:	e7f6      	b.n	8015444 <_printf_i+0x194>
 8015456:	4616      	mov	r6, r2
 8015458:	e7bd      	b.n	80153d6 <_printf_i+0x126>
 801545a:	6833      	ldr	r3, [r6, #0]
 801545c:	6825      	ldr	r5, [r4, #0]
 801545e:	6961      	ldr	r1, [r4, #20]
 8015460:	1d18      	adds	r0, r3, #4
 8015462:	6030      	str	r0, [r6, #0]
 8015464:	062e      	lsls	r6, r5, #24
 8015466:	681b      	ldr	r3, [r3, #0]
 8015468:	d501      	bpl.n	801546e <_printf_i+0x1be>
 801546a:	6019      	str	r1, [r3, #0]
 801546c:	e002      	b.n	8015474 <_printf_i+0x1c4>
 801546e:	0668      	lsls	r0, r5, #25
 8015470:	d5fb      	bpl.n	801546a <_printf_i+0x1ba>
 8015472:	8019      	strh	r1, [r3, #0]
 8015474:	2300      	movs	r3, #0
 8015476:	6123      	str	r3, [r4, #16]
 8015478:	4616      	mov	r6, r2
 801547a:	e7bc      	b.n	80153f6 <_printf_i+0x146>
 801547c:	6833      	ldr	r3, [r6, #0]
 801547e:	1d1a      	adds	r2, r3, #4
 8015480:	6032      	str	r2, [r6, #0]
 8015482:	681e      	ldr	r6, [r3, #0]
 8015484:	6862      	ldr	r2, [r4, #4]
 8015486:	2100      	movs	r1, #0
 8015488:	4630      	mov	r0, r6
 801548a:	f7ea fec1 	bl	8000210 <memchr>
 801548e:	b108      	cbz	r0, 8015494 <_printf_i+0x1e4>
 8015490:	1b80      	subs	r0, r0, r6
 8015492:	6060      	str	r0, [r4, #4]
 8015494:	6863      	ldr	r3, [r4, #4]
 8015496:	6123      	str	r3, [r4, #16]
 8015498:	2300      	movs	r3, #0
 801549a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801549e:	e7aa      	b.n	80153f6 <_printf_i+0x146>
 80154a0:	6923      	ldr	r3, [r4, #16]
 80154a2:	4632      	mov	r2, r6
 80154a4:	4649      	mov	r1, r9
 80154a6:	4640      	mov	r0, r8
 80154a8:	47d0      	blx	sl
 80154aa:	3001      	adds	r0, #1
 80154ac:	d0ad      	beq.n	801540a <_printf_i+0x15a>
 80154ae:	6823      	ldr	r3, [r4, #0]
 80154b0:	079b      	lsls	r3, r3, #30
 80154b2:	d413      	bmi.n	80154dc <_printf_i+0x22c>
 80154b4:	68e0      	ldr	r0, [r4, #12]
 80154b6:	9b03      	ldr	r3, [sp, #12]
 80154b8:	4298      	cmp	r0, r3
 80154ba:	bfb8      	it	lt
 80154bc:	4618      	movlt	r0, r3
 80154be:	e7a6      	b.n	801540e <_printf_i+0x15e>
 80154c0:	2301      	movs	r3, #1
 80154c2:	4632      	mov	r2, r6
 80154c4:	4649      	mov	r1, r9
 80154c6:	4640      	mov	r0, r8
 80154c8:	47d0      	blx	sl
 80154ca:	3001      	adds	r0, #1
 80154cc:	d09d      	beq.n	801540a <_printf_i+0x15a>
 80154ce:	3501      	adds	r5, #1
 80154d0:	68e3      	ldr	r3, [r4, #12]
 80154d2:	9903      	ldr	r1, [sp, #12]
 80154d4:	1a5b      	subs	r3, r3, r1
 80154d6:	42ab      	cmp	r3, r5
 80154d8:	dcf2      	bgt.n	80154c0 <_printf_i+0x210>
 80154da:	e7eb      	b.n	80154b4 <_printf_i+0x204>
 80154dc:	2500      	movs	r5, #0
 80154de:	f104 0619 	add.w	r6, r4, #25
 80154e2:	e7f5      	b.n	80154d0 <_printf_i+0x220>
 80154e4:	08022663 	.word	0x08022663
 80154e8:	08022674 	.word	0x08022674

080154ec <memmove>:
 80154ec:	4288      	cmp	r0, r1
 80154ee:	b510      	push	{r4, lr}
 80154f0:	eb01 0402 	add.w	r4, r1, r2
 80154f4:	d902      	bls.n	80154fc <memmove+0x10>
 80154f6:	4284      	cmp	r4, r0
 80154f8:	4623      	mov	r3, r4
 80154fa:	d807      	bhi.n	801550c <memmove+0x20>
 80154fc:	1e43      	subs	r3, r0, #1
 80154fe:	42a1      	cmp	r1, r4
 8015500:	d008      	beq.n	8015514 <memmove+0x28>
 8015502:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015506:	f803 2f01 	strb.w	r2, [r3, #1]!
 801550a:	e7f8      	b.n	80154fe <memmove+0x12>
 801550c:	4402      	add	r2, r0
 801550e:	4601      	mov	r1, r0
 8015510:	428a      	cmp	r2, r1
 8015512:	d100      	bne.n	8015516 <memmove+0x2a>
 8015514:	bd10      	pop	{r4, pc}
 8015516:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801551a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801551e:	e7f7      	b.n	8015510 <memmove+0x24>

08015520 <_realloc_r>:
 8015520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015524:	4607      	mov	r7, r0
 8015526:	4614      	mov	r4, r2
 8015528:	460d      	mov	r5, r1
 801552a:	b921      	cbnz	r1, 8015536 <_realloc_r+0x16>
 801552c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015530:	4611      	mov	r1, r2
 8015532:	f7ff bb3d 	b.w	8014bb0 <_malloc_r>
 8015536:	b92a      	cbnz	r2, 8015544 <_realloc_r+0x24>
 8015538:	f7ff fcaa 	bl	8014e90 <_free_r>
 801553c:	4625      	mov	r5, r4
 801553e:	4628      	mov	r0, r5
 8015540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015544:	f000 f81a 	bl	801557c <_malloc_usable_size_r>
 8015548:	4284      	cmp	r4, r0
 801554a:	4606      	mov	r6, r0
 801554c:	d802      	bhi.n	8015554 <_realloc_r+0x34>
 801554e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015552:	d8f4      	bhi.n	801553e <_realloc_r+0x1e>
 8015554:	4621      	mov	r1, r4
 8015556:	4638      	mov	r0, r7
 8015558:	f7ff fb2a 	bl	8014bb0 <_malloc_r>
 801555c:	4680      	mov	r8, r0
 801555e:	b908      	cbnz	r0, 8015564 <_realloc_r+0x44>
 8015560:	4645      	mov	r5, r8
 8015562:	e7ec      	b.n	801553e <_realloc_r+0x1e>
 8015564:	42b4      	cmp	r4, r6
 8015566:	4622      	mov	r2, r4
 8015568:	4629      	mov	r1, r5
 801556a:	bf28      	it	cs
 801556c:	4632      	movcs	r2, r6
 801556e:	f7ff fc81 	bl	8014e74 <memcpy>
 8015572:	4629      	mov	r1, r5
 8015574:	4638      	mov	r0, r7
 8015576:	f7ff fc8b 	bl	8014e90 <_free_r>
 801557a:	e7f1      	b.n	8015560 <_realloc_r+0x40>

0801557c <_malloc_usable_size_r>:
 801557c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015580:	1f18      	subs	r0, r3, #4
 8015582:	2b00      	cmp	r3, #0
 8015584:	bfbc      	itt	lt
 8015586:	580b      	ldrlt	r3, [r1, r0]
 8015588:	18c0      	addlt	r0, r0, r3
 801558a:	4770      	bx	lr

0801558c <_init>:
 801558c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801558e:	bf00      	nop
 8015590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015592:	bc08      	pop	{r3}
 8015594:	469e      	mov	lr, r3
 8015596:	4770      	bx	lr

08015598 <_fini>:
 8015598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801559a:	bf00      	nop
 801559c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801559e:	bc08      	pop	{r3}
 80155a0:	469e      	mov	lr, r3
 80155a2:	4770      	bx	lr
