{
	"author": ["Henry Duwe", "Xun Jian", "Rakesh Kumar"],
	"booktitle": "Proceedings of the 21st International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2015",
	"dblpkey": "conf/hpca/DuweJ015",
	"doi": "10.1109/HPCA.2015.7056055",
	"ee": "http://dx.doi.org/10.1109/HPCA.2015.7056055",
	"isbn": "978-1-4799-8930-0",
	"pages": "463-475",
	"publisher": "IEEE",
	"stemmed": ["correct", "predict", "reduc", "error", "correct", "latenc", "for", "on", "chip", "memori"],
	"tag": ["fault", "latency", "predict"],
	"title": "Correction prediction: Reducing error correction latency for on-chip memories",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2015
}