{"result": {"query": ":facetid:toc:\"db/conf/iccd/iccd2016.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "184.24"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "108", "@dc": "108", "@oc": "108", "@id": "40443464", "text": ":facetid:toc:db/conf/iccd/iccd2016.bht"}}, "hits": {"@total": "108", "@computed": "108", "@sent": "108", "@first": "0", "hit": [{"@score": "1", "@id": "2877212", "info": {"authors": {"author": [{"@pid": "123/4090-1", "text": "Majid Jalili 0001"}, {"@pid": "36/139", "text": "Hamid Sarbazi-Azad"}]}, "title": "Tolerating more hard errors in MLC PCMs using compression.", "venue": "ICCD", "pages": "304-311", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/0001S16", "doi": "10.1109/ICCD.2016.7753294", "ee": "https://doi.org/10.1109/ICCD.2016.7753294", "url": "https://dblp.org/rec/conf/iccd/0001S16"}, "url": "URL#2877212"}, {"@score": "1", "@id": "2877213", "info": {"authors": {"author": [{"@pid": "l/ChenLi15", "text": "Chen Li 0015"}, {"@pid": "70/972", "text": "Sheng Ma"}, {"@pid": "49/3800-19", "text": "Lu Wang 0019"}, {"@pid": "190/5197", "text": "Zicong Wang"}, {"@pid": "37/6473-4", "text": "Xia Zhao 0004"}, {"@pid": "73/1810-3", "text": "Yang Guo 0003"}]}, "title": "DLL: A dynamic latency-aware load-balancing strategy in 2.5D NoC architecture.", "venue": "ICCD", "pages": "646-653", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/0015MWWZG16", "doi": "10.1109/ICCD.2016.7753352", "ee": "https://doi.org/10.1109/ICCD.2016.7753352", "url": "https://dblp.org/rec/conf/iccd/0015MWWZG16"}, "url": "URL#2877213"}, {"@score": "1", "@id": "2877214", "info": {"authors": {"author": [{"@pid": "141/9288", "text": "Monther Abusultan"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}]}, "title": "Implementing low power digital circuits using flash devices.", "venue": "ICCD", "pages": "109-116", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AbusultanK16", "doi": "10.1109/ICCD.2016.7753268", "ee": "https://doi.org/10.1109/ICCD.2016.7753268", "url": "https://dblp.org/rec/conf/iccd/AbusultanK16"}, "url": "URL#2877214"}, {"@score": "1", "@id": "2877215", "info": {"authors": {"author": [{"@pid": "141/9288", "text": "Monther Abusultan"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}]}, "title": "Exploring static and dynamic flash-based FPGA design topologies.", "venue": "ICCD", "pages": "416-419", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AbusultanK16a", "doi": "10.1109/ICCD.2016.7753317", "ee": "https://doi.org/10.1109/ICCD.2016.7753317", "url": "https://dblp.org/rec/conf/iccd/AbusultanK16a"}, "url": "URL#2877215"}, {"@score": "1", "@id": "2877216", "info": {"authors": {"author": [{"@pid": "190/5125", "text": "Fatemeh Aghaaliakbari"}, {"@pid": "190/5133", "text": "Mohaddeseh Hoveida"}, {"@pid": "80/7061", "text": "Mohammad Arjomand"}, {"@pid": "123/4090-1", "text": "Majid Jalili 0001"}, {"@pid": "36/139", "text": "Hamid Sarbazi-Azad"}]}, "title": "Efficient processor allocation in a reconfigurable CMP architecture for dark silicon era.", "venue": "ICCD", "pages": "336-343", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AghaaliakbariHA16", "doi": "10.1109/ICCD.2016.7753298", "ee": "https://doi.org/10.1109/ICCD.2016.7753298", "url": "https://dblp.org/rec/conf/iccd/AghaaliakbariHA16"}, "url": "URL#2877216"}, {"@score": "1", "@id": "2877217", "info": {"authors": {"author": [{"@pid": "13/9615", "text": "Khondker Zakir Ahmed"}, {"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}]}, "title": "A single-inductor-cascaded-stage topology for high conversion ratio boost regulator.", "venue": "ICCD", "pages": "487-491", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AhmedM16", "doi": "10.1109/ICCD.2016.7753331", "ee": "https://doi.org/10.1109/ICCD.2016.7753331", "url": "https://dblp.org/rec/conf/iccd/AhmedM16"}, "url": "URL#2877217"}, {"@score": "1", "@id": "2877218", "info": {"authors": {"author": [{"@pid": "185/5781", "text": "Itir Akgun"}, {"@pid": "130/1362", "text": "Jia Zhan"}, {"@pid": "53/6822", "text": "Yuangang Wang"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Scalable memory fabric for silicon interposer-based multi-core systems.", "venue": "ICCD", "pages": "33-40", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AkgunZW016", "doi": "10.1109/ICCD.2016.7753258", "ee": "https://doi.org/10.1109/ICCD.2016.7753258", "url": "https://dblp.org/rec/conf/iccd/AkgunZW016"}, "url": "URL#2877218"}, {"@score": "1", "@id": "2877219", "info": {"authors": {"author": [{"@pid": "190/5161", "text": "Ayaz Akram"}, {"@pid": "06/10492", "text": "Lina Sawalha"}]}, "title": "\u00d786 computer architecture simulators: A comparative study.", "venue": "ICCD", "pages": "638-645", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AkramS16", "doi": "10.1109/ICCD.2016.7753351", "ee": "https://doi.org/10.1109/ICCD.2016.7753351", "url": "https://dblp.org/rec/conf/iccd/AkramS16"}, "url": "URL#2877219"}, {"@score": "1", "@id": "2877220", "info": {"authors": {"author": [{"@pid": "123/2183", "text": "Gabriel A. G. Andrade"}, {"@pid": "190/5148", "text": "Marleson Graf"}, {"@pid": "121/4418", "text": "Luiz C. V. dos Santos"}]}, "title": "Chain-based pseudorandom tests for pre-silicon verification of CMP memory systems.", "venue": "ICCD", "pages": "552-559", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AndradeGS16", "doi": "10.1109/ICCD.2016.7753340", "ee": "https://doi.org/10.1109/ICCD.2016.7753340", "url": "https://dblp.org/rec/conf/iccd/AndradeGS16"}, "url": "URL#2877220"}, {"@score": "1", "@id": "2877221", "info": {"authors": {"author": [{"@pid": "190/5132", "text": "Mart\u00ed Anglada"}, {"@pid": "21/4866", "text": "Ramon Canal"}, {"@pid": "75/5591", "text": "Juan L. Arag\u00f3n"}, {"@pid": "g/AntonioGonzalez1", "text": "Antonio Gonz\u00e1lez 0001"}]}, "title": "MASkIt: Soft error rate estimation for combinational circuits.", "venue": "ICCD", "pages": "614-621", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AngladaCA016", "doi": "10.1109/ICCD.2016.7753348", "ee": "https://doi.org/10.1109/ICCD.2016.7753348", "url": "https://dblp.org/rec/conf/iccd/AngladaCA016"}, "url": "URL#2877221"}, {"@score": "1", "@id": "2877222", "info": {"authors": {"author": [{"@pid": "46/10455", "text": "Omid Assare"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "Strategies for optimal operating point selection in timing speculative processors.", "venue": "ICCD", "pages": "584-591", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AssareG16", "doi": "10.1109/ICCD.2016.7753344", "ee": "https://doi.org/10.1109/ICCD.2016.7753344", "url": "https://dblp.org/rec/conf/iccd/AssareG16"}, "url": "URL#2877222"}, {"@score": "1", "@id": "2877223", "info": {"authors": {"author": [{"@pid": "163/0037", "text": "Samira Ataei"}, {"@pid": "23/1649", "text": "James E. Stine"}, {"@pid": "70/1802", "text": "Matthew R. Guthaus"}]}, "title": "A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS.", "venue": "ICCD", "pages": "499-506", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AtaeiSG16", "doi": "10.1109/ICCD.2016.7753333", "ee": "https://doi.org/10.1109/ICCD.2016.7753333", "url": "https://dblp.org/rec/conf/iccd/AtaeiSG16"}, "url": "URL#2877223"}, {"@score": "1", "@id": "2877224", "info": {"authors": {"author": [{"@pid": "190/5183", "text": "Aliyar Attaran"}, {"@pid": "82/2503", "text": "Hassan Salmani"}, {"@pid": "63/3012", "text": "Houman Homayoun"}, {"@pid": "m/HamidMahmoodi", "text": "Hamid Mahmoodi"}]}, "title": "Dynamic single and Dual Rail spin transfer torque look up tables with enhanced robustness under CMOS and MTJ process variations.", "venue": "ICCD", "pages": "348-351", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AttaranSHM16", "doi": "10.1109/ICCD.2016.7753300", "ee": "https://doi.org/10.1109/ICCD.2016.7753300", "url": "https://dblp.org/rec/conf/iccd/AttaranSHM16"}, "url": "URL#2877224"}, {"@score": "1", "@id": "2877225", "info": {"authors": {"author": [{"@pid": "02/8669", "text": "Akramul Azim"}, {"@pid": "59/4811", "text": "Sebastian Fischmeister"}]}, "title": "Efficient mode changes in multi-mode systems.", "venue": "ICCD", "pages": "592-599", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AzimF16", "doi": "10.1109/ICCD.2016.7753345", "ee": "https://doi.org/10.1109/ICCD.2016.7753345", "url": "https://dblp.org/rec/conf/iccd/AzimF16"}, "url": "URL#2877225"}, {"@score": "1", "@id": "2877226", "info": {"authors": {"author": [{"@pid": "170/3219", "text": "Rizwana Begum"}, {"@pid": "53/1682", "text": "Mark Hempstead"}, {"@pid": "143/8614", "text": "Guru Prasad Srinivasa"}, {"@pid": "142/9348", "text": "Geoffrey Challen"}]}, "title": "Algorithms for CPU and DRAM DVFS under inefficiency constraints.", "venue": "ICCD", "pages": "161-168", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BegumHSC16", "doi": "10.1109/ICCD.2016.7753276", "ee": "https://doi.org/10.1109/ICCD.2016.7753276", "url": "https://dblp.org/rec/conf/iccd/BegumHSC16"}, "url": "URL#2877226"}, {"@score": "1", "@id": "2877227", "info": {"authors": {"author": [{"@pid": "89/11235", "text": "Majed Valad Beigi"}, {"@pid": "10/2386", "text": "Gokhan Memik"}]}, "title": "TESLA: Using microfluidics to thermally stabilize 3D stacked STT-RAM caches.", "venue": "ICCD", "pages": "344-347", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BeigiM16", "doi": "10.1109/ICCD.2016.7753299", "ee": "https://doi.org/10.1109/ICCD.2016.7753299", "url": "https://dblp.org/rec/conf/iccd/BeigiM16"}, "url": "URL#2877227"}, {"@score": "1", "@id": "2877228", "info": {"authors": {"author": [{"@pid": "43/2122", "text": "Mohammad-Mahdi Bidmeshki"}, {"@pid": "190/5200", "text": "Gaurav Rajavendra Reddy"}, {"@pid": "43/11248", "text": "Liwei Zhou"}, {"@pid": "79/9006", "text": "Jeyavijayan Rajendran"}, {"@pid": "17/5884", "text": "Yiorgos Makris"}]}, "title": "Hardware-based attacks to compromise the cryptographic security of an election system.", "venue": "ICCD", "pages": "153-156", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BidmeshkiRZRM16", "doi": "10.1109/ICCD.2016.7753274", "ee": "https://doi.org/10.1109/ICCD.2016.7753274", "url": "https://dblp.org/rec/conf/iccd/BidmeshkiRZRM16"}, "url": "URL#2877228"}, {"@score": "1", "@id": "2877229", "info": {"authors": {"author": [{"@pid": "10/10033", "text": "Santiago Bock"}, {"@pid": "00/91", "text": "Bruce R. Childers"}, {"@pid": "m/RamiGMelhem", "text": "Rami G. Melhem"}, {"@pid": "m/DanielMosse", "text": "Daniel Moss\u00e9"}]}, "title": "Concurrent Migration of Multiple Pages in software-managed hybrid main memory.", "venue": "ICCD", "pages": "420-423", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BockCMM16", "doi": "10.1109/ICCD.2016.7753318", "ee": "https://doi.org/10.1109/ICCD.2016.7753318", "url": "https://dblp.org/rec/conf/iccd/BockCMM16"}, "url": "URL#2877229"}, {"@score": "1", "@id": "2877230", "info": {"authors": {"author": [{"@pid": "129/7682", "text": "Wei-Ting Jonas Chan"}, {"@pid": "51/3199-1", "text": "Yang Du 0001"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "32/9477", "text": "Siddhartha Nath"}, {"@pid": "87/3499", "text": "Kambiz Samadi"}]}, "title": "BEOL stack-aware routability prediction from placement using data mining techniques.", "venue": "ICCD", "pages": "41-48", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChanDKNS16", "doi": "10.1109/ICCD.2016.7753259", "ee": "https://doi.org/10.1109/ICCD.2016.7753259", "url": "https://dblp.org/rec/conf/iccd/ChanDKNS16"}, "url": "URL#2877230"}, {"@score": "1", "@id": "2877231", "info": {"authors": {"author": [{"@pid": "89/6952", "text": "Saumya Chandra"}, {"@pid": "12/5619", "text": "Ramkumar Jayaseelan"}, {"@pid": "43/3000", "text": "Ravi Bhargava"}]}, "title": "Speculative path power estimation using trace-driven simulations during high-level design phase.", "venue": "ICCD", "pages": "630-637", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChandraJB16", "doi": "10.1109/ICCD.2016.7753350", "ee": "https://doi.org/10.1109/ICCD.2016.7753350", "url": "https://dblp.org/rec/conf/iccd/ChandraJB16"}, "url": "URL#2877231"}, {"@score": "1", "@id": "2877232", "info": {"authors": {"author": [{"@pid": "61/10513", "text": "Yisong Chang"}, {"@pid": "20/4152-17", "text": "Ke Zhang 0017"}, {"@pid": "m/SallyAMcKee", "text": "Sally A. McKee"}, {"@pid": "52/5615-2", "text": "Lixin Zhang 0002"}, {"@pid": "62/5558", "text": "Mingyu Chen 0001"}, {"@pid": "168/4183", "text": "Liqiang Ren"}, {"@pid": "262/0620-2", "text": "Zhiwei Xu 0002"}]}, "title": "Extending On-chip Interconnects for rack-level remote resource access.", "venue": "ICCD", "pages": "56-63", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChangZMZCRX16", "doi": "10.1109/ICCD.2016.7753261", "ee": "https://doi.org/10.1109/ICCD.2016.7753261", "url": "https://dblp.org/rec/conf/iccd/ChangZMZCRX16"}, "url": "URL#2877232"}, {"@score": "1", "@id": "2877233", "info": {"authors": {"author": [{"@pid": "173/7176", "text": "Arjun Deb"}, {"@pid": "99/4818", "text": "Paolo Faraboschi"}, {"@pid": "87/9640", "text": "Ali Shafiee"}, {"@pid": "74/2786", "text": "Naveen Muralimanohar"}, {"@pid": "20/6518", "text": "Rajeev Balasubramonian"}, {"@pid": "69/2277", "text": "Robert Schreiber"}]}, "title": "Enabling technologies for memory compression: Metadata, mapping, and prediction.", "venue": "ICCD", "pages": "17-24", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DebFSMBS16", "doi": "10.1109/ICCD.2016.7753256", "ee": "https://doi.org/10.1109/ICCD.2016.7753256", "url": "https://dblp.org/rec/conf/iccd/DebFSMBS16"}, "url": "URL#2877233"}, {"@score": "1", "@id": "2877234", "info": {"authors": {"author": [{"@pid": "175/2489", "text": "Caiwen Ding"}, {"@pid": "14/10237", "text": "Hongjia Li"}, {"@pid": "37/3401", "text": "Jingtong Hu"}, {"@pid": "15/2486", "text": "Yongpan Liu"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}]}, "title": "Dynamic converter reconfiguration for near-threshold non-volatile processors using in-door energy harvesting.", "venue": "ICCD", "pages": "289-295", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DingLHLW16", "doi": "10.1109/ICCD.2016.7753292", "ee": "https://doi.org/10.1109/ICCD.2016.7753292", "url": "https://dblp.org/rec/conf/iccd/DingLHLW16"}, "url": "URL#2877234"}, {"@score": "1", "@id": "2877235", "info": {"authors": {"author": [{"@pid": "175/2489", "text": "Caiwen Ding"}, {"@pid": "14/10237", "text": "Hongjia Li"}, {"@pid": "176/0935", "text": "Weiwei Zheng"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "84/5634", "text": "Naehyuck Chang"}, {"@pid": "94/7236", "text": "Xue Lin"}]}, "title": "Luminescent solar concentrator-based photovoltaic reconfiguration for hybrid and plug-in electric vehicles.", "venue": "ICCD", "pages": "281-288", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DingLZWCL16", "doi": "10.1109/ICCD.2016.7753291", "ee": "https://doi.org/10.1109/ICCD.2016.7753291", "url": "https://dblp.org/rec/conf/iccd/DingLZWCL16"}, "url": "URL#2877235"}, {"@score": "1", "@id": "2877236", "info": {"authors": {"author": [{"@pid": "190/5106", "text": "Abbas A. Fairouz"}, {"@pid": "141/9288", "text": "Monther Abusultan"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}]}, "title": "A novel hardware hash unit design for modern microprocessors.", "venue": "ICCD", "pages": "412-415", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FairouzAK16", "doi": "10.1109/ICCD.2016.7753316", "ee": "https://doi.org/10.1109/ICCD.2016.7753316", "url": "https://dblp.org/rec/conf/iccd/FairouzAK16"}, "url": "URL#2877236"}, {"@score": "1", "@id": "2877237", "info": {"authors": {"author": [{"@pid": "164/6596", "text": "Ramin Fallahzadeh"}, {"@pid": "62/6023-1", "text": "Hassan Ghasemzadeh 0001"}]}, "title": "CyHOP: A generic framework for real-time power-performance optimization in networked wearable motion sensors.", "venue": "ICCD", "pages": "428-431", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FallahzadehG16", "doi": "10.1109/ICCD.2016.7753320", "ee": "https://doi.org/10.1109/ICCD.2016.7753320", "url": "https://dblp.org/rec/conf/iccd/FallahzadehG16"}, "url": "URL#2877237"}, {"@score": "1", "@id": "2877238", "info": {"authors": {"author": [{"@pid": "68/4688", "text": "Bruce M. Fleischer"}, {"@pid": "63/9803", "text": "Christos Vezyrtzis"}, {"@pid": "82/1669", "text": "Karthik Balakrishnan"}, {"@pid": "91/2803", "text": "Keith A. Jenkins"}]}, "title": "A statistical critical path monitor in 14nm CMOS.", "venue": "ICCD", "pages": "507-511", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FleischerVBJ16", "doi": "10.1109/ICCD.2016.7753334", "ee": "https://doi.org/10.1109/ICCD.2016.7753334", "url": "https://dblp.org/rec/conf/iccd/FleischerVBJ16"}, "url": "URL#2877238"}, {"@score": "1", "@id": "2877239", "info": {"authors": {"author": [{"@pid": "61/8110", "text": "Elliott Forbes"}, {"@pid": "87/6036", "text": "Eric Rotenberg"}]}, "title": "Fast register consolidation and migration for heterogeneous multi-core processors.", "venue": "ICCD", "pages": "1-8", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ForbesR16", "doi": "10.1109/ICCD.2016.7753254", "ee": "https://doi.org/10.1109/ICCD.2016.7753254", "url": "https://dblp.org/rec/conf/iccd/ForbesR16"}, "url": "URL#2877239"}, {"@score": "1", "@id": "2877240", "info": {"authors": {"author": [{"@pid": "141/0585", "text": "Mehran Goli"}, {"@pid": "31/8573", "text": "Jannis Stoppe"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "AIBA: An Automated Intra-cycle Behavioral Analysis for SystemC-based design exploration.", "venue": "ICCD", "pages": "360-363", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GoliSD16", "doi": "10.1109/ICCD.2016.7753303", "ee": "https://doi.org/10.1109/ICCD.2016.7753303", "url": "https://dblp.org/rec/conf/iccd/GoliSD16"}, "url": "URL#2877240"}, {"@score": "1", "@id": "2877241", "info": {"authors": {"author": [{"@pid": "60/1284", "text": "Na Gong"}, {"@pid": "184/1246", "text": "Jonathon Edstrom"}, {"@pid": "15/3543", "text": "Dongliang Chen"}, {"@pid": "19/3636", "text": "Jinhui Wang"}]}, "title": "Data-Pattern enabled Self-Recovery multimedia storage system for near-threshold computing.", "venue": "ICCD", "pages": "492-498", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GongECW16", "doi": "10.1109/ICCD.2016.7753332", "ee": "https://doi.org/10.1109/ICCD.2016.7753332", "url": "https://dblp.org/rec/conf/iccd/GongECW16"}, "url": "URL#2877241"}, {"@score": "1", "@id": "2877242", "info": {"authors": {"author": [{"@pid": "116/4792", "text": "Rekha Govindaraj"}, {"@pid": "91/2072", "text": "Swaroop Ghosh"}]}, "title": "A strong arbiter PUF using resistive RAM within 1T-1R memory architecture.", "venue": "ICCD", "pages": "141-148", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GovindarajG16", "doi": "10.1109/ICCD.2016.7753272", "ee": "https://doi.org/10.1109/ICCD.2016.7753272", "url": "https://dblp.org/rec/conf/iccd/GovindarajG16"}, "url": "URL#2877242"}, {"@score": "1", "@id": "2877243", "info": {"authors": {"author": [{"@pid": "68/758", "text": "Daniel Gro\u00dfe"}, {"@pid": "10/1634-1", "text": "Hoang M. Le"}, {"@pid": "97/9976-2", "text": "Muhammad Hassan 0002"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "Guided lightweight Software test qualification for IP integration using Virtual Prototypes.", "venue": "ICCD", "pages": "606-613", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GrosseLHD16", "doi": "10.1109/ICCD.2016.7753347", "ee": "https://doi.org/10.1109/ICCD.2016.7753347", "url": "https://dblp.org/rec/conf/iccd/GrosseLHD16"}, "url": "URL#2877243"}, {"@score": "1", "@id": "2877244", "info": {"authors": {"author": [{"@pid": "33/5231", "text": "Peng Gu"}, {"@pid": "145/3887", "text": "Dylan C. Stow"}, {"@pid": "179/7902", "text": "Russell Barnes"}, {"@pid": "62/930", "text": "Eren Kursun"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Thermal-aware 3D design for side-channel information leakage.", "venue": "ICCD", "pages": "520-527", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GuSBK016", "doi": "10.1109/ICCD.2016.7753336", "ee": "https://doi.org/10.1109/ICCD.2016.7753336", "url": "https://dblp.org/rec/conf/iccd/GuSBK016"}, "url": "URL#2877244"}, {"@score": "1", "@id": "2877245", "info": {"authors": {"author": [{"@pid": "167/4228", "text": "Xushen Han"}, {"@pid": "79/3501", "text": "Dajiang Zhou"}, {"@pid": "55/8239", "text": "Shihao Wang"}, {"@pid": "94/2788", "text": "Shinji Kimura"}]}, "title": "CNN-MERP: An FPGA-based memory-efficient reconfigurable processor for forward and backward propagation of convolutional neural networks.", "venue": "ICCD", "pages": "320-327", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HanZWK16", "doi": "10.1109/ICCD.2016.7753296", "ee": "https://doi.org/10.1109/ICCD.2016.7753296", "url": "https://dblp.org/rec/conf/iccd/HanZWK16"}, "url": "URL#2877245"}, {"@score": "1", "@id": "2877246", "info": {"authors": {"author": [{"@pid": "86/9672", "text": "Simon J. Hollis"}, {"@pid": "181/5809", "text": "Edward Ma"}, {"@pid": "88/3494", "text": "Radu Marculescu"}]}, "title": "nOS: A nano-sized distributed operating system for many-core embedded systems.", "venue": "ICCD", "pages": "177-184", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HollisMM16", "doi": "10.1109/ICCD.2016.7753278", "ee": "https://doi.org/10.1109/ICCD.2016.7753278", "url": "https://dblp.org/rec/conf/iccd/HollisMM16"}, "url": "URL#2877246"}, {"@score": "1", "@id": "2877247", "info": {"authors": {"author": [{"@pid": "46/10064", "text": "Byungchul Hong"}, {"@pid": "163/0021", "text": "Yongkee Kwon"}, {"@pid": "a/JungHoAhn", "text": "Jung Ho Ahn"}, {"@pid": "39/6945", "text": "John Kim"}]}, "title": "Adaptive and flexible key-value stores through soft data partitioning.", "venue": "ICCD", "pages": "296-303", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HongKAK16", "doi": "10.1109/ICCD.2016.7753293", "ee": "https://doi.org/10.1109/ICCD.2016.7753293", "url": "https://dblp.org/rec/conf/iccd/HongKAK16"}, "url": "URL#2877247"}, {"@score": "1", "@id": "2877248", "info": {"authors": {"author": [{"@pid": "173/8396", "text": "Kevin Hsieh"}, {"@pid": "01/9032", "text": "Samira Manabi Khan"}, {"@pid": "163/0027", "text": "Nandita Vijaykumar"}, {"@pid": "72/6329", "text": "Kevin K. Chang"}, {"@pid": "142/2069", "text": "Amirali Boroumand"}, {"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation.", "venue": "ICCD", "pages": "25-32", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HsiehKVCBGM16", "doi": "10.1109/ICCD.2016.7753257", "ee": "https://doi.org/10.1109/ICCD.2016.7753257", "url": "https://dblp.org/rec/conf/iccd/HsiehKVCBGM16"}, "url": "URL#2877248"}, {"@score": "1", "@id": "2877249", "info": {"authors": {"author": [{"@pid": "173/7149", "text": "Florian Huemer"}, {"@pid": "44/7941", "text": "Jakob Lechner"}, {"@pid": "09/5562", "text": "Andreas Steininger"}]}, "title": "A new coding scheme for fault tolerant 4-phase delay-insensitive codes.", "venue": "ICCD", "pages": "392-395", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HuemerLS16", "doi": "10.1109/ICCD.2016.7753311", "ee": "https://doi.org/10.1109/ICCD.2016.7753311", "url": "https://dblp.org/rec/conf/iccd/HuemerLS16"}, "url": "URL#2877249"}, {"@score": "1", "@id": "2877250", "info": {"authors": {"author": [{"@pid": "69/1921", "text": "Qi Jia"}, {"@pid": "91/3111", "text": "Huiyang Zhou"}]}, "title": "Tuning Stencil codes in OpenCL for FPGAs.", "venue": "ICCD", "pages": "249-256", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JiaZ16", "doi": "10.1109/ICCD.2016.7753287", "ee": "https://doi.org/10.1109/ICCD.2016.7753287", "url": "https://dblp.org/rec/conf/iccd/JiaZ16"}, "url": "URL#2877250"}, {"@score": "1", "@id": "2877251", "info": {"authors": {"author": [{"@pid": "61/1380", "text": "Yanbing Jiang"}, {"@pid": "55/8165", "text": "Chentao Wu"}, {"@pid": "17/2703-2", "text": "Jie Li 0002"}, {"@pid": "99/6797", "text": "Minyi Guo"}]}, "title": "BDR: A Balanced Data Redistribution scheme to accelerate the scaling process of XOR-based Triple Disk Failure Tolerant arrays.", "venue": "ICCD", "pages": "72-79", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JiangWLG16", "doi": "10.1109/ICCD.2016.7753263", "ee": "https://doi.org/10.1109/ICCD.2016.7753263", "url": "https://dblp.org/rec/conf/iccd/JiangWLG16"}, "url": "URL#2877251"}, {"@score": "1", "@id": "2877252", "info": {"authors": {"author": [{"@pid": "117/5478", "text": "Xun Jiao"}, {"@pid": "21/4633-1", "text": "Yu Jiang 0001"}, {"@pid": "48/9350", "text": "Abbas Rahimi"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "WILD: A workload-based learning model to predict dynamic delay of functional units.", "venue": "ICCD", "pages": "185-192", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JiaoJRG16", "doi": "10.1109/ICCD.2016.7753279", "ee": "https://doi.org/10.1109/ICCD.2016.7753279", "url": "https://dblp.org/rec/conf/iccd/JiaoJRG16"}, "url": "URL#2877252"}, {"@score": "1", "@id": "2877253", "info": {"authors": {"author": [{"@pid": "190/5124", "text": "Tiago T. Jost"}, {"@pid": "18/9853", "text": "Gabriel L. Nazar"}, {"@pid": "25/5214", "text": "Luigi Carro"}]}, "title": "Scalable memory architecture for soft-core processors.", "venue": "ICCD", "pages": "396-399", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JostNC16", "doi": "10.1109/ICCD.2016.7753312", "ee": "https://doi.org/10.1109/ICCD.2016.7753312", "url": "https://dblp.org/rec/conf/iccd/JostNC16"}, "url": "URL#2877253"}, {"@score": "1", "@id": "2877254", "info": {"authors": {"author": [{"@pid": "04/9680", "text": "Vinayaka Jyothi"}, {"@pid": "190/5157", "text": "Manasa Thoonoli"}, {"@pid": "24/406", "text": "Richard Stern"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "FPGA Trust Zone: Incorporating trust and reliability into FPGA designs.", "venue": "ICCD", "pages": "600-605", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JyothiTSK16", "doi": "10.1109/ICCD.2016.7753346", "ee": "https://doi.org/10.1109/ICCD.2016.7753346", "url": "https://dblp.org/rec/conf/iccd/JyothiTSK16"}, "url": "URL#2877254"}, {"@score": "1", "@id": "2877255", "info": {"authors": {"author": [{"@pid": "129/4165", "text": "Yesung Kang"}, {"@pid": "96/6657", "text": "Jaewoo Kim"}, {"@pid": "12/8003", "text": "Seokhyeong Kang"}]}, "title": "Novel approximate synthesis flow for energy-efficient FIR filter.", "venue": "ICCD", "pages": "96-102", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KangKK16", "doi": "10.1109/ICCD.2016.7753266", "ee": "https://doi.org/10.1109/ICCD.2016.7753266", "url": "https://dblp.org/rec/conf/iccd/KangKK16"}, "url": "URL#2877255"}, {"@score": "1", "@id": "2877256", "info": {"authors": {"author": [{"@pid": "149/4005", "text": "Monodeep Kar"}, {"@pid": "90/4842", "text": "Arvind Singh"}, {"@pid": "60/8264", "text": "Anand Rajan"}, {"@pid": "97/3334", "text": "Vivek De"}, {"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}]}, "title": "What does ultra low power requirements mean for side-channel secure cryptography?", "venue": "ICCD", "pages": "686-689", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KarSRDM16", "doi": "10.1109/ICCD.2016.7753359", "ee": "https://doi.org/10.1109/ICCD.2016.7753359", "url": "https://dblp.org/rec/conf/iccd/KarSRDM16"}, "url": "URL#2877256"}, {"@score": "1", "@id": "2877257", "info": {"authors": {"author": [{"@pid": "190/5129", "text": "S. Karen Khatamifard"}, {"@pid": "190/5105", "text": "Michael Resch 0002"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "89/5932", "text": "Ulya R. Karpuzcu"}]}, "title": "VARIUS-TC: A modular architecture-level model of parametric variation for thin-channel switches.", "venue": "ICCD", "pages": "654-661", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KhatamifardRKK16", "doi": "10.1109/ICCD.2016.7753353", "ee": "https://doi.org/10.1109/ICCD.2016.7753353", "url": "https://dblp.org/rec/conf/iccd/KhatamifardRKK16"}, "url": "URL#2877257"}, {"@score": "1", "@id": "2877258", "info": {"authors": {"author": [{"@pid": "166/9228", "text": "Kyu Yeun Kim"}, {"@pid": "40/1015", "text": "Jinsu Park"}, {"@pid": "37/6811", "text": "Woongki Baek"}]}, "title": "IACM: Integrated adaptive cache management for high-performance and energy-efficient GPGPU computing.", "venue": "ICCD", "pages": "380-383", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KimPB16", "doi": "10.1109/ICCD.2016.7753308", "ee": "https://doi.org/10.1109/ICCD.2016.7753308", "url": "https://dblp.org/rec/conf/iccd/KimPB16"}, "url": "URL#2877258"}, {"@score": "1", "@id": "2877259", "info": {"authors": {"author": [{"@pid": "190/5194", "text": "Prabanjan Komari"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "A novel simulation based approach for trace signal selection in silicon debug.", "venue": "ICCD", "pages": "193-200", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KomariV16", "doi": "10.1109/ICCD.2016.7753280", "ee": "https://doi.org/10.1109/ICCD.2016.7753280", "url": "https://dblp.org/rec/conf/iccd/KomariV16"}, "url": "URL#2877259"}, {"@score": "1", "@id": "2877260", "info": {"authors": {"author": [{"@pid": "147/4819", "text": "Satendra Kumar"}, {"@pid": "90/2678-2", "text": "Ankur Gupta 0002"}, {"@pid": "44/4775", "text": "Sudip Roy 0001"}, {"@pid": "b/BhargabBBhattacharya", "text": "Bhargab B. Bhattacharya"}]}, "title": "Design automation of multiple-demand mixture preparation using a K-array rotary mixer on digital microfluidic biochips.", "venue": "ICCD", "pages": "273-280", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KumarG0B16", "doi": "10.1109/ICCD.2016.7753290", "ee": "https://doi.org/10.1109/ICCD.2016.7753290", "url": "https://dblp.org/rec/conf/iccd/KumarG0B16"}, "url": "URL#2877260"}, {"@score": "1", "@id": "2877261", "info": {"authors": {"author": [{"@pid": "92/2068", "text": "Junghoon Lee"}, {"@pid": "49/6795-1", "text": "Taehoon Kim 0001"}, {"@pid": "83/5240", "text": "Jaehyuk Huh"}]}, "title": "Dynamic prefetcher reconfiguration for diverse memory architectures.", "venue": "ICCD", "pages": "125-132", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LeeKH16", "doi": "10.1109/ICCD.2016.7753270", "ee": "https://doi.org/10.1109/ICCD.2016.7753270", "url": "https://dblp.org/rec/conf/iccd/LeeKH16"}, "url": "URL#2877261"}, {"@score": "1", "@id": "2877262", "info": {"authors": {"author": [{"@pid": "188/5731", "text": "Seil Lee"}, {"@pid": "46/6424", "text": "Hanjoo Kim"}, {"@pid": "93/11156", "text": "Seongsik Park"}, {"@pid": "159/1699", "text": "Sei Joon Kim"}, {"@pid": "188/5813", "text": "Hyeokjun Choe"}, {"@pid": "58/1148", "text": "Chang-Sung Jeong"}, {"@pid": "99/1474", "text": "Sungroh Yoon"}]}, "title": "CloudSocket: Smart grid platform for datacenters.", "venue": "ICCD", "pages": "436-439", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LeeKPKCJY16", "doi": "10.1109/ICCD.2016.7753322", "ee": "https://doi.org/10.1109/ICCD.2016.7753322", "url": "https://dblp.org/rec/conf/iccd/LeeKPKCJY16"}, "url": "URL#2877262"}, {"@score": "1", "@id": "2877263", "info": {"authors": {"author": [{"@pid": "70/9428", "text": "Shin-Ying Lee"}, {"@pid": "26/9655", "text": "Carole-Jean Wu"}]}, "title": "Ctrl-C: Instruction-Aware Control Loop Based Adaptive Cache Bypassing for GPUs.", "venue": "ICCD", "pages": "133-140", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LeeW16", "doi": "10.1109/ICCD.2016.7753271", "ee": "https://doi.org/10.1109/ICCD.2016.7753271", "url": "https://dblp.org/rec/conf/iccd/LeeW16"}, "url": "URL#2877263"}, {"@score": "1", "@id": "2877264", "info": {"authors": {"author": [{"@pid": "171/0907", "text": "Cunlu Li"}, {"@pid": "06/1511", "text": "Dezun Dong"}, {"@pid": "22/562", "text": "Xiangke Liao"}, {"@pid": "181/0728", "text": "Fei Lei"}, {"@pid": "91/4957-6", "text": "Ji Wu 0006"}]}, "title": "CCAS: Contention and congestion aware switch allocation for network-on-chips.", "venue": "ICCD", "pages": "444-447", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiDLLW16", "doi": "10.1109/ICCD.2016.7753324", "ee": "https://doi.org/10.1109/ICCD.2016.7753324", "url": "https://dblp.org/rec/conf/iccd/LiDLLW16"}, "url": "URL#2877264"}, {"@score": "1", "@id": "2877265", "info": {"authors": {"author": [{"@pid": "68/398", "text": "Yongjian Li"}, {"@pid": "169/1213", "text": "Kaiqiang Duan"}, {"@pid": "48/1529", "text": "Yi Lv"}, {"@pid": "p/JunPang", "text": "Jun Pang 0001"}, {"@pid": "45/8399", "text": "Shaowei Cai 0001"}]}, "title": "A novel approach to parameterized verification of cache coherence protocols.", "venue": "ICCD", "pages": "560-567", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiDLPC16", "doi": "10.1109/ICCD.2016.7753341", "ee": "https://doi.org/10.1109/ICCD.2016.7753341", "url": "https://dblp.org/rec/conf/iccd/LiDLPC16"}, "url": "URL#2877265"}, {"@score": "1", "@id": "2877266", "info": {"authors": {"author": [{"@pid": "38/3553", "text": "Tianjian Li"}, {"@pid": "45/4954-2", "text": "Li Jiang 0002"}, {"@pid": "23/8030", "text": "Naifeng Jing"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "88/6436", "text": "Xiaoyao Liang"}]}, "title": "CNFET-based high throughput register file architecture.", "venue": "ICCD", "pages": "662-669", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiJJKL16", "doi": "10.1109/ICCD.2016.7753354", "ee": "https://doi.org/10.1109/ICCD.2016.7753354", "url": "https://dblp.org/rec/conf/iccd/LiJJKL16"}, "url": "URL#2877266"}, {"@score": "1", "@id": "2877267", "info": {"authors": {"author": [{"@pid": "11/751-1", "text": "Zhe Li 0001"}, {"@pid": "185/5754", "text": "Ao Ren"}, {"@pid": "98/2427-6", "text": "Ji Li 0006"}, {"@pid": "64/1120", "text": "Qinru Qiu"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "41/1662-1", "text": "Bo Yuan 0001"}]}, "title": "DSCNN: Hardware-oriented optimization for Stochastic Computing based Deep Convolutional Neural Networks.", "venue": "ICCD", "pages": "678-681", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiRLQWY16", "doi": "10.1109/ICCD.2016.7753357", "ee": "https://doi.org/10.1109/ICCD.2016.7753357", "url": "https://dblp.org/rec/conf/iccd/LiRLQWY16"}, "url": "URL#2877267"}, {"@score": "1", "@id": "2877268", "info": {"authors": {"author": [{"@pid": "121/1645", "text": "Changgong Li"}, {"@pid": "75/73", "text": "Alexander Schwarz"}, {"@pid": "h/ChristianHochberger", "text": "Christian Hochberger"}]}, "title": "A readback based general debugging framework for soft-core processors.", "venue": "ICCD", "pages": "568-575", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiSH16", "doi": "10.1109/ICCD.2016.7753342", "ee": "https://doi.org/10.1109/ICCD.2016.7753342", "url": "https://dblp.org/rec/conf/iccd/LiSH16"}, "url": "URL#2877268"}, {"@score": "1", "@id": "2877269", "info": {"authors": {"author": [{"@pid": "94/7236", "text": "Xue Lin"}, {"@pid": "145/9427", "text": "Yuankun Xue"}, {"@pid": "05/5539", "text": "Paul Bogdan"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "94/3807", "text": "Siddharth Garg"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Power-aware virtual machine mapping in the data-center-on-a-chip paradigm.", "venue": "ICCD", "pages": "241-248", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LinXBWGP16", "doi": "10.1109/ICCD.2016.7753286", "ee": "https://doi.org/10.1109/ICCD.2016.7753286", "url": "https://dblp.org/rec/conf/iccd/LinXBWGP16"}, "url": "URL#2877269"}, {"@score": "1", "@id": "2877270", "info": {"authors": {"author": [{"@pid": "145/9118", "text": "Taizhi Liu"}, {"@pid": "119/8450", "text": "Chang-Chih Chen"}, {"@pid": "63/10101", "text": "Jiadong Wu"}, {"@pid": "m/LindaSMilor", "text": "Linda S. Milor"}]}, "title": "SRAM stability analysis for different cache configurations due to Bias Temperature Instability and Hot Carrier Injection.", "venue": "ICCD", "pages": "225-232", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuCWM16", "doi": "10.1109/ICCD.2016.7753284", "ee": "https://doi.org/10.1109/ICCD.2016.7753284", "url": "https://dblp.org/rec/conf/iccd/LiuCWM16"}, "url": "URL#2877270"}, {"@score": "1", "@id": "2877271", "info": {"authors": {"author": [{"@pid": "51/3710-44", "text": "Yang Liu 0044"}, {"@pid": "76/1857-1", "text": "Hung-Wei Tseng 0001"}, {"@pid": "75/9636", "text": "Mark Gahagan"}, {"@pid": "l/JingLi21", "text": "Jing Li 0021"}, {"@pid": "02/9928", "text": "Yanqin Jin"}, {"@pid": "97/3886", "text": "Steven Swanson"}]}, "title": "Hippogriff: Efficiently moving data in heterogeneous computing systems.", "venue": "ICCD", "pages": "376-379", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuTGLJS16", "doi": "10.1109/ICCD.2016.7753307", "ee": "https://doi.org/10.1109/ICCD.2016.7753307", "url": "https://dblp.org/rec/conf/iccd/LiuTGLJS16"}, "url": "URL#2877271"}, {"@score": "1", "@id": "2877272", "info": {"authors": {"author": [{"@pid": "51/3710-44", "text": "Yang Liu 0044"}, {"@pid": "76/1857-1", "text": "Hung-Wei Tseng 0001"}, {"@pid": "97/3886", "text": "Steven Swanson"}]}, "title": "SPMario: Scale up MapReduce with I/O-Oriented Scheduling for the GPU.", "venue": "ICCD", "pages": "384-387", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuTS16", "doi": "10.1109/ICCD.2016.7753309", "ee": "https://doi.org/10.1109/ICCD.2016.7753309", "url": "https://dblp.org/rec/conf/iccd/LiuTS16"}, "url": "URL#2877272"}, {"@score": "1", "@id": "2877273", "info": {"authors": {"author": [{"@pid": "10/3416-2", "text": "Yin Liu 0002"}, {"@pid": "190/5151", "text": "Hariharasudhan Venkataraman"}, {"@pid": "171/8638", "text": "Zisheng Zhang"}, {"@pid": "p/KeshabKParhi", "text": "Keshab K. Parhi"}]}, "title": "Machine learning classifiers using stochastic logic.", "venue": "ICCD", "pages": "408-411", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuVZP16", "doi": "10.1109/ICCD.2016.7753315", "ee": "https://doi.org/10.1109/ICCD.2016.7753315", "url": "https://dblp.org/rec/conf/iccd/LiuVZP16"}, "url": "URL#2877273"}, {"@score": "1", "@id": "2877274", "info": {"authors": {"author": [{"@pid": "21/2715-30", "text": "Lei Liu 0030"}, {"@pid": "54/4089", "text": "Hao Yang"}, {"@pid": "93/2334", "text": "Yong Li"}, {"@pid": "190/5112", "text": "Mengyao Xie"}, {"@pid": "57/1586", "text": "Lian Li"}, {"@pid": "51/3529-2", "text": "Chenggang Wu 0002"}]}, "title": "Memos: A full hierarchy hybrid memory management framework.", "venue": "ICCD", "pages": "368-371", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuYLXLW16", "doi": "10.1109/ICCD.2016.7753305", "ee": "https://doi.org/10.1109/ICCD.2016.7753305", "url": "https://dblp.org/rec/conf/iccd/LiuYLXLW16"}, "url": "URL#2877274"}, {"@score": "1", "@id": "2877275", "info": {"authors": {"author": [{"@pid": "185/5699", "text": "Kelvin Ly"}, {"@pid": "163/3685", "text": "Orlando Arias"}, {"@pid": "175/8573", "text": "Jacob Wurm"}, {"@pid": "175/8571", "text": "Khoa Hoang"}, {"@pid": "173/7144", "text": "Kaveh Shamsi"}, {"@pid": "34/756", "text": "Yier Jin"}]}, "title": "Voting system design pitfalls: Vulnerability analysis and exploitation of a model platform.", "venue": "ICCD", "pages": "149-152", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LyAWHSJ16", "doi": "10.1109/ICCD.2016.7753273", "ee": "https://doi.org/10.1109/ICCD.2016.7753273", "url": "https://dblp.org/rec/conf/iccd/LyAWHSJ16"}, "url": "URL#2877275"}, {"@score": "1", "@id": "2877276", "info": {"authors": {"author": [{"@pid": "161/0894", "text": "Amirhossein Mirhosseini"}, {"@pid": "161/0904", "text": "Mohammad Sadrosadati"}, {"@pid": "173/8636", "text": "Maryam Zare"}, {"@pid": "36/139", "text": "Hamid Sarbazi-Azad"}]}, "title": "Quantifying the difference in resource demand among classic and modern NoC workloads.", "venue": "ICCD", "pages": "404-407", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MirhosseiniSZS16", "doi": "10.1109/ICCD.2016.7753314", "ee": "https://doi.org/10.1109/ICCD.2016.7753314", "url": "https://dblp.org/rec/conf/iccd/MirhosseiniSZS16"}, "url": "URL#2877276"}, {"@score": "1", "@id": "2877277", "info": {"authors": {"author": [{"@pid": "22/8791", "text": "Amir Momeni"}, {"@pid": "47/3258", "text": "Hamed Tabkhi"}, {"@pid": "88/4231", "text": "Gunar Schirner"}, {"@pid": "k/DavidRKaeli", "text": "David R. Kaeli"}]}, "title": "Hardware thread reordering to boost OpenCL throughput on FPGAs.", "venue": "ICCD", "pages": "257-264", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MomeniTSK16", "doi": "10.1109/ICCD.2016.7753288", "ee": "https://doi.org/10.1109/ICCD.2016.7753288", "url": "https://dblp.org/rec/conf/iccd/MomeniTSK16"}, "url": "URL#2877277"}, {"@score": "1", "@id": "2877278", "info": {"authors": {"author": {"@pid": "62/5283", "text": "Emre Neftci"}}, "title": "Stochastic neuromorphic learning machines for weakly labeled data.", "venue": "ICCD", "pages": "670-673", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Neftci16", "doi": "10.1109/ICCD.2016.7753355", "ee": "https://doi.org/10.1109/ICCD.2016.7753355", "url": "https://dblp.org/rec/conf/iccd/Neftci16"}, "url": "URL#2877278"}, {"@score": "1", "@id": "2877279", "info": {"authors": {"author": [{"@pid": "145/0299", "text": "Arash Nejat"}, {"@pid": "41/6112", "text": "David H\u00e9ly"}, {"@pid": "51/5772", "text": "Vincent Beroulle"}]}, "title": "How logic masking can improve path delay analysis for Hardware Trojan detection.", "venue": "ICCD", "pages": "424-427", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NejatHB16", "doi": "10.1109/ICCD.2016.7753319", "ee": "https://doi.org/10.1109/ICCD.2016.7753319", "url": "https://dblp.org/rec/conf/iccd/NejatHB16"}, "url": "URL#2877279"}, {"@score": "1", "@id": "2877280", "info": {"authors": {"author": [{"@pid": "190/5167", "text": "Hayato Nomura"}, {"@pid": "190/5196", "text": "Hiroyuki Katchi"}, {"@pid": "43/4691", "text": "Hidetsugu Irie"}, {"@pid": "56/2263", "text": "Shuichi Sakai"}]}, "title": "&quot;Stubborn&quot; strategy to mitigate remaining cache misses.", "venue": "ICCD", "pages": "388-391", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NomuraKIS16", "doi": "10.1109/ICCD.2016.7753310", "ee": "https://doi.org/10.1109/ICCD.2016.7753310", "url": "https://dblp.org/rec/conf/iccd/NomuraKIS16"}, "url": "URL#2877280"}, {"@score": "1", "@id": "2877281", "info": {"authors": {"author": [{"@pid": "190/5154", "text": "Vasil Pano"}, {"@pid": "190/5110", "text": "Isikcan Yilmaz"}, {"@pid": "182/9303-1", "text": "Yuqiao Liu 0001"}, {"@pid": "90/4900", "text": "Baris Taskin"}, {"@pid": "86/99", "text": "Kapil R. Dandekar"}]}, "title": "Wireless Network-on-Chip analysis of propagation technique for on-chip communication.", "venue": "ICCD", "pages": "400-403", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PanoYLTD16", "doi": "10.1109/ICCD.2016.7753313", "ee": "https://doi.org/10.1109/ICCD.2016.7753313", "url": "https://dblp.org/rec/conf/iccd/PanoYLTD16"}, "url": "URL#2877281"}, {"@score": "1", "@id": "2877282", "info": {"authors": {"author": [{"@pid": "190/5154", "text": "Vasil Pano"}, {"@pid": "190/5110", "text": "Isikcan Yilmaz"}, {"@pid": "21/8002", "text": "Ankit More"}, {"@pid": "90/4900", "text": "Baris Taskin"}]}, "title": "Energy aware routing of multi-level Network-on-Chip traffic.", "venue": "ICCD", "pages": "480-486", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PanoYMT16", "doi": "10.1109/ICCD.2016.7753330", "ee": "https://doi.org/10.1109/ICCD.2016.7753330", "url": "https://dblp.org/rec/conf/iccd/PanoYMT16"}, "url": "URL#2877282"}, {"@score": "1", "@id": "2877283", "info": {"authors": {"author": [{"@pid": "54/2215-1", "text": "George Papadimitriou 0001"}, {"@pid": "79/1691", "text": "Dimitris Gizopoulos"}, {"@pid": "170/3249", "text": "Athanasios Chatzidimitriou"}, {"@pid": "119/3863", "text": "Tom Kolan"}, {"@pid": "05/2306", "text": "Anatoly Koyfman"}, {"@pid": "86/8767", "text": "Ronny Morad"}, {"@pid": "20/10064", "text": "Vitali Sokhin"}]}, "title": "Unveiling difficult bugs in address translation caching arrays for effective post-silicon validation.", "venue": "ICCD", "pages": "544-551", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PapadimitriouGC16", "doi": "10.1109/ICCD.2016.7753339", "ee": "https://doi.org/10.1109/ICCD.2016.7753339", "url": "https://dblp.org/rec/conf/iccd/PapadimitriouGC16"}, "url": "URL#2877283"}, {"@score": "1", "@id": "2877284", "info": {"authors": {"author": [{"@pid": "163/2345", "text": "Sikhar Patranabis"}, {"@pid": "116/4686", "text": "Debapriya Basu Roy"}, {"@pid": "29/1834", "text": "Praveen Kumar Vadnala"}, {"@pid": "85/3079", "text": "Debdeep Mukhopadhyay"}, {"@pid": "15/5063", "text": "Santosh Ghosh"}]}, "title": "Shuffling across rounds: A lightweight strategy to counter side-channel attacks.", "venue": "ICCD", "pages": "440-443", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PatranabisRVMG16", "doi": "10.1109/ICCD.2016.7753323", "ee": "https://doi.org/10.1109/ICCD.2016.7753323", "url": "https://dblp.org/rec/conf/iccd/PatranabisRVMG16"}, "url": "URL#2877284"}, {"@score": "1", "@id": "2877285", "info": {"authors": {"author": [{"@pid": "17/831", "text": "Steffen Peter"}, {"@pid": "g/TonyGivargis", "text": "Tony Givargis"}]}, "title": "Towards a timing attack aware high-level synthesis of integrated circuits.", "venue": "ICCD", "pages": "452-455", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PeterG16", "doi": "10.1109/ICCD.2016.7753326", "ee": "https://doi.org/10.1109/ICCD.2016.7753326", "url": "https://dblp.org/rec/conf/iccd/PeterG16"}, "url": "URL#2877285"}, {"@score": "1", "@id": "2877286", "info": {"authors": {"author": [{"@pid": "167/4275", "text": "Nadja Peters"}, {"@pid": "190/5141", "text": "Dominik Fuss"}, {"@pid": "27/366", "text": "Sangyoung Park"}, {"@pid": "c/SamarjitChakraborty", "text": "Samarjit Chakraborty"}]}, "title": "Frame-based and thread-based power management for mobile games on HMP platforms.", "venue": "ICCD", "pages": "169-176", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PetersFPC16", "doi": "10.1109/ICCD.2016.7753277", "ee": "https://doi.org/10.1109/ICCD.2016.7753277", "url": "https://dblp.org/rec/conf/iccd/PetersFPC16"}, "url": "URL#2877286"}, {"@score": "1", "@id": "2877287", "info": {"authors": {"author": [{"@pid": "188/1150", "text": "Mounika Ponugoti"}, {"@pid": "54/1358", "text": "Aleksandar Milenkovic"}]}, "title": "Exploiting cache coherence for effective on-the-fly data tracing in multicores.", "venue": "ICCD", "pages": "312-319", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PonugotiM16", "doi": "10.1109/ICCD.2016.7753295", "ee": "https://doi.org/10.1109/ICCD.2016.7753295", "url": "https://dblp.org/rec/conf/iccd/PonugotiM16"}, "url": "URL#2877287"}, {"@score": "1", "@id": "2877288", "info": {"authors": {"author": [{"@pid": "57/10596", "text": "Rafael Trapani Possignolo"}, {"@pid": "117/3173", "text": "Elnaz Ebrahimi 0001"}, {"@pid": "190/5123", "text": "Haven Blake Skinner"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "Fluid Pipelines: Elastic circuitry meets Out-of-Order execution.", "venue": "ICCD", "pages": "233-240", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PossignoloESR16", "doi": "10.1109/ICCD.2016.7753285", "ee": "https://doi.org/10.1109/ICCD.2016.7753285", "url": "https://dblp.org/rec/conf/iccd/PossignoloESR16"}, "url": "URL#2877288"}, {"@score": "1", "@id": "2877289", "info": {"authors": {"author": [{"@pid": "132/8163", "text": "Keni Qiu"}, {"@pid": "190/5144", "text": "Junpeng Luo"}, {"@pid": "190/5111", "text": "Zhiyao Gong"}, {"@pid": "90/7721", "text": "Weigong Zhang"}, {"@pid": "02/736-55", "text": "Jing Wang 0055"}, {"@pid": "78/10373-2", "text": "Yuanchao Xu 0002"}, {"@pid": "75/4601-6", "text": "Tao Li 0006"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}]}, "title": "Refresh-aware loop scheduling for high performance low power volatile STT-RAM.", "venue": "ICCD", "pages": "209-216", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/QiuLGZWXLX16", "doi": "10.1109/ICCD.2016.7753282", "ee": "https://doi.org/10.1109/ICCD.2016.7753282", "url": "https://dblp.org/rec/conf/iccd/QiuLGZWXLX16"}, "url": "URL#2877289"}, {"@score": "1", "@id": "2877290", "info": {"authors": {"author": [{"@pid": "132/8163", "text": "Keni Qiu"}, {"@pid": "190/5156", "text": "Yuanhui Ni"}, {"@pid": "90/7721", "text": "Weigong Zhang"}, {"@pid": "02/736-55", "text": "Jing Wang 0055"}, {"@pid": "171/1077", "text": "Xiaoqiang Wu"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}, {"@pid": "75/4601-6", "text": "Tao Li 0006"}]}, "title": "An adaptive Non-Uniform Loop Tiling for DMA-based bulk data transfers on many-core processor.", "venue": "ICCD", "pages": "9-16", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/QiuNZWWXL16", "doi": "10.1109/ICCD.2016.7753255", "ee": "https://doi.org/10.1109/ICCD.2016.7753255", "url": "https://dblp.org/rec/conf/iccd/QiuNZWWXL16"}, "url": "URL#2877290"}, {"@score": "1", "@id": "2877291", "info": {"authors": {"author": [{"@pid": "144/4636", "text": "Manish Rana"}, {"@pid": "21/4866", "text": "Ramon Canal"}, {"@pid": "09/2621-1", "text": "Jie Han 0001"}, {"@pid": "68/6781", "text": "Bruce F. Cockburn"}]}, "title": "SRAM memory margin probability failure estimation using Gaussian Process regression.", "venue": "ICCD", "pages": "448-451", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RanaCHC16", "doi": "10.1109/ICCD.2016.7753325", "ee": "https://doi.org/10.1109/ICCD.2016.7753325", "url": "https://dblp.org/rec/conf/iccd/RanaCHC16"}, "url": "URL#2877291"}, {"@score": "1", "@id": "2877292", "info": {"authors": {"author": [{"@pid": "167/7936", "text": "Venkata Yaswanth Raparti"}, {"@pid": "82/9546", "text": "Nishit Ashok Kapadia"}, {"@pid": "68/2349", "text": "Sudeep Pasricha"}]}, "title": "CHARM: A checkpoint-based resource management framework for reliable multicore computing in the dark silicon era.", "venue": "ICCD", "pages": "201-208", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RapartiKP16", "doi": "10.1109/ICCD.2016.7753281", "ee": "https://doi.org/10.1109/ICCD.2016.7753281", "url": "https://dblp.org/rec/conf/iccd/RapartiKP16"}, "url": "URL#2877292"}, {"@score": "1", "@id": "2877293", "info": {"authors": {"author": [{"@pid": "61/14", "text": "Sandip Ray"}, {"@pid": "180/6766", "text": "Tamzidul Hoque"}, {"@pid": "145/9106", "text": "Abhishek Basak"}, {"@pid": "75/4629", "text": "Swarup Bhunia"}]}, "title": "The power play: Security-energy trade-offs in the IoT regime.", "venue": "ICCD", "pages": "690-693", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RayHBB16", "doi": "10.1109/ICCD.2016.7753360", "ee": "https://doi.org/10.1109/ICCD.2016.7753360", "url": "https://dblp.org/rec/conf/iccd/RayHBB16"}, "url": "URL#2877293"}, {"@score": "1", "@id": "2877294", "info": {"authors": {"author": [{"@pid": "23/10054", "text": "Sudhir Satpathy"}, {"@pid": "15/5597", "text": "Sanu Mathew"}, {"@pid": "49/9412", "text": "Vikram B. Suresh"}, {"@pid": "19/6426-1", "text": "Ram Krishnamurthy 0001"}]}, "title": "Ultra-low energy security circuits for IoT applications.", "venue": "ICCD", "pages": "682-685", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SatpathyMSK16", "doi": "10.1109/ICCD.2016.7753358", "ee": "https://doi.org/10.1109/ICCD.2016.7753358", "url": "https://dblp.org/rec/conf/iccd/SatpathyMSK16"}, "url": "URL#2877294"}, {"@score": "1", "@id": "2877295", "info": {"authors": {"author": [{"@pid": "190/5108", "text": "David J. Schlais"}, {"@pid": "02/1732", "text": "Mikko H. Lipasti"}]}, "title": "BADGR: A practical GHR implementation for TAGE branch predictors.", "venue": "ICCD", "pages": "536-543", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SchlaisL16", "doi": "10.1109/ICCD.2016.7753338", "ee": "https://doi.org/10.1109/ICCD.2016.7753338", "url": "https://dblp.org/rec/conf/iccd/SchlaisL16"}, "url": "URL#2877295"}, {"@score": "1", "@id": "2877296", "info": {"authors": {"author": [{"@pid": "115/4866", "text": "Andreas Sembrant"}, {"@pid": "h/ErikHagersten", "text": "Erik Hagersten"}, {"@pid": "58/6781", "text": "David Black-Schaffer"}]}, "title": "Data placement across the cache hierarchy: Minimizing data movement with reuse-aware placement.", "venue": "ICCD", "pages": "117-124", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SembrantHB16", "doi": "10.1109/ICCD.2016.7753269", "ee": "https://doi.org/10.1109/ICCD.2016.7753269", "url": "https://dblp.org/rec/conf/iccd/SembrantHB16"}, "url": "URL#2877296"}, {"@score": "1", "@id": "2877297", "info": {"authors": {"author": [{"@pid": "190/5140", "text": "Airan Shao"}, {"@pid": "21/841-2", "text": "Dongsheng Wang 0002"}, {"@pid": "83/1575", "text": "Haixia Wang"}]}, "title": "Pull-off buffer: Borrowing cache space to avoid deadlock for fault-tolerant NoC routing.", "venue": "ICCD", "pages": "464-471", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ShaoWW16", "doi": "10.1109/ICCD.2016.7753328", "ee": "https://doi.org/10.1109/ICCD.2016.7753328", "url": "https://dblp.org/rec/conf/iccd/ShaoWW16"}, "url": "URL#2877297"}, {"@score": "1", "@id": "2877298", "info": {"authors": {"author": [{"@pid": "70/4115", "text": "Xin Shi"}, {"@pid": "84/3254-5", "text": "Fei Wu 0005"}, {"@pid": "190/5174", "text": "Xidong Guan"}, {"@pid": "54/2020", "text": "Changsheng Xie"}]}, "title": "Error behaviors testing with temperature and magnetism dependency for MRAM.", "venue": "ICCD", "pages": "356-359", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ShiWGX16", "doi": "10.1109/ICCD.2016.7753302", "ee": "https://doi.org/10.1109/ICCD.2016.7753302", "url": "https://dblp.org/rec/conf/iccd/ShiWGX16"}, "url": "URL#2877298"}, {"@score": "1", "@id": "2877299", "info": {"authors": {"author": [{"@pid": "77/3795", "text": "Wei Shu"}, {"@pid": "82/4827", "text": "Nian-Feng Tzeng"}]}, "title": "Relinquishment coherence for enhancing directory efficiency in chip multiprocessors.", "venue": "ICCD", "pages": "372-375", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ShuT16", "doi": "10.1109/ICCD.2016.7753306", "ee": "https://doi.org/10.1109/ICCD.2016.7753306", "url": "https://dblp.org/rec/conf/iccd/ShuT16"}, "url": "URL#2877299"}, {"@score": "1", "@id": "2877300", "info": {"authors": {"author": [{"@pid": "61/5639-1", "text": "Chang Song 0001"}, {"@pid": "59/11469", "text": "Beiye Liu"}, {"@pid": "151/4584", "text": "Chenchen Liu"}, {"@pid": "30/5330-1", "text": "Hai Li 0001"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}]}, "title": "Design techniques of eNVM-enabled neuromorphic computing systems.", "venue": "ICCD", "pages": "674-677", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SongLLLC16", "doi": "10.1109/ICCD.2016.7753356", "ee": "https://doi.org/10.1109/ICCD.2016.7753356", "url": "https://dblp.org/rec/conf/iccd/SongLLLC16"}, "url": "URL#2877300"}, {"@score": "1", "@id": "2877301", "info": {"authors": {"author": [{"@pid": "76/9547", "text": "Sudarshan Srinivasan"}, {"@pid": "26/6860", "text": "Israel Koren"}, {"@pid": "84/1396", "text": "Sandip Kundu"}]}, "title": "Improving performance per Watt of non-monotonic Multicore Processors via bottleneck-based online program phase classification.", "venue": "ICCD", "pages": "528-535", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SrinivasanKK16", "doi": "10.1109/ICCD.2016.7753337", "ee": "https://doi.org/10.1109/ICCD.2016.7753337", "url": "https://dblp.org/rec/conf/iccd/SrinivasanKK16"}, "url": "URL#2877301"}, {"@score": "1", "@id": "2877302", "info": {"authors": {"author": [{"@pid": "21/2584", "text": "Yan Sui"}, {"@pid": "51/3159", "text": "Chun Yang"}, {"@pid": "56/464", "text": "Dong Tong 0001"}, {"@pid": "95/1574", "text": "Xianhua Liu 0001"}, {"@pid": "30/828-1", "text": "Xu Cheng 0001"}]}, "title": "MFAP: Fair Allocation between fully backlogged and non-fully backlogged applications.", "venue": "ICCD", "pages": "576-583", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SuiYTLC16", "doi": "10.1109/ICCD.2016.7753343", "ee": "https://doi.org/10.1109/ICCD.2016.7753343", "url": "https://dblp.org/rec/conf/iccd/SuiYTLC16"}, "url": "URL#2877302"}, {"@score": "1", "@id": "2877303", "info": {"authors": {"author": [{"@pid": "43/7646", "text": "Meysam Taassori"}, {"@pid": "87/9640", "text": "Ali Shafiee"}, {"@pid": "20/6518", "text": "Rajeev Balasubramonian"}]}, "title": "Understanding and alleviating intra-die and intra-DIMM parameter variation in the memory system.", "venue": "ICCD", "pages": "217-224", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TaassoriSB16", "doi": "10.1109/ICCD.2016.7753283", "ee": "https://doi.org/10.1109/ICCD.2016.7753283", "url": "https://dblp.org/rec/conf/iccd/TaassoriSB16"}, "url": "URL#2877303"}, {"@score": "1", "@id": "2877304", "info": {"authors": {"author": [{"@pid": "150/8972", "text": "Umair Ullah Tariq"}, {"@pid": "17/995-1", "text": "Hui Wu 0001"}]}, "title": "Energy-aware scheduling of conditional task graphs with deadlines on MPSoCs.", "venue": "ICCD", "pages": "265-272", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TariqW16", "doi": "10.1109/ICCD.2016.7753289", "ee": "https://doi.org/10.1109/ICCD.2016.7753289", "url": "https://dblp.org/rec/conf/iccd/TariqW16"}, "url": "URL#2877304"}, {"@score": "1", "@id": "2877305", "info": {"authors": {"author": [{"@pid": "121/4044", "text": "Pai-Shun Ting"}, {"@pid": "92/2628", "text": "John P. Hayes"}]}, "title": "Isolation-based decorrelation of stochastic circuits.", "venue": "ICCD", "pages": "88-95", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TingH16", "doi": "10.1109/ICCD.2016.7753265", "ee": "https://doi.org/10.1109/ICCD.2016.7753265", "url": "https://dblp.org/rec/conf/iccd/TingH16"}, "url": "URL#2877305"}, {"@score": "1", "@id": "2877306", "info": {"authors": {"author": [{"@pid": "134/5020", "text": "Nektarios Georgios Tsoutsos"}, {"@pid": "56/1494", "text": "Michail Maniatakos"}]}, "title": "Cryptographic vote-stealing attacks against a partially homomorphic e-voting architecture.", "venue": "ICCD", "pages": "157-160", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TsoutsosM16", "doi": "10.1109/ICCD.2016.7753275", "ee": "https://doi.org/10.1109/ICCD.2016.7753275", "url": "https://dblp.org/rec/conf/iccd/TsoutsosM16"}, "url": "URL#2877306"}, {"@score": "1", "@id": "2877307", "info": {"authors": {"author": [{"@pid": "148/9820", "text": "Jack Wadden"}, {"@pid": "131/4339", "text": "Nathan Brunelle"}, {"@pid": "181/2613-11", "text": "Ke Wang 0011"}, {"@pid": "03/7947", "text": "Mohamed El-Hadedy 0001"}, {"@pid": "88/875", "text": "Gabriel Robins"}, {"@pid": "s/MirceaRStan", "text": "Mircea Stan"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}]}, "title": "Generating efficient and high-quality pseudo-random behavior on Automata Processors.", "venue": "ICCD", "pages": "622-629", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WaddenBWERSS16", "doi": "10.1109/ICCD.2016.7753349", "ee": "https://doi.org/10.1109/ICCD.2016.7753349", "url": "https://dblp.org/rec/conf/iccd/WaddenBWERSS16"}, "url": "URL#2877307"}, {"@score": "1", "@id": "2877308", "info": {"authors": {"author": [{"@pid": "56/4499-55", "text": "Liang Wang 0055"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}]}, "title": "Lumos+: Rapid, pre-RTL design space exploration on accelerator-rich heterogeneous architectures with reconfigurable logic.", "venue": "ICCD", "pages": "328-335", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangS16", "doi": "10.1109/ICCD.2016.7753297", "ee": "https://doi.org/10.1109/ICCD.2016.7753297", "url": "https://dblp.org/rec/conf/iccd/WangS16"}, "url": "URL#2877308"}, {"@score": "1", "@id": "2877309", "info": {"authors": {"author": [{"@pid": "06/3244", "text": "Xinying Wang"}, {"@pid": "93/412", "text": "Joseph Zambreno"}]}, "title": "Parallelizing Latent Semantic Indexing using an FPGA-based architecture.", "venue": "ICCD", "pages": "432-435", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WangZ16", "doi": "10.1109/ICCD.2016.7753321", "ee": "https://doi.org/10.1109/ICCD.2016.7753321", "url": "https://dblp.org/rec/conf/iccd/WangZ16"}, "url": "URL#2877309"}, {"@score": "1", "@id": "2877310", "info": {"authors": {"author": [{"@pid": "190/5128", "text": "Guojin Wu"}, {"@pid": "45/5314", "text": "Yuhui Deng"}, {"@pid": "q/XiaoQin", "text": "Xiao Qin 0001"}]}, "title": "Using Provenance to boost the Metadata Prefetching in distributed storage systems.", "venue": "ICCD", "pages": "80-87", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WuDQ16", "doi": "10.1109/ICCD.2016.7753264", "ee": "https://doi.org/10.1109/ICCD.2016.7753264", "url": "https://dblp.org/rec/conf/iccd/WuDQ16"}, "url": "URL#2877310"}, {"@score": "1", "@id": "2877311", "info": {"authors": {"author": [{"@pid": "130/7651", "text": "Xi-Yue Xiang"}, {"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "82/4827", "text": "Nian-Feng Tzeng"}]}, "title": "A model for Application Slowdown Estimation in on-chip networks and its use for improving system fairness and performance.", "venue": "ICCD", "pages": "456-463", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XiangGMT16", "doi": "10.1109/ICCD.2016.7753327", "ee": "https://doi.org/10.1109/ICCD.2016.7753327", "url": "https://dblp.org/rec/conf/iccd/XiangGMT16"}, "url": "URL#2877311"}, {"@score": "1", "@id": "2877312", "info": {"authors": {"author": [{"@pid": "190/5187", "text": "Wenjian Xiao"}, {"@pid": "05/5541", "text": "Huanqing Dong"}, {"@pid": "153/0250", "text": "Liuying Ma"}, {"@pid": "35/3187", "text": "Zhenjun Liu"}, {"@pid": "72/3527", "text": "Qiang Zhang"}]}, "title": "HS-BAS: A hybrid storage system based on band awareness of Shingled Write Disk.", "venue": "ICCD", "pages": "64-71", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XiaoDMLZ16", "doi": "10.1109/ICCD.2016.7753262", "ee": "https://doi.org/10.1109/ICCD.2016.7753262", "url": "https://dblp.org/rec/conf/iccd/XiaoDMLZ16"}, "url": "URL#2877312"}, {"@score": "1", "@id": "2877313", "info": {"authors": {"author": [{"@pid": "137/1546", "text": "Ping-Lin Yang"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "A fast, fully verifiable, and hardware predictable ASIC design methodology.", "venue": "ICCD", "pages": "364-367", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YangM16", "doi": "10.1109/ICCD.2016.7753304", "ee": "https://doi.org/10.1109/ICCD.2016.7753304", "url": "https://dblp.org/rec/conf/iccd/YangM16"}, "url": "URL#2877313"}, {"@score": "1", "@id": "2877314", "info": {"authors": {"author": [{"@pid": "135/7946", "text": "Hasan Erdem Yantir"}, {"@pid": "141/0978", "text": "Mohammed E. Fouda"}, {"@pid": "73/816", "text": "Ahmed M. Eltawil"}, {"@pid": "19/5115", "text": "Fadi J. Kurdahi"}]}, "title": "Process variations-aware resistive associative processor design.", "venue": "ICCD", "pages": "49-55", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YantirFEK16", "doi": "10.1109/ICCD.2016.7753260", "ee": "https://doi.org/10.1109/ICCD.2016.7753260", "url": "https://dblp.org/rec/conf/iccd/YantirFEK16"}, "url": "URL#2877314"}, {"@score": "1", "@id": "2877315", "info": {"authors": {"author": [{"@pid": "37/6473-4", "text": "Xia Zhao 0004"}, {"@pid": "70/972", "text": "Sheng Ma"}, {"@pid": "l/ChenLi15", "text": "Chen Li 0015"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}, {"@pid": "w/ZhiyingWang-3", "text": "Zhiying Wang 0003"}]}, "title": "A heterogeneous low-cost and low-latency Ring-Chain network for GPGPUs.", "venue": "ICCD", "pages": "472-479", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhaoM0EW16", "doi": "10.1109/ICCD.2016.7753329", "ee": "https://doi.org/10.1109/ICCD.2016.7753329", "url": "https://dblp.org/rec/conf/iccd/ZhaoM0EW16"}, "url": "URL#2877315"}, {"@score": "1", "@id": "2877316", "info": {"authors": {"author": [{"@pid": "67/10285", "text": "Ching Zhou"}, {"@pid": "58/3314", "text": "Yu-Shiang Lin"}, {"@pid": "08/6179", "text": "Pong-Fei Lu"}, {"@pid": "68/4688", "text": "Bruce M. Fleischer"}, {"@pid": "48/5296", "text": "David J. Frank"}, {"@pid": "45/4122", "text": "Leland Chang"}]}, "title": "Synthesis design strategies for energy-efficient microprocessors.", "venue": "ICCD", "pages": "103-108", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhouLLFFC16", "doi": "10.1109/ICCD.2016.7753267", "ee": "https://doi.org/10.1109/ICCD.2016.7753267", "url": "https://dblp.org/rec/conf/iccd/ZhouLLFFC16"}, "url": "URL#2877316"}, {"@score": "1", "@id": "2877317", "info": {"authors": {"author": [{"@pid": "27/6625", "text": "Xian Zhu"}, {"@pid": "139/7111", "text": "Mihir Awatramani"}, {"@pid": "90/3988", "text": "Diane T. Rover"}, {"@pid": "93/412", "text": "Joseph Zambreno"}]}, "title": "ONAC: Optimal number of active cores detector for energy efficient GPU computing.", "venue": "ICCD", "pages": "512-519", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhuARZ16", "doi": "10.1109/ICCD.2016.7753335", "ee": "https://doi.org/10.1109/ICCD.2016.7753335", "url": "https://dblp.org/rec/conf/iccd/ZhuARZ16"}, "url": "URL#2877317"}, {"@score": "1", "@id": "2877318", "info": {"authors": {"author": [{"@pid": "138/9537", "text": "Wen Zong"}, {"@pid": "43/1230-1", "text": "Qiang Xu 0001"}]}, "title": "DOART: A low-power and low-latency Network-on-Chip.", "venue": "ICCD", "pages": "352-355", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZongX16", "doi": "10.1109/ICCD.2016.7753301", "ee": "https://doi.org/10.1109/ICCD.2016.7753301", "url": "https://dblp.org/rec/conf/iccd/ZongX16"}, "url": "URL#2877318"}, {"@score": "1", "@id": "2972229", "info": {"title": "34th IEEE International Conference on Computer Design, ICCD 2016, Scottsdale, AZ, USA, October 2-5, 2016", "venue": "ICCD", "publisher": "IEEE Computer Society", "year": "2016", "type": "Editorship", "key": "conf/iccd/2016", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7742853/proceeding", "url": "https://dblp.org/rec/conf/iccd/2016"}, "url": "URL#2972229"}]}}}