0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sim_1/new/Sim.v,1670262155,verilog,,,,Sim,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/ALU.v,1670261739,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/ControlUnit.v,,ALU,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/ControlUnit.v,1670261625,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/DataMemory.v,,ControlUnit,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/DataMemory.v,1670261796,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/InstructionMemory.v,,DataMemory,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/InstructionMemory.v,1670261983,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/Multiplexer32.v,,InstructionMemory,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/Multiplexer32.v,1670261890,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/Multiplexer5.v,,Multiplexer32,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/Multiplexer5.v,1670261906,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/PC.v,,Multiplexer5,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/PC.v,1670261925,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/RegisterFile.v,,PC,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/RegisterFile.v,1670261975,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/SignZeroExtend.v,,RegisterFile,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/SignZeroExtend.v,1670262027,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/SingleCPU.v,,SignZeroExtend,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sources_1/new/SingleCPU.v,1670261454,verilog,,C:/Users/Administrator/Documents/GitHub/Computer-Organization-and-Design/Single-cycle-CPU/Single-cycle-CPU.srcs/sim_1/new/Sim.v,,SingleCPU,,,,,,,,
