// Seed: 2895624949
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_15 = id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2
    , id_9,
    output tri1 id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    output wand id_7
);
  assign id_0 = id_9;
  wire id_10;
  wire id_11;
  tri1 id_12 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_11,
      id_10,
      id_10,
      id_11,
      id_11,
      id_10,
      id_11
  );
  reg id_13;
  reg id_14;
  initial begin : LABEL_0
    id_13 <= 1;
    id_13 <= id_14;
  end
  always @(posedge 1) #1;
endmodule
