-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXI4Interconnect2x4TestModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXI4Interconnect2x4TestModule_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		Clock : in std_logic;
		Reset : in std_logic;
		InData : in unsigned (31 downto 0);
		MRE0 : in std_logic;
		MRE1 : in std_logic;
		MWE0 : in std_logic;
		MWE1 : in std_logic;
		SWE0 : in std_logic;
		SWE1 : in std_logic;
		SWE2 : in std_logic;
		SWE3 : in std_logic;
		WSTRB : in unsigned (3 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXI4Interconnect2x4TestModule_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant axiSize : unsigned(1 downto 0) := "10";
	constant mCount : signed(2 downto 0) := "010";
	constant sCount : signed(3 downto 0) := "0100";
	constant AXI4Interconnect2x4TestModule_L62F13L74T14_0_AXI4Interconnect2x4TestModule_L69F30T31_Expr : std_logic := '0';
	constant AXI4Interconnect2x4TestModule_L62F13L74T14_0_AXI4Interconnect2x4TestModule_L70F30T31_Expr : std_logic := '0';
	constant AXI4Interconnect2x4TestModule_L62F13L74T14_1_AXI4Interconnect2x4TestModule_L69F30T31_Expr : std_logic := '0';
	constant AXI4Interconnect2x4TestModule_L62F13L74T14_1_AXI4Interconnect2x4TestModule_L70F30T31_Expr : std_logic := '0';
	signal Inputs_InData : unsigned(31 downto 0) := (others => '0');
	signal Inputs_WSTRB : unsigned(3 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARID : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARADDR : unsigned(31 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARLEN : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARSIZE : unsigned(2 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARBURST : unsigned(1 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARLOCK : unsigned(1 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARCACHE : unsigned(3 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARPROT : unsigned(2 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARQOS : unsigned(3 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARREGION : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARUSER : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_R_AR_ARVALID : std_logic := '0';
	signal notActiveM2S_R_R_RREADY : std_logic := '0';
	signal notActiveM2S_W_AW_AWID : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWADDR : unsigned(31 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWLEN : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWSIZE : unsigned(2 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWBURST : unsigned(1 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWLOCK : unsigned(1 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWCACHE : unsigned(3 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWPROT : unsigned(2 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWQOS : unsigned(3 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWREGION : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWUSER : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_W_AW_AWVALID : std_logic := '0';
	signal notActiveM2S_W_W_WID : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_W_W_WSTRB : unsigned(3 downto 0) := (others => '0');
	signal notActiveM2S_W_W_WLAST : std_logic := '0';
	signal notActiveM2S_W_W_WUSER : unsigned(7 downto 0) := (others => '0');
	signal notActiveM2S_W_W_WVALID : std_logic := '0';
	signal notActiveM2S_W_B_BREADY : std_logic := '0';
	signal notActiveS2M_R_AR_ARREADY : std_logic := '0';
	signal notActiveS2M_R_R_RID : unsigned(7 downto 0) := (others => '0');
	signal notActiveS2M_R_R_RRESP : unsigned(1 downto 0) := (others => '0');
	signal notActiveS2M_R_R_RLAST : std_logic := '0';
	signal notActiveS2M_R_R_RUSER : unsigned(7 downto 0) := (others => '0');
	signal notActiveS2M_R_R_RVALID : std_logic := '0';
	signal notActiveS2M_W_AW_AWREADY : std_logic := '0';
	signal notActiveS2M_W_B_BID : unsigned(7 downto 0) := (others => '0');
	signal notActiveS2M_W_B_BRESP : unsigned(1 downto 0) := (others => '0');
	signal notActiveS2M_W_B_BUSER : unsigned(7 downto 0) := (others => '0');
	signal notActiveS2M_W_B_BVALID : std_logic := '0';
	signal notActiveS2M_W_W_WREADY : std_logic := '0';
	signal masters0_ARADDR : unsigned(31 downto 0) := (others => '0');
	signal masters0_AWADDR : unsigned(31 downto 0) := (others => '0');
	signal masters0_RE : std_logic := '0';
	signal masters0_S2M : unsigned(73 downto 0) := (others => '0');
	signal masters0_WE : std_logic := '0';
	signal masters0_WSTRB : unsigned(3 downto 0) := (others => '0');
	signal masters0_M2S : unsigned(221 downto 0) := (others => '0');
	signal masters0_RACK : std_logic := '0';
	signal masters0_WACK : std_logic := '0';
	signal masters1_ARADDR : unsigned(31 downto 0) := (others => '0');
	signal masters1_AWADDR : unsigned(31 downto 0) := (others => '0');
	signal masters1_RE : std_logic := '0';
	signal masters1_S2M : unsigned(73 downto 0) := (others => '0');
	signal masters1_WE : std_logic := '0';
	signal masters1_WSTRB : unsigned(3 downto 0) := (others => '0');
	signal masters1_M2S : unsigned(221 downto 0) := (others => '0');
	signal masters1_RACK : std_logic := '0';
	signal masters1_WACK : std_logic := '0';
	signal registers0_inWE : std_logic := '0';
	signal registers0_M2S : unsigned(221 downto 0) := (others => '0');
	signal registers0_outACK : std_logic := '0';
	signal registers0_outWritten : std_logic := '0';
	signal registers0_S2M : unsigned(73 downto 0) := (others => '0');
	signal registers1_inWE : std_logic := '0';
	signal registers1_M2S : unsigned(221 downto 0) := (others => '0');
	signal registers1_outACK : std_logic := '0';
	signal registers1_outWritten : std_logic := '0';
	signal registers1_S2M : unsigned(73 downto 0) := (others => '0');
	signal registers2_inWE : std_logic := '0';
	signal registers2_M2S : unsigned(221 downto 0) := (others => '0');
	signal registers2_outACK : std_logic := '0';
	signal registers2_outWritten : std_logic := '0';
	signal registers2_S2M : unsigned(73 downto 0) := (others => '0');
	signal registers3_inWE : std_logic := '0';
	signal registers3_M2S : unsigned(221 downto 0) := (others => '0');
	signal registers3_outACK : std_logic := '0';
	signal registers3_outWritten : std_logic := '0';
	signal registers3_S2M : unsigned(73 downto 0) := (others => '0');
	signal masters0_ARADDR_masters0_ARADDR_HardLink : unsigned(31 downto 0) := "00000000000000000000000000000000";
	signal masters0_AWADDR_masters0_AWADDR_HardLink : unsigned(31 downto 0) := "00000000000000000000000000000000";
	signal masters0_RE_masters0_RE_HardLink : std_logic := '0';
	signal masters0_S2M_masters0_S2M_HardLink : unsigned(73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000";
	signal masters0_WDATA0_masters0_WDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters0_WDATA1_masters0_WDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters0_WDATA2_masters0_WDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters0_WDATA3_masters0_WDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters0_WE_masters0_WE_HardLink : std_logic := '0';
	signal masters0_WSTRB_masters0_WSTRB_HardLink : unsigned(3 downto 0) := "0000";
	signal masters0_M2S_masters0_M2S_HardLink : unsigned(221 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal masters0_RACK_masters0_RACK_HardLink : std_logic := '0';
	signal masters0_RDATA0_masters0_RDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters0_RDATA1_masters0_RDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters0_RDATA2_masters0_RDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters0_RDATA3_masters0_RDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters0_WACK_masters0_WACK_HardLink : std_logic := '0';
	signal masters1_ARADDR_masters1_ARADDR_HardLink : unsigned(31 downto 0) := "00000000000000000000000000000000";
	signal masters1_AWADDR_masters1_AWADDR_HardLink : unsigned(31 downto 0) := "00000000000000000000000000000000";
	signal masters1_RE_masters1_RE_HardLink : std_logic := '0';
	signal masters1_S2M_masters1_S2M_HardLink : unsigned(73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000";
	signal masters1_WDATA0_masters1_WDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters1_WDATA1_masters1_WDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters1_WDATA2_masters1_WDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters1_WDATA3_masters1_WDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters1_WE_masters1_WE_HardLink : std_logic := '0';
	signal masters1_WSTRB_masters1_WSTRB_HardLink : unsigned(3 downto 0) := "0000";
	signal masters1_M2S_masters1_M2S_HardLink : unsigned(221 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal masters1_RACK_masters1_RACK_HardLink : std_logic := '0';
	signal masters1_RDATA0_masters1_RDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters1_RDATA1_masters1_RDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters1_RDATA2_masters1_RDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters1_RDATA3_masters1_RDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal masters1_WACK_masters1_WACK_HardLink : std_logic := '0';
	signal registers0_inWDATA0_registers0_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers0_inWDATA1_registers0_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers0_inWDATA2_registers0_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers0_inWDATA3_registers0_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers0_inWE_registers0_inWE_HardLink : std_logic := '0';
	signal registers0_M2S_registers0_M2S_HardLink : unsigned(221 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal registers0_outACK_registers0_outACK_HardLink : std_logic := '0';
	signal registers0_outData0_registers0_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers0_outData1_registers0_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers0_outData2_registers0_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers0_outData3_registers0_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers0_outWritten_registers0_outWritten_HardLink : std_logic := '0';
	signal registers0_S2M_registers0_S2M_HardLink : unsigned(73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000";
	signal registers1_inWDATA0_registers1_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers1_inWDATA1_registers1_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers1_inWDATA2_registers1_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers1_inWDATA3_registers1_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers1_inWE_registers1_inWE_HardLink : std_logic := '0';
	signal registers1_M2S_registers1_M2S_HardLink : unsigned(221 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal registers1_outACK_registers1_outACK_HardLink : std_logic := '0';
	signal registers1_outData0_registers1_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers1_outData1_registers1_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers1_outData2_registers1_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers1_outData3_registers1_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers1_outWritten_registers1_outWritten_HardLink : std_logic := '0';
	signal registers1_S2M_registers1_S2M_HardLink : unsigned(73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000";
	signal registers2_inWDATA0_registers2_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers2_inWDATA1_registers2_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers2_inWDATA2_registers2_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers2_inWDATA3_registers2_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers2_inWE_registers2_inWE_HardLink : std_logic := '0';
	signal registers2_M2S_registers2_M2S_HardLink : unsigned(221 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal registers2_outACK_registers2_outACK_HardLink : std_logic := '0';
	signal registers2_outData0_registers2_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers2_outData1_registers2_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers2_outData2_registers2_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers2_outData3_registers2_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers2_outWritten_registers2_outWritten_HardLink : std_logic := '0';
	signal registers2_S2M_registers2_S2M_HardLink : unsigned(73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000";
	signal registers3_inWDATA0_registers3_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers3_inWDATA1_registers3_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers3_inWDATA2_registers3_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers3_inWDATA3_registers3_inWDATA_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers3_inWE_registers3_inWE_HardLink : std_logic := '0';
	signal registers3_M2S_registers3_M2S_HardLink : unsigned(221 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal registers3_outACK_registers3_outACK_HardLink : std_logic := '0';
	signal registers3_outData0_registers3_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers3_outData1_registers3_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers3_outData2_registers3_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers3_outData3_registers3_outData_HardLink : unsigned(7 downto 0) := "00000000";
	signal registers3_outWritten_registers3_outWritten_HardLink : std_logic := '0';
	signal registers3_S2M_registers3_S2M_HardLink : unsigned(73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000";
	type Inputs_MREArray is array (0 to 1) of std_logic;
	signal Inputs_MRE : Inputs_MREArray := (others => '0');
	type Inputs_MWEArray is array (0 to 1) of std_logic;
	signal Inputs_MWE : Inputs_MWEArray := (others => '0');
	type Inputs_SWEArray is array (0 to 3) of std_logic;
	signal Inputs_SWE : Inputs_SWEArray := (others => '0');
	type interconnectM2SArray is array (0 to 1) of unsigned (221 downto 0);
	signal interconnectM2S : interconnectM2SArray := (others => (others => '0'));
	type interconnectS2MArray is array (0 to 3) of unsigned (137 downto 0);
	signal interconnectS2M : interconnectS2MArray := (others => (others => '0'));
	type notActiveM2S_W_W_WDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal notActiveM2S_W_W_WDATA : notActiveM2S_W_W_WDATAArray := (others => (others => '0'));
	type notActiveS2M_R_R_RDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal notActiveS2M_R_R_RDATA : notActiveS2M_R_R_RDATAArray := (others => (others => '0'));
	type masters0_WDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal masters0_WDATA : masters0_WDATAArray := (others => (others => '0'));
	type masters0_RDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal masters0_RDATA : masters0_RDATAArray := (others => (others => '0'));
	type masters1_WDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal masters1_WDATA : masters1_WDATAArray := (others => (others => '0'));
	type masters1_RDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal masters1_RDATA : masters1_RDATAArray := (others => (others => '0'));
	type registers0_inWDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal registers0_inWDATA : registers0_inWDATAArray := (others => (others => '0'));
	type registers0_outDataArray is array (0 to 3) of unsigned (7 downto 0);
	signal registers0_outData : registers0_outDataArray := (others => (others => '0'));
	type registers1_inWDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal registers1_inWDATA : registers1_inWDATAArray := (others => (others => '0'));
	type registers1_outDataArray is array (0 to 3) of unsigned (7 downto 0);
	signal registers1_outData : registers1_outDataArray := (others => (others => '0'));
	type registers2_inWDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal registers2_inWDATA : registers2_inWDATAArray := (others => (others => '0'));
	type registers2_outDataArray is array (0 to 3) of unsigned (7 downto 0);
	signal registers2_outData : registers2_outDataArray := (others => (others => '0'));
	type registers3_inWDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal registers3_inWDATA : registers3_inWDATAArray := (others => (others => '0'));
	type registers3_outDataArray is array (0 to 3) of unsigned (7 downto 0);
	signal registers3_outData : registers3_outDataArray := (others => (others => '0'));
	type AXI4Interconnect2x4TestModule_L46F39T75_EnumerableArray is array (0 to 1) of unsigned (221 downto 0);
	signal AXI4Interconnect2x4TestModule_L46F39T75_Enumerable : AXI4Interconnect2x4TestModule_L46F39T75_EnumerableArray := (others => (others => '0'));
	signal BoardSignals : BoardSignalsType;
	signal InternalReset : std_logic := '0';
begin
	work.Quokka.BoardSignalsProc(BoardSignals, Clock, Reset, InternalReset);
	AXI4Interconnect2x4TestModule_TopLevel_masters0 : entity work.AXI4Interconnect2x4TestModule_TopLevel_masters0
	port map
	(
		-- [BEGIN USER MAP FOR masters0]
		-- [END USER MAP FOR masters0]
		BoardSignals => BoardSignals,
		ARADDR => masters0_ARADDR_masters0_ARADDR_HardLink,
		AWADDR => masters0_AWADDR_masters0_AWADDR_HardLink,
		RE => masters0_RE_masters0_RE_HardLink,
		S2M => masters0_S2M_masters0_S2M_HardLink,
		WDATA0 => masters0_WDATA0_masters0_WDATA_HardLink,
		WDATA1 => masters0_WDATA1_masters0_WDATA_HardLink,
		WDATA2 => masters0_WDATA2_masters0_WDATA_HardLink,
		WDATA3 => masters0_WDATA3_masters0_WDATA_HardLink,
		WE => masters0_WE_masters0_WE_HardLink,
		WSTRB => masters0_WSTRB_masters0_WSTRB_HardLink,
		M2S => masters0_M2S_masters0_M2S_HardLink,
		RACK => masters0_RACK_masters0_RACK_HardLink,
		RDATA0 => masters0_RDATA0_masters0_RDATA_HardLink,
		RDATA1 => masters0_RDATA1_masters0_RDATA_HardLink,
		RDATA2 => masters0_RDATA2_masters0_RDATA_HardLink,
		RDATA3 => masters0_RDATA3_masters0_RDATA_HardLink,
		WACK => masters0_WACK_masters0_WACK_HardLink
	)
	;
	AXI4Interconnect2x4TestModule_TopLevel_masters1 : entity work.AXI4Interconnect2x4TestModule_TopLevel_masters1
	port map
	(
		-- [BEGIN USER MAP FOR masters1]
		-- [END USER MAP FOR masters1]
		BoardSignals => BoardSignals,
		ARADDR => masters1_ARADDR_masters1_ARADDR_HardLink,
		AWADDR => masters1_AWADDR_masters1_AWADDR_HardLink,
		RE => masters1_RE_masters1_RE_HardLink,
		S2M => masters1_S2M_masters1_S2M_HardLink,
		WDATA0 => masters1_WDATA0_masters1_WDATA_HardLink,
		WDATA1 => masters1_WDATA1_masters1_WDATA_HardLink,
		WDATA2 => masters1_WDATA2_masters1_WDATA_HardLink,
		WDATA3 => masters1_WDATA3_masters1_WDATA_HardLink,
		WE => masters1_WE_masters1_WE_HardLink,
		WSTRB => masters1_WSTRB_masters1_WSTRB_HardLink,
		M2S => masters1_M2S_masters1_M2S_HardLink,
		RACK => masters1_RACK_masters1_RACK_HardLink,
		RDATA0 => masters1_RDATA0_masters1_RDATA_HardLink,
		RDATA1 => masters1_RDATA1_masters1_RDATA_HardLink,
		RDATA2 => masters1_RDATA2_masters1_RDATA_HardLink,
		RDATA3 => masters1_RDATA3_masters1_RDATA_HardLink,
		WACK => masters1_WACK_masters1_WACK_HardLink
	)
	;
	AXI4Interconnect2x4TestModule_TopLevel_registers0 : entity work.AXI4Interconnect2x4TestModule_TopLevel_registers0
	port map
	(
		-- [BEGIN USER MAP FOR registers0]
		-- [END USER MAP FOR registers0]
		BoardSignals => BoardSignals,
		inWDATA0 => registers0_inWDATA0_registers0_inWDATA_HardLink,
		inWDATA1 => registers0_inWDATA1_registers0_inWDATA_HardLink,
		inWDATA2 => registers0_inWDATA2_registers0_inWDATA_HardLink,
		inWDATA3 => registers0_inWDATA3_registers0_inWDATA_HardLink,
		inWE => registers0_inWE_registers0_inWE_HardLink,
		M2S => registers0_M2S_registers0_M2S_HardLink,
		outACK => registers0_outACK_registers0_outACK_HardLink,
		outData0 => registers0_outData0_registers0_outData_HardLink,
		outData1 => registers0_outData1_registers0_outData_HardLink,
		outData2 => registers0_outData2_registers0_outData_HardLink,
		outData3 => registers0_outData3_registers0_outData_HardLink,
		outWritten => registers0_outWritten_registers0_outWritten_HardLink,
		S2M => registers0_S2M_registers0_S2M_HardLink
	)
	;
	AXI4Interconnect2x4TestModule_TopLevel_registers1 : entity work.AXI4Interconnect2x4TestModule_TopLevel_registers1
	port map
	(
		-- [BEGIN USER MAP FOR registers1]
		-- [END USER MAP FOR registers1]
		BoardSignals => BoardSignals,
		inWDATA0 => registers1_inWDATA0_registers1_inWDATA_HardLink,
		inWDATA1 => registers1_inWDATA1_registers1_inWDATA_HardLink,
		inWDATA2 => registers1_inWDATA2_registers1_inWDATA_HardLink,
		inWDATA3 => registers1_inWDATA3_registers1_inWDATA_HardLink,
		inWE => registers1_inWE_registers1_inWE_HardLink,
		M2S => registers1_M2S_registers1_M2S_HardLink,
		outACK => registers1_outACK_registers1_outACK_HardLink,
		outData0 => registers1_outData0_registers1_outData_HardLink,
		outData1 => registers1_outData1_registers1_outData_HardLink,
		outData2 => registers1_outData2_registers1_outData_HardLink,
		outData3 => registers1_outData3_registers1_outData_HardLink,
		outWritten => registers1_outWritten_registers1_outWritten_HardLink,
		S2M => registers1_S2M_registers1_S2M_HardLink
	)
	;
	AXI4Interconnect2x4TestModule_TopLevel_registers2 : entity work.AXI4Interconnect2x4TestModule_TopLevel_registers2
	port map
	(
		-- [BEGIN USER MAP FOR registers2]
		-- [END USER MAP FOR registers2]
		BoardSignals => BoardSignals,
		inWDATA0 => registers2_inWDATA0_registers2_inWDATA_HardLink,
		inWDATA1 => registers2_inWDATA1_registers2_inWDATA_HardLink,
		inWDATA2 => registers2_inWDATA2_registers2_inWDATA_HardLink,
		inWDATA3 => registers2_inWDATA3_registers2_inWDATA_HardLink,
		inWE => registers2_inWE_registers2_inWE_HardLink,
		M2S => registers2_M2S_registers2_M2S_HardLink,
		outACK => registers2_outACK_registers2_outACK_HardLink,
		outData0 => registers2_outData0_registers2_outData_HardLink,
		outData1 => registers2_outData1_registers2_outData_HardLink,
		outData2 => registers2_outData2_registers2_outData_HardLink,
		outData3 => registers2_outData3_registers2_outData_HardLink,
		outWritten => registers2_outWritten_registers2_outWritten_HardLink,
		S2M => registers2_S2M_registers2_S2M_HardLink
	)
	;
	AXI4Interconnect2x4TestModule_TopLevel_registers3 : entity work.AXI4Interconnect2x4TestModule_TopLevel_registers3
	port map
	(
		-- [BEGIN USER MAP FOR registers3]
		-- [END USER MAP FOR registers3]
		BoardSignals => BoardSignals,
		inWDATA0 => registers3_inWDATA0_registers3_inWDATA_HardLink,
		inWDATA1 => registers3_inWDATA1_registers3_inWDATA_HardLink,
		inWDATA2 => registers3_inWDATA2_registers3_inWDATA_HardLink,
		inWDATA3 => registers3_inWDATA3_registers3_inWDATA_HardLink,
		inWE => registers3_inWE_registers3_inWE_HardLink,
		M2S => registers3_M2S_registers3_M2S_HardLink,
		outACK => registers3_outACK_registers3_outACK_HardLink,
		outData0 => registers3_outData0_registers3_outData_HardLink,
		outData1 => registers3_outData1_registers3_outData_HardLink,
		outData2 => registers3_outData2_registers3_outData_HardLink,
		outData3 => registers3_outData3_registers3_outData_HardLink,
		outWritten => registers3_outWritten_registers3_outWritten_HardLink,
		S2M => registers3_S2M_registers3_S2M_HardLink
	)
	;
	process (AXI4Interconnect2x4TestModule_L46F39T75_Enumerable, InData, Inputs_InData, Inputs_MRE, Inputs_MWE, Inputs_SWE, Inputs_WSTRB, masters0_ARADDR, masters0_AWADDR, masters0_M2S, masters0_M2S_masters0_M2S_HardLink, masters0_RACK_masters0_RACK_HardLink, masters0_RDATA0_masters0_RDATA_HardLink, masters0_RDATA1_masters0_RDATA_HardLink, masters0_RDATA2_masters0_RDATA_HardLink, masters0_RDATA3_masters0_RDATA_HardLink, masters0_RE, masters0_S2M, masters0_WACK_masters0_WACK_HardLink, masters0_WDATA, masters0_WE, masters0_WSTRB, masters1_ARADDR, masters1_AWADDR, masters1_M2S, masters1_M2S_masters1_M2S_HardLink, masters1_RACK_masters1_RACK_HardLink, masters1_RDATA0_masters1_RDATA_HardLink, masters1_RDATA1_masters1_RDATA_HardLink, masters1_RDATA2_masters1_RDATA_HardLink, masters1_RDATA3_masters1_RDATA_HardLink, masters1_RE, masters1_S2M, masters1_WACK_masters1_WACK_HardLink, masters1_WDATA, masters1_WE, masters1_WSTRB, MRE0, MRE1, MWE0, MWE1, notActiveM2S_R_AR_ARADDR, notActiveM2S_R_AR_ARBURST, notActiveM2S_R_AR_ARCACHE, notActiveM2S_R_AR_ARID, notActiveM2S_R_AR_ARLEN, notActiveM2S_R_AR_ARLOCK, notActiveM2S_R_AR_ARPROT, notActiveM2S_R_AR_ARQOS, notActiveM2S_R_AR_ARREGION, notActiveM2S_R_AR_ARSIZE, notActiveM2S_R_AR_ARUSER, notActiveM2S_R_AR_ARVALID, notActiveM2S_R_R_RREADY, notActiveM2S_W_AW_AWADDR, notActiveM2S_W_AW_AWBURST, notActiveM2S_W_AW_AWCACHE, notActiveM2S_W_AW_AWID, notActiveM2S_W_AW_AWLEN, notActiveM2S_W_AW_AWLOCK, notActiveM2S_W_AW_AWPROT, notActiveM2S_W_AW_AWQOS, notActiveM2S_W_AW_AWREGION, notActiveM2S_W_AW_AWSIZE, notActiveM2S_W_AW_AWUSER, notActiveM2S_W_AW_AWVALID, notActiveM2S_W_B_BREADY, notActiveM2S_W_W_WDATA, notActiveM2S_W_W_WID, notActiveM2S_W_W_WLAST, notActiveM2S_W_W_WSTRB, notActiveM2S_W_W_WUSER, notActiveM2S_W_W_WVALID, notActiveS2M_R_AR_ARREADY, notActiveS2M_R_R_RDATA, notActiveS2M_R_R_RID, notActiveS2M_R_R_RLAST, notActiveS2M_R_R_RRESP, notActiveS2M_R_R_RUSER, notActiveS2M_R_R_RVALID, notActiveS2M_W_AW_AWREADY, notActiveS2M_W_B_BID, notActiveS2M_W_B_BRESP, notActiveS2M_W_B_BUSER, notActiveS2M_W_B_BVALID, notActiveS2M_W_W_WREADY, registers0_inWDATA, registers0_inWE, registers0_M2S, registers0_outACK_registers0_outACK_HardLink, registers0_outData0_registers0_outData_HardLink, registers0_outData1_registers0_outData_HardLink, registers0_outData2_registers0_outData_HardLink, registers0_outData3_registers0_outData_HardLink, registers0_outWritten_registers0_outWritten_HardLink, registers0_S2M_registers0_S2M_HardLink, registers1_inWDATA, registers1_inWE, registers1_M2S, registers1_outACK_registers1_outACK_HardLink, registers1_outData0_registers1_outData_HardLink, registers1_outData1_registers1_outData_HardLink, registers1_outData2_registers1_outData_HardLink, registers1_outData3_registers1_outData_HardLink, registers1_outWritten_registers1_outWritten_HardLink, registers1_S2M_registers1_S2M_HardLink, registers2_inWDATA, registers2_inWE, registers2_M2S, registers2_outACK_registers2_outACK_HardLink, registers2_outData0_registers2_outData_HardLink, registers2_outData1_registers2_outData_HardLink, registers2_outData2_registers2_outData_HardLink, registers2_outData3_registers2_outData_HardLink, registers2_outWritten_registers2_outWritten_HardLink, registers2_S2M_registers2_S2M_HardLink, registers3_inWDATA, registers3_inWE, registers3_M2S, registers3_outACK_registers3_outACK_HardLink, registers3_outData0_registers3_outData_HardLink, registers3_outData1_registers3_outData_HardLink, registers3_outData2_registers3_outData_HardLink, registers3_outData3_registers3_outData_HardLink, registers3_outWritten_registers3_outWritten_HardLink, registers3_S2M_registers3_S2M_HardLink, SWE0, SWE1, SWE2, SWE3, WSTRB)
	begin
		Inputs_InData <= InData;
		Inputs_MRE(0) <= MRE0;
		Inputs_MRE(1) <= MRE1;
		Inputs_MWE(0) <= MWE0;
		Inputs_MWE(1) <= MWE1;
		Inputs_SWE(0) <= SWE0;
		Inputs_SWE(1) <= SWE1;
		Inputs_SWE(2) <= SWE2;
		Inputs_SWE(3) <= SWE3;
		Inputs_WSTRB <= WSTRB;
		AXI4Interconnect2x4TestModule_L46F39T75_Enumerable(0) <= masters0_M2S;
		AXI4Interconnect2x4TestModule_L46F39T75_Enumerable(1) <= masters1_M2S;
		interconnectM2S(0) <= AXI4Interconnect2x4TestModule_L46F39T75_Enumerable(0);
		interconnectM2S(1) <= AXI4Interconnect2x4TestModule_L46F39T75_Enumerable(1);
		masters0_ARADDR(31 downto 1) <= (others => '0');
		masters0_ARADDR(0) <= AXI4Interconnect2x4TestModule_L62F13L74T14_0_AXI4Interconnect2x4TestModule_L69F30T31_Expr;
		masters0_AWADDR(31 downto 1) <= (others => '0');
		masters0_AWADDR(0) <= AXI4Interconnect2x4TestModule_L62F13L74T14_0_AXI4Interconnect2x4TestModule_L70F30T31_Expr;
		masters0_RE <= Inputs_MRE(0);
		masters0_S2M(73) <= notActiveS2M_W_W_WREADY;
		masters0_S2M(72) <= notActiveS2M_W_B_BVALID;
		masters0_S2M(71 downto 64) <= notActiveS2M_W_B_BUSER;
		masters0_S2M(63 downto 62) <= notActiveS2M_W_B_BRESP;
		masters0_S2M(61 downto 54) <= notActiveS2M_W_B_BID;
		masters0_S2M(53) <= notActiveS2M_W_AW_AWREADY;
		masters0_S2M(52) <= notActiveS2M_R_R_RVALID;
		masters0_S2M(51 downto 44) <= notActiveS2M_R_R_RUSER;
		masters0_S2M(43) <= notActiveS2M_R_R_RLAST;
		masters0_S2M(42 downto 41) <= notActiveS2M_R_R_RRESP;
		masters0_S2M(40 downto 33) <= notActiveS2M_R_R_RDATA(3);
		masters0_S2M(32 downto 25) <= notActiveS2M_R_R_RDATA(2);
		masters0_S2M(24 downto 17) <= notActiveS2M_R_R_RDATA(1);
		masters0_S2M(16 downto 9) <= notActiveS2M_R_R_RDATA(0);
		masters0_S2M(8 downto 1) <= notActiveS2M_R_R_RID;
		masters0_S2M(0) <= notActiveS2M_R_AR_ARREADY;
		masters0_WDATA(3) <= Inputs_InData(31 downto 24);
		masters0_WDATA(2) <= Inputs_InData(23 downto 16);
		masters0_WDATA(1) <= Inputs_InData(15 downto 8);
		masters0_WDATA(0) <= Inputs_InData(7 downto 0);
		masters0_WE <= Inputs_MWE(0);
		masters0_WSTRB <= Inputs_WSTRB;
		masters1_ARADDR(31 downto 1) <= (others => '0');
		masters1_ARADDR(0) <= AXI4Interconnect2x4TestModule_L62F13L74T14_1_AXI4Interconnect2x4TestModule_L69F30T31_Expr;
		masters1_AWADDR(31 downto 1) <= (others => '0');
		masters1_AWADDR(0) <= AXI4Interconnect2x4TestModule_L62F13L74T14_1_AXI4Interconnect2x4TestModule_L70F30T31_Expr;
		masters1_RE <= Inputs_MRE(1);
		masters1_S2M(73) <= notActiveS2M_W_W_WREADY;
		masters1_S2M(72) <= notActiveS2M_W_B_BVALID;
		masters1_S2M(71 downto 64) <= notActiveS2M_W_B_BUSER;
		masters1_S2M(63 downto 62) <= notActiveS2M_W_B_BRESP;
		masters1_S2M(61 downto 54) <= notActiveS2M_W_B_BID;
		masters1_S2M(53) <= notActiveS2M_W_AW_AWREADY;
		masters1_S2M(52) <= notActiveS2M_R_R_RVALID;
		masters1_S2M(51 downto 44) <= notActiveS2M_R_R_RUSER;
		masters1_S2M(43) <= notActiveS2M_R_R_RLAST;
		masters1_S2M(42 downto 41) <= notActiveS2M_R_R_RRESP;
		masters1_S2M(40 downto 33) <= notActiveS2M_R_R_RDATA(3);
		masters1_S2M(32 downto 25) <= notActiveS2M_R_R_RDATA(2);
		masters1_S2M(24 downto 17) <= notActiveS2M_R_R_RDATA(1);
		masters1_S2M(16 downto 9) <= notActiveS2M_R_R_RDATA(0);
		masters1_S2M(8 downto 1) <= notActiveS2M_R_R_RID;
		masters1_S2M(0) <= notActiveS2M_R_AR_ARREADY;
		masters1_WDATA(3) <= Inputs_InData(31 downto 24);
		masters1_WDATA(2) <= Inputs_InData(23 downto 16);
		masters1_WDATA(1) <= Inputs_InData(15 downto 8);
		masters1_WDATA(0) <= Inputs_InData(7 downto 0);
		masters1_WE <= Inputs_MWE(1);
		masters1_WSTRB <= Inputs_WSTRB;
		registers0_inWDATA(3) <= Inputs_InData(31 downto 24);
		registers0_inWDATA(2) <= Inputs_InData(23 downto 16);
		registers0_inWDATA(1) <= Inputs_InData(15 downto 8);
		registers0_inWDATA(0) <= Inputs_InData(7 downto 0);
		registers0_inWE <= Inputs_SWE(0);
		registers0_M2S(221) <= notActiveM2S_W_B_BREADY;
		registers0_M2S(220) <= notActiveM2S_W_W_WVALID;
		registers0_M2S(219 downto 212) <= notActiveM2S_W_W_WUSER;
		registers0_M2S(211) <= notActiveM2S_W_W_WLAST;
		registers0_M2S(210 downto 207) <= notActiveM2S_W_W_WSTRB;
		registers0_M2S(206 downto 199) <= notActiveM2S_W_W_WDATA(3);
		registers0_M2S(198 downto 191) <= notActiveM2S_W_W_WDATA(2);
		registers0_M2S(190 downto 183) <= notActiveM2S_W_W_WDATA(1);
		registers0_M2S(182 downto 175) <= notActiveM2S_W_W_WDATA(0);
		registers0_M2S(174 downto 167) <= notActiveM2S_W_W_WID;
		registers0_M2S(166) <= notActiveM2S_W_AW_AWVALID;
		registers0_M2S(165 downto 158) <= notActiveM2S_W_AW_AWUSER;
		registers0_M2S(157 downto 150) <= notActiveM2S_W_AW_AWREGION;
		registers0_M2S(149 downto 146) <= notActiveM2S_W_AW_AWQOS;
		registers0_M2S(145 downto 143) <= notActiveM2S_W_AW_AWPROT;
		registers0_M2S(142 downto 139) <= notActiveM2S_W_AW_AWCACHE;
		registers0_M2S(138 downto 137) <= notActiveM2S_W_AW_AWLOCK;
		registers0_M2S(136 downto 135) <= notActiveM2S_W_AW_AWBURST;
		registers0_M2S(134 downto 132) <= notActiveM2S_W_AW_AWSIZE;
		registers0_M2S(131 downto 124) <= notActiveM2S_W_AW_AWLEN;
		registers0_M2S(123 downto 92) <= notActiveM2S_W_AW_AWADDR;
		registers0_M2S(91 downto 84) <= notActiveM2S_W_AW_AWID;
		registers0_M2S(83) <= notActiveM2S_R_R_RREADY;
		registers0_M2S(82) <= notActiveM2S_R_AR_ARVALID;
		registers0_M2S(81 downto 74) <= notActiveM2S_R_AR_ARUSER;
		registers0_M2S(73 downto 66) <= notActiveM2S_R_AR_ARREGION;
		registers0_M2S(65 downto 62) <= notActiveM2S_R_AR_ARQOS;
		registers0_M2S(61 downto 59) <= notActiveM2S_R_AR_ARPROT;
		registers0_M2S(58 downto 55) <= notActiveM2S_R_AR_ARCACHE;
		registers0_M2S(54 downto 53) <= notActiveM2S_R_AR_ARLOCK;
		registers0_M2S(52 downto 51) <= notActiveM2S_R_AR_ARBURST;
		registers0_M2S(50 downto 48) <= notActiveM2S_R_AR_ARSIZE;
		registers0_M2S(47 downto 40) <= notActiveM2S_R_AR_ARLEN;
		registers0_M2S(39 downto 8) <= notActiveM2S_R_AR_ARADDR;
		registers0_M2S(7 downto 0) <= notActiveM2S_R_AR_ARID;
		registers1_inWDATA(3) <= Inputs_InData(31 downto 24);
		registers1_inWDATA(2) <= Inputs_InData(23 downto 16);
		registers1_inWDATA(1) <= Inputs_InData(15 downto 8);
		registers1_inWDATA(0) <= Inputs_InData(7 downto 0);
		registers1_inWE <= Inputs_SWE(1);
		registers1_M2S(221) <= notActiveM2S_W_B_BREADY;
		registers1_M2S(220) <= notActiveM2S_W_W_WVALID;
		registers1_M2S(219 downto 212) <= notActiveM2S_W_W_WUSER;
		registers1_M2S(211) <= notActiveM2S_W_W_WLAST;
		registers1_M2S(210 downto 207) <= notActiveM2S_W_W_WSTRB;
		registers1_M2S(206 downto 199) <= notActiveM2S_W_W_WDATA(3);
		registers1_M2S(198 downto 191) <= notActiveM2S_W_W_WDATA(2);
		registers1_M2S(190 downto 183) <= notActiveM2S_W_W_WDATA(1);
		registers1_M2S(182 downto 175) <= notActiveM2S_W_W_WDATA(0);
		registers1_M2S(174 downto 167) <= notActiveM2S_W_W_WID;
		registers1_M2S(166) <= notActiveM2S_W_AW_AWVALID;
		registers1_M2S(165 downto 158) <= notActiveM2S_W_AW_AWUSER;
		registers1_M2S(157 downto 150) <= notActiveM2S_W_AW_AWREGION;
		registers1_M2S(149 downto 146) <= notActiveM2S_W_AW_AWQOS;
		registers1_M2S(145 downto 143) <= notActiveM2S_W_AW_AWPROT;
		registers1_M2S(142 downto 139) <= notActiveM2S_W_AW_AWCACHE;
		registers1_M2S(138 downto 137) <= notActiveM2S_W_AW_AWLOCK;
		registers1_M2S(136 downto 135) <= notActiveM2S_W_AW_AWBURST;
		registers1_M2S(134 downto 132) <= notActiveM2S_W_AW_AWSIZE;
		registers1_M2S(131 downto 124) <= notActiveM2S_W_AW_AWLEN;
		registers1_M2S(123 downto 92) <= notActiveM2S_W_AW_AWADDR;
		registers1_M2S(91 downto 84) <= notActiveM2S_W_AW_AWID;
		registers1_M2S(83) <= notActiveM2S_R_R_RREADY;
		registers1_M2S(82) <= notActiveM2S_R_AR_ARVALID;
		registers1_M2S(81 downto 74) <= notActiveM2S_R_AR_ARUSER;
		registers1_M2S(73 downto 66) <= notActiveM2S_R_AR_ARREGION;
		registers1_M2S(65 downto 62) <= notActiveM2S_R_AR_ARQOS;
		registers1_M2S(61 downto 59) <= notActiveM2S_R_AR_ARPROT;
		registers1_M2S(58 downto 55) <= notActiveM2S_R_AR_ARCACHE;
		registers1_M2S(54 downto 53) <= notActiveM2S_R_AR_ARLOCK;
		registers1_M2S(52 downto 51) <= notActiveM2S_R_AR_ARBURST;
		registers1_M2S(50 downto 48) <= notActiveM2S_R_AR_ARSIZE;
		registers1_M2S(47 downto 40) <= notActiveM2S_R_AR_ARLEN;
		registers1_M2S(39 downto 8) <= notActiveM2S_R_AR_ARADDR;
		registers1_M2S(7 downto 0) <= notActiveM2S_R_AR_ARID;
		registers2_inWDATA(3) <= Inputs_InData(31 downto 24);
		registers2_inWDATA(2) <= Inputs_InData(23 downto 16);
		registers2_inWDATA(1) <= Inputs_InData(15 downto 8);
		registers2_inWDATA(0) <= Inputs_InData(7 downto 0);
		registers2_inWE <= Inputs_SWE(2);
		registers2_M2S(221) <= notActiveM2S_W_B_BREADY;
		registers2_M2S(220) <= notActiveM2S_W_W_WVALID;
		registers2_M2S(219 downto 212) <= notActiveM2S_W_W_WUSER;
		registers2_M2S(211) <= notActiveM2S_W_W_WLAST;
		registers2_M2S(210 downto 207) <= notActiveM2S_W_W_WSTRB;
		registers2_M2S(206 downto 199) <= notActiveM2S_W_W_WDATA(3);
		registers2_M2S(198 downto 191) <= notActiveM2S_W_W_WDATA(2);
		registers2_M2S(190 downto 183) <= notActiveM2S_W_W_WDATA(1);
		registers2_M2S(182 downto 175) <= notActiveM2S_W_W_WDATA(0);
		registers2_M2S(174 downto 167) <= notActiveM2S_W_W_WID;
		registers2_M2S(166) <= notActiveM2S_W_AW_AWVALID;
		registers2_M2S(165 downto 158) <= notActiveM2S_W_AW_AWUSER;
		registers2_M2S(157 downto 150) <= notActiveM2S_W_AW_AWREGION;
		registers2_M2S(149 downto 146) <= notActiveM2S_W_AW_AWQOS;
		registers2_M2S(145 downto 143) <= notActiveM2S_W_AW_AWPROT;
		registers2_M2S(142 downto 139) <= notActiveM2S_W_AW_AWCACHE;
		registers2_M2S(138 downto 137) <= notActiveM2S_W_AW_AWLOCK;
		registers2_M2S(136 downto 135) <= notActiveM2S_W_AW_AWBURST;
		registers2_M2S(134 downto 132) <= notActiveM2S_W_AW_AWSIZE;
		registers2_M2S(131 downto 124) <= notActiveM2S_W_AW_AWLEN;
		registers2_M2S(123 downto 92) <= notActiveM2S_W_AW_AWADDR;
		registers2_M2S(91 downto 84) <= notActiveM2S_W_AW_AWID;
		registers2_M2S(83) <= notActiveM2S_R_R_RREADY;
		registers2_M2S(82) <= notActiveM2S_R_AR_ARVALID;
		registers2_M2S(81 downto 74) <= notActiveM2S_R_AR_ARUSER;
		registers2_M2S(73 downto 66) <= notActiveM2S_R_AR_ARREGION;
		registers2_M2S(65 downto 62) <= notActiveM2S_R_AR_ARQOS;
		registers2_M2S(61 downto 59) <= notActiveM2S_R_AR_ARPROT;
		registers2_M2S(58 downto 55) <= notActiveM2S_R_AR_ARCACHE;
		registers2_M2S(54 downto 53) <= notActiveM2S_R_AR_ARLOCK;
		registers2_M2S(52 downto 51) <= notActiveM2S_R_AR_ARBURST;
		registers2_M2S(50 downto 48) <= notActiveM2S_R_AR_ARSIZE;
		registers2_M2S(47 downto 40) <= notActiveM2S_R_AR_ARLEN;
		registers2_M2S(39 downto 8) <= notActiveM2S_R_AR_ARADDR;
		registers2_M2S(7 downto 0) <= notActiveM2S_R_AR_ARID;
		registers3_inWDATA(3) <= Inputs_InData(31 downto 24);
		registers3_inWDATA(2) <= Inputs_InData(23 downto 16);
		registers3_inWDATA(1) <= Inputs_InData(15 downto 8);
		registers3_inWDATA(0) <= Inputs_InData(7 downto 0);
		registers3_inWE <= Inputs_SWE(3);
		registers3_M2S(221) <= notActiveM2S_W_B_BREADY;
		registers3_M2S(220) <= notActiveM2S_W_W_WVALID;
		registers3_M2S(219 downto 212) <= notActiveM2S_W_W_WUSER;
		registers3_M2S(211) <= notActiveM2S_W_W_WLAST;
		registers3_M2S(210 downto 207) <= notActiveM2S_W_W_WSTRB;
		registers3_M2S(206 downto 199) <= notActiveM2S_W_W_WDATA(3);
		registers3_M2S(198 downto 191) <= notActiveM2S_W_W_WDATA(2);
		registers3_M2S(190 downto 183) <= notActiveM2S_W_W_WDATA(1);
		registers3_M2S(182 downto 175) <= notActiveM2S_W_W_WDATA(0);
		registers3_M2S(174 downto 167) <= notActiveM2S_W_W_WID;
		registers3_M2S(166) <= notActiveM2S_W_AW_AWVALID;
		registers3_M2S(165 downto 158) <= notActiveM2S_W_AW_AWUSER;
		registers3_M2S(157 downto 150) <= notActiveM2S_W_AW_AWREGION;
		registers3_M2S(149 downto 146) <= notActiveM2S_W_AW_AWQOS;
		registers3_M2S(145 downto 143) <= notActiveM2S_W_AW_AWPROT;
		registers3_M2S(142 downto 139) <= notActiveM2S_W_AW_AWCACHE;
		registers3_M2S(138 downto 137) <= notActiveM2S_W_AW_AWLOCK;
		registers3_M2S(136 downto 135) <= notActiveM2S_W_AW_AWBURST;
		registers3_M2S(134 downto 132) <= notActiveM2S_W_AW_AWSIZE;
		registers3_M2S(131 downto 124) <= notActiveM2S_W_AW_AWLEN;
		registers3_M2S(123 downto 92) <= notActiveM2S_W_AW_AWADDR;
		registers3_M2S(91 downto 84) <= notActiveM2S_W_AW_AWID;
		registers3_M2S(83) <= notActiveM2S_R_R_RREADY;
		registers3_M2S(82) <= notActiveM2S_R_AR_ARVALID;
		registers3_M2S(81 downto 74) <= notActiveM2S_R_AR_ARUSER;
		registers3_M2S(73 downto 66) <= notActiveM2S_R_AR_ARREGION;
		registers3_M2S(65 downto 62) <= notActiveM2S_R_AR_ARQOS;
		registers3_M2S(61 downto 59) <= notActiveM2S_R_AR_ARPROT;
		registers3_M2S(58 downto 55) <= notActiveM2S_R_AR_ARCACHE;
		registers3_M2S(54 downto 53) <= notActiveM2S_R_AR_ARLOCK;
		registers3_M2S(52 downto 51) <= notActiveM2S_R_AR_ARBURST;
		registers3_M2S(50 downto 48) <= notActiveM2S_R_AR_ARSIZE;
		registers3_M2S(47 downto 40) <= notActiveM2S_R_AR_ARLEN;
		registers3_M2S(39 downto 8) <= notActiveM2S_R_AR_ARADDR;
		registers3_M2S(7 downto 0) <= notActiveM2S_R_AR_ARID;
		masters0_ARADDR_masters0_ARADDR_HardLink <= masters0_ARADDR;
		masters0_AWADDR_masters0_AWADDR_HardLink <= masters0_AWADDR;
		masters0_RE_masters0_RE_HardLink <= masters0_RE;
		masters0_S2M_masters0_S2M_HardLink <= masters0_S2M;
		masters0_WDATA0_masters0_WDATA_HardLink <= masters0_WDATA(0);
		masters0_WDATA1_masters0_WDATA_HardLink <= masters0_WDATA(1);
		masters0_WDATA2_masters0_WDATA_HardLink <= masters0_WDATA(2);
		masters0_WDATA3_masters0_WDATA_HardLink <= masters0_WDATA(3);
		masters0_WE_masters0_WE_HardLink <= masters0_WE;
		masters0_WSTRB_masters0_WSTRB_HardLink <= masters0_WSTRB;
		masters0_M2S <= masters0_M2S_masters0_M2S_HardLink;
		masters0_RACK <= masters0_RACK_masters0_RACK_HardLink;
		masters0_RDATA(0) <= masters0_RDATA0_masters0_RDATA_HardLink;
		masters0_RDATA(1) <= masters0_RDATA1_masters0_RDATA_HardLink;
		masters0_RDATA(2) <= masters0_RDATA2_masters0_RDATA_HardLink;
		masters0_RDATA(3) <= masters0_RDATA3_masters0_RDATA_HardLink;
		masters0_WACK <= masters0_WACK_masters0_WACK_HardLink;
		masters1_ARADDR_masters1_ARADDR_HardLink <= masters1_ARADDR;
		masters1_AWADDR_masters1_AWADDR_HardLink <= masters1_AWADDR;
		masters1_RE_masters1_RE_HardLink <= masters1_RE;
		masters1_S2M_masters1_S2M_HardLink <= masters1_S2M;
		masters1_WDATA0_masters1_WDATA_HardLink <= masters1_WDATA(0);
		masters1_WDATA1_masters1_WDATA_HardLink <= masters1_WDATA(1);
		masters1_WDATA2_masters1_WDATA_HardLink <= masters1_WDATA(2);
		masters1_WDATA3_masters1_WDATA_HardLink <= masters1_WDATA(3);
		masters1_WE_masters1_WE_HardLink <= masters1_WE;
		masters1_WSTRB_masters1_WSTRB_HardLink <= masters1_WSTRB;
		masters1_M2S <= masters1_M2S_masters1_M2S_HardLink;
		masters1_RACK <= masters1_RACK_masters1_RACK_HardLink;
		masters1_RDATA(0) <= masters1_RDATA0_masters1_RDATA_HardLink;
		masters1_RDATA(1) <= masters1_RDATA1_masters1_RDATA_HardLink;
		masters1_RDATA(2) <= masters1_RDATA2_masters1_RDATA_HardLink;
		masters1_RDATA(3) <= masters1_RDATA3_masters1_RDATA_HardLink;
		masters1_WACK <= masters1_WACK_masters1_WACK_HardLink;
		registers0_inWDATA0_registers0_inWDATA_HardLink <= registers0_inWDATA(0);
		registers0_inWDATA1_registers0_inWDATA_HardLink <= registers0_inWDATA(1);
		registers0_inWDATA2_registers0_inWDATA_HardLink <= registers0_inWDATA(2);
		registers0_inWDATA3_registers0_inWDATA_HardLink <= registers0_inWDATA(3);
		registers0_inWE_registers0_inWE_HardLink <= registers0_inWE;
		registers0_M2S_registers0_M2S_HardLink <= registers0_M2S;
		registers0_outACK <= registers0_outACK_registers0_outACK_HardLink;
		registers0_outData(0) <= registers0_outData0_registers0_outData_HardLink;
		registers0_outData(1) <= registers0_outData1_registers0_outData_HardLink;
		registers0_outData(2) <= registers0_outData2_registers0_outData_HardLink;
		registers0_outData(3) <= registers0_outData3_registers0_outData_HardLink;
		registers0_outWritten <= registers0_outWritten_registers0_outWritten_HardLink;
		registers0_S2M <= registers0_S2M_registers0_S2M_HardLink;
		registers1_inWDATA0_registers1_inWDATA_HardLink <= registers1_inWDATA(0);
		registers1_inWDATA1_registers1_inWDATA_HardLink <= registers1_inWDATA(1);
		registers1_inWDATA2_registers1_inWDATA_HardLink <= registers1_inWDATA(2);
		registers1_inWDATA3_registers1_inWDATA_HardLink <= registers1_inWDATA(3);
		registers1_inWE_registers1_inWE_HardLink <= registers1_inWE;
		registers1_M2S_registers1_M2S_HardLink <= registers1_M2S;
		registers1_outACK <= registers1_outACK_registers1_outACK_HardLink;
		registers1_outData(0) <= registers1_outData0_registers1_outData_HardLink;
		registers1_outData(1) <= registers1_outData1_registers1_outData_HardLink;
		registers1_outData(2) <= registers1_outData2_registers1_outData_HardLink;
		registers1_outData(3) <= registers1_outData3_registers1_outData_HardLink;
		registers1_outWritten <= registers1_outWritten_registers1_outWritten_HardLink;
		registers1_S2M <= registers1_S2M_registers1_S2M_HardLink;
		registers2_inWDATA0_registers2_inWDATA_HardLink <= registers2_inWDATA(0);
		registers2_inWDATA1_registers2_inWDATA_HardLink <= registers2_inWDATA(1);
		registers2_inWDATA2_registers2_inWDATA_HardLink <= registers2_inWDATA(2);
		registers2_inWDATA3_registers2_inWDATA_HardLink <= registers2_inWDATA(3);
		registers2_inWE_registers2_inWE_HardLink <= registers2_inWE;
		registers2_M2S_registers2_M2S_HardLink <= registers2_M2S;
		registers2_outACK <= registers2_outACK_registers2_outACK_HardLink;
		registers2_outData(0) <= registers2_outData0_registers2_outData_HardLink;
		registers2_outData(1) <= registers2_outData1_registers2_outData_HardLink;
		registers2_outData(2) <= registers2_outData2_registers2_outData_HardLink;
		registers2_outData(3) <= registers2_outData3_registers2_outData_HardLink;
		registers2_outWritten <= registers2_outWritten_registers2_outWritten_HardLink;
		registers2_S2M <= registers2_S2M_registers2_S2M_HardLink;
		registers3_inWDATA0_registers3_inWDATA_HardLink <= registers3_inWDATA(0);
		registers3_inWDATA1_registers3_inWDATA_HardLink <= registers3_inWDATA(1);
		registers3_inWDATA2_registers3_inWDATA_HardLink <= registers3_inWDATA(2);
		registers3_inWDATA3_registers3_inWDATA_HardLink <= registers3_inWDATA(3);
		registers3_inWE_registers3_inWE_HardLink <= registers3_inWE;
		registers3_M2S_registers3_M2S_HardLink <= registers3_M2S;
		registers3_outACK <= registers3_outACK_registers3_outACK_HardLink;
		registers3_outData(0) <= registers3_outData0_registers3_outData_HardLink;
		registers3_outData(1) <= registers3_outData1_registers3_outData_HardLink;
		registers3_outData(2) <= registers3_outData2_registers3_outData_HardLink;
		registers3_outData(3) <= registers3_outData3_registers3_outData_HardLink;
		registers3_outWritten <= registers3_outWritten_registers3_outWritten_HardLink;
		registers3_S2M <= registers3_S2M_registers3_S2M_HardLink;
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
