// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1879\sampleModel1879_1_sub_sub\Mysubsystem_10.v
// Created: 2024-08-15 01:55:49
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_10
// Source Path: sampleModel1879_1_sub_sub/Subsystem/Subsystem/Mysubsystem_10
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_10
          (Out2);


  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk159_out1;  // uint8


  assign cfblk159_out1 = 8'b00000000;



  assign Out2 = cfblk159_out1;

endmodule  // Mysubsystem_10

