// Seed: 1362007847
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout tri id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_25 = 1;
  assign id_24 = (-1);
  wire id_26;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_4 = 32'd22
) (
    output supply1 id_0,
    output tri1 _id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri1 _id_4
);
  always @(posedge !1 or posedge -1) begin : LABEL_0
    $clog2(65);
    ;
  end
  wire [1 : id_4] id_6;
  always @(posedge id_3);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic [-1 'b0 : id_1  >=  1] id_7;
endmodule
