--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml bandwidth_counter.twx bandwidth_counter.ncd -o
bandwidth_counter.twr bandwidth_counter.pcf -ucf fsm.ucf

Design file:              bandwidth_counter.ncd
Physical constraint file: bandwidth_counter.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 11.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 14.446ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkout1 = PERIOD TIMEGRP "my_dcm_clkout1" 
TS_clk_ext_pin /         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1333 paths analyzed, 628 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  99.850ns.
--------------------------------------------------------------------------------

Paths for end point counter_pipeline_ff_7 (SLICE_X2Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_reg_sum_7 (FF)
  Destination:          counter_pipeline_ff_7 (FF)
  Requirement:          4.167ns
  Data Path Delay:      3.226ns (Levels of Logic = 0)
  Clock Path Skew:      -0.644ns (1.420 - 2.064)
  Source Clock:         clk_240 rising at 95.829ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: shift_reg_sum_7 to counter_pipeline_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y10.DQ       Tcko                  0.525   shift_reg_sum<7>
                                                       shift_reg_sum_7
    SLICE_X2Y11.DX       net (fanout=2)        2.616   shift_reg_sum<7>
    SLICE_X2Y11.CLK      Tdick                 0.085   counter_pipeline_ff<7>
                                                       counter_pipeline_ff_7
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (0.610ns logic, 2.616ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_pipeline_ff_6 (SLICE_X2Y11.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_reg_sum_6 (FF)
  Destination:          counter_pipeline_ff_6 (FF)
  Requirement:          4.167ns
  Data Path Delay:      2.439ns (Levels of Logic = 0)
  Clock Path Skew:      -0.644ns (1.420 - 2.064)
  Source Clock:         clk_240 rising at 95.829ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: shift_reg_sum_6 to counter_pipeline_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y10.CQ       Tcko                  0.525   shift_reg_sum<7>
                                                       shift_reg_sum_6
    SLICE_X2Y11.CX       net (fanout=3)        1.829   shift_reg_sum<6>
    SLICE_X2Y11.CLK      Tdick                 0.085   counter_pipeline_ff<7>
                                                       counter_pipeline_ff_6
    -------------------------------------------------  ---------------------------
    Total                                      2.439ns (0.610ns logic, 1.829ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_pipeline_ff_4 (SLICE_X2Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_reg_sum_4 (FF)
  Destination:          counter_pipeline_ff_4 (FF)
  Requirement:          4.167ns
  Data Path Delay:      2.308ns (Levels of Logic = 0)
  Clock Path Skew:      -0.644ns (1.420 - 2.064)
  Source Clock:         clk_240 rising at 95.829ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: shift_reg_sum_4 to counter_pipeline_ff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y10.AQ       Tcko                  0.525   shift_reg_sum<7>
                                                       shift_reg_sum_4
    SLICE_X2Y11.AX       net (fanout=3)        1.698   shift_reg_sum<4>
    SLICE_X2Y11.CLK      Tdick                 0.085   counter_pipeline_ff<7>
                                                       counter_pipeline_ff_4
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.610ns logic, 1.698ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkout1 = PERIOD TIMEGRP "my_dcm_clkout1" TS_clk_ext_pin /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X1Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (0.980 - 0.659)
  Source Clock:         clk_60 rising at 99.996ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AMUX     Tshcko                0.266   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X1Y29.AX       net (fanout=1)        0.330   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X1Y29.CLK      Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.325ns logic, 0.330ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X1Y29.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (0.980 - 0.659)
  Source Clock:         clk_60 rising at 99.996ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.BMUX     Tshcko                0.266   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X1Y29.CX       net (fanout=1)        0.365   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X1Y29.CLK      Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.325ns logic, 0.365ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (SLICE_X1Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.714ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.970 - 0.659)
  Source Clock:         clk_60 rising at 99.996ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.CQ       Tcko                  0.234   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
    SLICE_X1Y36.AX       net (fanout=1)        0.421   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<4>
    SLICE_X1Y36.CLK      Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.714ns (0.293ns logic, 0.421ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkout1 = PERIOD TIMEGRP "my_dcm_clkout1" TS_clk_ext_pin /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.426ns (period - min period limit)
  Period: 99.996ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_10
--------------------------------------------------------------------------------
Slack: 96.426ns (period - min period limit)
  Period: 99.996ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_10
--------------------------------------------------------------------------------
Slack: 96.426ns (period - min period limit)
  Period: 99.996ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_10
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkout0 = PERIOD TIMEGRP "my_dcm_clkout0" 
TS_clk_ext_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 896 paths analyzed, 489 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.374ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (SLICE_X6Y25.A2), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          16.666ns
  Data Path Delay:      6.200ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.595 - 0.646)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.AQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9
    SLICE_X6Y38.A2       net (fanout=11)       3.119   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<9>
    SLICE_X6Y38.CMUX     Topac                 0.630   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms
    SLICE_X6Y25.A2       net (fanout=1)        1.682   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0
    SLICE_X6Y25.CLK      Tas                   0.339   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_7_o1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      6.200ns (1.399ns logic, 4.801ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          16.666ns
  Data Path Delay:      6.157ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.595 - 0.649)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.DQ       Tcko                  0.525   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    SLICE_X6Y38.A5       net (fanout=10)       2.981   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
    SLICE_X6Y38.CMUX     Topac                 0.630   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms
    SLICE_X6Y25.A2       net (fanout=1)        1.682   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0
    SLICE_X6Y25.CLK      Tas                   0.339   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_7_o1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (1.494ns logic, 4.663ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          16.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (0.683 - 0.805)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.CQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1
    SLICE_X6Y37.A1       net (fanout=2)        2.715   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>
    SLICE_X6Y37.COUT     Topcya                0.474   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms
    SLICE_X6Y38.CIN      net (fanout=1)        0.082   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<3>
    SLICE_X6Y38.CMUX     Tcinc                 0.302   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms
    SLICE_X6Y25.A2       net (fanout=1)        1.682   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0
    SLICE_X6Y25.CLK      Tas                   0.339   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_7_o1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (1.545ns logic, 4.479ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (SLICE_X6Y25.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          16.666ns
  Data Path Delay:      5.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (0.683 - 0.805)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.CQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1
    SLICE_X4Y37.A1       net (fanout=2)        2.677   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>
    SLICE_X4Y37.COUT     Topcya                0.474   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms
    SLICE_X4Y38.CIN      net (fanout=1)        0.082   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<3>
    SLICE_X4Y38.CMUX     Tcinc                 0.302   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms
    SLICE_X6Y25.A5       net (fanout=1)        1.582   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
    SLICE_X6Y25.CLK      Tas                   0.339   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_7_o1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      5.886ns (1.545ns logic, 4.341ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          16.666ns
  Data Path Delay:      5.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.683 - 0.778)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.CQ       Tcko                  0.525   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
    SLICE_X4Y37.B1       net (fanout=2)        2.028   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
    SLICE_X4Y37.COUT     Topcyb                0.483   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms
    SLICE_X4Y38.CIN      net (fanout=1)        0.082   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<3>
    SLICE_X4Y38.CMUX     Tcinc                 0.302   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms
    SLICE_X6Y25.A5       net (fanout=1)        1.582   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
    SLICE_X6Y25.CLK      Tas                   0.339   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_7_o1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (1.649ns logic, 3.692ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          16.666ns
  Data Path Delay:      5.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.DQ       Tcko                  0.525   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    SLICE_X4Y37.A3       net (fanout=13)       2.037   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
    SLICE_X4Y37.COUT     Topcya                0.474   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms
    SLICE_X4Y38.CIN      net (fanout=1)        0.082   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<3>
    SLICE_X4Y38.CMUX     Tcinc                 0.302   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms
    SLICE_X6Y25.A5       net (fanout=1)        1.582   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
    SLICE_X6Y25.CLK      Tas                   0.339   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_7_o1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (1.640ns logic, 3.701ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y14.ENB), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_state_FSM_FFd2 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.195ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.730 - 0.707)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rd_state_FSM_FFd2 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DMUX     Tshcko                0.518   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd2
    SLICE_X5Y23.B1       net (fanout=2)        1.529   rd_state_FSM_FFd2
    SLICE_X5Y23.B        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y23.D6       net (fanout=9)        0.352   fifo_rd_en
    SLICE_X5Y23.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        2.028   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.286ns logic, 3.909ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      4.615ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.730 - 0.705)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   fifo_empty
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X5Y23.B3       net (fanout=2)        1.037   fifo_empty
    SLICE_X5Y23.B        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y23.D6       net (fanout=9)        0.352   fifo_rd_en
    SLICE_X5Y23.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        2.028   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (1.198ns logic, 3.417ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      4.432ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.730 - 0.707)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rd_state_FSM_FFd1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.430   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X5Y23.B5       net (fanout=3)        0.854   rd_state_FSM_FFd1
    SLICE_X5Y23.B        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y23.D6       net (fanout=9)        0.352   fifo_rd_en
    SLICE_X5Y23.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        2.028   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (1.198ns logic, 3.234ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkout0 = PERIOD TIMEGRP "my_dcm_clkout0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X4Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 0)
  Clock Path Skew:      0.322ns (1.016 - 0.694)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.BMUX     Tshcko                0.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X4Y55.CX       net (fanout=1)        0.341   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X4Y55.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.285ns logic, 0.341ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X4Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 0)
  Clock Path Skew:      0.320ns (1.014 - 0.694)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X4Y54.CX       net (fanout=1)        0.341   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
    SLICE_X4Y54.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.285ns logic, 0.341ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13 (SLICE_X8Y56.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.323ns (0.996 - 0.673)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.DQ       Tcko                  0.234   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13
    SLICE_X8Y56.B3       net (fanout=1)        0.268   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
    SLICE_X8Y56.CLK      Tah         (-Th)    -0.131   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>_rt
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.365ns logic, 0.268ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkout0 = PERIOD TIMEGRP "my_dcm_clkout0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkout2 = PERIOD TIMEGRP "my_dcm_clkout2" 
TS_clk_ext_pin / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 254 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.756ns.
--------------------------------------------------------------------------------

Paths for end point shift_reg_sum_3 (SLICE_X2Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          shift_reg_sum_3 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.891ns (Levels of Logic = 0)
  Clock Path Skew:      -0.575ns (1.418 - 1.993)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_240 rising at 4.166ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: wr_state_FSM_FFd2 to shift_reg_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.CQ       Tcko                  0.525   wr_state_FSM_FFd2
                                                       wr_state_FSM_FFd2
    SLICE_X2Y9.SR        net (fanout=9)        1.896   wr_state_FSM_FFd2
    SLICE_X2Y9.CLK       Tsrck                 0.470   shift_reg_sum<3>
                                                       shift_reg_sum_3
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.995ns logic, 1.896ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point shift_reg_sum_2 (SLICE_X2Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          shift_reg_sum_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.882ns (Levels of Logic = 0)
  Clock Path Skew:      -0.575ns (1.418 - 1.993)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_240 rising at 4.166ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: wr_state_FSM_FFd2 to shift_reg_sum_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.CQ       Tcko                  0.525   wr_state_FSM_FFd2
                                                       wr_state_FSM_FFd2
    SLICE_X2Y9.SR        net (fanout=9)        1.896   wr_state_FSM_FFd2
    SLICE_X2Y9.CLK       Tsrck                 0.461   shift_reg_sum<3>
                                                       shift_reg_sum_2
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (0.986ns logic, 1.896ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point shift_reg_sum_1 (SLICE_X2Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          shift_reg_sum_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.871ns (Levels of Logic = 0)
  Clock Path Skew:      -0.575ns (1.418 - 1.993)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_240 rising at 4.166ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: wr_state_FSM_FFd2 to shift_reg_sum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.CQ       Tcko                  0.525   wr_state_FSM_FFd2
                                                       wr_state_FSM_FFd2
    SLICE_X2Y9.SR        net (fanout=9)        1.896   wr_state_FSM_FFd2
    SLICE_X2Y9.CLK       Tsrck                 0.450   shift_reg_sum<3>
                                                       shift_reg_sum_1
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.975ns logic, 1.896ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkout2 = PERIOD TIMEGRP "my_dcm_clkout2" TS_clk_ext_pin / 4 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point shift_reg_state_FSM_FFd1 (SLICE_X9Y12.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               detect_rxf_prev (FF)
  Destination:          shift_reg_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.322ns (1.003 - 0.681)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_240 rising at 0.000ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: detect_rxf_prev to shift_reg_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.AMUX     Tshcko                0.244   rxf_local
                                                       detect_rxf_prev
    SLICE_X9Y12.A5       net (fanout=2)        0.173   detect_rxf_prev
    SLICE_X9Y12.CLK      Tah         (-Th)    -0.215   shift_reg_state_FSM_FFd2
                                                       shift_reg_state_FSM_FFd1-In1
                                                       shift_reg_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.459ns logic, 0.173ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Paths for end point shift_reg_state_FSM_FFd2 (SLICE_X9Y12.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               detect_rxf_prev (FF)
  Destination:          shift_reg_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.322ns (1.003 - 0.681)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_240 rising at 0.000ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: detect_rxf_prev to shift_reg_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.AMUX     Tshcko                0.244   rxf_local
                                                       detect_rxf_prev
    SLICE_X9Y12.C5       net (fanout=2)        0.281   detect_rxf_prev
    SLICE_X9Y12.CLK      Tah         (-Th)    -0.215   shift_reg_state_FSM_FFd2
                                                       shift_reg_state_FSM_FFd2-In1
                                                       shift_reg_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.459ns logic, 0.281ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point shift_reg_state_FSM_FFd1 (SLICE_X9Y12.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rxf_local (FF)
  Destination:          shift_reg_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.322ns (1.003 - 0.681)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_240 rising at 0.000ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rxf_local to shift_reg_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.AQ       Tcko                  0.198   rxf_local
                                                       rxf_local
    SLICE_X9Y12.A2       net (fanout=3)        0.369   rxf_local
    SLICE_X9Y12.CLK      Tah         (-Th)    -0.215   shift_reg_state_FSM_FFd2
                                                       shift_reg_state_FSM_FFd1-In1
                                                       shift_reg_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.413ns logic, 0.369ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkout2 = PERIOD TIMEGRP "my_dcm_clkout2" TS_clk_ext_pin / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: my_dcm/clkout3_buf/I0
  Logical resource: my_dcm/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: my_dcm/clkout2
--------------------------------------------------------------------------------
Slack: 2.767ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: inst_shift_reg/blk00000001/blk00000002/sig0000000a/CLK
  Logical resource: inst_shift_reg/blk00000001/blk00000002/blk00000009/CLK
  Location pin: SLICE_X2Y8.CLK
  Clock network: clk_240
--------------------------------------------------------------------------------
Slack: 2.767ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: inst_shift_reg/blk00000001/blk00000002/sig0000000a/CLK
  Logical resource: inst_shift_reg/blk00000001/blk00000002/blk00000008/CLK
  Location pin: SLICE_X2Y8.CLK
  Clock network: clk_240
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 60 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.766ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y14.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.234ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.341ns (Levels of Logic = 3)
  Clock Path Delay:     1.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X5Y23.B6       net (fanout=4)        4.603   txe_state_glue_set
    SLICE_X5Y23.B        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y23.D6       net (fanout=9)        0.352   fifo_rd_en
    SLICE_X5Y23.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        2.028   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.341ns (2.358ns logic, 6.983ns route)
                                                       (25.2% logic, 74.8% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.307   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y14.CLKB    net (fanout=44)       0.861   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (-2.370ns logic, 4.295ns route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.463ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.104ns (Levels of Logic = 3)
  Clock Path Delay:     1.917ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X5Y23.B6       net (fanout=4)        4.603   txe_state_glue_set
    SLICE_X5Y23.B        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y23.D6       net (fanout=9)        0.352   fifo_rd_en
    SLICE_X5Y23.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y12.ENB     net (fanout=8)        1.791   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y12.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.104ns (2.358ns logic, 6.746ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.307   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y12.CLKB    net (fanout=44)       0.853   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (-2.370ns logic, 4.287ns route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      8.916ns (Levels of Logic = 3)
  Clock Path Delay:     1.926ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X5Y23.B6       net (fanout=4)        4.603   txe_state_glue_set
    SLICE_X5Y23.B        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y23.D6       net (fanout=9)        0.352   fifo_rd_en
    SLICE_X5Y23.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y0.ENB      net (fanout=8)        1.603   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y0.CLKB     Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.916ns (2.358ns logic, 6.558ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.307   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y0.CLKB     net (fanout=44)       0.862   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (-2.370ns logic, 4.296ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point txe_state (SLICE_X8Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.620ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          txe_state (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.424ns (Levels of Logic = 1)
  Clock Path Delay:     0.954ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: TXE_L to txe_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X8Y18.AX       net (fanout=4)        1.610   txe_state_glue_set
    SLICE_X8Y18.CLK      Tckdi       (-Th)    -0.041   txe_state
                                                       txe_state
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.814ns logic, 1.610ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to txe_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y18.CLK      net (fanout=44)       0.762   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (-1.457ns logic, 2.411ns route)

--------------------------------------------------------------------------------

Paths for end point siwua (SLICE_X9Y18.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.849ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          siwua (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.653ns (Levels of Logic = 2)
  Clock Path Delay:     0.954ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: TXE_L to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X9Y18.D4       net (fanout=4)        1.725   txe_state_glue_set
    SLICE_X9Y18.CLK      Tah         (-Th)    -0.155   WR_L_OBUF
                                                       siwua_rstpot
                                                       siwua
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (0.928ns logic, 1.725ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y18.CLK      net (fanout=44)       0.762   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (-1.457ns logic, 2.411ns route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 (SLICE_X4Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.670ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.493ns (Levels of Logic = 3)
  Clock Path Delay:     0.973ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X5Y23.B6       net (fanout=4)        2.320   txe_state_glue_set
    SLICE_X5Y23.B        Tilo                  0.156   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y23.C4       net (fanout=9)        0.111   fifo_rd_en
    SLICE_X5Y23.C        Tilo                  0.156   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y23.CE       net (fanout=7)        0.085   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X4Y23.CLK      Tckce       (-Th)     0.108   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (0.977ns logic, 2.516ns route)
                                                       (28.0% logic, 72.0% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y23.CLK      net (fanout=44)       0.781   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (-1.457ns logic, 2.430ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.228ns.
--------------------------------------------------------------------------------

Paths for end point wr_state_FSM_FFd2 (SLICE_X4Y26.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.772ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          wr_state_FSM_FFd2 (FF)
  Destination Clock:    clk_10 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 2)
  Clock Path Delay:     1.909ns (Levels of Logic = 4)
  Clock Uncertainty:    0.398ns

  Clock Uncertainty:          0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: RXF_L to wr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X4Y26.C2       net (fanout=3)        4.843   RXF_L_IBUF
    SLICE_X4Y26.CLK      Tas                   0.339   wr_state_FSM_FFd2
                                                       wr_state_FSM_FFd2-In1
                                                       wr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.896ns logic, 4.843ns route)
                                                       (28.1% logic, 71.9% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to wr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT1 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.307   my_dcm/clkout1
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X4Y26.CLK      net (fanout=49)       0.845   clk_10
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (-2.370ns logic, 4.279ns route)

--------------------------------------------------------------------------------

Paths for end point rd_state_FSM_FFd2 (SLICE_X7Y20.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.367ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          rd_state_FSM_FFd2 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.156ns (Levels of Logic = 2)
  Clock Path Delay:     1.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: RXF_L to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X7Y20.D5       net (fanout=3)        4.335   RXF_L_IBUF
    SLICE_X7Y20.CLK      Tas                   0.264   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd2-In1
                                                       rd_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.156ns (1.821ns logic, 4.335ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.307   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y20.CLK      net (fanout=44)       0.809   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (-2.370ns logic, 4.243ns route)

--------------------------------------------------------------------------------

Paths for end point rxf_local (SLICE_X9Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.082ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          rxf_local (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 1)
  Clock Path Delay:     1.949ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: RXF_L to rxf_local
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X9Y11.AX       net (fanout=3)        2.846   RXF_L_IBUF
    SLICE_X9Y11.CLK      Tdick                 0.114   rxf_local
                                                       rxf_local
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.671ns logic, 2.846ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to rxf_local
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.307   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y11.CLK      net (fanout=44)       0.885   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (-2.370ns logic, 4.319ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point rxf_local (SLICE_X9Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.253ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          rxf_local (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     1.019ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: RXF_L to rxf_local
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X9Y11.AX       net (fanout=3)        1.300   RXF_L_IBUF
    SLICE_X9Y11.CLK      Tckdi       (-Th)    -0.059   rxf_local
                                                       rxf_local
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (0.822ns logic, 1.300ns route)
                                                       (38.7% logic, 61.3% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to rxf_local
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y11.CLK      net (fanout=44)       0.827   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (-1.457ns logic, 2.476ns route)

--------------------------------------------------------------------------------

Paths for end point rd_state_FSM_FFd2 (SLICE_X7Y20.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.473ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          rd_state_FSM_FFd2 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.266ns (Levels of Logic = 2)
  Clock Path Delay:     0.943ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: RXF_L to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X7Y20.D5       net (fanout=3)        2.348   RXF_L_IBUF
    SLICE_X7Y20.CLK      Tah         (-Th)    -0.155   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd2-In1
                                                       rd_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (0.918ns logic, 2.348ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y20.CLK      net (fanout=44)       0.751   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (-1.457ns logic, 2.400ns route)

--------------------------------------------------------------------------------

Paths for end point wr_state_FSM_FFd2 (SLICE_X4Y26.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.623ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          wr_state_FSM_FFd2 (FF)
  Destination Clock:    clk_10 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.500ns (Levels of Logic = 2)
  Clock Path Delay:     0.979ns (Levels of Logic = 4)
  Clock Uncertainty:    0.398ns

  Clock Uncertainty:          0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: RXF_L to wr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X4Y26.C2       net (fanout=3)        2.540   RXF_L_IBUF
    SLICE_X4Y26.CLK      Tah         (-Th)    -0.197   wr_state_FSM_FFd2
                                                       wr_state_FSM_FFd2-In1
                                                       wr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (0.960ns logic, 2.540ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to wr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT1 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.111   my_dcm/clkout1
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X4Y26.CLK      net (fanout=49)       0.787   clk_10
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (-1.457ns logic, 2.436ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.667ns.
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.999ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.318ns (Levels of Logic = 1)
  Clock Path Delay:     1.999ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y25.CLK      net (fanout=44)       1.398   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (-3.382ns logic, 5.381ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.DQ       Tcko                  0.430   D_pipe_ff<7>
                                                       D_pipe_ff_7
    H13.O                net (fanout=1)        2.906   D_pipe_ff<7>
    H13.PAD              Tioop                 1.982   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (2.412ns logic, 2.906ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Clock Path Delay:     0.875ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y25.CLK      net (fanout=44)       0.455   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (-1.119ns logic, 1.994ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.DQ       Tcko                  0.198   D_pipe_ff<7>
                                                       D_pipe_ff_7
    H13.O                net (fanout=1)        1.412   D_pipe_ff<7>
    H13.PAD              Tioop                 0.699   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.897ns logic, 1.412ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.935ns.
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.731ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.586ns (Levels of Logic = 1)
  Clock Path Delay:     1.999ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y25.CLK      net (fanout=44)       1.398   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (-3.382ns logic, 5.381ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.CQ       Tcko                  0.430   D_pipe_ff<7>
                                                       D_pipe_ff_6
    F14.O                net (fanout=1)        3.174   D_pipe_ff<6>
    F14.PAD              Tioop                 1.982   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (2.412ns logic, 3.174ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.984ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.459ns (Levels of Logic = 1)
  Clock Path Delay:     0.875ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y25.CLK      net (fanout=44)       0.455   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (-1.119ns logic, 1.994ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.CQ       Tcko                  0.198   D_pipe_ff<7>
                                                       D_pipe_ff_6
    F14.O                net (fanout=1)        1.562   D_pipe_ff<6>
    F14.PAD              Tioop                 0.699   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (0.897ns logic, 1.562ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.966ns.
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.700ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.617ns (Levels of Logic = 1)
  Clock Path Delay:     1.999ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y25.CLK      net (fanout=44)       1.398   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (-3.382ns logic, 5.381ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.BQ       Tcko                  0.430   D_pipe_ff<7>
                                                       D_pipe_ff_5
    F13.O                net (fanout=1)        3.205   D_pipe_ff<5>
    F13.PAD              Tioop                 1.982   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.617ns (2.412ns logic, 3.205ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.010ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 1)
  Clock Path Delay:     0.875ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y25.CLK      net (fanout=44)       0.455   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (-1.119ns logic, 1.994ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.BQ       Tcko                  0.198   D_pipe_ff<7>
                                                       D_pipe_ff_5
    F13.O                net (fanout=1)        1.588   D_pipe_ff<5>
    F13.PAD              Tioop                 0.699   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.897ns logic, 1.588ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.945ns.
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.721ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.596ns (Levels of Logic = 1)
  Clock Path Delay:     1.999ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y25.CLK      net (fanout=44)       1.398   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (-3.382ns logic, 5.381ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   D_pipe_ff<7>
                                                       D_pipe_ff_4
    G14.O                net (fanout=1)        3.184   D_pipe_ff<4>
    G14.PAD              Tioop                 1.982   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.596ns (2.412ns logic, 3.184ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.004ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 1)
  Clock Path Delay:     0.875ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y25.CLK      net (fanout=44)       0.455   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (-1.119ns logic, 1.994ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.198   D_pipe_ff<7>
                                                       D_pipe_ff_4
    G14.O                net (fanout=1)        1.582   D_pipe_ff<4>
    G14.PAD              Tioop                 0.699   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.897ns logic, 1.582ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.214ns.
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.452ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      4.856ns (Levels of Logic = 1)
  Clock Path Delay:     2.008ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y32.CLK      net (fanout=44)       1.407   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (-3.382ns logic, 5.390ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   D_pipe_ff<3>
                                                       D_pipe_ff_3
    G13.O                net (fanout=1)        2.349   D_pipe_ff<3>
    G13.PAD              Tioop                 1.982   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (2.507ns logic, 2.349ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.512ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      1.978ns (Levels of Logic = 1)
  Clock Path Delay:     0.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y32.CLK      net (fanout=44)       0.464   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (-1.119ns logic, 2.003ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.234   D_pipe_ff<3>
                                                       D_pipe_ff_3
    G13.O                net (fanout=1)        1.045   D_pipe_ff<3>
    G13.PAD              Tioop                 0.699   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.933ns logic, 1.045ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.327ns.
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.339ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.969ns (Levels of Logic = 1)
  Clock Path Delay:     2.008ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y32.CLK      net (fanout=44)       1.407   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (-3.382ns logic, 5.390ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.525   D_pipe_ff<3>
                                                       D_pipe_ff_2
    E14.O                net (fanout=1)        3.462   D_pipe_ff<2>
    E14.PAD              Tioop                 1.982   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.969ns (2.507ns logic, 3.462ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.131ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 1)
  Clock Path Delay:     0.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y32.CLK      net (fanout=44)       0.464   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (-1.119ns logic, 2.003ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.234   D_pipe_ff<3>
                                                       D_pipe_ff_2
    E14.O                net (fanout=1)        1.664   D_pipe_ff<2>
    E14.PAD              Tioop                 0.699   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.933ns logic, 1.664ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.381ns.
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.285ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.023ns (Levels of Logic = 1)
  Clock Path Delay:     2.008ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y32.CLK      net (fanout=44)       1.407   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (-3.382ns logic, 5.390ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.525   D_pipe_ff<3>
                                                       D_pipe_ff_1
    E13.O                net (fanout=1)        3.516   D_pipe_ff<1>
    E13.PAD              Tioop                 1.982   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (2.507ns logic, 3.516ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.171ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Delay:     0.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y32.CLK      net (fanout=44)       0.464   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (-1.119ns logic, 2.003ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.234   D_pipe_ff<3>
                                                       D_pipe_ff_1
    E13.O                net (fanout=1)        1.704   D_pipe_ff<1>
    E13.PAD              Tioop                 0.699   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.933ns logic, 1.704ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.337ns.
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.329ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.979ns (Levels of Logic = 1)
  Clock Path Delay:     2.008ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y32.CLK      net (fanout=44)       1.407   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (-3.382ns logic, 5.390ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   D_pipe_ff<3>
                                                       D_pipe_ff_0
    D14.O                net (fanout=1)        3.472   D_pipe_ff<0>
    D14.PAD              Tioop                 1.982   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.979ns (2.507ns logic, 3.472ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.141ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 1)
  Clock Path Delay:     0.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y32.CLK      net (fanout=44)       0.464   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (-1.119ns logic, 2.003ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.234   D_pipe_ff<3>
                                                       D_pipe_ff_0
    D14.O                net (fanout=1)        1.674   D_pipe_ff<0>
    D14.PAD              Tioop                 0.699   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (0.933ns logic, 1.674ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.316ns.
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.350ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.972ns (Levels of Logic = 2)
  Clock Path Delay:     1.994ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y20.CLK      net (fanout=44)       1.393   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (-3.382ns logic, 5.376ns route)

  Maximum Data Path at Slow Process Corner: rd_state_FSM_FFd1 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.430   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X9Y18.D5       net (fanout=3)        1.172   rd_state_FSM_FFd1
    SLICE_X9Y18.D        Tilo                  0.259   WR_L_OBUF
                                                       Mmux_WR_L11
    K13.O                net (fanout=1)        2.129   WR_L_OBUF
    K13.PAD              Tioop                 1.982   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (2.671ns logic, 3.301ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.139ns (clock arrival + clock path + data path - uncertainty)
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 2)
  Clock Path Delay:     0.870ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y20.CLK      net (fanout=44)       0.450   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (-1.119ns logic, 1.989ns route)

  Minimum Data Path at Fast Process Corner: rd_state_FSM_FFd1 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.198   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X9Y18.D5       net (fanout=3)        0.636   rd_state_FSM_FFd1
    SLICE_X9Y18.D        Tilo                  0.156   WR_L_OBUF
                                                       Mmux_WR_L11
    K13.O                net (fanout=1)        0.930   WR_L_OBUF
    K13.PAD              Tioop                 0.699   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.053ns logic, 1.566ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.394ns.
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.272ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               siwua (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.039ns (Levels of Logic = 1)
  Clock Path Delay:     2.005ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y18.CLK      net (fanout=44)       1.404   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.005ns (-3.382ns logic, 5.387ns route)

  Maximum Data Path at Slow Process Corner: siwua to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.DMUX     Tshcko                0.518   WR_L_OBUF
                                                       siwua
    J14.O                net (fanout=1)        2.539   siwua
    J14.PAD              Tioop                 1.982   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (2.500ns logic, 2.539ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.633ns (clock arrival + clock path + data path - uncertainty)
  Source:               siwua (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.102ns (Levels of Logic = 1)
  Clock Path Delay:     0.881ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y18.CLK      net (fanout=44)       0.461   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (-1.119ns logic, 2.000ns route)

  Minimum Data Path at Fast Process Corner: siwua to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.DMUX     Tshcko                0.244   WR_L_OBUF
                                                       siwua
    J14.O                net (fanout=1)        1.159   siwua
    J14.PAD              Tioop                 0.699   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (0.943ns logic, 1.159ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ext_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ext_pin                 |     16.666ns|      5.000ns|     16.642ns|            0|            0|            0|         2483|
| TS_my_dcm_clkout1             |     99.996ns|     99.850ns|          N/A|            0|            0|         1333|            0|
| TS_my_dcm_clkout0             |     16.666ns|      6.374ns|          N/A|            0|            0|          896|            0|
| TS_my_dcm_clkout2             |      4.167ns|      3.756ns|          N/A|            0|            0|          254|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_ext
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXF_L       |    5.228(R)|      SLOW  |   -2.123(R)|      FAST  |clk_10            |   0.000|
            |    4.633(R)|      SLOW  |   -0.753(R)|      FAST  |clk_60            |   0.000|
TXE_L       |    7.766(R)|      SLOW  |   -1.120(R)|      FAST  |clk_60            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_ext to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |         8.337(R)|      SLOW  |         3.141(R)|      FAST  |clk_60            |   0.000|
Data<1>     |         8.381(R)|      SLOW  |         3.171(R)|      FAST  |clk_60            |   0.000|
Data<2>     |         8.327(R)|      SLOW  |         3.131(R)|      FAST  |clk_60            |   0.000|
Data<3>     |         7.214(R)|      SLOW  |         2.512(R)|      FAST  |clk_60            |   0.000|
Data<4>     |         7.945(R)|      SLOW  |         3.004(R)|      FAST  |clk_60            |   0.000|
Data<5>     |         7.966(R)|      SLOW  |         3.010(R)|      FAST  |clk_60            |   0.000|
Data<6>     |         7.935(R)|      SLOW  |         2.984(R)|      FAST  |clk_60            |   0.000|
Data<7>     |         7.667(R)|      SLOW  |         2.834(R)|      FAST  |clk_60            |   0.000|
SIWU_L      |         7.394(R)|      SLOW  |         2.633(R)|      FAST  |clk_60            |   0.000|
WR_L        |         8.316(R)|      SLOW  |         3.139(R)|      FAST  |clk_60            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ext        |    7.726|         |         |         |
---------------+---------+---------+---------+---------+

COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 6.646; Ideal Clock Offset To Actual Clock 0.193; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
TXE_L             |    7.766(R)|      SLOW  |   -1.120(R)|      FAST  |    1.234|    1.620|       -0.193|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.766|         -  |      -1.120|         -  |    1.234|    1.620|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 4.475; Ideal Clock Offset To Actual Clock -1.260; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXF_L             |    5.228(R)|      SLOW  |   -2.123(R)|      FAST  |    3.772|    2.623|        0.574|
                  |    4.633(R)|      SLOW  |   -0.753(R)|      FAST  |    4.367|    1.253|        1.557|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.228|         -  |      -0.753|         -  |    3.772|    1.253|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<7>                                        |        7.667|      SLOW  |        2.834|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<6>                                        |        7.935|      SLOW  |        2.984|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<5>                                        |        7.966|      SLOW  |        3.010|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<4>                                        |        7.945|      SLOW  |        3.004|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<3>                                        |        7.214|      SLOW  |        2.512|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<2>                                        |        8.327|      SLOW  |        3.131|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<1>                                        |        8.381|      SLOW  |        3.171|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<0>                                        |        8.337|      SLOW  |        3.141|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
WR_L                                           |        8.316|      SLOW  |        3.139|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SIWU_L                                         |        7.394|      SLOW  |        2.633|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2556 paths, 0 nets, and 1210 connections

Design statistics:
   Minimum period:  99.850ns{1}   (Maximum frequency:  10.015MHz)
   Minimum input required time before clock:   7.766ns
   Minimum output required time after clock:   8.381ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 16 20:39:29 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



