strict digraph "" {
	node [label="\N"];
	"32:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e8a740110>",
		fillcolor=firebrick,
		label="32:NS
next_state <= (x)? IDLE : S1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e8a740110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"32:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2e8a740450>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e8a7404d0>",
		fillcolor=firebrick,
		label="30:NS
next_state <= (x)? S10 : IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e8a7404d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"30:CA" -> "30:NS"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2e8a7406d0>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e8a740750>",
		fillcolor=firebrick,
		label="31:NS
next_state <= (x)? S101 : IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e8a740750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"31:CA" -> "31:NS"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2e8a740e10>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2e8a740a10>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"31:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"28:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2e8a740950>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2e8a740b10>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"30:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"32:CA" -> "32:NS"	[cond="[]",
		lineno=None];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e8a740b90>",
		fillcolor=firebrick,
		label="29:NS
next_state <= (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e8a740b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:CA" -> "29:NS"	[cond="[]",
		lineno=None];
	"29:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2e8a740e90>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'IDLE', 'S1', 'present_state']"];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
}
