// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmem_cycle.h for the primary calling header

#include "Vmem_cycle__pch.h"
#include "Vmem_cycle___024root.h"

VL_ATTR_COLD void Vmem_cycle___024root___eval_static(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___eval_static\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
}

VL_ATTR_COLD void Vmem_cycle___024root___eval_initial(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___eval_initial\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1__0 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1__0 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2__0 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2__0 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1__0 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2__0 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1__0 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2__0 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1__1 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1__1 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2__1 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2__1 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1__1 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2__1 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1__1 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2__1 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1__2 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1__2 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2__2 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2__2 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1__2 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2__2 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1__2 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1;
    vlSelfRef.__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2__2 
        = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2;
    vlSelfRef.__Vtrigprevexpr___TOP__i_clk__0 = vlSelfRef.i_clk;
    vlSelfRef.__Vtrigprevexpr___TOP__i_rst__0 = vlSelfRef.i_rst;
}

VL_ATTR_COLD void Vmem_cycle___024root___eval_final(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___eval_final\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vmem_cycle___024root___dump_triggers__stl(Vmem_cycle___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vmem_cycle___024root___eval_phase__stl(Vmem_cycle___024root* vlSelf);

VL_ATTR_COLD void Vmem_cycle___024root___eval_settle(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___eval_settle\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelfRef.__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY((0x64U < __VstlIterCount))) {
#ifdef VL_DEBUG
            Vmem_cycle___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("mem_cycle.sv", 1, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (Vmem_cycle___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelfRef.__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vmem_cycle___024root___dump_triggers__stl(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___dump_triggers__stl\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VstlTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
    if ((2ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 1 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.hit_miss_1)\n");
    }
    if ((4ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 2 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.cache_mem_1)\n");
    }
    if ((8ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 3 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.hit_miss_2)\n");
    }
    if ((0x10ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 4 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.cache_mem_2)\n");
    }
    if ((0x20ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 5 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.valid_1)\n");
    }
    if ((0x40ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 6 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.valid_2)\n");
    }
    if ((0x80ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 7 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.tag_1)\n");
    }
    if ((0x100ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 8 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.tag_2)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vmem_cycle___024root___stl_sequent__TOP__0(Vmem_cycle___024root* vlSelf);
void Vmem_cycle___024root___ico_comb__TOP__0(Vmem_cycle___024root* vlSelf);
void Vmem_cycle___024root___ico_comb__TOP__1(Vmem_cycle___024root* vlSelf);
void Vmem_cycle___024root___ico_comb__TOP__2(Vmem_cycle___024root* vlSelf);

VL_ATTR_COLD void Vmem_cycle___024root___eval_stl(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___eval_stl\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        Vmem_cycle___024root___stl_sequent__TOP__0(vlSelf);
    }
    if ((0xa1ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        Vmem_cycle___024root___ico_comb__TOP__0(vlSelf);
    }
    if ((0x141ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        Vmem_cycle___024root___ico_comb__TOP__1(vlSelf);
    }
    if ((0x1ffULL & vlSelfRef.__VstlTriggered.word(0U))) {
        Vmem_cycle___024root___ico_comb__TOP__2(vlSelf);
    }
}

VL_ATTR_COLD void Vmem_cycle___024root___stl_sequent__TOP__0(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___stl_sequent__TOP__0\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Init
    IData/*31:0*/ mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs;
    mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs = 0;
    IData/*31:0*/ mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memb_tmp;
    mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memb_tmp = 0;
    IData/*31:0*/ mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memh_tmp;
    mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memh_tmp = 0;
    // Body
    vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__en_op_buf 
        = ((1U & (~ ((0x2000U <= (0xffffU & vlSelfRef.i_alu_data_M)) 
                     & (0x4000U > (0xffffU & vlSelfRef.i_alu_data_M))))) 
           && ((0x7000U <= (0xffffU & vlSelfRef.i_alu_data_M)) 
               & (0x7040U > (0xffffU & vlSelfRef.i_alu_data_M))));
    vlSelfRef.o_SRAM_WE_N = ((1U & ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q) 
                                    >> 2U)) || (1U 
                                                & ((2U 
                                                    & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))
                                                    ? (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q)
                                                    : 
                                                   (~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q)))));
    vlSelfRef.o_SRAM_ADDR = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__addr_q;
    vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__mux31__DOT__addr_sel 
        = ((0x780U == (0xfffU & (vlSelfRef.i_alu_data_M 
                                 >> 4U))) ? 0U : ((0x703U 
                                                   == 
                                                   (0xfffU 
                                                    & (vlSelfRef.i_alu_data_M 
                                                       >> 4U)))
                                                   ? 1U
                                                   : 
                                                  ((0x702U 
                                                    == 
                                                    (0xfffU 
                                                     & (vlSelfRef.i_alu_data_M 
                                                        >> 4U)))
                                                    ? 1U
                                                    : 
                                                   ((0x701U 
                                                     == 
                                                     (0xfffU 
                                                      & (vlSelfRef.i_alu_data_M 
                                                         >> 4U)))
                                                     ? 1U
                                                     : 
                                                    ((0x700U 
                                                      == 
                                                      (0xfffU 
                                                       & (vlSelfRef.i_alu_data_M 
                                                          >> 4U)))
                                                      ? 1U
                                                      : 2U)))));
    vlSelfRef.o_stall_M = vlSelfRef.mem_cycle__DOT__reg_stall_M;
    vlSelfRef.o_ld_data_W = vlSelfRef.mem_cycle__DOT__reg_ld_data_M;
    vlSelfRef.o_io_ledr = vlSelfRef.mem_cycle__DOT__reg_io_ledr;
    vlSelfRef.o_io_ledg = vlSelfRef.mem_cycle__DOT__reg_io_ledg;
    vlSelfRef.o_io_hex0 = vlSelfRef.mem_cycle__DOT__reg_io_hex0;
    vlSelfRef.o_io_hex1 = vlSelfRef.mem_cycle__DOT__reg_io_hex1;
    vlSelfRef.o_io_hex2 = vlSelfRef.mem_cycle__DOT__reg_io_hex2;
    vlSelfRef.o_io_hex3 = vlSelfRef.mem_cycle__DOT__reg_io_hex3;
    vlSelfRef.o_io_hex4 = vlSelfRef.mem_cycle__DOT__reg_io_hex4;
    vlSelfRef.o_io_hex5 = vlSelfRef.mem_cycle__DOT__reg_io_hex5;
    vlSelfRef.o_io_hex6 = vlSelfRef.mem_cycle__DOT__reg_io_hex6;
    vlSelfRef.o_io_hex7 = vlSelfRef.mem_cycle__DOT__reg_io_hex7;
    vlSelfRef.o_io_lcd = vlSelfRef.mem_cycle__DOT__reg_io_lcd;
    vlSelfRef.o_ins_n_vld_W = vlSelfRef.mem_cycle__DOT__reg_ins_n_vld_M;
    vlSelfRef.o_pc_4_W = vlSelfRef.mem_cycle__DOT__reg_pc_4_M;
    vlSelfRef.o_alu_data_W = vlSelfRef.mem_cycle__DOT__reg_alu_data_M;
    vlSelfRef.o_rd_wren_W = vlSelfRef.mem_cycle__DOT__reg_rd_wren_M;
    vlSelfRef.o_wb_sel_W = vlSelfRef.mem_cycle__DOT__reg_wb_sel_M;
    if ((1U & (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q) 
                  >> 2U)))) {
        if ((2U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))) {
            if ((1U & (~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q)))) {
                vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__DOUT__strong__out2 
                    = (0xffffU & vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__wdata_q);
            }
        }
        if ((1U & (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q) 
                      >> 1U)))) {
            if ((1U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))) {
                vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__DOUT__strong__out1 
                    = (0xffffU & vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__wdata_q);
            }
        }
    }
    mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs 
        = ((0x700U == (0xfffU & (vlSelfRef.i_alu_data_M 
                                 >> 4U))) ? vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF
           [0U] : ((0x701U == (0xfffU & (vlSelfRef.i_alu_data_M 
                                         >> 4U))) ? 
                   vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF
                   [1U] : ((0x702U == (0xfffU & (vlSelfRef.i_alu_data_M 
                                                 >> 4U)))
                            ? ((4U & vlSelfRef.i_alu_data_M)
                                ? vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF
                               [3U] : vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF
                               [2U]) : ((0x703U == 
                                         (0xfffU & 
                                          (vlSelfRef.i_alu_data_M 
                                           >> 4U)))
                                         ? vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF
                                        [4U] : 0U))));
    vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__ACK 
        = ((2U == (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q)) 
           | (5U == (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q)));
    vlSelfRef.o_SRAM_DQ = ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__DOUT__strong__out1) 
                           | (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__DOUT__strong__out2));
    if ((4U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))) {
        vlSelfRef.o_SRAM_CE_N = ((1U & ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q) 
                                        >> 1U)) || 
                                 (1U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q)));
        vlSelfRef.o_SRAM_OE_N = ((1U & ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q) 
                                        >> 1U)) || 
                                 (1U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q)));
        vlSelfRef.o_SRAM_LB_N = (1U & ((1U & ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q) 
                                              >> 1U)) 
                                       || ((1U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q)) 
                                           || (1U & 
                                               (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_q) 
                                                   >> 2U))))));
        vlSelfRef.o_SRAM_UB_N = (1U & ((1U & ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q) 
                                              >> 1U)) 
                                       || ((1U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q)) 
                                           || (1U & 
                                               (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_q) 
                                                   >> 3U))))));
        vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_d 
            = ((2U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))
                ? 0U : ((1U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))
                         ? vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_q
                         : (((IData)(vlSelfRef.o_SRAM_DQ) 
                             << 0x10U) | (0xffffU & vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_q))));
    } else {
        vlSelfRef.o_SRAM_CE_N = ((1U & (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q) 
                                           >> 1U))) 
                                 && (1U & (~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))));
        vlSelfRef.o_SRAM_OE_N = ((1U & (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q) 
                                           >> 1U))) 
                                 || (1U & (~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))));
        if ((2U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))) {
            if ((1U & (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))) {
                vlSelfRef.o_SRAM_LB_N = (1U & (~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_q)));
                vlSelfRef.o_SRAM_UB_N = (1U & (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_q) 
                                                  >> 1U)));
                vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_d 
                    = ((0xffff0000U & vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_q) 
                       | (IData)(vlSelfRef.o_SRAM_DQ));
            } else {
                vlSelfRef.o_SRAM_LB_N = (1U & (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_q) 
                                                  >> 2U)));
                vlSelfRef.o_SRAM_UB_N = (1U & (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_q) 
                                                  >> 3U)));
                vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_d 
                    = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_q;
            }
        } else {
            vlSelfRef.o_SRAM_LB_N = (1U & ((1U & (~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))) 
                                           || (1U & 
                                               (~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_q)))));
            vlSelfRef.o_SRAM_UB_N = (1U & ((1U & (~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q))) 
                                           || (1U & 
                                               (~ ((IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_q) 
                                                   >> 1U)))));
            vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_d 
                = vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_q;
        }
    }
    if ((2U & vlSelfRef.i_alu_data_M)) {
        mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memb_tmp 
            = ((1U & vlSelfRef.i_alu_data_M) ? (0xff000000U 
                                                & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs)
                : (0xff0000U & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs));
        mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memh_tmp 
            = (0xffff0000U & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs);
    } else if ((1U & vlSelfRef.i_alu_data_M)) {
        mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memb_tmp 
            = (0xff00U & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs);
        mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memh_tmp 
            = (0xffff00U & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs);
    } else {
        mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memb_tmp 
            = (0xffU & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs);
        mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memh_tmp 
            = (0xffffU & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs);
    }
    vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__write_signal 
        = ((~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__ACK)) 
           & (2U == (IData)(vlSelfRef.i_slt_sl_M)));
    vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__read_signal 
        = ((~ (IData)(vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__ACK)) 
           & (5U == (IData)(vlSelfRef.i_slt_sl_M)));
    vlSelfRef.mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_tmp 
        = ((IData)(vlSelfRef.i_mem_wren_M) ? ((2U == (IData)(vlSelfRef.i_slt_sl_M))
                                               ? vlSelfRef.i_rs2_data_M
                                               : ((0U 
                                                   == (IData)(vlSelfRef.i_slt_sl_M))
                                                   ? 
                                                  ((2U 
                                                    & vlSelfRef.i_alu_data_M)
                                                    ? 
                                                   ((1U 
                                                     & vlSelfRef.i_alu_data_M)
                                                     ? 
                                                    ((0xff000000U 
                                                      & VL_SHIFTL_III(32,32,32, vlSelfRef.i_rs2_data_M, 0x18U)) 
                                                     | (0xffffffU 
                                                        & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs))
                                                     : 
                                                    ((0xff0000U 
                                                      & VL_SHIFTL_III(32,32,32, vlSelfRef.i_rs2_data_M, 0x10U)) 
                                                     | (0xff00ffffU 
                                                        & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs)))
                                                    : 
                                                   ((1U 
                                                     & vlSelfRef.i_alu_data_M)
                                                     ? 
                                                    ((0xff00U 
                                                      & VL_SHIFTL_III(32,32,32, vlSelfRef.i_rs2_data_M, 8U)) 
                                                     | (0xffff00ffU 
                                                        & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs))
                                                     : 
                                                    ((0xffU 
                                                      & vlSelfRef.i_rs2_data_M) 
                                                     | (0xffffff00U 
                                                        & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs))))
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelfRef.i_slt_sl_M))
                                                    ? 
                                                   ((2U 
                                                     & vlSelfRef.i_alu_data_M)
                                                     ? 
                                                    ((1U 
                                                      & vlSelfRef.i_alu_data_M)
                                                      ? 
                                                     (0xffff0000U 
                                                      & (VL_SHIFTL_III(32,32,32, vlSelfRef.i_rs2_data_M, 0x10U) 
                                                         | mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs))
                                                      : 
                                                     (0xffff0000U 
                                                      & (VL_SHIFTL_III(32,32,32, vlSelfRef.i_rs2_data_M, 0x10U) 
                                                         | mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs)))
                                                     : 
                                                    ((1U 
                                                      & vlSelfRef.i_alu_data_M)
                                                      ? 
                                                     ((0xffff00U 
                                                       & VL_SHIFTL_III(32,32,32, vlSelfRef.i_rs2_data_M, 8U)) 
                                                      | (0xff0000ffU 
                                                         & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs))
                                                      : 
                                                     ((0xffffU 
                                                       & vlSelfRef.i_rs2_data_M) 
                                                      | (0xffff0000U 
                                                         & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs))))
                                                    : vlSelfRef.i_rs2_data_M)))
            : ((4U & (IData)(vlSelfRef.i_slt_sl_M))
                ? ((2U & (IData)(vlSelfRef.i_slt_sl_M))
                    ? ((1U & (IData)(vlSelfRef.i_slt_sl_M))
                        ? ((0x2000U & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memh_tmp)
                            ? (0xffff0000U | mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memh_tmp)
                            : mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memh_tmp)
                        : ((0x80U & mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memb_tmp)
                            ? (0xffffff00U | mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memb_tmp)
                            : mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memb_tmp))
                    : ((1U & (IData)(vlSelfRef.i_slt_sl_M))
                        ? mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_bs
                        : mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memh_tmp))
                : ((2U & (IData)(vlSelfRef.i_slt_sl_M))
                    ? ((1U & (IData)(vlSelfRef.i_slt_sl_M))
                        ? mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__trsf_st__DOT__memb_tmp
                        : 0U) : 0U)));
}

VL_ATTR_COLD void Vmem_cycle___024root___eval_triggers__stl(Vmem_cycle___024root* vlSelf);

VL_ATTR_COLD bool Vmem_cycle___024root___eval_phase__stl(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___eval_phase__stl\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    Vmem_cycle___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelfRef.__VstlTriggered.any();
    if (__VstlExecute) {
        Vmem_cycle___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vmem_cycle___024root___dump_triggers__ico(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___dump_triggers__ico\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VicoTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
    if ((2ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 1 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.hit_miss_1)\n");
    }
    if ((4ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 2 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.cache_mem_1)\n");
    }
    if ((8ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 3 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.hit_miss_2)\n");
    }
    if ((0x10ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 4 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.cache_mem_2)\n");
    }
    if ((0x20ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 5 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.valid_1)\n");
    }
    if ((0x40ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 6 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.valid_2)\n");
    }
    if ((0x80ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 7 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.tag_1)\n");
    }
    if ((0x100ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 8 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.tag_2)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vmem_cycle___024root___dump_triggers__act(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___dump_triggers__act\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VactTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.hit_miss_1)\n");
    }
    if ((2ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.cache_mem_1)\n");
    }
    if ((4ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.hit_miss_2)\n");
    }
    if ((8ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.cache_mem_2)\n");
    }
    if ((0x10ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.valid_1)\n");
    }
    if ((0x20ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 5 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.valid_2)\n");
    }
    if ((0x40ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 6 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.tag_1)\n");
    }
    if ((0x80ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 7 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.tag_2)\n");
    }
    if ((0x100ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 8 is active: @(posedge i_clk)\n");
    }
    if ((0x200ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 9 is active: @(posedge i_rst)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vmem_cycle___024root___dump_triggers__nba(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___dump_triggers__nba\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VnbaTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.hit_miss_1)\n");
    }
    if ((2ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.cache_mem_1)\n");
    }
    if ((4ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.hit_miss_2)\n");
    }
    if ((8ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.cache_mem_2)\n");
    }
    if ((0x10ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.valid_1)\n");
    }
    if ((0x20ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 5 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.valid_2)\n");
    }
    if ((0x40ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 6 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.tag_1)\n");
    }
    if ((0x80ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 7 is active: @([hybrid] mem_cycle.lsu_mem.lsu_mem.cachemem.tag_2)\n");
    }
    if ((0x100ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 8 is active: @(posedge i_clk)\n");
    }
    if ((0x200ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 9 is active: @(posedge i_rst)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vmem_cycle___024root___ctor_var_reset(Vmem_cycle___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vmem_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmem_cycle___024root___ctor_var_reset\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelf->i_clk = VL_RAND_RESET_I(1);
    vlSelf->i_rst = VL_RAND_RESET_I(1);
    vlSelf->i_enb_M = VL_RAND_RESET_I(1);
    vlSelf->i_ins_n_vld_M = VL_RAND_RESET_I(1);
    vlSelf->i_pc_4_M = VL_RAND_RESET_I(32);
    vlSelf->i_alu_data_M = VL_RAND_RESET_I(32);
    vlSelf->i_slt_sl_M = VL_RAND_RESET_I(3);
    vlSelf->i_rd_wren_M = VL_RAND_RESET_I(1);
    vlSelf->i_mem_wren_M = VL_RAND_RESET_I(1);
    vlSelf->i_wb_sel_M = VL_RAND_RESET_I(2);
    vlSelf->i_rs2_data_M = VL_RAND_RESET_I(32);
    vlSelf->i_io_sw = VL_RAND_RESET_I(32);
    vlSelf->i_io_btn = VL_RAND_RESET_I(4);
    vlSelf->o_stall_M = VL_RAND_RESET_I(1);
    vlSelf->o_SRAM_ADDR = VL_RAND_RESET_I(18);
    vlSelf->o_SRAM_DQ = VL_RAND_RESET_I(16);
    vlSelf->o_SRAM_CE_N = VL_RAND_RESET_I(1);
    vlSelf->o_SRAM_WE_N = VL_RAND_RESET_I(1);
    vlSelf->o_SRAM_LB_N = VL_RAND_RESET_I(1);
    vlSelf->o_SRAM_UB_N = VL_RAND_RESET_I(1);
    vlSelf->o_SRAM_OE_N = VL_RAND_RESET_I(1);
    vlSelf->o_ld_data_W = VL_RAND_RESET_I(32);
    vlSelf->o_io_ledr = VL_RAND_RESET_I(32);
    vlSelf->o_io_ledg = VL_RAND_RESET_I(32);
    vlSelf->o_io_hex0 = VL_RAND_RESET_I(7);
    vlSelf->o_io_hex1 = VL_RAND_RESET_I(7);
    vlSelf->o_io_hex2 = VL_RAND_RESET_I(7);
    vlSelf->o_io_hex3 = VL_RAND_RESET_I(7);
    vlSelf->o_io_hex4 = VL_RAND_RESET_I(7);
    vlSelf->o_io_hex5 = VL_RAND_RESET_I(7);
    vlSelf->o_io_hex6 = VL_RAND_RESET_I(7);
    vlSelf->o_io_hex7 = VL_RAND_RESET_I(7);
    vlSelf->o_io_lcd = VL_RAND_RESET_I(32);
    vlSelf->o_ins_n_vld_W = VL_RAND_RESET_I(1);
    vlSelf->o_pc_4_W = VL_RAND_RESET_I(32);
    vlSelf->o_alu_data_W = VL_RAND_RESET_I(32);
    vlSelf->o_rd_wren_W = VL_RAND_RESET_I(1);
    vlSelf->o_wb_sel_W = VL_RAND_RESET_I(2);
    vlSelf->mem_cycle__DOT__stall_M = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__reg_ld_data_M = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__reg_stall_M = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__reg_ins_n_vld_M = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__reg_pc_4_M = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__reg_alu_data_M = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__reg_rd_wren_M = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__reg_wb_sel_M = VL_RAND_RESET_I(2);
    vlSelf->mem_cycle__DOT__reg_io_ledr = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__reg_io_ledg = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__reg_io_hex0 = VL_RAND_RESET_I(7);
    vlSelf->mem_cycle__DOT__reg_io_hex1 = VL_RAND_RESET_I(7);
    vlSelf->mem_cycle__DOT__reg_io_hex2 = VL_RAND_RESET_I(7);
    vlSelf->mem_cycle__DOT__reg_io_hex3 = VL_RAND_RESET_I(7);
    vlSelf->mem_cycle__DOT__reg_io_hex4 = VL_RAND_RESET_I(7);
    vlSelf->mem_cycle__DOT__reg_io_hex5 = VL_RAND_RESET_I(7);
    vlSelf->mem_cycle__DOT__reg_io_hex6 = VL_RAND_RESET_I(7);
    vlSelf->mem_cycle__DOT__reg_io_hex7 = VL_RAND_RESET_I(7);
    vlSelf->mem_cycle__DOT__reg_io_lcd = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__en_op_buf = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__data_out_1 = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__INPUT = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__read_signal = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__write_signal = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__ACK = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__addr_mem = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__rd_mem = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__wr_mem = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__wr_mem_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1[__Vi0] = VL_RAND_RESET_I(21);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2[__Vi0] = VL_RAND_RESET_I(21);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__dirty_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__dirty_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__lru_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1 = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2 = VL_RAND_RESET_I(1);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__mem_q_1 = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__mem_q_2 = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__addr_q_1 = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__addr_q_2 = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__current_state = VL_RAND_RESET_I(4);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__nxt_state = VL_RAND_RESET_I(4);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_d = VL_RAND_RESET_I(3);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__sram_state_q = VL_RAND_RESET_I(3);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__addr_d = VL_RAND_RESET_I(18);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__addr_q = VL_RAND_RESET_I(18);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__wdata_d = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__wdata_q = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_d = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__rdata_q = VL_RAND_RESET_I(32);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_d = VL_RAND_RESET_I(4);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__bmask_q = VL_RAND_RESET_I(4);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__DOUT__strong__out1 = VL_RAND_RESET_I(16);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__sram_mem__DOT__DOUT__strong__out2 = VL_RAND_RESET_I(16);
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__data_tmp = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->mem_cycle__DOT__lsu_mem__DOT__mux31__DOT__addr_sel = VL_RAND_RESET_I(2);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v0 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v1 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v2 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v3 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v4 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v5 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v6 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v7 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v8 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v9 = VL_RAND_RESET_I(32);
    vlSelf->__VdlySet__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v0 = 0;
    vlSelf->__VdlySet__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v1 = 0;
    vlSelf->__VdlySet__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v2 = 0;
    vlSelf->__VdlySet__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v3 = 0;
    vlSelf->__VdlySet__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v4 = 0;
    vlSelf->__VdlySet__mem_cycle__DOT__lsu_mem__DOT__outputperiph__DOT__MEMBF__v5 = 0;
    vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1__0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1__0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2__0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2__0[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1__0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2__0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1__0[__Vi0] = VL_RAND_RESET_I(21);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2__0[__Vi0] = VL_RAND_RESET_I(21);
    }
    vlSelf->__VstlDidInit = 0;
    vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1__1 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1__1[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2__1 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2__1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1__1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2__1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1__1[__Vi0] = VL_RAND_RESET_I(21);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2__1[__Vi0] = VL_RAND_RESET_I(21);
    }
    vlSelf->__VicoDidInit = 0;
    vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_1__2 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_1__2[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__hit_miss_2__2 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__cache_mem_2__2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_1__2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__valid_2__2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_1__2[__Vi0] = VL_RAND_RESET_I(21);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__mem_cycle__DOT__lsu_mem__DOT__lsu_mem__DOT__cachemem__DOT__tag_2__2[__Vi0] = VL_RAND_RESET_I(21);
    }
    vlSelf->__Vtrigprevexpr___TOP__i_clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__i_rst__0 = VL_RAND_RESET_I(1);
    vlSelf->__VactDidInit = 0;
}
