Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
work::  Fri Sep 15 16:46:14 2023
=======
work::  Mon Sep 04 13:24:59 2023
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55

par -w -intstyle ise -ol std -xe n -t 1 -power on test1_map.ncd test1.ncd
test1.pcf 


Constraints file: test1.pcf.
Loading device for application Rf_Device from file '4vsx35.nph' in environment
/home/user/.local/Xilinx/14.7/ISE_DS/ISE/.
   "test1" is an NCD, version 3.2, device xc4vsx35, package ff668, speed -10
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
INFO:Par:469 - Although the Overall Effort Level (-ol) for this implementation has been set to Standard, Placer will run
   at effort level High. To override this, please set the Placer Effort Level (-pl) to Standard.
INFO:Par:337 - 
   Use of the PAR Extra Effort Levels (-xe n or c) can only be used with the PAR Effort Level set to maximum (-ol high)
   or when the Placer or Router Effort Levels is set to maximum (-pl high or -rl high).  PAR has detected either the
   Placer or Router Effort Level set at less than "h"igh. This will result in Extra Effort being used during only one
   part of the PAR process


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2013-10-13".


Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of DSP48s                          4 out of 192     2%
   Number of External IOBs                  32 out of 448     7%
      Number of LOCed IOBs                  20 out of 32     62%

<<<<<<< HEAD
   Number of RAMB16s                        39 out of 128    30%
   Number of Slices                       9301 out of 10240  90%
      Number of SLICEMs                    175 out of 5120    3%
=======
   Number of OLOGICs                         2 out of 448     1%
   Number of RAMB16s                        41 out of 192    21%
   Number of Slices                      10455 out of 15360  68%
      Number of SLICEMs                    193 out of 7680    2%
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55



Overall effort level (-ol):   Standard 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard 
Extra effort level (-xe):     Normal 

Starting initial Timing Analysis.  REAL time: 18 secs 
Finished initial Timing Analysis.  REAL time: 19 secs 

WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig00000229 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig00000299 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig0000029a has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig0000029b has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig0000029c has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig0000029d has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig0000029e has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig0000029f has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig000002a0 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig000002a2 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/Mshreg_sig000002a4 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig0000020d has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig0000020c has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig0000020b has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig0000020a has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000209 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000208 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000206 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000205 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000204 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000203 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000202 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000201 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000200 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig000001ff has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig000001fe has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig000001fd has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig000001fb has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig000001fa has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig000001f9 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig000001f8 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig000001f7 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig000001f6 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/b0.inst_fixed2float/Mshreg_sig00000113 has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal tfm_inst/inst_divfp/Mshreg_sig00000034 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_divfp/Mshreg_sig00000064 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_divfp/Mshreg_sig0000006b has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_mulfp/sig00000063 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig00000511 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig00000360 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig00000361 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig00000513 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig00000363 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig00000515 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig00000365 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig00000517 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig00000566 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig0000050d has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig0000050e has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig0000050f has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig0000035f has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001e0 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001e2 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001e4 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001d9 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001da has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001db has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001dc has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001dd has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001de has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000001df has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_addfp/Mshreg_sig000002fb has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000510 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000511 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000360 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000361 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000513 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000363 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000515 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000365 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000517 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig00000519 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig0000050e has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig0000050f has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig0000035f has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001e0 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001e2 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001e4 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001d9 has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001da has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001db has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001dc has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001dd has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001de has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000001df has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal tfm_inst/inst_subfp/Mshreg_sig000002fb has no load.  PAR will not attempt to route this
   signal.

Starting Placer
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:244035d8) REAL time: 38 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 32 IOs, 20 are locked and 12 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:244035d8) REAL time: 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8c0c9977) REAL time: 38 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:d217fa55) REAL time: 40 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:d217fa55) REAL time: 40 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:d217fa55) REAL time: 40 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:381a4828) REAL time: 40 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:381a4828) REAL time: 40 secs 

Phase 9.8  Global Placement
................................
............................................................
.......................................................
.................................................................................................................
.............................................................................
.................................................................................
........................
...................
Phase 9.8  Global Placement (Checksum:9857089) REAL time: 2 mins 46 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9857089) REAL time: 2 mins 47 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:b0d86369) REAL time: 3 mins 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b0d86369) REAL time: 3 mins 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b0d86369) REAL time: 3 mins 44 secs 

Total REAL time to Placer completion: 3 mins 45 secs 
Total CPU  time to Placer completion: 3 mins 43 secs 
Writing design to file test1.ncd



Starting Router


<<<<<<< HEAD
Phase  1  : 76928 unrouted;      REAL time: 21 secs 

Phase  2  : 65190 unrouted;      REAL time: 23 secs 

Phase  3  : 27357 unrouted;      REAL time: 37 secs 

Phase  4  : 27492 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Updating file: test1.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 25 secs 
Total REAL time to Router completion: 1 mins 25 secs 
Total CPU time to Router completion: 1 mins 24 secs 
=======
Phase  1  : 77090 unrouted;      REAL time: 4 mins 4 secs 

Phase  2  : 66334 unrouted;      REAL time: 4 mins 5 secs 

Phase  3  : 24916 unrouted;      REAL time: 4 mins 44 secs 

Phase  4  : 25219 unrouted; (Setup:0, Hold:1098, Component Switching Limit:0)     REAL time: 5 mins 7 secs 

Updating file: test1.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1098, Component Switching Limit:0)     REAL time: 5 mins 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1098, Component Switching Limit:0)     REAL time: 5 mins 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1098, Component Switching Limit:0)     REAL time: 5 mins 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1098, Component Switching Limit:0)     REAL time: 5 mins 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:1098, Component Switching Limit:0)     REAL time: 5 mins 53 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 58 secs 
Total REAL time to Router completion: 5 mins 59 secs 
Total CPU time to Router completion: 5 mins 56 secs 
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
<<<<<<< HEAD
|        i_clock_IBUF | BUFGCTRL_X0Y0| No   | 8243 |  0.597     |  3.124      |
+---------------------+--------------+------+------+------------+-------------+
|            vgaclk25 |BUFGCTRL_X0Y31| No   |   62 |  0.298     |  2.832      |
+---------------------+--------------+------+------+------------+-------------+
|               agclk |         Local|      |    8 |  0.964     |  1.522      |
=======
|        i_clock_IBUF | BUFGCTRL_X0Y0| No   | 6832 |  0.575     |  3.127      |
+---------------------+--------------+------+------+------------+-------------+
|            vgaclk25 |BUFGCTRL_X0Y31| No   |   66 |  0.123     |  2.915      |
+---------------------+--------------+------+------+------------+-------------+
|               agclk |         Local|      |    8 |  1.146     |  1.920      |
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
  NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 5 | SETUP       |     0.069ns|     9.931ns|       0|           0
  0%                                        | HOLD        |     0.411ns|            |       0|           0
=======
  NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 5 | SETUP       |     0.091ns|     9.909ns|       0|           0
  0%                                        | HOLD        |     0.251ns|            |       0|           0
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.
INFO:Par:277 - Power optimization/reduction has been run on this design.  Please use XPower to analyze and report the
   power usage for this design.

All signals are completely routed.

<<<<<<< HEAD
Total REAL time to PAR completion: 1 mins 32 secs 
Total CPU time to PAR completion: 1 mins 31 secs 

Peak Memory Usage:  866 MB
=======
WARNING:Par:283 - There are 86 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 6 mins 6 secs 
Total CPU time to PAR completion: 6 mins 3 secs 
>>>>>>> 91b1c3266cad9a42500b8a68416e0b344fffce55

Peak Memory Usage:  998 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 130
Number of info messages: 4

Writing design to file test1.ncd



PAR done!
