/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_0z | celloutsig_1_13z);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[1] | _00_);
  assign celloutsig_0_10z = ~(celloutsig_0_7z | celloutsig_0_9z[4]);
  assign celloutsig_1_0z = ~(in_data[144] | in_data[182]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z | celloutsig_1_3z);
  assign celloutsig_0_12z = ~celloutsig_0_6z;
  assign celloutsig_0_1z = ~_00_;
  assign celloutsig_1_10z = ~((celloutsig_1_4z | celloutsig_1_7z[0]) & celloutsig_1_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_0z) & celloutsig_1_3z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_2z) & (celloutsig_1_4z | celloutsig_1_5z));
  assign celloutsig_0_15z = { celloutsig_0_9z[3], _02_[7:5], _01_, _00_, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z } + { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_15z[6:3], celloutsig_0_2z, celloutsig_0_6z } + celloutsig_0_15z[8:3];
  assign celloutsig_1_7z = { in_data[114:109], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } + { in_data[129:119], celloutsig_1_2z };
  reg [4:0] _17_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 5'h00;
    else _17_ <= in_data[61:57];
  assign { _02_[7:5], _01_, _00_ } = _17_;
  assign celloutsig_1_13z = { in_data[182:171], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_10z } <= { in_data[183], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z } < { celloutsig_1_7z[6:1], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_1_1z = { in_data[114:113], celloutsig_1_0z } < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { _02_[6:5], _01_, _00_ } < in_data[25:22];
  assign celloutsig_1_12z = celloutsig_1_7z[8:4] % { 1'h1, celloutsig_1_7z[10:9], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, _02_[7:5], _01_, _00_, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, in_data[87:81], celloutsig_0_1z };
  assign celloutsig_1_18z = { in_data[106:96], celloutsig_1_4z } % { 1'h1, in_data[138:129], celloutsig_1_14z };
  assign celloutsig_0_5z = { _02_[7:5], _01_ } % { 1'h1, in_data[75], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_3z[4:0] % { 1'h1, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_8z = { in_data[16:11], celloutsig_0_7z } != { in_data[56:51], celloutsig_0_2z };
  assign celloutsig_0_4z = | { in_data[19:12], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = | in_data[72:69];
  assign celloutsig_0_14z = | { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_2z = | { in_data[167:140], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = | in_data[148:118];
  assign celloutsig_0_21z = | celloutsig_0_5z;
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[137:127] };
  assign celloutsig_1_9z = | in_data[171:167];
  assign { _02_[8], _02_[4:0] } = { celloutsig_0_9z[3], _01_, _00_, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z };
  assign { out_data[139:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
