

#include <kern/e1000.h>
#include <kern/pmap.h>
#include <kern/env.h>
#include <inc/stdio.h>
#include <inc/assert.h>
#include <inc/error.h>
#include <inc/string.h>
#include <inc/types.h>
// LAB 6: Your driver code here
#define TRANS_CHECK_TIME 1000
volatile uint32_t e1000_bar0;
e1000_status status;

// transmit and receive rings
volatile struct tx_desc *tx_desc_rings;
char tx_buff[TDLEN][TX_BUFF_SIZE];
struct rx_desc *rx_desc_rings;
char rx_buff[RDLEN][RX_BUFF_SIZE];

static inline uint32_t get_e1000_register(unsigned reg_inx){
	return *(uint32_t *)(e1000_bar0 + reg_inx);
}
static inline void set_e1000_register(unsigned reg_inx, unsigned val) {
	*(uint32_t *)(e1000_bar0 + reg_inx) = val;
}


/**************** check ****************/
void check_transmit(){
	int i = 0;
	for(i = 0; i < 100; i++){
		e1000_transmit("debug", 6);
	}
}
static void check_e1000(struct pci_func *pcif, int is_enable){
	if(!is_enable){
		assert(!pcif->reg_base[0]);
		assert(!pcif->reg_size[0]);
		return;
	}

	assert(pcif->reg_base[0]);
	assert(pcif->reg_size[0]);
	assert(e1000_bar0);
	assert(get_e1000_register(E1000_STATUS) == INITIAL_STATUS);
	assert(get_e1000_register(E1000_TDH) == 0);
	assert(get_e1000_register(E1000_TDT) == 0);
	assert(tx_desc_rings);
	assert((uint32_t)tx_desc_rings % PGSIZE == 0);
	assert(get_e1000_register(E1000_MTA) == 0);
	assert(get_e1000_register(E1000_MTA + 4) == 0);
	assert(get_e1000_register(E1000_MTA + 8) == 0);
	assert(sizeof(struct rx_desc) == sizeof(struct tx_desc));
	assert(RDLEN >= 128);
}
/**************** receive ****************/
static inline int get_rx_ring_tail(){
	int tail = get_e1000_register(E1000_RDT);
	tail = tail % RDLEN;
	return tail;
}

int e1000_receive(char *s) {
	static int real_tail = 0;
	//int tail = get_rx_ring_tail();
	int tail = real_tail;
	//cprintf("tail is %d\n", tail);
	struct rx_desc *desc = &rx_desc_rings[tail];
	if(desc->status.dd == 0){
		return -E_NO_RX;
	}
	char *buff = (char *)KADDR((uint32_t)desc->addr);
	uint32_t length = desc->length;

	memmove(s, buff, length);
	desc->status.dd = 0;
	set_e1000_register(E1000_RDT, tail);
	real_tail = (tail + 1) % RDLEN;
	//cprintf("real_tail is %d tail is %d head is %d\n", real_tail, get_e1000_register(E1000_RDT), get_e1000_register(E1000_RDH));
	return length;
}
/**************** transmit ****************/
static inline int get_tx_ring_tail() {
	int tail = get_e1000_register(E1000_TDT);
	assert(tail < TDLEN);
	return tail;
}

/* are there enough buff to trans size bytes data?? */
static int e1000_transmit_check_free(int size){
	size = ROUNDUP(size, TX_BUFF_SIZE);
	int need_nbuffs = size / TX_BUFF_SIZE;
	need_nbuffs = need_nbuffs > TDLEN ? TDLEN : need_nbuffs;
	int tail = get_tx_ring_tail();

	// check 
	int i;
	for(i = 0; i < need_nbuffs; i++){
		int idx = (tail + i) % TDLEN;
		if(!tx_desc_rings[idx].status.dd)
			return 0;
	}
	return 1;
}

int e1000_transmit(const char *data, int size){
	int i = 0;
	/*
	while(i++ < TRANS_CHECK_TIME){
		if(e1000_transmit_check_free(size))
			break;
	}
	*/

	if(!e1000_transmit_check_free(size))
		return -E_NO_TX;
	int tail = get_tx_ring_tail();
	struct tx_desc *desc;
	int size_want_to_trans = size;
	int size_has_trans = 0;
	while(size) {
		// wait a free buff
		assert(tail == get_tx_ring_tail());
		desc = (struct tx_desc *)&tx_desc_rings[tail];
		
		// still need to wait, because size may beyond TDLEN * TX_BUFF_SIZE
		while(!desc->status.dd);
		// mark it as in use
		desc->status.dd = 0;

		//prepare this buff
		int size_ready_to_trans = size > TX_BUFF_SIZE ? TX_BUFF_SIZE : size;
		size -= size_ready_to_trans;
		char *buff = (char *)KADDR((uint32_t)desc->addr);
		memmove(buff, data + size_has_trans, size_ready_to_trans);
		size_has_trans += size_ready_to_trans;

		//fill in desc
		desc->length = size_ready_to_trans;
		desc->cso = 0;
		desc->special = 0;
		// end the packet?
		desc->cmd.eop = size == 0? 1 : 0;
		
		// tail++ and send the buff
		tail = (tail + 1) % TDLEN;
		set_e1000_register(E1000_TDT, tail);
	}
	assert(size_has_trans == size_want_to_trans);
	return size_has_trans;
}

/**************** init ****************/
static inline void init_e1000_tctl(){
	uint32_t tctl_value = 0;
	tctl_value |= E1000_TCTL_EN;
	tctl_value |= E1000_TCTL_PSP;
	tctl_value |= E1000_TCTL_COLD_VAL;
	tctl_value |= E1000_TCTL_CT_VAL;
	set_e1000_register(E1000_TCTL, tctl_value);
}

static inline void init_e1000_tipg(){
	uint32_t tipg_value = 0;
	tipg_value |= E1000_TIPG_IPGT_VAL | E1000_TIPG_IPGR1_VAL | E1000_TIPG_IPGR2_VAL;
	set_e1000_register(E1000_TIPG, tipg_value);
}

static inline void init_e1000_tx(){
	//cprintf("debug begin\n");
	struct PageInfo *pp = page_alloc(ALLOC_ZERO);
	assert(pp);
	pp->pp_ref++;
	tx_desc_rings = (struct tx_desc *)page2kva(pp);
	set_e1000_register(E1000_TDBAL, page2pa(pp));
	set_e1000_register(E1000_TDBAH, 0);
	int i;
	for(i = 0; i < TDLEN; i++) {
		tx_desc_rings[i].addr = PADDR(tx_buff[i]);
		tx_desc_rings[i].cmd.rs = 1;
		tx_desc_rings[i].status.dd = 1;
	}

	/* 大坑!!! 存的是字节数 没好好看文档 T_T */
	set_e1000_register(E1000_TDLEN, TDLEN * sizeof(struct tx_desc));
	set_e1000_register(E1000_TDH, 0);
	set_e1000_register(E1000_TDT, 0);
	init_e1000_tctl();
	init_e1000_tipg();
}

static inline void init_e1000_rctl(){
	uint32_t rctl_value = 0;
	//receiver Enable
	rctl_value |= E1000_RCTL_EN;
	// Long Packet Enable
	rctl_value |= E1000_RCTL_LPE;
	// Loop back Mode (RCTL.LBM) should be set to 00b for normal operation
	rctl_value |= E1000_RCTL_LBM_NO;
	// Set the Broadcast Accept Mode
	rctl_value |= E1000_RCTL_BAM;
	// Configurethe Receive Buffer Size
	rctl_value |= E1000_RCTL_BSEX;
	rctl_value |= E1000_RCTL_SZ_16384;
	// Set the Strip Ethernet CRC bit
	rctl_value |= E1000_RCTL_SECRC;
	set_e1000_register(E1000_RCTL, rctl_value);
}

static inline void init_e1000_rx(){
	set_e1000_register(E1000_RCTL, 0);
	struct PageInfo *pp = page_alloc(ALLOC_ZERO);
	assert(pp);
	pp->pp_ref++;
	rx_desc_rings = (struct rx_desc *)page2kva(pp);
	set_e1000_register(E1000_RDBAL, page2pa(pp));
	set_e1000_register(E1000_RDBAH, 0);
	int i;
	for(i = 0; i < RDLEN; i++) {
		rx_desc_rings[i].addr = PADDR(rx_buff[i]);
	}
	// 52:54:00:12:34:56
	// Receive Address Register
	set_e1000_register(E1000_RAL0, 0x12005452);
	set_e1000_register(E1000_RAH0, (0x00005634 | E1000_RAH_AV));
	// Set the Receive Descriptor Length
	set_e1000_register(E1000_RDLEN, RDLEN * sizeof(struct rx_desc));

	//Head should point to the first valid receive descriptor in the descriptor ring and 
	//tail should point to one descriptor beyond the last valid descriptor in the descriptor ring.
	set_e1000_register(E1000_RDH, 0);
	set_e1000_register(E1000_RDT, RDLEN);
	init_e1000_rctl();
}

static void init_e1000() {
	init_e1000_rx();
	init_e1000_tx();
	cprintf("e1000 init successed!\n");
}

int e1000_pci_attach(struct pci_func *pcif) {
	if(debug)
		cprintf("begin attach_e1000\n");
	check_e1000(pcif, 0);
	pci_func_enable(pcif);

	e1000_bar0 = (uint32_t)mmio_map_region(pcif->reg_base[0], pcif->reg_size[0]);
	init_e1000();
	check_e1000(pcif, 1);
	//check_transmit();
	return 0;
}
/* lxwei answer
#include <inc/stdio.h>
#include <inc/error.h>
#include <inc/string.h>

#include <kern/e1000.h>
#include <kern/pci.h>
#include <kern/pmap.h>

volatile uint32_t *e1000_regs_base;

// The transmit descriptor
__attribute__((__aligned__(PGSIZE)))
struct e1000_tx_desc tx_desc[NTXDESC];

// The transmit buffer
char tx_buf[NTXDESC][TXBUFSIZE];

// The receive descriptor
__attribute__((__aligned__(PGSIZE)))
struct e1000_rx_desc rx_desc[NRXDESC];

// The receive buffer 
char rx_buf[NRXDESC][RXBUFSIZE];

static void e1000_set(uint32_t off, uint32_t bit) {
    e1000_regs_base[off] |= bit;
}

static void e1000_clr(uint32_t off, uint32_t bit) {
    e1000_regs_base[off] &= ~bit;
}

static uint32_t e1000_read(uint32_t off) {
    return e1000_regs_base[off];
}

static void e1000_write(uint32_t off, uint32_t val) {
    e1000_regs_base[off] = val;
}

static void e1000_write_mask(uint32_t off, uint32_t mask, uint32_t val) {
    e1000_regs_base[off] &= ~mask;
    e1000_regs_base[off] |= val;
}

int e1000_send(void * srcaddr, int size) {
    char * baddr;
    uint32_t tail_idx = e1000_read(E1000_TDT);
    assert (tail_idx < NTXDESC);
    // struct e1000_tx_desc *tail = (struct e1000_tx_desc *) KADDR(e1000_read(E1000_TDT));
    struct e1000_tx_desc *tail = &tx_desc[tail_idx];
    // struct e1000_tx_desc *tail_next = ((tail - tx_desc) < NTXDESC) ? tail + 1 : tx_desc;
    assert(size < TXBUFSIZE);
    if (tail->upper.fields.status & E1000_TXD_STAT_DD) {
        tail->upper.fields.status &= ~E1000_TXD_STAT_DD;
        baddr = (char *) KADDR(tail->buffer_addr);
        memmove(baddr, srcaddr, size);
        tail->lower.flags.length = size;
        tail->lower.flags.cmd |= E1000_TXD_CMD_EOP;
        e1000_write(E1000_TDT, (tail_idx + 1) % NTXDESC);
    } else {
        return -E_NO_MEM;
    }
    return size;
}

static void e1000_trans_init() {
    int i;
    // Init transmit descriptor base address
    e1000_write(E1000_TDBAL, PADDR(tx_desc));
    // Init transmit descriptor total size
    e1000_write(E1000_TDLEN, NTXDESC * sizeof(struct e1000_tx_desc));
    // Init each tx_desc
    for (i = 0;i < NTXDESC;i++) {
        tx_desc[i].buffer_addr = PADDR(tx_buf[i]);
        tx_desc[i].lower.data |= E1000_TXD_CMD_RS;
        tx_desc[i].upper.data |= E1000_TXD_STAT_DD;
    }
    // Init Transmit descriptor head and tail
    e1000_write(E1000_TDH, 0);
    e1000_write(E1000_TDT, 0);
    // Init Control register
    e1000_write(E1000_TCTL, E1000_TCTL_EN | E1000_TCTL_PSP);
    e1000_write_mask(E1000_TCTL, E1000_TCTL_COLD, 0x40 << E1000_TCTL_COLD_SHIFT);
    e1000_write_mask(E1000_TCTL, E1000_TCTL_CT, 0x10 << 4);
    e1000_write(E1000_TIPG, (12 << 20)|(8 << 10)| 10);
}

static void e1000_recv_init() {

}

// LAB 6: Your driver code here
int e1000_pci_attach (struct pci_func *pcif) {
    pci_func_enable(pcif);
    e1000_regs_base = mmio_map_region(pcif->reg_base[0], pcif->reg_size[0]);
    e1000_trans_init();
    e1000_recv_init();
    return 1;
}
*/

