{"version":"1.0.0","info":[["/home/mlefebvre/workspace/verilator/examples/cmake_protect_lib/build/verilated_secret/verilated_secret.sv",[[[[["verilated_secret",[[5,0],[10,6]],[[5,7],[5,23]],[],["module"]],[[["clk",[[6,8],[6,23]],[[6,20],[6,23]],["verilated_secret"],["port","logic"]],["a",[[7,10],[7,31]],[[7,30],[7,31]],["verilated_secret"],["port","logic"]],["b",[[8,10],[8,31]],[[8,30],[8,31]],["verilated_secret"],["port","logic"]],["x",[[9,10],[9,32]],[[9,31],[9,32]],["verilated_secret"],["port","logic"]],["handle__V",[[94,60],[95,24]],[[95,13],[95,24]],["verilated_secret"],["variable","chandle"]],["last_combo_seqnum__V",[[96,8],[98,13]],[[97,12],[98,13]],["verilated_secret"],["variable","time"]],["last_seq_seqnum__V",[[98,26],[102,4]],[[99,11],[102,4]],["verilated_secret"],["variable","time"]],null,null,null,null]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/cmake_tracing_c/logs/annotated/sub.v",[[[[["sub",[[8,1],[12,6]],[[8,8],[8,11]],[],["module"]],[[["clk",[[10,1],[10,20]],[[10,17],[10,20]],["sub"],["port","input"]],["reset_l",[[11,0],[11,24]],[[11,17],[11,24]],["sub"],["port","input"]],["count_c",[[15,0],[15,29]],[[15,22],[15,29]],["sub"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/cmake_tracing_c/logs/annotated/top.v",[[[[["top",[[11,1],[23,6]],[[11,8],[11,11]],[],["module"]],[[["clk",[[14,1],[14,33]],[[14,30],[14,33]],["top"],["port","input"]],["reset_l",[[15,0],[15,37]],[[15,30],[15,37]],["top"],["port","input"]],["out_small",[[17,0],[17,39]],[[17,30],[17,39]],["top"],["port","wire"]],["out_quad",[[18,0],[18,38]],[[18,30],[18,38]],["top"],["port","wire"]],["out_wide",[[19,0],[19,38]],[[19,30],[19,38]],["top"],["port","wire"]],["in_small",[[20,0],[20,38]],[[20,30],[20,38]],["top"],["port","input"]],["in_quad",[[21,0],[21,37]],[[21,30],[21,37]],["top"],["port","input"]],["in_wide",[[22,0],[22,37]],[[22,30],[22,37]],["top"],["port","input"]],["sub",[[31,4],[34,51]],[[31,8],[31,11]],["top"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_hello_c/top.v",[[[[["top",[[8,0],[8,11]],[[8,7],[8,10]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_hello_sc/top.v",[[[[["top",[[8,0],[8,11]],[[8,7],[8,10]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_protect_lib/obj_dir_secret/verilated_secret.sv",[[[[["verilated_secret",[[5,0],[10,6]],[[5,7],[5,23]],[],["module"]],[[["clk",[[6,8],[6,23]],[[6,20],[6,23]],["verilated_secret"],["port","logic"]],["a",[[7,10],[7,31]],[[7,30],[7,31]],["verilated_secret"],["port","logic"]],["b",[[8,10],[8,31]],[[8,30],[8,31]],["verilated_secret"],["port","logic"]],["x",[[9,10],[9,32]],[[9,31],[9,32]],["verilated_secret"],["port","logic"]],["handle__V",[[94,60],[95,24]],[[95,13],[95,24]],["verilated_secret"],["variable","chandle"]],["last_combo_seqnum__V",[[96,8],[98,13]],[[97,12],[98,13]],["verilated_secret"],["variable","time"]],["last_seq_seqnum__V",[[98,26],[102,4]],[[99,11],[102,4]],["verilated_secret"],["variable","time"]],null,null,null,null]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_protect_lib/secret_impl.v",[[[[["secret_impl",[[9,0],[14,28]],[[9,7],[9,18]],[],["module"]],[[["a",[[11,3],[11,24]],[[11,23],[11,24]],["secret_impl"],["port","input"]],["b",[[12,3],[12,24]],[[12,23],[12,24]],["secret_impl"],["port","input"]],["x",[[13,3],[13,24]],[[13,23],[13,24]],["secret_impl"],["port","logic"]],["clk",[[14,3],[14,26]],[[14,23],[14,26]],["secret_impl"],["port","input"]],["accum_q",[[16,3],[16,34]],[[16,23],[16,30]],["secret_impl"],["variable","logic"]],["secret_value",[[17,3],[17,39]],[[17,23],[17,35]],["secret_impl"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_protect_lib/top.v",[[[[["top",[[8,0],[8,23]],[[8,7],[8,10]],[],["module"]],[[["clk",[[8,12],[8,21]],[[8,18],[8,21]],["top"],["port","input"]],["cyc",[[10,3],[10,18]],[[10,11],[10,14]],["top"],["variable","integer"]],["a",[[11,3],[11,21]],[[11,16],[11,17]],["top"],["variable","logic"]],["b",[[12,3],[12,21]],[[12,16],[12,17]],["top"],["variable","logic"]],["x",[[13,3],[13,17]],[[13,16],[13,17]],["top"],["variable","logic"]],["secret",[[15,3],[15,45]],[[15,20],[15,26]],["top"],["instance","verilated_secret"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_tracing_c/logs/annotated/sub.v",[[[[["sub",[[8,1],[12,6]],[[8,8],[8,11]],[],["module"]],[[["clk",[[10,1],[10,20]],[[10,17],[10,20]],["sub"],["port","input"]],["reset_l",[[11,0],[11,24]],[[11,17],[11,24]],["sub"],["port","input"]],["count_c",[[15,0],[15,29]],[[15,22],[15,29]],["sub"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_tracing_c/logs/annotated/top.v",[[[[["top",[[11,1],[23,6]],[[11,8],[11,11]],[],["module"]],[[["clk",[[14,1],[14,33]],[[14,30],[14,33]],["top"],["port","input"]],["reset_l",[[15,0],[15,37]],[[15,30],[15,37]],["top"],["port","input"]],["out_small",[[17,0],[17,39]],[[17,30],[17,39]],["top"],["port","wire"]],["out_quad",[[18,0],[18,38]],[[18,30],[18,38]],["top"],["port","wire"]],["out_wide",[[19,0],[19,38]],[[19,30],[19,38]],["top"],["port","wire"]],["in_small",[[20,0],[20,38]],[[20,30],[20,38]],["top"],["port","input"]],["in_quad",[[21,0],[21,37]],[[21,30],[21,37]],["top"],["port","input"]],["in_wide",[[22,0],[22,37]],[[22,30],[22,37]],["top"],["port","input"]],["sub",[[31,4],[34,51]],[[31,8],[31,11]],["top"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_tracing_c/sub.v",[[[[["sub",[[7,0],[11,5]],[[7,7],[7,10]],[],["module"]],[[["clk",[[9,3],[9,12]],[[9,9],[9,12]],["sub"],["port","input"]],["reset_l",[[10,3],[10,16]],[[10,9],[10,16]],["sub"],["port","input"]],["count_c",[[14,3],[14,21]],[[14,14],[14,21]],["sub"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_tracing_c/top.v",[[[[["top",[[10,0],[22,5]],[[10,7],[10,10]],[],["module"]],[[["clk",[[13,3],[13,25]],[[13,22],[13,25]],["top"],["port","input"]],["reset_l",[[14,3],[14,29]],[[14,22],[14,29]],["top"],["port","input"]],["out_small",[[16,3],[16,31]],[[16,22],[16,31]],["top"],["port","wire"]],["out_quad",[[17,3],[17,30]],[[17,22],[17,30]],["top"],["port","wire"]],["out_wide",[[18,3],[18,30]],[[18,22],[18,30]],["top"],["port","wire"]],["in_small",[[19,3],[19,30]],[[19,22],[19,30]],["top"],["port","input"]],["in_quad",[[20,3],[20,29]],[[20,22],[20,29]],["top"],["port","input"]],["in_wide",[[21,3],[21,29]],[[21,22],[21,29]],["top"],["port","input"]],["sub",[[30,3],[33,50]],[[30,7],[30,10]],["top"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_tracing_sc/sub.v",[[[[["sub",[[7,0],[12,5]],[[7,7],[7,10]],[],["module"]],[[["clk",[[9,3],[9,12]],[[9,9],[9,12]],["sub"],["port","input"]],["fastclk",[[10,3],[10,16]],[[10,9],[10,16]],["sub"],["port","input"]],["reset_l",[[11,3],[11,16]],[[11,9],[11,16]],["sub"],["port","input"]],["count_f",[[15,3],[15,21]],[[15,14],[15,21]],["sub"],["variable","reg"]],["count_c",[[29,3],[29,21]],[[29,14],[29,21]],["sub"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/make_tracing_sc/top.v",[[[[["top",[[10,0],[23,5]],[[10,7],[10,10]],[],["module"]],[[["clk",[[13,3],[13,25]],[[13,22],[13,25]],["top"],["port","input"]],["fastclk",[[14,3],[14,29]],[[14,22],[14,29]],["top"],["port","input"]],["reset_l",[[15,3],[15,29]],[[15,22],[15,29]],["top"],["port","input"]],["out_small",[[17,3],[17,31]],[[17,22],[17,31]],["top"],["port","wire"]],["out_quad",[[18,3],[18,30]],[[18,22],[18,30]],["top"],["port","wire"]],["out_wide",[[19,3],[19,30]],[[19,22],[19,30]],["top"],["port","wire"]],["in_small",[[20,3],[20,30]],[[20,22],[20,30]],["top"],["port","input"]],["in_quad",[[21,3],[21,29]],[[21,22],[21,29]],["top"],["port","input"]],["in_wide",[[22,3],[22,29]],[[22,22],[22,29]],["top"],["port","input"]],["sub",[[31,3],[35,50]],[[31,7],[31,10]],["top"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/xml_py/copied/sub.v",[[[[["sub",[[7,0],[12,6]],[[7,7],[7,10]],[],["module"]],[[["TYPE_t",[[8,4],[8,33]],[[8,19],[8,25]],["sub"],["parameter-port","#Unknown"]],["in",[[10,4],[10,20]],[[10,18],[10,20]],["sub"],["port","TYPE_t"]],["out",[[11,4],[11,21]],[[11,18],[11,21]],["sub"],["port","TYPE_t"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/xml_py/copied/top.v",[[[[["top",[[7,0],[19,5]],[[7,7],[7,10]],[],["module"]],[[["clk",[[9,3],[9,25]],[[9,22],[9,25]],["top"],["port","input"]],["fastclk",[[10,3],[10,29]],[[10,22],[10,29]],["top"],["port","input"]],["reset_l",[[11,3],[11,29]],[[11,22],[11,29]],["top"],["port","input"]],["out_small",[[13,3],[13,31]],[[13,22],[13,31]],["top"],["port","wire"]],["out_quad",[[14,3],[14,30]],[[14,22],[14,30]],["top"],["port","wire"]],["out_wide",[[15,3],[15,30]],[[15,22],[15,30]],["top"],["port","wire"]],["in_small",[[16,3],[16,30]],[[16,22],[16,30]],["top"],["port","input"]],["in_quad",[[17,3],[17,29]],[[17,22],[17,29]],["top"],["port","input"]],["in_wide",[[18,3],[18,29]],[[18,22],[18,29]],["top"],["port","input"]],["sub_small",[[21,3],[23,22]],[[21,31],[21,40]],["top"],["instance","sub"]],["sub_quad",[[25,3],[27,21]],[[25,32],[25,40]],["top"],["instance","sub"]],["sub_wide",[[29,3],[31,21]],[[29,32],[29,40]],["top"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/xml_py/sub.v",[[[[["sub",[[7,0],[12,6]],[[7,7],[7,10]],[],["module"]],[[["TYPE_t",[[8,4],[8,33]],[[8,19],[8,25]],["sub"],["parameter-port","#Unknown"]],["in",[[10,4],[10,20]],[[10,18],[10,20]],["sub"],["port","TYPE_t"]],["out",[[11,4],[11,21]],[[11,18],[11,21]],["sub"],["port","TYPE_t"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/examples/xml_py/top.v",[[[[["top",[[7,0],[19,5]],[[7,7],[7,10]],[],["module"]],[[["clk",[[9,3],[9,25]],[[9,22],[9,25]],["top"],["port","input"]],["fastclk",[[10,3],[10,29]],[[10,22],[10,29]],["top"],["port","input"]],["reset_l",[[11,3],[11,29]],[[11,22],[11,29]],["top"],["port","input"]],["out_small",[[13,3],[13,31]],[[13,22],[13,31]],["top"],["port","wire"]],["out_quad",[[14,3],[14,30]],[[14,22],[14,30]],["top"],["port","wire"]],["out_wide",[[15,3],[15,30]],[[15,22],[15,30]],["top"],["port","wire"]],["in_small",[[16,3],[16,30]],[[16,22],[16,30]],["top"],["port","input"]],["in_quad",[[17,3],[17,29]],[[17,22],[17,29]],["top"],["port","input"]],["in_wide",[[18,3],[18,29]],[[18,22],[18,29]],["top"],["port","input"]],["sub_small",[[21,3],[23,22]],[[21,31],[21,40]],["top"],["instance","sub"]],["sub_quad",[[25,3],[27,21]],[[25,32],[25,40]],["top"],["instance","sub"]],["sub_wide",[[29,3],[31,21]],[[29,32],[29,40]],["top"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/include/verilated.v",[[null,null,null,null,[["_VERILATED_V_",[[15,1],[17,1]],[[15,9],[15,22]],["source.systemverilog"],["macro"]],["coverage_block_off",[[19,2],[20,1]],[[19,10],[19,28]],["source.systemverilog"],["macro"]],["verilator_file_descriptor",[[23,1],[25,0]],[[23,9],[23,34]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_a1_first_cc.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alias_unsup.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["x_fwd",[[15,3],[15,35]],[[15,15],[15,20]],["t"],["variable","wire"]],["y_fwd",[[16,3],[16,20]],[[16,15],[16,20]],["t"],["variable","wire"]],["x_bwd",[[17,3],[17,20]],[[17,15],[17,20]],["t"],["variable","wire"]],["y_bwd",[[18,3],[18,35]],[[18,15],[18,20]],["t"],["variable","wire"]],["swap_fwd_i",[[20,3],[21,31]],[[20,8],[20,18]],["t"],["instance","swap"]],["swap_bwd_i",[[22,3],[23,31]],[[22,8],[22,18]],["t"],["instance","swap"]]]]],[["swap",[[40,0],[43,15]],[[40,7],[40,11]],[],["module"]],[[["a",[[41,13],[41,32]],[[41,31],[41,32]],["swap"],["port","wire"]],["b",[[42,13],[42,32]],[[42,31],[42,32]],["swap"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alias2_unsup.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["x",[[15,3],[15,30]],[[15,14],[15,15]],["t"],["variable","reg"]],["y",[[16,3],[16,16]],[[16,15],[16,16]],["t"],["variable","wire"]],["testi_i",[[18,3],[19,33]],[[18,10],[18,17]],["t"],["instance","testit"]]]]],[["testit",[[34,0],[36,17]],[[34,7],[34,13]],[],["module"]],[[["a",[[34,15],[34,34]],[[34,33],[34,34]],["testit"],["port","wire"]],["b",[[35,15],[35,34]],[[35,33],[35,34]],["testit"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_altera_lpm.v",[[[[["LPM_MEMORY_INITIALIZATION",[[84,0],[84,33]],[[84,7],[84,32]],[],["module"]],[null,null,[[["tolower",[[89,0],[89,23]],[[89,15],[89,22]],["LPM_MEMORY_INITIALIZATION"],["function"]],[]],[["convert_mif2ver",[[107,0],[107,21]],[[107,5],[107,20]],["LPM_MEMORY_INITIALIZATION"],["task"]],[]],[["convert_hex2ver",[[770,0],[770,21]],[[770,5],[770,20]],["LPM_MEMORY_INITIALIZATION"],["task"]],[]],[["convert_to_ver_file",[[1220,0],[1220,25]],[[1220,5],[1220,24]],["LPM_MEMORY_INITIALIZATION"],["task"]],[]]]]],[["LPM_HINT_EVALUATION",[[1264,0],[1264,27]],[[1264,7],[1264,26]],[],["module"]],[null,null,[[["GET_PARAMETER_VALUE",[[1270,0],[1270,39]],[[1270,19],[1270,38]],["LPM_HINT_EVALUATION"],["function"]],[]]]]],[["LPM_DEVICE_FAMILIES",[[1374,0],[1374,27]],[[1374,7],[1374,26]],[],["module"]],[null,null,[[["IS_FAMILY_CYCLONE",[[1376,0],[1376,27]],[[1376,9],[1376,26]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["IS_FAMILY_MAX3000A",[[1389,0],[1389,28]],[[1389,9],[1389,27]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["IS_FAMILY_MAX7000A",[[1402,0],[1402,28]],[[1402,9],[1402,27]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["IS_FAMILY_MAX7000AE",[[1415,0],[1415,29]],[[1415,9],[1415,28]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["IS_FAMILY_MAX7000B",[[1428,0],[1428,28]],[[1428,9],[1428,27]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["IS_FAMILY_MAX7000S",[[1441,0],[1441,28]],[[1441,9],[1441,27]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["IS_FAMILY_STRATIXGX",[[1454,0],[1454,29]],[[1454,9],[1454,28]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["IS_FAMILY_STRATIX",[[1467,0],[1467,27]],[[1467,9],[1467,26]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["FEATURE_FAMILY_BASE_STRATIX",[[1480,0],[1480,37]],[[1480,9],[1480,36]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["FEATURE_FAMILY_BASE_CYCLONE",[[1493,0],[1493,37]],[[1493,9],[1493,36]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["FEATURE_FAMILY_MAX",[[1506,0],[1506,28]],[[1506,9],[1506,27]],["LPM_DEVICE_FAMILIES"],["function"]],[]],[["IS_VALID_FAMILY",[[1519,0],[1519,25]],[[1519,9],[1519,24]],["LPM_DEVICE_FAMILIES"],["function"]],[]]]]],[["lpm_constant",[[1584,0],[1586,2]],[[1584,7],[1584,19]],[],["module"]],[[["result",[[1597,11],[1597,33]],[[1597,27],[1597,33]],["lpm_constant"],["port"]],["lpm_width",[[1589,4],[1589,28]],[[1589,14],[1589,23]],["lpm_constant"],["parameter"]],["lpm_cvalue",[[1590,4],[1590,29]],[[1590,14],[1590,24]],["lpm_constant"],["parameter"]],["lpm_strength",[[1592,4],[1592,38]],[[1592,14],[1592,26]],["lpm_constant"],["parameter"]],["lpm_type",[[1593,4],[1593,40]],[[1593,14],[1593,22]],["lpm_constant"],["parameter"]],["lpm_hint",[[1594,4],[1594,34]],[[1594,14],[1594,22]],["lpm_constant"],["parameter"]],["int_value",[[1600,4],[1600,23]],[[1600,14],[1600,23]],["lpm_constant"],["variable","reg"]]]]],[["lpm_inv",[[1635,0],[1638,2]],[[1635,7],[1635,14]],[],["module"]],[[["data",[[1646,11],[1646,31]],[[1646,27],[1646,31]],["lpm_inv"],["port"]],["result",[[1637,4],[1637,10]],[[1637,4],[1637,10]],["lpm_inv"],["port","data"]],["lpm_width",[[1641,4],[1641,28]],[[1641,14],[1641,23]],["lpm_inv"],["parameter"]],["lpm_type",[[1642,4],[1642,35]],[[1642,14],[1642,22]],["lpm_inv"],["parameter"]],["lpm_hint",[[1643,4],[1643,34]],[[1643,14],[1643,22]],["lpm_inv"],["parameter"]],["result",[[1649,11],[1649,33]],[[1649,27],[1649,33]],["lpm_inv"],["port"]],["result",[[1652,4],[1652,33]],[[1652,27],[1652,33]],["lpm_inv"],["variable","reg"]]]]],[["lpm_and",[[1688,0],[1691,2]],[[1688,7],[1688,14]],[],["module"]],[[["data",[[1702,11],[1702,44]],[[1702,40],[1702,44]],["lpm_and"],["port"]],["result",[[1690,4],[1690,10]],[[1690,4],[1690,10]],["lpm_and"],["port","data"]],["lpm_width",[[1695,4],[1695,28]],[[1695,14],[1695,23]],["lpm_and"],["parameter"]],["lpm_size",[[1697,4],[1697,27]],[[1697,14],[1697,22]],["lpm_and"],["parameter"]],["lpm_type",[[1698,4],[1698,35]],[[1698,14],[1698,22]],["lpm_and"],["parameter"]],["lpm_hint",[[1699,4],[1699,34]],[[1699,14],[1699,22]],["lpm_and"],["parameter"]],["result",[[1705,11],[1705,33]],[[1705,27],[1705,33]],["lpm_and"],["port"]],["result_tmp",[[1708,4],[1708,37]],[[1708,27],[1708,37]],["lpm_and"],["variable","reg"]],["i",[[1711,4],[1711,13]],[[1711,12],[1711,13]],["lpm_and"],["variable","integer"]],["j",[[1712,4],[1712,13]],[[1712,12],[1712,13]],["lpm_and"],["variable","integer"]],["k",[[1713,4],[1713,13]],[[1713,12],[1713,13]],["lpm_and"],["variable","integer"]]]]],[["lpm_or",[[1768,0],[1771,2]],[[1768,7],[1768,13]],[],["module"]],[[["data",[[1782,11],[1782,44]],[[1782,40],[1782,44]],["lpm_or"],["port"]],["result",[[1770,4],[1770,10]],[[1770,4],[1770,10]],["lpm_or"],["port","data"]],["lpm_width",[[1775,4],[1775,28]],[[1775,14],[1775,23]],["lpm_or"],["parameter"]],["lpm_size",[[1777,4],[1777,27]],[[1777,14],[1777,22]],["lpm_or"],["parameter"]],["lpm_type",[[1778,4],[1778,34]],[[1778,14],[1778,22]],["lpm_or"],["parameter"]],["lpm_hint",[[1779,4],[1779,35]],[[1779,14],[1779,22]],["lpm_or"],["parameter"]],["result",[[1785,11],[1785,33]],[[1785,27],[1785,33]],["lpm_or"],["port"]],["result_tmp",[[1788,4],[1788,37]],[[1788,27],[1788,37]],["lpm_or"],["variable","reg"]],["i",[[1791,4],[1791,13]],[[1791,12],[1791,13]],["lpm_or"],["variable","integer"]],["j",[[1792,4],[1792,13]],[[1792,12],[1792,13]],["lpm_or"],["variable","integer"]],["k",[[1793,4],[1793,13]],[[1793,12],[1793,13]],["lpm_or"],["variable","integer"]]]]],[["lpm_xor",[[1849,0],[1852,2]],[[1849,7],[1849,14]],[],["module"]],[[["data",[[1863,11],[1863,44]],[[1863,40],[1863,44]],["lpm_xor"],["port"]],["result",[[1851,4],[1851,10]],[[1851,4],[1851,10]],["lpm_xor"],["port","data"]],["lpm_width",[[1856,4],[1856,28]],[[1856,14],[1856,23]],["lpm_xor"],["parameter"]],["lpm_size",[[1858,4],[1858,27]],[[1858,14],[1858,22]],["lpm_xor"],["parameter"]],["lpm_type",[[1859,4],[1859,35]],[[1859,14],[1859,22]],["lpm_xor"],["parameter"]],["lpm_hint",[[1860,4],[1860,35]],[[1860,14],[1860,22]],["lpm_xor"],["parameter"]],["result",[[1866,11],[1866,33]],[[1866,27],[1866,33]],["lpm_xor"],["port"]],["result_tmp",[[1869,4],[1869,37]],[[1869,27],[1869,37]],["lpm_xor"],["variable","reg"]],["i",[[1872,4],[1872,13]],[[1872,12],[1872,13]],["lpm_xor"],["variable","integer"]],["j",[[1873,4],[1873,13]],[[1873,12],[1873,13]],["lpm_xor"],["variable","integer"]],["k",[[1874,4],[1874,13]],[[1874,12],[1874,13]],["lpm_xor"],["variable","integer"]]]]],[["lpm_bustri",[[1978,0],[1984,2]],[[1978,7],[1978,17]],[],["module"]],[[["tridata",[[2000,11],[2000,34]],[[2000,27],[2000,34]],["lpm_bustri"],["port"]],["data",[[1980,4],[1980,8]],[[1980,4],[1980,8]],["lpm_bustri"],["port","tridata"]],["enabletr",[[1981,4],[1981,12]],[[1981,4],[1981,12]],["lpm_bustri"],["port","data"]],["enabledt",[[1982,4],[1982,12]],[[1982,4],[1982,12]],["lpm_bustri"],["port","enabletr"]],["result",[[1983,4],[1983,10]],[[1983,4],[1983,10]],["lpm_bustri"],["port","enabledt"]],["lpm_width",[[1987,4],[1987,28]],[[1987,14],[1987,23]],["lpm_bustri"],["parameter"]],["lpm_type",[[1988,4],[1988,38]],[[1988,14],[1988,22]],["lpm_bustri"],["parameter"]],["lpm_hint",[[1989,4],[1989,34]],[[1989,14],[1989,22]],["lpm_bustri"],["parameter"]],["data",[[1992,11],[1992,31]],[[1992,27],[1992,31]],["lpm_bustri"],["port"]],["enabletr",[[1993,11],[1993,19]],[[1993,11],[1993,19]],["lpm_bustri"],["port"]],["enabledt",[[1994,11],[1994,19]],[[1994,11],[1994,19]],["lpm_bustri"],["port"]],["result",[[1997,11],[1997,33]],[[1997,27],[1997,33]],["lpm_bustri"],["port"]],["result",[[2003,4],[2003,31]],[[2003,25],[2003,31]],["lpm_bustri"],["variable","reg"]],["enabletr",[[2006,4],[2006,18]],[[2006,10],[2006,18]],["lpm_bustri"],["variable","tri1"]],["enabledt",[[2007,4],[2007,18]],[[2007,10],[2007,18]],["lpm_bustri"],["variable","tri1"]],["i_enabledt",[[2009,4],[2009,19]],[[2009,9],[2009,19]],["lpm_bustri"],["variable","wire"]],["i_enabletr",[[2010,4],[2010,19]],[[2010,9],[2010,19]],["lpm_bustri"],["variable","wire"]]]]],[["lpm_mux",[[2064,0],[2071,2]],[[2064,7],[2064,14]],[],["module"]],[[["data",[[2083,10],[2083,43]],[[2083,39],[2083,43]],["lpm_mux"],["port"]],["sel",[[2066,4],[2066,7]],[[2066,4],[2066,7]],["lpm_mux"],["port","data"]],["clock",[[2067,4],[2067,9]],[[2067,4],[2067,9]],["lpm_mux"],["port","sel"]],["aclr",[[2068,4],[2068,8]],[[2068,4],[2068,8]],["lpm_mux"],["port","clock"]],["clken",[[2069,4],[2069,9]],[[2069,4],[2069,9]],["lpm_mux"],["port","aclr"]],["result",[[2070,4],[2070,10]],[[2070,4],[2070,10]],["lpm_mux"],["port","clken"]],["lpm_width",[[2074,4],[2074,28]],[[2074,14],[2074,23]],["lpm_mux"],["parameter"]],["lpm_size",[[2075,4],[2075,27]],[[2075,14],[2075,22]],["lpm_mux"],["parameter"]],["lpm_widths",[[2076,4],[2076,29]],[[2076,14],[2076,24]],["lpm_mux"],["parameter"]],["lpm_pipeline",[[2077,4],[2077,31]],[[2077,14],[2077,26]],["lpm_mux"],["parameter"]],["lpm_type",[[2079,4],[2079,35]],[[2079,14],[2079,22]],["lpm_mux"],["parameter"]],["lpm_hint",[[2080,4],[2080,35]],[[2080,14],[2080,22]],["lpm_mux"],["parameter"]],["sel",[[2084,10],[2084,30]],[[2084,27],[2084,30]],["lpm_mux"],["port"]],["clock",[[2085,10],[2085,15]],[[2085,10],[2085,15]],["lpm_mux"],["port"]],["aclr",[[2086,10],[2086,14]],[[2086,10],[2086,14]],["lpm_mux"],["port"]],["clken",[[2087,10],[2087,15]],[[2087,10],[2087,15]],["lpm_mux"],["port"]],["result",[[2090,11],[2090,33]],[[2090,27],[2090,33]],["lpm_mux"],["port"]],["result_pipe",[[2093,4],[2093,54]],[[2093,24],[2093,35]],["lpm_mux"],["variable","reg"]],["tmp_result",[[2094,4],[2094,34]],[[2094,24],[2094,34]],["lpm_mux"],["variable","reg"]],["i",[[2097,4],[2097,13]],[[2097,12],[2097,13]],["lpm_mux"],["variable","integer"]],["pipe_ptr",[[2098,4],[2098,20]],[[2098,12],[2098,20]],["lpm_mux"],["variable","integer"]],["aclr",[[2101,4],[2101,13]],[[2101,9],[2101,13]],["lpm_mux"],["variable","tri0"]],["clock",[[2102,4],[2102,14]],[[2102,9],[2102,14]],["lpm_mux"],["variable","tri0"]],["clken",[[2103,4],[2103,14]],[[2103,9],[2103,14]],["lpm_mux"],["variable","tri1"]],["i_aclr",[[2105,4],[2105,15]],[[2105,9],[2105,15]],["lpm_mux"],["variable","wire"]],["i_clock",[[2106,4],[2106,16]],[[2106,9],[2106,16]],["lpm_mux"],["variable","wire"]],["i_clken",[[2107,4],[2107,16]],[[2107,9],[2107,16]],["lpm_mux"],["variable","wire"]]]]],[["lpm_decode",[[2199,0],[2206,2]],[[2199,7],[2199,17]],[],["module"]],[[["data",[[2217,11],[2217,31]],[[2217,27],[2217,31]],["lpm_decode"],["port"]],["enable",[[2201,4],[2201,10]],[[2201,4],[2201,10]],["lpm_decode"],["port","data"]],["clock",[[2202,4],[2202,9]],[[2202,4],[2202,9]],["lpm_decode"],["port","enable"]],["aclr",[[2203,4],[2203,8]],[[2203,4],[2203,8]],["lpm_decode"],["port","clock"]],["clken",[[2204,4],[2204,9]],[[2204,4],[2204,9]],["lpm_decode"],["port","aclr"]],["eq",[[2205,4],[2205,6]],[[2205,4],[2205,6]],["lpm_decode"],["port","clken"]],["lpm_width",[[2209,4],[2209,28]],[[2209,14],[2209,23]],["lpm_decode"],["parameter"]],["lpm_decodes",[[2211,4],[2211,43]],[[2211,14],[2211,25]],["lpm_decode"],["parameter"]],["lpm_pipeline",[[2212,4],[2212,31]],[[2212,14],[2212,26]],["lpm_decode"],["parameter"]],["lpm_type",[[2213,4],[2213,38]],[[2213,14],[2213,22]],["lpm_decode"],["parameter"]],["lpm_hint",[[2214,4],[2214,34]],[[2214,14],[2214,22]],["lpm_decode"],["parameter"]],["enable",[[2218,11],[2218,17]],[[2218,11],[2218,17]],["lpm_decode"],["port"]],["clock",[[2219,11],[2219,16]],[[2219,11],[2219,16]],["lpm_decode"],["port"]],["aclr",[[2220,11],[2220,15]],[[2220,11],[2220,15]],["lpm_decode"],["port"]],["clken",[[2221,11],[2221,16]],[[2221,11],[2221,16]],["lpm_decode"],["port"]],["eq",[[2224,11],[2224,31]],[[2224,29],[2224,31]],["lpm_decode"],["port"]],["eq_pipe",[[2227,4],[2227,57]],[[2227,29],[2227,36]],["lpm_decode"],["variable","reg"]],["tmp_eq",[[2228,4],[2228,35]],[[2228,29],[2228,35]],["lpm_decode"],["variable","reg"]],["i",[[2231,4],[2231,13]],[[2231,12],[2231,13]],["lpm_decode"],["variable","integer"]],["pipe_ptr",[[2232,4],[2232,20]],[[2232,12],[2232,20]],["lpm_decode"],["variable","integer"]],["enable",[[2235,4],[2235,17]],[[2235,11],[2235,17]],["lpm_decode"],["variable","tri1"]],["clock",[[2236,4],[2236,16]],[[2236,11],[2236,16]],["lpm_decode"],["variable","tri0"]],["aclr",[[2237,4],[2237,15]],[[2237,11],[2237,15]],["lpm_decode"],["variable","tri0"]],["clken",[[2238,4],[2238,16]],[[2238,11],[2238,16]],["lpm_decode"],["variable","tri1"]],["i_clock",[[2240,4],[2240,16]],[[2240,9],[2240,16]],["lpm_decode"],["variable","wire"]],["i_clken",[[2241,4],[2241,16]],[[2241,9],[2241,16]],["lpm_decode"],["variable","wire"]],["i_aclr",[[2242,4],[2242,15]],[[2242,9],[2242,15]],["lpm_decode"],["variable","wire"]],["i_enable",[[2243,4],[2243,17]],[[2243,9],[2243,17]],["lpm_decode"],["variable","wire"]]]]],[["lpm_clshift",[[2327,0],[2339,2]],[[2327,7],[2327,18]],[],["module"]],[[["data",[[2351,11],[2351,31]],[[2351,27],[2351,31]],["lpm_clshift"],["port"]],["distance",[[2329,4],[2329,12]],[[2329,4],[2329,12]],["lpm_clshift"],["port","data"]],["direction",[[2331,4],[2331,13]],[[2331,4],[2331,13]],["lpm_clshift"],["port","distance"]],["clock",[[2333,4],[2333,9]],[[2333,4],[2333,9]],["lpm_clshift"],["port","direction"]],["aclr",[[2334,4],[2334,8]],[[2334,4],[2334,8]],["lpm_clshift"],["port","clock"]],["clken",[[2335,4],[2335,9]],[[2335,4],[2335,9]],["lpm_clshift"],["port","aclr"]],["result",[[2336,4],[2336,10]],[[2336,4],[2336,10]],["lpm_clshift"],["port","clken"]],["underflow",[[2337,4],[2337,13]],[[2337,4],[2337,13]],["lpm_clshift"],["port","result"]],["overflow",[[2338,4],[2338,12]],[[2338,4],[2338,12]],["lpm_clshift"],["port","underflow"]],["lpm_width",[[2342,4],[2342,28]],[[2342,14],[2342,23]],["lpm_clshift"],["parameter"]],["lpm_widthdist",[[2344,4],[2344,32]],[[2344,14],[2344,27]],["lpm_clshift"],["parameter"]],["lpm_shifttype",[[2345,4],[2345,40]],[[2345,14],[2345,27]],["lpm_clshift"],["parameter"]],["lpm_pipeline",[[2346,4],[2346,31]],[[2346,14],[2346,26]],["lpm_clshift"],["parameter"]],["lpm_type",[[2347,4],[2347,39]],[[2347,14],[2347,22]],["lpm_clshift"],["parameter"]],["lpm_hint",[[2348,4],[2348,34]],[[2348,14],[2348,22]],["lpm_clshift"],["parameter"]],["distance",[[2352,11],[2352,39]],[[2352,31],[2352,39]],["lpm_clshift"],["port"]],["direction",[[2353,11],[2353,20]],[[2353,11],[2353,20]],["lpm_clshift"],["port"]],["clock",[[2354,11],[2354,16]],[[2354,11],[2354,16]],["lpm_clshift"],["port"]],["aclr",[[2355,11],[2355,15]],[[2355,11],[2355,15]],["lpm_clshift"],["port"]],["clken",[[2356,11],[2356,16]],[[2356,11],[2356,16]],["lpm_clshift"],["port"]],["result",[[2359,11],[2359,33]],[[2359,27],[2359,33]],["lpm_clshift"],["port"]],["underflow",[[2360,11],[2360,20]],[[2360,11],[2360,20]],["lpm_clshift"],["port"]],["overflow",[[2361,11],[2361,19]],[[2361,11],[2361,19]],["lpm_clshift"],["port"]],["ONES",[[2364,4],[2364,31]],[[2364,27],[2364,31]],["lpm_clshift"],["variable","reg"]],["ZEROS",[[2365,4],[2365,32]],[[2365,27],[2365,32]],["lpm_clshift"],["variable","reg"]],["tmp_result",[[2366,4],[2366,37]],[[2366,27],[2366,37]],["lpm_clshift"],["variable","reg"]],["tmp_underflow",[[2367,4],[2367,24]],[[2367,11],[2367,24]],["lpm_clshift"],["variable","reg"]],["tmp_overflow",[[2368,4],[2368,23]],[[2368,11],[2368,23]],["lpm_clshift"],["variable","reg"]],["result_pipe",[[2369,4],[2369,59]],[[2369,27],[2369,38]],["lpm_clshift"],["variable","reg"]],["overflow_pipe",[[2370,4],[2370,45]],[[2370,32],[2370,45]],["lpm_clshift"],["variable","reg"]],["underflow_pipe",[[2371,4],[2371,46]],[[2371,32],[2371,46]],["lpm_clshift"],["variable","reg"]],["i",[[2374,4],[2374,13]],[[2374,12],[2374,13]],["lpm_clshift"],["variable","integer"]],["i1",[[2375,4],[2375,14]],[[2375,12],[2375,14]],["lpm_clshift"],["variable","integer"]],["pipe_ptr",[[2376,4],[2376,20]],[[2376,12],[2376,20]],["lpm_clshift"],["variable","integer"]],["direction",[[2379,4],[2379,19]],[[2379,10],[2379,19]],["lpm_clshift"],["variable","tri0"]],["clock",[[2380,4],[2380,16]],[[2380,11],[2380,16]],["lpm_clshift"],["variable","tri0"]],["aclr",[[2381,4],[2381,15]],[[2381,11],[2381,15]],["lpm_clshift"],["variable","tri0"]],["clken",[[2382,4],[2382,16]],[[2382,11],[2382,16]],["lpm_clshift"],["variable","tri1"]],["i_direction",[[2384,4],[2384,20]],[[2384,9],[2384,20]],["lpm_clshift"],["variable","wire"]],["i_clock",[[2385,4],[2385,16]],[[2385,9],[2385,16]],["lpm_clshift"],["variable","wire"]],["i_clken",[[2386,4],[2386,16]],[[2386,9],[2386,16]],["lpm_clshift"],["variable","wire"]],["i_aclr",[[2387,4],[2387,15]],[[2387,9],[2387,15]],["lpm_clshift"],["variable","wire"]]],null,[[["LogicShift",[[2396,4],[2396,40]],[[2396,29],[2396,39]],["lpm_clshift"],["function"]],[]],[["ArithShift",[[2426,4],[2426,40]],[[2426,29],[2426,39]],["lpm_clshift"],["function"]],[]],[["RotateShift",[[2493,4],[2493,41]],[[2493,29],[2493,40]],["lpm_clshift"],["function"]],[]]]]],[["lpm_add_sub",[[2612,0],[2625,2]],[[2612,7],[2612,18]],[],["module"]],[[["dataa",[[2636,11],[2636,32]],[[2636,27],[2636,32]],["lpm_add_sub"],["port"]],["datab",[[2614,4],[2614,9]],[[2614,4],[2614,9]],["lpm_add_sub"],["port","dataa"]],["cin",[[2615,4],[2615,7]],[[2615,4],[2615,7]],["lpm_add_sub"],["port","datab"]],["add_sub",[[2616,4],[2616,11]],[[2616,4],[2616,11]],["lpm_add_sub"],["port","cin"]],["clock",[[2619,4],[2619,9]],[[2619,4],[2619,9]],["lpm_add_sub"],["port","add_sub"]],["aclr",[[2620,4],[2620,8]],[[2620,4],[2620,8]],["lpm_add_sub"],["port","clock"]],["clken",[[2621,4],[2621,9]],[[2621,4],[2621,9]],["lpm_add_sub"],["port","aclr"]],["result",[[2622,4],[2622,10]],[[2622,4],[2622,10]],["lpm_add_sub"],["port","clken"]],["cout",[[2623,4],[2623,8]],[[2623,4],[2623,8]],["lpm_add_sub"],["port","result"]],["overflow",[[2624,4],[2624,12]],[[2624,4],[2624,12]],["lpm_add_sub"],["port","cout"]],["lpm_width",[[2628,4],[2628,28]],[[2628,14],[2628,23]],["lpm_add_sub"],["parameter"]],["lpm_representation",[[2629,4],[2629,44]],[[2629,14],[2629,32]],["lpm_add_sub"],["parameter"]],["lpm_direction",[[2630,4],[2630,40]],[[2630,14],[2630,27]],["lpm_add_sub"],["parameter"]],["lpm_pipeline",[[2631,4],[2631,31]],[[2631,14],[2631,26]],["lpm_add_sub"],["parameter"]],["lpm_type",[[2632,4],[2632,39]],[[2632,14],[2632,22]],["lpm_add_sub"],["parameter"]],["lpm_hint",[[2633,4],[2633,34]],[[2633,14],[2633,22]],["lpm_add_sub"],["parameter"]],["datab",[[2637,11],[2637,32]],[[2637,27],[2637,32]],["lpm_add_sub"],["port"]],["cin",[[2638,11],[2638,14]],[[2638,11],[2638,14]],["lpm_add_sub"],["port"]],["add_sub",[[2639,11],[2639,18]],[[2639,11],[2639,18]],["lpm_add_sub"],["port"]],["clock",[[2640,11],[2640,16]],[[2640,11],[2640,16]],["lpm_add_sub"],["port"]],["aclr",[[2641,11],[2641,15]],[[2641,11],[2641,15]],["lpm_add_sub"],["port"]],["clken",[[2642,11],[2642,16]],[[2642,11],[2642,16]],["lpm_add_sub"],["port"]],["result",[[2645,11],[2645,33]],[[2645,27],[2645,33]],["lpm_add_sub"],["port"]],["cout",[[2646,11],[2646,15]],[[2646,11],[2646,15]],["lpm_add_sub"],["port"]],["overflow",[[2647,11],[2647,19]],[[2647,11],[2647,19]],["lpm_add_sub"],["port"]],["result_pipe",[[2650,4],[2650,56]],[[2650,24],[2650,35]],["lpm_add_sub"],["variable","reg"]],["cout_pipe",[[2651,4],[2651,38]],[[2651,29],[2651,38]],["lpm_add_sub"],["variable","reg"]],["overflow_pipe",[[2652,4],[2652,42]],[[2652,29],[2652,42]],["lpm_add_sub"],["variable","reg"]],["tmp_cout",[[2653,4],[2653,16]],[[2653,8],[2653,16]],["lpm_add_sub"],["variable","reg"]],["tmp_overflow",[[2654,4],[2654,20]],[[2654,8],[2654,20]],["lpm_add_sub"],["variable","reg"]],["tmp_result",[[2655,4],[2655,34]],[[2655,24],[2655,34]],["lpm_add_sub"],["variable","reg"]],["i_cin",[[2656,4],[2656,13]],[[2656,8],[2656,13]],["lpm_add_sub"],["variable","reg"]],["borrow",[[2659,4],[2659,18]],[[2659,12],[2659,18]],["lpm_add_sub"],["variable","integer"]],["i",[[2660,4],[2660,13]],[[2660,12],[2660,13]],["lpm_add_sub"],["variable","integer"]],["pipe_ptr",[[2661,4],[2661,20]],[[2661,12],[2661,20]],["lpm_add_sub"],["variable","integer"]],["i_add_sub",[[2664,4],[2664,18]],[[2664,9],[2664,18]],["lpm_add_sub"],["variable","tri1"]],["i_aclr",[[2665,4],[2665,15]],[[2665,9],[2665,15]],["lpm_add_sub"],["variable","tri0"]],["i_clken",[[2666,4],[2666,16]],[[2666,9],[2666,16]],["lpm_add_sub"],["variable","tri1"]],["i_clock",[[2667,4],[2667,16]],[[2667,9],[2667,16]],["lpm_add_sub"],["variable","tri0"]]]]],[["lpm_compare",[[2818,0],[2832,2]],[[2818,7],[2818,18]],[],["module"]],[[["dataa",[[2845,11],[2845,32]],[[2845,27],[2845,32]],["lpm_compare"],["port"]],["datab",[[2820,4],[2820,9]],[[2820,4],[2820,9]],["lpm_compare"],["port","dataa"]],["clock",[[2821,4],[2821,9]],[[2821,4],[2821,9]],["lpm_compare"],["port","datab"]],["aclr",[[2822,4],[2822,8]],[[2822,4],[2822,8]],["lpm_compare"],["port","clock"]],["clken",[[2823,4],[2823,9]],[[2823,4],[2823,9]],["lpm_compare"],["port","aclr"]],["alb",[[2826,4],[2826,7]],[[2826,4],[2826,7]],["lpm_compare"],["port","clken"]],["aeb",[[2827,4],[2827,7]],[[2827,4],[2827,7]],["lpm_compare"],["port","alb"]],["agb",[[2828,4],[2828,7]],[[2828,4],[2828,7]],["lpm_compare"],["port","aeb"]],["aleb",[[2829,4],[2829,8]],[[2829,4],[2829,8]],["lpm_compare"],["port","agb"]],["aneb",[[2830,4],[2830,8]],[[2830,4],[2830,8]],["lpm_compare"],["port","aleb"]],["ageb",[[2831,4],[2831,8]],[[2831,4],[2831,8]],["lpm_compare"],["port","aneb"]],["lpm_width",[[2835,4],[2835,28]],[[2835,14],[2835,23]],["lpm_compare"],["parameter"]],["lpm_representation",[[2836,4],[2836,46]],[[2836,14],[2836,32]],["lpm_compare"],["parameter"]],["lpm_pipeline",[[2838,4],[2838,31]],[[2838,14],[2838,26]],["lpm_compare"],["parameter"]],["lpm_type",[[2841,4],[2841,39]],[[2841,14],[2841,22]],["lpm_compare"],["parameter"]],["lpm_hint",[[2842,4],[2842,34]],[[2842,14],[2842,22]],["lpm_compare"],["parameter"]],["datab",[[2846,11],[2846,32]],[[2846,27],[2846,32]],["lpm_compare"],["port"]],["clock",[[2847,11],[2847,16]],[[2847,11],[2847,16]],["lpm_compare"],["port"]],["aclr",[[2848,11],[2848,15]],[[2848,11],[2848,15]],["lpm_compare"],["port"]],["clken",[[2849,11],[2849,16]],[[2849,11],[2849,16]],["lpm_compare"],["port"]],["alb",[[2852,11],[2852,14]],[[2852,11],[2852,14]],["lpm_compare"],["port"]],["aeb",[[2853,11],[2853,14]],[[2853,11],[2853,14]],["lpm_compare"],["port"]],["agb",[[2854,11],[2854,14]],[[2854,11],[2854,14]],["lpm_compare"],["port"]],["aleb",[[2855,11],[2855,15]],[[2855,11],[2855,15]],["lpm_compare"],["port"]],["aneb",[[2856,11],[2856,15]],[[2856,11],[2856,15]],["lpm_compare"],["port"]],["ageb",[[2857,11],[2857,15]],[[2857,11],[2857,15]],["lpm_compare"],["port"]],["alb_pipe",[[2860,4],[2860,35]],[[2860,27],[2860,35]],["lpm_compare"],["variable","reg"]],["aeb_pipe",[[2861,4],[2861,35]],[[2861,27],[2861,35]],["lpm_compare"],["variable","reg"]],["agb_pipe",[[2862,4],[2862,35]],[[2862,27],[2862,35]],["lpm_compare"],["variable","reg"]],["aleb_pipe",[[2863,4],[2863,36]],[[2863,27],[2863,36]],["lpm_compare"],["variable","reg"]],["aneb_pipe",[[2864,4],[2864,36]],[[2864,27],[2864,36]],["lpm_compare"],["variable","reg"]],["ageb_pipe",[[2865,4],[2865,36]],[[2865,27],[2865,36]],["lpm_compare"],["variable","reg"]],["tmp_alb",[[2866,4],[2866,15]],[[2866,8],[2866,15]],["lpm_compare"],["variable","reg"]],["tmp_aeb",[[2867,4],[2867,15]],[[2867,8],[2867,15]],["lpm_compare"],["variable","reg"]],["tmp_agb",[[2868,4],[2868,15]],[[2868,8],[2868,15]],["lpm_compare"],["variable","reg"]],["tmp_aleb",[[2869,4],[2869,16]],[[2869,8],[2869,16]],["lpm_compare"],["variable","reg"]],["tmp_aneb",[[2870,4],[2870,16]],[[2870,8],[2870,16]],["lpm_compare"],["variable","reg"]],["tmp_ageb",[[2871,4],[2871,16]],[[2871,8],[2871,16]],["lpm_compare"],["variable","reg"]],["i",[[2875,4],[2875,13]],[[2875,12],[2875,13]],["lpm_compare"],["variable","integer"]],["pipe_ptr",[[2876,4],[2876,20]],[[2876,12],[2876,20]],["lpm_compare"],["variable","integer"]],["aclr",[[2879,4],[2879,13]],[[2879,9],[2879,13]],["lpm_compare"],["variable","tri0"]],["clock",[[2880,4],[2880,14]],[[2880,9],[2880,14]],["lpm_compare"],["variable","tri0"]],["clken",[[2881,4],[2881,14]],[[2881,9],[2881,14]],["lpm_compare"],["variable","tri1"]],["i_aclr",[[2883,4],[2883,15]],[[2883,9],[2883,15]],["lpm_compare"],["variable","wire"]],["i_clock",[[2884,4],[2884,16]],[[2884,9],[2884,16]],["lpm_compare"],["variable","wire"]],["i_clken",[[2885,4],[2885,16]],[[2885,9],[2885,16]],["lpm_compare"],["variable","wire"]]]]],[["lpm_mult",[[2992,0],[3001,2]],[[2992,7],[2992,15]],[],["module"]],[[["dataa",[[3014,11],[3014,33]],[[3014,28],[3014,33]],["lpm_mult"],["port"]],["datab",[[2994,4],[2994,9]],[[2994,4],[2994,9]],["lpm_mult"],["port","dataa"]],["sum",[[2995,4],[2995,7]],[[2995,4],[2995,7]],["lpm_mult"],["port","datab"]],["aclr",[[2996,4],[2996,8]],[[2996,4],[2996,8]],["lpm_mult"],["port","sum"]],["sclr",[[2997,4],[2997,8]],[[2997,4],[2997,8]],["lpm_mult"],["port","aclr"]],["clock",[[2998,4],[2998,9]],[[2998,4],[2998,9]],["lpm_mult"],["port","sclr"]],["clken",[[2999,4],[2999,9]],[[2999,4],[2999,9]],["lpm_mult"],["port","clock"]],["result",[[3000,4],[3000,10]],[[3000,4],[3000,10]],["lpm_mult"],["port","clken"]],["lpm_widtha",[[3004,4],[3004,29]],[[3004,14],[3004,24]],["lpm_mult"],["parameter"]],["lpm_widthb",[[3005,4],[3005,29]],[[3005,14],[3005,24]],["lpm_mult"],["parameter"]],["lpm_widthp",[[3006,4],[3006,29]],[[3006,14],[3006,24]],["lpm_mult"],["parameter"]],["lpm_widths",[[3007,4],[3007,29]],[[3007,14],[3007,24]],["lpm_mult"],["parameter"]],["lpm_representation",[[3008,4],[3008,47]],[[3008,14],[3008,32]],["lpm_mult"],["parameter"]],["lpm_pipeline",[[3009,4],[3009,32]],[[3009,14],[3009,26]],["lpm_mult"],["parameter"]],["lpm_type",[[3010,4],[3010,36]],[[3010,14],[3010,22]],["lpm_mult"],["parameter"]],["lpm_hint",[[3011,4],[3011,34]],[[3011,14],[3011,22]],["lpm_mult"],["parameter"]],["datab",[[3015,11],[3015,33]],[[3015,28],[3015,33]],["lpm_mult"],["port"]],["sum",[[3016,11],[3016,31]],[[3016,28],[3016,31]],["lpm_mult"],["port"]],["aclr",[[3017,11],[3017,15]],[[3017,11],[3017,15]],["lpm_mult"],["port"]],["sclr",[[3018,11],[3018,15]],[[3018,11],[3018,15]],["lpm_mult"],["port"]],["clock",[[3019,11],[3019,16]],[[3019,11],[3019,16]],["lpm_mult"],["port"]],["clken",[[3020,11],[3020,16]],[[3020,11],[3020,16]],["lpm_mult"],["port"]],["result",[[3023,11],[3023,34]],[[3023,28],[3023,34]],["lpm_mult"],["port"]],["result_pipe",[[3026,4],[3026,55]],[[3026,25],[3026,36]],["lpm_mult"],["variable","reg"]],["i_prod",[[3027,4],[3027,31]],[[3027,25],[3027,31]],["lpm_mult"],["variable","reg"]],["t_p",[[3028,4],[3028,28]],[[3028,25],[3028,28]],["lpm_mult"],["variable","reg"]],["i_prod_s",[[3029,4],[3029,33]],[[3029,25],[3029,33]],["lpm_mult"],["variable","reg"]],["t_s",[[3030,4],[3030,28]],[[3030,25],[3030,28]],["lpm_mult"],["variable","reg"]],["i_prod_ab",[[3031,4],[3031,45]],[[3031,36],[3031,45]],["lpm_mult"],["variable","reg"]],["t_a",[[3032,4],[3032,28]],[[3032,25],[3032,28]],["lpm_mult"],["variable","reg"]],["t_b",[[3033,4],[3033,28]],[[3033,25],[3033,28]],["lpm_mult"],["variable","reg"]],["sign_ab",[[3034,4],[3034,15]],[[3034,8],[3034,15]],["lpm_mult"],["variable","reg"]],["sign_s",[[3035,4],[3035,14]],[[3035,8],[3035,14]],["lpm_mult"],["variable","reg"]],["input_a_is_constant",[[3036,4],[3036,35]],[[3036,16],[3036,35]],["lpm_mult"],["variable","reg"]],["input_b_is_constant",[[3037,4],[3037,35]],[[3037,16],[3037,35]],["lpm_mult"],["variable","reg"]],["input_a_fixed_value",[[3038,4],[3038,44]],[[3038,25],[3038,44]],["lpm_mult"],["variable","reg"]],["input_b_fixed_value",[[3039,4],[3039,44]],[[3039,25],[3039,44]],["lpm_mult"],["variable","reg"]],["dataa_fixed",[[3040,4],[3040,36]],[[3040,25],[3040,36]],["lpm_mult"],["variable","reg"]],["datab_fixed",[[3041,4],[3041,36]],[[3041,25],[3041,36]],["lpm_mult"],["variable","reg"]],["i",[[3045,4],[3045,13]],[[3045,12],[3045,13]],["lpm_mult"],["variable","integer"]],["pipe_ptr",[[3046,4],[3046,20]],[[3046,12],[3046,20]],["lpm_mult"],["variable","integer"]],["dataa_wire",[[3049,4],[3049,36]],[[3049,26],[3049,36]],["lpm_mult"],["variable","wire"]],["datab_wire",[[3050,4],[3050,36]],[[3050,26],[3050,36]],["lpm_mult"],["variable","wire"]],["aclr",[[3053,4],[3053,13]],[[3053,9],[3053,13]],["lpm_mult"],["variable","tri0"]],["sclr",[[3054,4],[3054,13]],[[3054,9],[3054,13]],["lpm_mult"],["variable","tri0"]],["clock",[[3055,4],[3055,14]],[[3055,9],[3055,14]],["lpm_mult"],["variable","tri0"]],["clken",[[3056,4],[3056,14]],[[3056,9],[3056,14]],["lpm_mult"],["variable","tri1"]],["i_aclr",[[3058,4],[3058,15]],[[3058,9],[3058,15]],["lpm_mult"],["variable","wire"]],["i_sclr",[[3059,4],[3059,15]],[[3059,9],[3059,15]],["lpm_mult"],["variable","wire"]],["i_clock",[[3060,4],[3060,16]],[[3060,9],[3060,16]],["lpm_mult"],["variable","wire"]],["i_clken",[[3061,4],[3061,16]],[[3061,9],[3061,16]],["lpm_mult"],["variable","wire"]],["eva",[[3068,4],[3068,29]],[[3068,24],[3068,27]],["lpm_mult"],["instance","LPM_HINT_EVALUATION"]]],null,[[["str2bin",[[3072,4],[3072,29]],[[3072,21],[3072,28]],["lpm_mult"],["function"]],[]]]]],[["lpm_divide",[[3278,0],[3286,2]],[[3278,7],[3278,17]],[],["module"]],[[["numer",[[3298,11],[3298,33]],[[3298,28],[3298,33]],["lpm_divide"],["port"]],["denom",[[3280,4],[3280,9]],[[3280,4],[3280,9]],["lpm_divide"],["port","numer"]],["clock",[[3281,4],[3281,9]],[[3281,4],[3281,9]],["lpm_divide"],["port","denom"]],["aclr",[[3282,4],[3282,8]],[[3282,4],[3282,8]],["lpm_divide"],["port","clock"]],["clken",[[3283,4],[3283,9]],[[3283,4],[3283,9]],["lpm_divide"],["port","aclr"]],["quotient",[[3284,4],[3284,12]],[[3284,4],[3284,12]],["lpm_divide"],["port","clken"]],["remain",[[3285,4],[3285,10]],[[3285,4],[3285,10]],["lpm_divide"],["port","quotient"]],["lpm_widthn",[[3289,4],[3289,29]],[[3289,14],[3289,24]],["lpm_divide"],["parameter"]],["lpm_widthd",[[3290,4],[3290,29]],[[3290,14],[3290,24]],["lpm_divide"],["parameter"]],["lpm_nrepresentation",[[3291,4],[3291,47]],[[3291,14],[3291,33]],["lpm_divide"],["parameter"]],["lpm_drepresentation",[[3292,4],[3292,47]],[[3292,14],[3292,33]],["lpm_divide"],["parameter"]],["lpm_pipeline",[[3293,4],[3293,31]],[[3293,14],[3293,26]],["lpm_divide"],["parameter"]],["lpm_type",[[3294,4],[3294,38]],[[3294,14],[3294,22]],["lpm_divide"],["parameter"]],["lpm_hint",[[3295,4],[3295,54]],[[3295,14],[3295,22]],["lpm_divide"],["parameter"]],["denom",[[3299,11],[3299,33]],[[3299,28],[3299,33]],["lpm_divide"],["port"]],["clock",[[3300,11],[3300,16]],[[3300,11],[3300,16]],["lpm_divide"],["port"]],["aclr",[[3301,11],[3301,15]],[[3301,11],[3301,15]],["lpm_divide"],["port"]],["clken",[[3302,11],[3302,16]],[[3302,11],[3302,16]],["lpm_divide"],["port"]],["quotient",[[3305,11],[3305,36]],[[3305,28],[3305,36]],["lpm_divide"],["port"]],["remain",[[3306,11],[3306,34]],[[3306,28],[3306,34]],["lpm_divide"],["port"]],["quotient_pipe",[[3309,4],[3309,57]],[[3309,25],[3309,38]],["lpm_divide"],["variable","reg"]],["remain_pipe",[[3310,4],[3310,55]],[[3310,25],[3310,36]],["lpm_divide"],["variable","reg"]],["tmp_quotient",[[3311,4],[3311,37]],[[3311,25],[3311,37]],["lpm_divide"],["variable","reg"]],["tmp_remain",[[3312,4],[3312,35]],[[3312,25],[3312,35]],["lpm_divide"],["variable","reg"]],["not_numer",[[3313,4],[3313,34]],[[3313,25],[3313,34]],["lpm_divide"],["variable","reg"]],["int_numer",[[3314,4],[3314,34]],[[3314,25],[3314,34]],["lpm_divide"],["variable","reg"]],["not_denom",[[3315,4],[3315,34]],[[3315,25],[3315,34]],["lpm_divide"],["variable","reg"]],["int_denom",[[3316,4],[3316,34]],[[3316,25],[3316,34]],["lpm_divide"],["variable","reg"]],["t_numer",[[3317,4],[3317,32]],[[3317,25],[3317,32]],["lpm_divide"],["variable","reg"]],["t_q",[[3318,4],[3318,28]],[[3318,25],[3318,28]],["lpm_divide"],["variable","reg"]],["t_denom",[[3319,4],[3319,32]],[[3319,25],[3319,32]],["lpm_divide"],["variable","reg"]],["t_r",[[3320,4],[3320,28]],[[3320,25],[3320,28]],["lpm_divide"],["variable","reg"]],["sign_q",[[3321,4],[3321,14]],[[3321,8],[3321,14]],["lpm_divide"],["variable","reg"]],["sign_r",[[3322,4],[3322,14]],[[3322,8],[3322,14]],["lpm_divide"],["variable","reg"]],["sign_n",[[3323,4],[3323,14]],[[3323,8],[3323,14]],["lpm_divide"],["variable","reg"]],["sign_d",[[3324,4],[3324,14]],[[3324,8],[3324,14]],["lpm_divide"],["variable","reg"]],["lpm_remainderpositive",[[3325,4],[3325,37]],[[3325,16],[3325,37]],["lpm_divide"],["variable","reg"]],["i",[[3329,4],[3329,13]],[[3329,12],[3329,13]],["lpm_divide"],["variable","integer"]],["rsig",[[3330,4],[3330,16]],[[3330,12],[3330,16]],["lpm_divide"],["variable","integer"]],["pipe_ptr",[[3331,4],[3331,20]],[[3331,12],[3331,20]],["lpm_divide"],["variable","integer"]],["aclr",[[3334,4],[3334,13]],[[3334,9],[3334,13]],["lpm_divide"],["variable","tri0"]],["clock",[[3335,4],[3335,14]],[[3335,9],[3335,14]],["lpm_divide"],["variable","tri0"]],["clken",[[3336,4],[3336,14]],[[3336,9],[3336,14]],["lpm_divide"],["variable","tri1"]],["i_aclr",[[3338,4],[3338,15]],[[3338,9],[3338,15]],["lpm_divide"],["variable","wire"]],["i_clock",[[3339,4],[3339,16]],[[3339,9],[3339,16]],["lpm_divide"],["variable","wire"]],["i_clken",[[3340,4],[3340,16]],[[3340,9],[3340,16]],["lpm_divide"],["variable","wire"]],["eva",[[3346,4],[3346,29]],[[3346,24],[3346,27]],["lpm_divide"],["instance","LPM_HINT_EVALUATION"]]]]],[["lpm_abs",[[3485,0],[3489,2]],[[3485,7],[3485,14]],[],["module"]],[[["data",[[3497,11],[3497,31]],[[3497,27],[3497,31]],["lpm_abs"],["port"]],["result",[[3487,4],[3487,10]],[[3487,4],[3487,10]],["lpm_abs"],["port","data"]],["overflow",[[3488,4],[3488,12]],[[3488,4],[3488,12]],["lpm_abs"],["port","result"]],["lpm_width",[[3492,4],[3492,28]],[[3492,14],[3492,23]],["lpm_abs"],["parameter"]],["lpm_type",[[3493,4],[3493,35]],[[3493,14],[3493,22]],["lpm_abs"],["parameter"]],["lpm_hint",[[3494,4],[3494,34]],[[3494,14],[3494,22]],["lpm_abs"],["parameter"]],["result",[[3500,11],[3500,33]],[[3500,27],[3500,33]],["lpm_abs"],["port"]],["overflow",[[3501,11],[3501,19]],[[3501,11],[3501,19]],["lpm_abs"],["port"]],["result_tmp",[[3504,4],[3504,34]],[[3504,24],[3504,34]],["lpm_abs"],["variable","reg"]],["overflow",[[3505,4],[3505,16]],[[3505,8],[3505,16]],["lpm_abs"],["variable","reg"]]]]],[["lpm_counter",[[3549,0],[3571,2]],[[3549,7],[3549,18]],[],["module"]],[[["clock",[[3587,11],[3587,16]],[[3587,11],[3587,16]],["lpm_counter"],["port"]],["clk_en",[[3551,4],[3551,10]],[[3551,4],[3551,10]],["lpm_counter"],["port","clock"]],["cnt_en",[[3552,4],[3552,10]],[[3552,4],[3552,10]],["lpm_counter"],["port","clk_en"]],["updown",[[3554,4],[3554,10]],[[3554,4],[3554,10]],["lpm_counter"],["port","cnt_en"]],["aclr",[[3556,4],[3556,8]],[[3556,4],[3556,8]],["lpm_counter"],["port","updown"]],["aset",[[3557,4],[3557,8]],[[3557,4],[3557,8]],["lpm_counter"],["port","aclr"]],["aload",[[3558,4],[3558,9]],[[3558,4],[3558,9]],["lpm_counter"],["port","aset"]],["sclr",[[3560,4],[3560,8]],[[3560,4],[3560,8]],["lpm_counter"],["port","aload"]],["sset",[[3562,4],[3562,8]],[[3562,4],[3562,8]],["lpm_counter"],["port","sclr"]],["sload",[[3563,4],[3563,9]],[[3563,4],[3563,9]],["lpm_counter"],["port","sset"]],["data",[[3565,4],[3565,8]],[[3565,4],[3565,8]],["lpm_counter"],["port","sload"]],["cin",[[3566,4],[3566,7]],[[3566,4],[3566,7]],["lpm_counter"],["port","data"]],["q",[[3567,4],[3567,5]],[[3567,4],[3567,5]],["lpm_counter"],["port","cin"]],["cout",[[3568,4],[3568,8]],[[3568,4],[3568,8]],["lpm_counter"],["port","q"]],["eq",[[3569,4],[3569,6]],[[3569,4],[3569,6]],["lpm_counter"],["port","cout"]],["lpm_width",[[3574,4],[3574,28]],[[3574,14],[3574,23]],["lpm_counter"],["parameter"]],["lpm_direction",[[3576,4],[3576,39]],[[3576,14],[3576,27]],["lpm_counter"],["parameter"]],["lpm_modulus",[[3577,4],[3577,30]],[[3577,14],[3577,25]],["lpm_counter"],["parameter"]],["lpm_avalue",[[3578,4],[3578,36]],[[3578,14],[3578,24]],["lpm_counter"],["parameter"]],["lpm_svalue",[[3579,4],[3579,36]],[[3579,14],[3579,24]],["lpm_counter"],["parameter"]],["lpm_pvalue",[[3581,4],[3581,36]],[[3581,14],[3581,24]],["lpm_counter"],["parameter"]],["lpm_port_updown",[[3582,4],[3582,52]],[[3582,14],[3582,29]],["lpm_counter"],["parameter"]],["lpm_type",[[3583,4],[3583,39]],[[3583,14],[3583,22]],["lpm_counter"],["parameter"]],["lpm_hint",[[3584,4],[3584,34]],[[3584,14],[3584,22]],["lpm_counter"],["parameter"]],["clk_en",[[3588,11],[3588,17]],[[3588,11],[3588,17]],["lpm_counter"],["port"]],["cnt_en",[[3589,11],[3589,17]],[[3589,11],[3589,17]],["lpm_counter"],["port"]],["updown",[[3590,11],[3590,17]],[[3590,11],[3590,17]],["lpm_counter"],["port"]],["aclr",[[3591,11],[3591,15]],[[3591,11],[3591,15]],["lpm_counter"],["port"]],["aset",[[3592,11],[3592,15]],[[3592,11],[3592,15]],["lpm_counter"],["port"]],["aload",[[3593,11],[3593,16]],[[3593,11],[3593,16]],["lpm_counter"],["port"]],["sclr",[[3594,11],[3594,15]],[[3594,11],[3594,15]],["lpm_counter"],["port"]],["sset",[[3595,11],[3595,15]],[[3595,11],[3595,15]],["lpm_counter"],["port"]],["sload",[[3596,11],[3596,16]],[[3596,11],[3596,16]],["lpm_counter"],["port"]],["data",[[3597,11],[3597,31]],[[3597,27],[3597,31]],["lpm_counter"],["port"]],["cin",[[3598,11],[3598,14]],[[3598,11],[3598,14]],["lpm_counter"],["port"]],["q",[[3601,11],[3601,28]],[[3601,27],[3601,28]],["lpm_counter"],["port"]],["cout",[[3602,11],[3602,15]],[[3602,11],[3602,15]],["lpm_counter"],["port"]],["eq",[[3603,11],[3603,20]],[[3603,18],[3603,20]],["lpm_counter"],["port"]],["tmp_count",[[3606,4],[3606,34]],[[3606,25],[3606,34]],["lpm_counter"],["variable","reg"]],["adata",[[3607,4],[3607,30]],[[3607,25],[3607,30]],["lpm_counter"],["variable","reg"]],["use_adata",[[3609,4],[3609,18]],[[3609,9],[3609,18]],["lpm_counter"],["variable","reg"]],["tmp_updown",[[3610,4],[3610,19]],[[3610,9],[3610,19]],["lpm_counter"],["variable","reg"]],["tmp_modulus",[[3611,4],[3611,34]],[[3611,23],[3611,34]],["lpm_counter"],["variable","reg"]],["max_modulus",[[3612,4],[3612,34]],[[3612,23],[3612,34]],["lpm_counter"],["variable","reg"]],["svalue",[[3613,4],[3613,31]],[[3613,25],[3613,31]],["lpm_counter"],["variable","reg"]],["avalue",[[3614,4],[3614,31]],[[3614,25],[3614,31]],["lpm_counter"],["variable","reg"]],["pvalue",[[3615,4],[3615,31]],[[3615,25],[3615,31]],["lpm_counter"],["variable","reg"]],["w_updown",[[3618,4],[3618,17]],[[3618,9],[3618,17]],["lpm_counter"],["variable","wire"]],["final_count",[[3619,4],[3619,36]],[[3619,25],[3619,36]],["lpm_counter"],["variable","wire"]],["i",[[3622,4],[3622,13]],[[3622,12],[3622,13]],["lpm_counter"],["variable","integer"]],["clk_en",[[3626,4],[3626,15]],[[3626,9],[3626,15]],["lpm_counter"],["variable","tri1"]],["cnt_en",[[3627,4],[3627,15]],[[3627,9],[3627,15]],["lpm_counter"],["variable","tri1"]],["aclr",[[3628,4],[3628,13]],[[3628,9],[3628,13]],["lpm_counter"],["variable","tri0"]],["aset",[[3629,4],[3629,13]],[[3629,9],[3629,13]],["lpm_counter"],["variable","tri0"]],["aload",[[3630,4],[3630,14]],[[3630,9],[3630,14]],["lpm_counter"],["variable","tri0"]],["sclr",[[3631,4],[3631,13]],[[3631,9],[3631,13]],["lpm_counter"],["variable","tri0"]],["sset",[[3632,4],[3632,13]],[[3632,9],[3632,13]],["lpm_counter"],["variable","tri0"]],["sload",[[3633,4],[3633,14]],[[3633,9],[3633,14]],["lpm_counter"],["variable","tri0"]],["cin",[[3634,4],[3634,12]],[[3634,9],[3634,12]],["lpm_counter"],["variable","tri1"]],["updown_z",[[3635,4],[3635,17]],[[3635,9],[3635,17]],["lpm_counter"],["variable","tri1"]],["i_clk_en",[[3637,4],[3637,17]],[[3637,9],[3637,17]],["lpm_counter"],["variable","wire"]],["i_cnt_en",[[3638,4],[3638,17]],[[3638,9],[3638,17]],["lpm_counter"],["variable","wire"]],["i_aclr",[[3639,4],[3639,15]],[[3639,9],[3639,15]],["lpm_counter"],["variable","wire"]],["i_aset",[[3640,4],[3640,15]],[[3640,9],[3640,15]],["lpm_counter"],["variable","wire"]],["i_aload",[[3641,4],[3641,16]],[[3641,9],[3641,16]],["lpm_counter"],["variable","wire"]],["i_sclr",[[3642,4],[3642,15]],[[3642,9],[3642,15]],["lpm_counter"],["variable","wire"]],["i_sset",[[3643,4],[3643,15]],[[3643,9],[3643,15]],["lpm_counter"],["variable","wire"]],["i_sload",[[3644,4],[3644,16]],[[3644,9],[3644,16]],["lpm_counter"],["variable","wire"]],["i_cin",[[3645,4],[3645,14]],[[3645,9],[3645,14]],["lpm_counter"],["variable","wire"]],["i_updown",[[3646,4],[3646,17]],[[3646,9],[3646,17]],["lpm_counter"],["variable","wire"]]],null,[[["string_to_reg",[[3659,4],[3659,23]],[[3659,9],[3659,22]],["lpm_counter"],["task"]],[]]]]],[["lpm_latch",[[3835,0],[3842,2]],[[3835,7],[3835,16]],[],["module"]],[[["data",[[3852,11],[3852,31]],[[3852,27],[3852,31]],["lpm_latch"],["port"]],["gate",[[3837,4],[3837,8]],[[3837,4],[3837,8]],["lpm_latch"],["port","data"]],["aclr",[[3838,4],[3838,8]],[[3838,4],[3838,8]],["lpm_latch"],["port","gate"]],["aset",[[3839,4],[3839,8]],[[3839,4],[3839,8]],["lpm_latch"],["port","aclr"]],["aconst",[[3840,4],[3840,10]],[[3840,4],[3840,10]],["lpm_latch"],["port","aset"]],["q",[[3841,4],[3841,5]],[[3841,4],[3841,5]],["lpm_latch"],["port","aconst"]],["lpm_width",[[3845,4],[3845,28]],[[3845,14],[3845,23]],["lpm_latch"],["parameter"]],["lpm_avalue",[[3846,4],[3846,36]],[[3846,14],[3846,24]],["lpm_latch"],["parameter"]],["lpm_pvalue",[[3847,4],[3847,36]],[[3847,14],[3847,24]],["lpm_latch"],["parameter"]],["lpm_type",[[3848,4],[3848,37]],[[3848,14],[3848,22]],["lpm_latch"],["parameter"]],["lpm_hint",[[3849,4],[3849,34]],[[3849,14],[3849,22]],["lpm_latch"],["parameter"]],["gate",[[3853,11],[3853,15]],[[3853,11],[3853,15]],["lpm_latch"],["port"]],["aclr",[[3854,11],[3854,15]],[[3854,11],[3854,15]],["lpm_latch"],["port"]],["aset",[[3855,11],[3855,15]],[[3855,11],[3855,15]],["lpm_latch"],["port"]],["aconst",[[3856,11],[3856,17]],[[3856,11],[3856,17]],["lpm_latch"],["port"]],["q",[[3859,11],[3859,28]],[[3859,27],[3859,28]],["lpm_latch"],["port"]],["q",[[3862,4],[3862,25]],[[3862,24],[3862,25]],["lpm_latch"],["variable","reg"]],["avalue",[[3863,4],[3863,30]],[[3863,24],[3863,30]],["lpm_latch"],["variable","reg"]],["pvalue",[[3864,4],[3864,30]],[[3864,24],[3864,30]],["lpm_latch"],["variable","reg"]],["data",[[3868,4],[3868,29]],[[3868,25],[3868,29]],["lpm_latch"],["variable","tri0"]],["aclr",[[3869,4],[3869,13]],[[3869,9],[3869,13]],["lpm_latch"],["variable","tri0"]],["aset",[[3870,4],[3870,13]],[[3870,9],[3870,13]],["lpm_latch"],["variable","tri0"]],["aconst",[[3871,4],[3871,15]],[[3871,9],[3871,15]],["lpm_latch"],["variable","tri0"]],["i_aclr",[[3873,4],[3873,15]],[[3873,9],[3873,15]],["lpm_latch"],["variable","wire"]],["i_aset",[[3874,4],[3874,15]],[[3874,9],[3874,15]],["lpm_latch"],["variable","wire"]]],null,[[["string_to_reg",[[3879,4],[3879,23]],[[3879,9],[3879,22]],["lpm_latch"],["task"]],[]]]]],[["lpm_ff",[[3959,0],[3978,2]],[[3959,7],[3959,13]],[],["module"]],[[["data",[[3991,11],[3991,31]],[[3991,27],[3991,31]],["lpm_ff"],["port"]],["clock",[[3963,4],[3963,9]],[[3963,4],[3963,9]],["lpm_ff"],["port","data"]],["enable",[[3964,4],[3964,10]],[[3964,4],[3964,10]],["lpm_ff"],["port","clock"]],["aclr",[[3965,4],[3965,8]],[[3965,4],[3965,8]],["lpm_ff"],["port","enable"]],["aset",[[3966,4],[3966,8]],[[3966,4],[3966,8]],["lpm_ff"],["port","aclr"]],["aload",[[3968,4],[3968,9]],[[3968,4],[3968,9]],["lpm_ff"],["port","aset"]],["sclr",[[3971,4],[3971,8]],[[3971,4],[3971,8]],["lpm_ff"],["port","aload"]],["sset",[[3972,4],[3972,8]],[[3972,4],[3972,8]],["lpm_ff"],["port","sclr"]],["sload",[[3974,4],[3974,9]],[[3974,4],[3974,9]],["lpm_ff"],["port","sset"]],["q",[[3977,4],[3977,5]],[[3977,4],[3977,5]],["lpm_ff"],["port","sload"]],["lpm_width",[[3981,4],[3981,29]],[[3981,14],[3981,23]],["lpm_ff"],["parameter"]],["lpm_avalue",[[3982,4],[3982,36]],[[3982,14],[3982,24]],["lpm_ff"],["parameter"]],["lpm_svalue",[[3983,4],[3983,36]],[[3983,14],[3983,24]],["lpm_ff"],["parameter"]],["lpm_pvalue",[[3985,4],[3985,36]],[[3985,14],[3985,24]],["lpm_ff"],["parameter"]],["lpm_fftype",[[3986,4],[3986,33]],[[3986,14],[3986,24]],["lpm_ff"],["parameter"]],["lpm_type",[[3987,4],[3987,34]],[[3987,14],[3987,22]],["lpm_ff"],["parameter"]],["lpm_hint",[[3988,4],[3988,34]],[[3988,14],[3988,22]],["lpm_ff"],["parameter"]],["clock",[[3992,11],[3992,16]],[[3992,11],[3992,16]],["lpm_ff"],["port"]],["enable",[[3993,11],[3993,17]],[[3993,11],[3993,17]],["lpm_ff"],["port"]],["aclr",[[3994,11],[3994,15]],[[3994,11],[3994,15]],["lpm_ff"],["port"]],["aset",[[3995,11],[3995,15]],[[3995,11],[3995,15]],["lpm_ff"],["port"]],["aload",[[3996,11],[3996,16]],[[3996,11],[3996,16]],["lpm_ff"],["port"]],["sclr",[[3997,11],[3997,15]],[[3997,11],[3997,15]],["lpm_ff"],["port"]],["sset",[[3998,11],[3998,15]],[[3998,11],[3998,15]],["lpm_ff"],["port"]],["sload",[[3999,11],[3999,16]],[[3999,11],[3999,16]],["lpm_ff"],["port"]],["q",[[4002,11],[4002,28]],[[4002,27],[4002,28]],["lpm_ff"],["port"]],["tmp_q",[[4005,4],[4005,30]],[[4005,25],[4005,30]],["lpm_ff"],["variable","reg"]],["adata",[[4006,4],[4006,30]],[[4006,25],[4006,30]],["lpm_ff"],["variable","reg"]],["use_adata",[[4007,4],[4007,18]],[[4007,9],[4007,18]],["lpm_ff"],["variable","reg"]],["svalue",[[4008,4],[4008,31]],[[4008,25],[4008,31]],["lpm_ff"],["variable","reg"]],["avalue",[[4009,4],[4009,31]],[[4009,25],[4009,31]],["lpm_ff"],["variable","reg"]],["pvalue",[[4010,4],[4010,31]],[[4010,25],[4010,31]],["lpm_ff"],["variable","reg"]],["final_q",[[4013,4],[4013,32]],[[4013,25],[4013,32]],["lpm_ff"],["variable","wire"]],["i",[[4016,4],[4016,13]],[[4016,12],[4016,13]],["lpm_ff"],["variable","integer"]],["data",[[4019,4],[4019,30]],[[4019,26],[4019,30]],["lpm_ff"],["variable","tri1"]],["enable",[[4020,4],[4020,15]],[[4020,9],[4020,15]],["lpm_ff"],["variable","tri1"]],["sload",[[4021,4],[4021,14]],[[4021,9],[4021,14]],["lpm_ff"],["variable","tri0"]],["sclr",[[4022,4],[4022,13]],[[4022,9],[4022,13]],["lpm_ff"],["variable","tri0"]],["sset",[[4023,4],[4023,13]],[[4023,9],[4023,13]],["lpm_ff"],["variable","tri0"]],["aload",[[4024,4],[4024,14]],[[4024,9],[4024,14]],["lpm_ff"],["variable","tri0"]],["aclr",[[4025,4],[4025,13]],[[4025,9],[4025,13]],["lpm_ff"],["variable","tri0"]],["aset",[[4026,4],[4026,13]],[[4026,9],[4026,13]],["lpm_ff"],["variable","tri0"]],["i_enable",[[4028,4],[4028,17]],[[4028,9],[4028,17]],["lpm_ff"],["variable","wire"]],["i_sload",[[4029,4],[4029,16]],[[4029,9],[4029,16]],["lpm_ff"],["variable","wire"]],["i_sclr",[[4030,4],[4030,15]],[[4030,9],[4030,15]],["lpm_ff"],["variable","wire"]],["i_sset",[[4031,4],[4031,15]],[[4031,9],[4031,15]],["lpm_ff"],["variable","wire"]],["i_aload",[[4032,4],[4032,16]],[[4032,9],[4032,16]],["lpm_ff"],["variable","wire"]],["i_aclr",[[4033,4],[4033,15]],[[4033,9],[4033,15]],["lpm_ff"],["variable","wire"]],["i_aset",[[4034,4],[4034,15]],[[4034,9],[4034,15]],["lpm_ff"],["variable","wire"]]],null,[[["string_to_reg",[[4044,4],[4044,23]],[[4044,9],[4044,22]],["lpm_ff"],["task"]],[]]]]],[["lpm_shiftreg",[[4178,0],[4191,2]],[[4178,7],[4178,19]],[],["module"]],[[["data",[[4204,11],[4204,31]],[[4204,27],[4204,31]],["lpm_shiftreg"],["port"]],["clock",[[4180,4],[4180,9]],[[4180,4],[4180,9]],["lpm_shiftreg"],["port","data"]],["enable",[[4181,4],[4181,10]],[[4181,4],[4181,10]],["lpm_shiftreg"],["port","clock"]],["shiftin",[[4182,4],[4182,11]],[[4182,4],[4182,11]],["lpm_shiftreg"],["port","enable"]],["load",[[4183,4],[4183,8]],[[4183,4],[4183,8]],["lpm_shiftreg"],["port","shiftin"]],["aclr",[[4185,4],[4185,8]],[[4185,4],[4185,8]],["lpm_shiftreg"],["port","load"]],["aset",[[4186,4],[4186,8]],[[4186,4],[4186,8]],["lpm_shiftreg"],["port","aclr"]],["sclr",[[4187,4],[4187,8]],[[4187,4],[4187,8]],["lpm_shiftreg"],["port","aset"]],["sset",[[4188,4],[4188,8]],[[4188,4],[4188,8]],["lpm_shiftreg"],["port","sclr"]],["q",[[4189,4],[4189,5]],[[4189,4],[4189,5]],["lpm_shiftreg"],["port","sset"]],["shiftout",[[4190,4],[4190,12]],[[4190,4],[4190,12]],["lpm_shiftreg"],["port","q"]],["lpm_width",[[4194,4],[4194,29]],[[4194,14],[4194,23]],["lpm_shiftreg"],["parameter"]],["lpm_direction",[[4195,4],[4195,37]],[[4195,14],[4195,27]],["lpm_shiftreg"],["parameter"]],["lpm_avalue",[[4196,4],[4196,36]],[[4196,14],[4196,24]],["lpm_shiftreg"],["parameter"]],["lpm_svalue",[[4197,4],[4197,36]],[[4197,14],[4197,24]],["lpm_shiftreg"],["parameter"]],["lpm_pvalue",[[4199,4],[4199,36]],[[4199,14],[4199,24]],["lpm_shiftreg"],["parameter"]],["lpm_type",[[4200,4],[4200,40]],[[4200,14],[4200,22]],["lpm_shiftreg"],["parameter"]],["lpm_hint",[[4201,4],[4201,35]],[[4201,14],[4201,22]],["lpm_shiftreg"],["parameter"]],["clock",[[4205,11],[4205,16]],[[4205,11],[4205,16]],["lpm_shiftreg"],["port"]],["enable",[[4206,11],[4206,17]],[[4206,11],[4206,17]],["lpm_shiftreg"],["port"]],["shiftin",[[4207,11],[4207,18]],[[4207,11],[4207,18]],["lpm_shiftreg"],["port"]],["load",[[4208,11],[4208,15]],[[4208,11],[4208,15]],["lpm_shiftreg"],["port"]],["aclr",[[4209,11],[4209,15]],[[4209,11],[4209,15]],["lpm_shiftreg"],["port"]],["aset",[[4210,11],[4210,15]],[[4210,11],[4210,15]],["lpm_shiftreg"],["port"]],["sclr",[[4211,11],[4211,15]],[[4211,11],[4211,15]],["lpm_shiftreg"],["port"]],["sset",[[4212,11],[4212,15]],[[4212,11],[4212,15]],["lpm_shiftreg"],["port"]],["q",[[4216,11],[4216,28]],[[4216,27],[4216,28]],["lpm_shiftreg"],["port"]],["shiftout",[[4217,11],[4217,19]],[[4217,11],[4217,19]],["lpm_shiftreg"],["port"]],["tmp_q",[[4220,4],[4220,30]],[[4220,25],[4220,30]],["lpm_shiftreg"],["variable","reg"]],["abit",[[4221,4],[4221,13]],[[4221,9],[4221,13]],["lpm_shiftreg"],["variable","reg"]],["svalue",[[4222,4],[4222,31]],[[4222,25],[4222,31]],["lpm_shiftreg"],["variable","reg"]],["avalue",[[4223,4],[4223,31]],[[4223,25],[4223,31]],["lpm_shiftreg"],["variable","reg"]],["pvalue",[[4224,4],[4224,31]],[[4224,25],[4224,31]],["lpm_shiftreg"],["variable","reg"]],["i",[[4227,4],[4227,13]],[[4227,12],[4227,13]],["lpm_shiftreg"],["variable","integer"]],["tmp_shiftout",[[4230,4],[4230,21]],[[4230,9],[4230,21]],["lpm_shiftreg"],["variable","wire"]],["enable",[[4233,4],[4233,15]],[[4233,9],[4233,15]],["lpm_shiftreg"],["variable","tri1"]],["shiftin",[[4234,4],[4234,16]],[[4234,9],[4234,16]],["lpm_shiftreg"],["variable","tri1"]],["load",[[4235,4],[4235,13]],[[4235,9],[4235,13]],["lpm_shiftreg"],["variable","tri0"]],["aclr",[[4236,4],[4236,13]],[[4236,9],[4236,13]],["lpm_shiftreg"],["variable","tri0"]],["aset",[[4237,4],[4237,13]],[[4237,9],[4237,13]],["lpm_shiftreg"],["variable","tri0"]],["sclr",[[4238,4],[4238,13]],[[4238,9],[4238,13]],["lpm_shiftreg"],["variable","tri0"]],["sset",[[4239,4],[4239,13]],[[4239,9],[4239,13]],["lpm_shiftreg"],["variable","tri0"]],["i_enable",[[4241,4],[4241,17]],[[4241,9],[4241,17]],["lpm_shiftreg"],["variable","wire"]],["i_shiftin",[[4242,4],[4242,18]],[[4242,9],[4242,18]],["lpm_shiftreg"],["variable","wire"]],["i_load",[[4243,4],[4243,15]],[[4243,9],[4243,15]],["lpm_shiftreg"],["variable","wire"]],["i_aclr",[[4244,4],[4244,15]],[[4244,9],[4244,15]],["lpm_shiftreg"],["variable","wire"]],["i_aset",[[4245,4],[4245,15]],[[4245,9],[4245,15]],["lpm_shiftreg"],["variable","wire"]],["i_sclr",[[4246,4],[4246,15]],[[4246,9],[4246,15]],["lpm_shiftreg"],["variable","wire"]],["i_sset",[[4247,4],[4247,15]],[[4247,9],[4247,15]],["lpm_shiftreg"],["variable","wire"]]],null,[[["string_to_reg",[[4257,4],[4257,23]],[[4257,9],[4257,22]],["lpm_shiftreg"],["task"]],[]]]]],[["lpm_ram_dq",[[4382,0],[4389,2]],[[4382,7],[4382,17]],[],["module"]],[[["data",[[4405,11],[4405,31]],[[4405,27],[4405,31]],["lpm_ram_dq"],["port"]],["address",[[4384,4],[4384,11]],[[4384,4],[4384,11]],["lpm_ram_dq"],["port","data"]],["inclock",[[4385,4],[4385,11]],[[4385,4],[4385,11]],["lpm_ram_dq"],["port","address"]],["outclock",[[4386,4],[4386,12]],[[4386,4],[4386,12]],["lpm_ram_dq"],["port","inclock"]],["we",[[4387,4],[4387,6]],[[4387,4],[4387,6]],["lpm_ram_dq"],["port","outclock"]],["q",[[4388,4],[4388,5]],[[4388,4],[4388,5]],["lpm_ram_dq"],["port","we"]],["lpm_width",[[4392,4],[4392,28]],[[4392,14],[4392,23]],["lpm_ram_dq"],["parameter"]],["lpm_widthad",[[4393,4],[4393,30]],[[4393,14],[4393,25]],["lpm_ram_dq"],["parameter"]],["lpm_numwords",[[4394,4],[4394,46]],[[4394,14],[4394,26]],["lpm_ram_dq"],["parameter"]],["lpm_indata",[[4395,4],[4395,40]],[[4395,14],[4395,24]],["lpm_ram_dq"],["parameter"]],["lpm_address_control",[[4396,4],[4396,49]],[[4396,14],[4396,33]],["lpm_ram_dq"],["parameter"]],["lpm_outdata",[[4397,4],[4397,41]],[[4397,14],[4397,25]],["lpm_ram_dq"],["parameter"]],["lpm_file",[[4398,4],[4398,34]],[[4398,14],[4398,22]],["lpm_ram_dq"],["parameter"]],["use_eab",[[4399,4],[4399,29]],[[4399,14],[4399,21]],["lpm_ram_dq"],["parameter"]],["intended_device_family",[[4400,4],[4400,49]],[[4400,14],[4400,36]],["lpm_ram_dq"],["parameter"]],["lpm_type",[[4401,4],[4401,38]],[[4401,14],[4401,22]],["lpm_ram_dq"],["parameter"]],["lpm_hint",[[4402,4],[4402,34]],[[4402,14],[4402,22]],["lpm_ram_dq"],["parameter"]],["address",[[4406,11],[4406,36]],[[4406,29],[4406,36]],["lpm_ram_dq"],["port"]],["inclock",[[4407,11],[4407,18]],[[4407,11],[4407,18]],["lpm_ram_dq"],["port"]],["outclock",[[4408,11],[4408,19]],[[4408,11],[4408,19]],["lpm_ram_dq"],["port"]],["we",[[4409,11],[4409,13]],[[4409,11],[4409,13]],["lpm_ram_dq"],["port"]],["q",[[4412,11],[4412,28]],[[4412,27],[4412,28]],["lpm_ram_dq"],["port"]],["mem_data",[[4416,4],[4416,52]],[[4416,25],[4416,33]],["lpm_ram_dq"],["variable","reg"]],["tmp_q",[[4417,4],[4417,30]],[[4417,25],[4417,30]],["lpm_ram_dq"],["variable","reg"]],["pdata",[[4418,4],[4418,30]],[[4418,25],[4418,30]],["lpm_ram_dq"],["variable","reg"]],["in_data",[[4419,4],[4419,32]],[[4419,25],[4419,32]],["lpm_ram_dq"],["variable","reg"]],["paddress",[[4420,4],[4420,35]],[[4420,27],[4420,35]],["lpm_ram_dq"],["variable","reg"]],["pwe",[[4421,4],[4421,12]],[[4421,9],[4421,12]],["lpm_ram_dq"],["variable","reg"]],["ZEROS",[[4422,4],[4422,31]],[[4422,26],[4422,31]],["lpm_ram_dq"],["variable","reg"]],["ONES",[[4422,4],[4422,37]],[[4422,33],[4422,37]],["lpm_ram_dq"],["variable","ZEROS"]],["UNKNOWN",[[4422,4],[4422,46]],[[4422,39],[4422,46]],["lpm_ram_dq"],["variable","ONES"]],["ram_initf",[[4426,4],[4426,28]],[[4426,19],[4426,28]],["lpm_ram_dq"],["variable","reg"]],["i",[[4430,4],[4430,13]],[[4430,12],[4430,13]],["lpm_ram_dq"],["variable","integer"]],["inclock",[[4433,4],[4433,16]],[[4433,9],[4433,16]],["lpm_ram_dq"],["variable","tri0"]],["outclock",[[4434,4],[4434,17]],[[4434,9],[4434,17]],["lpm_ram_dq"],["variable","tri0"]],["i_inclock",[[4436,4],[4436,18]],[[4436,9],[4436,18]],["lpm_ram_dq"],["variable","wire"]],["i_outclock",[[4437,4],[4437,19]],[[4437,9],[4437,19]],["lpm_ram_dq"],["variable","wire"]],["dev",[[4442,4],[4442,30]],[[4442,24],[4442,27]],["lpm_ram_dq"],["instance","LPM_DEVICE_FAMILIES"]],["mem",[[4443,4],[4443,36]],[[4443,30],[4443,33]],["lpm_ram_dq"],["instance","LPM_MEMORY_INITIALIZATION"]]],null,[[["ValidAddress",[[4447,4],[4447,26]],[[4447,13],[4447,25]],["lpm_ram_dq"],["function"]],[]]]]],[["lpm_ram_dp",[[4642,0],[4653,2]],[[4642,7],[4642,17]],[],["module"]],[[["data",[[4671,11],[4671,31]],[[4671,27],[4671,31]],["lpm_ram_dp"],["port"]],["rdaddress",[[4644,4],[4644,13]],[[4644,4],[4644,13]],["lpm_ram_dp"],["port","data"]],["wraddress",[[4645,4],[4645,13]],[[4645,4],[4645,13]],["lpm_ram_dp"],["port","rdaddress"]],["rdclock",[[4646,4],[4646,11]],[[4646,4],[4646,11]],["lpm_ram_dp"],["port","wraddress"]],["rdclken",[[4647,4],[4647,11]],[[4647,4],[4647,11]],["lpm_ram_dp"],["port","rdclock"]],["wrclock",[[4648,4],[4648,11]],[[4648,4],[4648,11]],["lpm_ram_dp"],["port","rdclken"]],["wrclken",[[4649,4],[4649,11]],[[4649,4],[4649,11]],["lpm_ram_dp"],["port","wrclock"]],["rden",[[4650,4],[4650,8]],[[4650,4],[4650,8]],["lpm_ram_dp"],["port","wrclken"]],["wren",[[4651,4],[4651,8]],[[4651,4],[4651,8]],["lpm_ram_dp"],["port","rden"]],["q",[[4652,4],[4652,5]],[[4652,4],[4652,5]],["lpm_ram_dp"],["port","wren"]],["lpm_width",[[4656,4],[4656,28]],[[4656,14],[4656,23]],["lpm_ram_dp"],["parameter"]],["lpm_widthad",[[4657,4],[4657,30]],[[4657,14],[4657,25]],["lpm_ram_dp"],["parameter"]],["lpm_numwords",[[4658,4],[4658,46]],[[4658,14],[4658,26]],["lpm_ram_dp"],["parameter"]],["lpm_indata",[[4659,4],[4659,40]],[[4659,14],[4659,24]],["lpm_ram_dp"],["parameter"]],["lpm_rdaddress_control",[[4660,4],[4660,52]],[[4660,14],[4660,35]],["lpm_ram_dp"],["parameter"]],["lpm_wraddress_control",[[4661,4],[4661,52]],[[4661,14],[4661,35]],["lpm_ram_dp"],["parameter"]],["lpm_outdata",[[4662,4],[4662,41]],[[4662,14],[4662,25]],["lpm_ram_dp"],["parameter"]],["lpm_file",[[4663,4],[4663,34]],[[4663,14],[4663,22]],["lpm_ram_dp"],["parameter"]],["use_eab",[[4664,4],[4664,29]],[[4664,14],[4664,21]],["lpm_ram_dp"],["parameter"]],["rden_used",[[4665,4],[4665,33]],[[4665,14],[4665,23]],["lpm_ram_dp"],["parameter"]],["intended_device_family",[[4666,4],[4666,49]],[[4666,14],[4666,36]],["lpm_ram_dp"],["parameter"]],["lpm_type",[[4667,4],[4667,38]],[[4667,14],[4667,22]],["lpm_ram_dp"],["parameter"]],["lpm_hint",[[4668,4],[4668,34]],[[4668,14],[4668,22]],["lpm_ram_dp"],["parameter"]],["rdaddress",[[4672,11],[4672,38]],[[4672,29],[4672,38]],["lpm_ram_dp"],["port"]],["wraddress",[[4673,11],[4673,38]],[[4673,29],[4673,38]],["lpm_ram_dp"],["port"]],["rdclock",[[4674,11],[4674,18]],[[4674,11],[4674,18]],["lpm_ram_dp"],["port"]],["rdclken",[[4675,11],[4675,18]],[[4675,11],[4675,18]],["lpm_ram_dp"],["port"]],["wrclock",[[4676,11],[4676,18]],[[4676,11],[4676,18]],["lpm_ram_dp"],["port"]],["wrclken",[[4677,11],[4677,18]],[[4677,11],[4677,18]],["lpm_ram_dp"],["port"]],["rden",[[4678,11],[4678,15]],[[4678,11],[4678,15]],["lpm_ram_dp"],["port"]],["wren",[[4679,11],[4679,15]],[[4679,11],[4679,15]],["lpm_ram_dp"],["port"]],["q",[[4682,11],[4682,28]],[[4682,27],[4682,28]],["lpm_ram_dp"],["port"]],["mem_data",[[4685,4],[4685,55]],[[4685,24],[4685,32]],["lpm_ram_dp"],["variable","reg"]],["i_data_reg",[[4686,4],[4686,34]],[[4686,24],[4686,34]],["lpm_ram_dp"],["variable","reg"]],["i_data_tmp",[[4686,4],[4686,46]],[[4686,36],[4686,46]],["lpm_ram_dp"],["variable","i_data_reg"]],["i_q_reg",[[4686,4],[4686,55]],[[4686,48],[4686,55]],["lpm_ram_dp"],["variable","i_data_tmp"]],["i_q_tmp",[[4686,4],[4686,64]],[[4686,57],[4686,64]],["lpm_ram_dp"],["variable","i_q_reg"]],["i_wraddress_reg",[[4687,4],[4687,41]],[[4687,26],[4687,41]],["lpm_ram_dp"],["variable","reg"]],["i_wraddress_tmp",[[4687,4],[4687,58]],[[4687,43],[4687,58]],["lpm_ram_dp"],["variable","i_wraddress_reg"]],["i_rdaddress_reg",[[4688,4],[4688,41]],[[4688,26],[4688,41]],["lpm_ram_dp"],["variable","reg"]],["i_rdaddress_tmp",[[4688,4],[4688,58]],[[4688,43],[4688,58]],["lpm_ram_dp"],["variable","i_rdaddress_reg"]],["i_wren_reg",[[4689,4],[4689,18]],[[4689,8],[4689,18]],["lpm_ram_dp"],["variable","reg"]],["i_wren_tmp",[[4689,4],[4689,30]],[[4689,20],[4689,30]],["lpm_ram_dp"],["variable","i_wren_reg"]],["i_rden_reg",[[4689,4],[4689,42]],[[4689,32],[4689,42]],["lpm_ram_dp"],["variable","i_wren_tmp"]],["i_rden_tmp",[[4689,4],[4689,54]],[[4689,44],[4689,54]],["lpm_ram_dp"],["variable","i_rden_reg"]],["ram_initf",[[4693,4],[4693,28]],[[4693,19],[4693,28]],["lpm_ram_dp"],["variable","reg"]],["i",[[4697,4],[4697,13]],[[4697,12],[4697,13]],["lpm_ram_dp"],["variable","integer"]],["i_numwords",[[4697,4],[4697,25]],[[4697,15],[4697,25]],["lpm_ram_dp"],["variable","i"]],["wrclock",[[4700,4],[4700,16]],[[4700,9],[4700,16]],["lpm_ram_dp"],["variable","tri0"]],["wrclken",[[4701,4],[4701,16]],[[4701,9],[4701,16]],["lpm_ram_dp"],["variable","tri1"]],["rdclock",[[4702,4],[4702,16]],[[4702,9],[4702,16]],["lpm_ram_dp"],["variable","tri0"]],["rdclken",[[4703,4],[4703,16]],[[4703,9],[4703,16]],["lpm_ram_dp"],["variable","tri1"]],["wren",[[4704,4],[4704,13]],[[4704,9],[4704,13]],["lpm_ram_dp"],["variable","tri0"]],["rden",[[4705,4],[4705,13]],[[4705,9],[4705,13]],["lpm_ram_dp"],["variable","tri1"]],["i_inclock",[[4707,4],[4707,18]],[[4707,9],[4707,18]],["lpm_ram_dp"],["variable","wire"]],["i_inclocken",[[4708,4],[4708,20]],[[4708,9],[4708,20]],["lpm_ram_dp"],["variable","wire"]],["i_outclock",[[4709,4],[4709,19]],[[4709,9],[4709,19]],["lpm_ram_dp"],["variable","wire"]],["i_outclocken",[[4710,4],[4710,21]],[[4710,9],[4710,21]],["lpm_ram_dp"],["variable","wire"]],["i_wren",[[4711,4],[4711,15]],[[4711,9],[4711,15]],["lpm_ram_dp"],["variable","wire"]],["i_rden",[[4712,4],[4712,15]],[[4712,9],[4712,15]],["lpm_ram_dp"],["variable","wire"]],["dev",[[4722,4],[4722,30]],[[4722,24],[4722,27]],["lpm_ram_dp"],["instance","LPM_DEVICE_FAMILIES"]],["mem",[[4723,4],[4723,36]],[[4723,30],[4723,33]],["lpm_ram_dp"],["instance","LPM_MEMORY_INITIALIZATION"]]],null,[[["ValidAddress",[[4726,4],[4726,26]],[[4726,13],[4726,25]],["lpm_ram_dp"],["function"]],[]]]]],[["lpm_ram_io",[[4937,0],[4937,76]],[[4937,7],[4937,17]],[],["module"]],[[["dio",[[4959,11],[4959,30]],[[4959,27],[4959,30]],["lpm_ram_io"],["port"]],["inclock",[[4937,25],[4937,32]],[[4937,25],[4937,32]],["lpm_ram_io"],["port","dio"]],["outclock",[[4954,18],[4954,28]],[[4954,20],[4954,28]],["lpm_ram_io"],["port","inclock"]],["we",[[4954,28],[4954,32]],[[4954,30],[4954,32]],["lpm_ram_io"],["port","outclock"]],["memenab",[[4937,48],[4937,55]],[[4937,48],[4937,55]],["lpm_ram_io"],["port","we"]],["outenab",[[4937,57],[4937,64]],[[4937,57],[4937,64]],["lpm_ram_io"],["port","memenab"]],["address",[[4937,66],[4937,73]],[[4937,66],[4937,73]],["lpm_ram_io"],["port","outenab"]],["lpm_type",[[4940,4],[4940,38]],[[4940,14],[4940,22]],["lpm_ram_io"],["parameter"]],["lpm_width",[[4941,4],[4941,28]],[[4941,14],[4941,23]],["lpm_ram_io"],["parameter"]],["lpm_widthad",[[4942,4],[4942,30]],[[4942,14],[4942,25]],["lpm_ram_io"],["parameter"]],["lpm_numwords",[[4943,4],[4943,45]],[[4943,14],[4943,26]],["lpm_ram_io"],["parameter"]],["lpm_indata",[[4944,4],[4944,40]],[[4944,14],[4944,24]],["lpm_ram_io"],["parameter"]],["lpm_address_control",[[4945,4],[4945,49]],[[4945,14],[4945,33]],["lpm_ram_io"],["parameter"]],["lpm_outdata",[[4946,4],[4946,41]],[[4946,14],[4946,25]],["lpm_ram_io"],["parameter"]],["lpm_file",[[4947,4],[4947,34]],[[4947,14],[4947,22]],["lpm_ram_io"],["parameter"]],["lpm_hint",[[4948,4],[4948,34]],[[4948,14],[4948,22]],["lpm_ram_io"],["parameter"]],["use_eab",[[4949,4],[4949,29]],[[4949,14],[4949,21]],["lpm_ram_io"],["parameter"]],["intended_device_family",[[4950,4],[4950,48]],[[4950,14],[4950,36]],["lpm_ram_io"],["parameter"]],["address",[[4953,11],[4953,36]],[[4953,29],[4953,36]],["lpm_ram_io"],["port"]],["inclock",[[4954,11],[4954,18]],[[4954,11],[4954,18]],["lpm_ram_io"],["port"]],["memenab",[[4955,11],[4955,18]],[[4955,11],[4955,18]],["lpm_ram_io"],["port"]],["outenab",[[4956,11],[4956,18]],[[4956,11],[4956,18]],["lpm_ram_io"],["port"]],["mem_data",[[4962,4],[4962,52]],[[4962,25],[4962,33]],["lpm_ram_io"],["variable","reg"]],["tmp_io",[[4963,4],[4963,31]],[[4963,25],[4963,31]],["lpm_ram_io"],["variable","reg"]],["tmp_q",[[4964,4],[4964,30]],[[4964,25],[4964,30]],["lpm_ram_io"],["variable","reg"]],["pdio",[[4965,4],[4965,29]],[[4965,25],[4965,29]],["lpm_ram_io"],["variable","reg"]],["paddress",[[4966,4],[4966,35]],[[4966,27],[4966,35]],["lpm_ram_io"],["variable","reg"]],["paddress_tmp",[[4967,4],[4967,39]],[[4967,27],[4967,39]],["lpm_ram_io"],["variable","reg"]],["pwe",[[4968,4],[4968,12]],[[4968,9],[4968,12]],["lpm_ram_io"],["variable","reg"]],["ram_initf",[[4972,4],[4972,28]],[[4972,19],[4972,28]],["lpm_ram_io"],["variable","reg"]],["read_data",[[4976,4],[4976,34]],[[4976,25],[4976,34]],["lpm_ram_io"],["variable","wire"]],["i_inclock",[[4977,4],[4977,18]],[[4977,9],[4977,18]],["lpm_ram_io"],["variable","wire"]],["i_outclock",[[4978,4],[4978,19]],[[4978,9],[4978,19]],["lpm_ram_io"],["variable","wire"]],["i_memenab",[[4979,4],[4979,18]],[[4979,9],[4979,18]],["lpm_ram_io"],["variable","wire"]],["i_outenab",[[4980,4],[4980,18]],[[4980,9],[4980,18]],["lpm_ram_io"],["variable","wire"]],["i",[[4983,4],[4983,13]],[[4983,12],[4983,13]],["lpm_ram_io"],["variable","integer"]],["inclock",[[4986,4],[4986,16]],[[4986,9],[4986,16]],["lpm_ram_io"],["variable","tri0"]],["outclock",[[4987,4],[4987,17]],[[4987,9],[4987,17]],["lpm_ram_io"],["variable","tri0"]],["memenab",[[4988,4],[4988,16]],[[4988,9],[4988,16]],["lpm_ram_io"],["variable","tri1"]],["outenab",[[4989,4],[4989,16]],[[4989,9],[4989,16]],["lpm_ram_io"],["variable","tri1"]],["mem",[[5022,4],[5022,36]],[[5022,30],[5022,33]],["lpm_ram_io"],["instance","LPM_MEMORY_INITIALIZATION"]]],null,[[["ValidAddress",[[4999,4],[4999,26]],[[4999,13],[4999,25]],["lpm_ram_io"],["function"]],[]]]]],[["lpm_rom",[[5203,0],[5209,2]],[[5203,7],[5203,14]],[],["module"]],[[["address",[[5229,11],[5229,36]],[[5229,29],[5229,36]],["lpm_rom"],["port"]],["inclock",[[5205,4],[5205,11]],[[5205,4],[5205,11]],["lpm_rom"],["port","address"]],["outclock",[[5206,4],[5206,12]],[[5206,4],[5206,12]],["lpm_rom"],["port","inclock"]],["memenab",[[5207,4],[5207,11]],[[5207,4],[5207,11]],["lpm_rom"],["port","outclock"]],["q",[[5208,4],[5208,5]],[[5208,4],[5208,5]],["lpm_rom"],["port","memenab"]],["lpm_width",[[5212,4],[5212,28]],[[5212,14],[5212,23]],["lpm_rom"],["parameter"]],["lpm_widthad",[[5213,4],[5213,30]],[[5213,14],[5213,25]],["lpm_rom"],["parameter"]],["lpm_numwords",[[5214,4],[5214,31]],[[5214,14],[5214,26]],["lpm_rom"],["parameter"]],["lpm_address_control",[[5215,4],[5215,49]],[[5215,14],[5215,33]],["lpm_rom"],["parameter"]],["lpm_outdata",[[5216,4],[5216,41]],[[5216,14],[5216,25]],["lpm_rom"],["parameter"]],["lpm_file",[[5217,4],[5217,28]],[[5217,14],[5217,22]],["lpm_rom"],["parameter"]],["intended_device_family",[[5218,4],[5218,49]],[[5218,14],[5218,36]],["lpm_rom"],["parameter"]],["lpm_type",[[5219,4],[5219,35]],[[5219,14],[5219,22]],["lpm_rom"],["parameter"]],["lpm_hint",[[5220,4],[5220,34]],[[5220,14],[5220,22]],["lpm_rom"],["parameter"]],["NUM_WORDS",[[5224,4],[5224,82]],[[5224,14],[5224,23]],["lpm_rom"],["parameter"]],["inclock",[[5230,11],[5230,18]],[[5230,11],[5230,18]],["lpm_rom"],["port"]],["outclock",[[5231,11],[5231,19]],[[5231,11],[5231,19]],["lpm_rom"],["port"]],["memenab",[[5232,11],[5232,18]],[[5232,11],[5232,18]],["lpm_rom"],["port"]],["q",[[5235,11],[5235,28]],[[5235,27],[5235,28]],["lpm_rom"],["port"]],["mem_data",[[5238,4],[5238,49]],[[5238,25],[5238,33]],["lpm_rom"],["variable","reg"]],["address_reg",[[5239,4],[5239,38]],[[5239,27],[5239,38]],["lpm_rom"],["variable","reg"]],["tmp_q_reg",[[5240,4],[5240,34]],[[5240,25],[5240,34]],["lpm_rom"],["variable","reg"]],["rom_initf",[[5244,4],[5244,28]],[[5244,19],[5244,28]],["lpm_rom"],["variable","reg"]],["w_address",[[5248,4],[5248,36]],[[5248,27],[5248,36]],["lpm_rom"],["variable","wire"]],["w_read_data",[[5249,4],[5249,36]],[[5249,25],[5249,36]],["lpm_rom"],["variable","wire"]],["i_inclock",[[5250,4],[5250,18]],[[5250,9],[5250,18]],["lpm_rom"],["variable","wire"]],["i_outclock",[[5251,4],[5251,19]],[[5251,9],[5251,19]],["lpm_rom"],["variable","wire"]],["i_memenab",[[5252,4],[5252,18]],[[5252,9],[5252,18]],["lpm_rom"],["variable","wire"]],["i",[[5255,4],[5255,13]],[[5255,12],[5255,13]],["lpm_rom"],["variable","integer"]],["inclock",[[5258,4],[5258,16]],[[5258,9],[5258,16]],["lpm_rom"],["variable","tri0"]],["outclock",[[5259,4],[5259,17]],[[5259,9],[5259,17]],["lpm_rom"],["variable","tri0"]],["memenab",[[5260,4],[5260,16]],[[5260,9],[5260,16]],["lpm_rom"],["variable","tri1"]],["dev",[[5267,4],[5267,30]],[[5267,24],[5267,27]],["lpm_rom"],["instance","LPM_DEVICE_FAMILIES"]],["mem",[[5268,4],[5268,36]],[[5268,30],[5268,33]],["lpm_rom"],["instance","LPM_MEMORY_INITIALIZATION"]]],null,[[["ValidAddress",[[5272,4],[5272,26]],[[5272,13],[5272,25]],["lpm_rom"],["function"]],[]]]]],[["lpm_fifo",[[5422,0],[5431,28]],[[5422,7],[5422,15]],[],["module"]],[[["data",[[5442,11],[5442,31]],[[5442,27],[5442,31]],["lpm_fifo"],["port"]],["clock",[[5423,20],[5423,25]],[[5423,20],[5423,25]],["lpm_fifo"],["port","data"]],["wrreq",[[5424,20],[5424,25]],[[5424,20],[5424,25]],["lpm_fifo"],["port","clock"]],["rdreq",[[5425,20],[5425,25]],[[5425,20],[5425,25]],["lpm_fifo"],["port","wrreq"]],["aclr",[[5426,20],[5426,24]],[[5426,20],[5426,24]],["lpm_fifo"],["port","rdreq"]],["sclr",[[5427,20],[5427,24]],[[5427,20],[5427,24]],["lpm_fifo"],["port","aclr"]],["q",[[5428,20],[5428,21]],[[5428,20],[5428,21]],["lpm_fifo"],["port","sclr"]],["usedw",[[5429,20],[5429,25]],[[5429,20],[5429,25]],["lpm_fifo"],["port","q"]],["full",[[5430,20],[5430,24]],[[5430,20],[5430,24]],["lpm_fifo"],["port","usedw"]],["empty",[[5431,20],[5431,25]],[[5431,20],[5431,25]],["lpm_fifo"],["port","full"]],["lpm_width",[[5434,4],[5434,28]],[[5434,14],[5434,23]],["lpm_fifo"],["parameter"]],["lpm_widthu",[[5435,4],[5435,29]],[[5435,14],[5435,24]],["lpm_fifo"],["parameter"]],["lpm_numwords",[[5436,4],[5436,31]],[[5436,14],[5436,26]],["lpm_fifo"],["parameter"]],["lpm_showahead",[[5437,4],[5437,36]],[[5437,14],[5437,27]],["lpm_fifo"],["parameter"]],["lpm_type",[[5438,4],[5438,36]],[[5438,14],[5438,22]],["lpm_fifo"],["parameter"]],["lpm_hint",[[5439,4],[5439,28]],[[5439,14],[5439,22]],["lpm_fifo"],["parameter"]],["clock",[[5443,11],[5443,16]],[[5443,11],[5443,16]],["lpm_fifo"],["port"]],["wrreq",[[5444,11],[5444,16]],[[5444,11],[5444,16]],["lpm_fifo"],["port"]],["rdreq",[[5445,11],[5445,16]],[[5445,11],[5445,16]],["lpm_fifo"],["port"]],["aclr",[[5446,11],[5446,15]],[[5446,11],[5446,15]],["lpm_fifo"],["port"]],["sclr",[[5447,11],[5447,15]],[[5447,11],[5447,15]],["lpm_fifo"],["port"]],["q",[[5450,11],[5450,28]],[[5450,27],[5450,28]],["lpm_fifo"],["port"]],["usedw",[[5451,11],[5451,33]],[[5451,28],[5451,33]],["lpm_fifo"],["port"]],["full",[[5452,11],[5452,15]],[[5452,11],[5452,15]],["lpm_fifo"],["port"]],["empty",[[5453,11],[5453,16]],[[5453,11],[5453,16]],["lpm_fifo"],["port"]],["mem_data",[[5456,4],[5456,52]],[[5456,24],[5456,32]],["lpm_fifo"],["variable","reg"]],["tmp_data",[[5457,4],[5457,32]],[[5457,24],[5457,32]],["lpm_fifo"],["variable","reg"]],["count_id",[[5458,4],[5458,33]],[[5458,25],[5458,33]],["lpm_fifo"],["variable","reg"]],["read_id",[[5459,4],[5459,32]],[[5459,25],[5459,32]],["lpm_fifo"],["variable","reg"]],["write_id",[[5460,4],[5460,33]],[[5460,25],[5460,33]],["lpm_fifo"],["variable","reg"]],["write_flag",[[5461,4],[5461,18]],[[5461,8],[5461,18]],["lpm_fifo"],["variable","reg"]],["full_flag",[[5462,4],[5462,17]],[[5462,8],[5462,17]],["lpm_fifo"],["variable","reg"]],["empty_flag",[[5463,4],[5463,18]],[[5463,8],[5463,18]],["lpm_fifo"],["variable","reg"]],["tmp_q",[[5464,4],[5464,29]],[[5464,24],[5464,29]],["lpm_fifo"],["variable","reg"]],["overflow_checking",[[5466,4],[5466,33]],[[5466,16],[5466,33]],["lpm_fifo"],["variable","reg"]],["underflow_checking",[[5467,4],[5467,34]],[[5467,16],[5467,34]],["lpm_fifo"],["variable","reg"]],["allow_rwcycle_when_full",[[5468,4],[5468,40]],[[5468,17],[5468,40]],["lpm_fifo"],["variable","reg"]],["intended_device_family",[[5469,4],[5469,39]],[[5469,17],[5469,39]],["lpm_fifo"],["variable","reg"]],["valid_rreq",[[5472,4],[5472,19]],[[5472,9],[5472,19]],["lpm_fifo"],["variable","wire"]],["valid_wreq",[[5473,4],[5473,19]],[[5473,9],[5473,19]],["lpm_fifo"],["variable","wire"]],["aclr",[[5476,4],[5476,13]],[[5476,9],[5476,13]],["lpm_fifo"],["variable","tri0"]],["i",[[5479,4],[5479,13]],[[5479,12],[5479,13]],["lpm_fifo"],["variable","integer"]],["dev",[[5482,4],[5482,30]],[[5482,24],[5482,27]],["lpm_fifo"],["instance","LPM_DEVICE_FAMILIES"]],["eva",[[5483,4],[5483,29]],[[5483,24],[5483,27]],["lpm_fifo"],["instance","LPM_HINT_EVALUATION"]]]]],[["lpm_fifo_dc_dffpipe",[[5753,0],[5756,31]],[[5753,7],[5753,26]],[],["module"]],[[["d",[[5763,10],[5763,27]],[[5763,26],[5763,27]],["lpm_fifo_dc_dffpipe"],["port"]],["clock",[[5754,28],[5754,33]],[[5754,28],[5754,33]],["lpm_fifo_dc_dffpipe"],["port","d"]],["aclr",[[5755,28],[5755,32]],[[5755,28],[5755,32]],["lpm_fifo_dc_dffpipe"],["port","clock"]],["q",[[5756,28],[5756,29]],[[5756,28],[5756,29]],["lpm_fifo_dc_dffpipe"],["port","aclr"]],["lpm_delay",[[5759,4],[5759,28]],[[5759,14],[5759,23]],["lpm_fifo_dc_dffpipe"],["parameter"]],["lpm_width",[[5760,4],[5760,29]],[[5760,14],[5760,23]],["lpm_fifo_dc_dffpipe"],["parameter"]],["clock",[[5764,10],[5764,15]],[[5764,10],[5764,15]],["lpm_fifo_dc_dffpipe"],["port"]],["aclr",[[5765,10],[5765,14]],[[5765,10],[5765,14]],["lpm_fifo_dc_dffpipe"],["port"]],["q",[[5768,11],[5768,28]],[[5768,27],[5768,28]],["lpm_fifo_dc_dffpipe"],["port"]],["dffpipe",[[5771,4],[5771,45]],[[5771,24],[5771,31]],["lpm_fifo_dc_dffpipe"],["variable","reg"]],["q",[[5772,4],[5772,25]],[[5772,24],[5772,25]],["lpm_fifo_dc_dffpipe"],["variable","reg"]],["delay",[[5775,4],[5775,17]],[[5775,12],[5775,17]],["lpm_fifo_dc_dffpipe"],["variable","integer"]],["i",[[5776,4],[5776,13]],[[5776,12],[5776,13]],["lpm_fifo_dc_dffpipe"],["variable","integer"]]]]],[["lpm_fifo_dc_fefifo",[[5848,0],[5854,34]],[[5848,7],[5848,25]],[],["module"]],[[["usedw_in",[[5865,10],[5865,36]],[[5865,28],[5865,36]],["lpm_fifo_dc_fefifo"],["port"]],["wreq",[[5849,28],[5849,32]],[[5849,28],[5849,32]],["lpm_fifo_dc_fefifo"],["port","usedw_in"]],["rreq",[[5850,28],[5850,32]],[[5850,28],[5850,32]],["lpm_fifo_dc_fefifo"],["port","wreq"]],["clock",[[5851,28],[5851,33]],[[5851,28],[5851,33]],["lpm_fifo_dc_fefifo"],["port","rreq"]],["aclr",[[5852,28],[5852,32]],[[5852,28],[5852,32]],["lpm_fifo_dc_fefifo"],["port","clock"]],["empty",[[5853,28],[5853,33]],[[5853,28],[5853,33]],["lpm_fifo_dc_fefifo"],["port","aclr"]],["full",[[5854,28],[5854,32]],[[5854,28],[5854,32]],["lpm_fifo_dc_fefifo"],["port","empty"]],["lpm_widthad",[[5857,4],[5857,30]],[[5857,14],[5857,25]],["lpm_fifo_dc_fefifo"],["parameter"]],["lpm_numwords",[[5858,4],[5858,31]],[[5858,14],[5858,26]],["lpm_fifo_dc_fefifo"],["parameter"]],["underflow_checking",[[5859,4],[5859,40]],[[5859,14],[5859,32]],["lpm_fifo_dc_fefifo"],["parameter"]],["overflow_checking",[[5860,4],[5860,39]],[[5860,14],[5860,31]],["lpm_fifo_dc_fefifo"],["parameter"]],["lpm_mode",[[5861,4],[5861,32]],[[5861,14],[5861,22]],["lpm_fifo_dc_fefifo"],["parameter"]],["lpm_hint",[[5862,4],[5862,28]],[[5862,14],[5862,22]],["lpm_fifo_dc_fefifo"],["parameter"]],["wreq",[[5866,10],[5866,14]],[[5866,10],[5866,14]],["lpm_fifo_dc_fefifo"],["port"]],["rreq",[[5867,10],[5867,14]],[[5867,10],[5867,14]],["lpm_fifo_dc_fefifo"],["port"]],["clock",[[5868,10],[5868,15]],[[5868,10],[5868,15]],["lpm_fifo_dc_fefifo"],["port"]],["aclr",[[5869,10],[5869,14]],[[5869,10],[5869,14]],["lpm_fifo_dc_fefifo"],["port"]],["empty",[[5872,11],[5872,16]],[[5872,11],[5872,16]],["lpm_fifo_dc_fefifo"],["port"]],["full",[[5873,11],[5873,15]],[[5873,11],[5873,15]],["lpm_fifo_dc_fefifo"],["port"]],["sm_empty",[[5876,4],[5876,22]],[[5876,14],[5876,22]],["lpm_fifo_dc_fefifo"],["variable","reg"]],["lrreq",[[5877,4],[5877,13]],[[5877,8],[5877,13]],["lpm_fifo_dc_fefifo"],["variable","reg"]],["i_empty",[[5878,4],[5878,15]],[[5878,8],[5878,15]],["lpm_fifo_dc_fefifo"],["variable","reg"]],["i_full",[[5879,4],[5879,14]],[[5879,8],[5879,14]],["lpm_fifo_dc_fefifo"],["variable","reg"]],["i_overflow_checking",[[5880,4],[5880,35]],[[5880,16],[5880,35]],["lpm_fifo_dc_fefifo"],["variable","reg"]],["i_underflow_checking",[[5881,4],[5881,36]],[[5881,16],[5881,36]],["lpm_fifo_dc_fefifo"],["variable","reg"]],["almostfull",[[5884,4],[5884,22]],[[5884,12],[5884,22]],["lpm_fifo_dc_fefifo"],["variable","integer"]],["eva",[[5887,4],[5887,29]],[[5887,24],[5887,27]],["lpm_fifo_dc_fefifo"],["instance","LPM_HINT_EVALUATION"]]]]],[["lpm_fifo_dc_async",[[6056,0],[6068,31]],[[6056,7],[6056,24]],[],["module"]],[[["data",[[6084,10],[6084,30]],[[6084,26],[6084,30]],["lpm_fifo_dc_async"],["port"]],["rdclk",[[6057,28],[6057,33]],[[6057,28],[6057,33]],["lpm_fifo_dc_async"],["port","data"]],["wrclk",[[6058,28],[6058,33]],[[6058,28],[6058,33]],["lpm_fifo_dc_async"],["port","rdclk"]],["aclr",[[6059,28],[6059,32]],[[6059,28],[6059,32]],["lpm_fifo_dc_async"],["port","wrclk"]],["rdreq",[[6060,28],[6060,33]],[[6060,28],[6060,33]],["lpm_fifo_dc_async"],["port","aclr"]],["wrreq",[[6061,28],[6061,33]],[[6061,28],[6061,33]],["lpm_fifo_dc_async"],["port","rdreq"]],["rdfull",[[6062,28],[6062,34]],[[6062,28],[6062,34]],["lpm_fifo_dc_async"],["port","wrreq"]],["wrfull",[[6063,28],[6063,34]],[[6063,28],[6063,34]],["lpm_fifo_dc_async"],["port","rdfull"]],["rdempty",[[6064,28],[6064,35]],[[6064,28],[6064,35]],["lpm_fifo_dc_async"],["port","wrfull"]],["wrempty",[[6065,28],[6065,35]],[[6065,28],[6065,35]],["lpm_fifo_dc_async"],["port","rdempty"]],["rdusedw",[[6066,28],[6066,35]],[[6066,28],[6066,35]],["lpm_fifo_dc_async"],["port","wrempty"]],["wrusedw",[[6067,28],[6067,35]],[[6067,28],[6067,35]],["lpm_fifo_dc_async"],["port","rdusedw"]],["q",[[6068,28],[6068,29]],[[6068,28],[6068,29]],["lpm_fifo_dc_async"],["port","wrusedw"]],["lpm_width",[[6071,4],[6071,28]],[[6071,14],[6071,23]],["lpm_fifo_dc_async"],["parameter"]],["lpm_widthu",[[6072,4],[6072,29]],[[6072,14],[6072,24]],["lpm_fifo_dc_async"],["parameter"]],["lpm_numwords",[[6073,4],[6073,31]],[[6073,14],[6073,26]],["lpm_fifo_dc_async"],["parameter"]],["delay_rdusedw",[[6074,4],[6074,32]],[[6074,14],[6074,27]],["lpm_fifo_dc_async"],["parameter"]],["delay_wrusedw",[[6075,4],[6075,32]],[[6075,14],[6075,27]],["lpm_fifo_dc_async"],["parameter"]],["rdsync_delaypipe",[[6076,4],[6076,35]],[[6076,14],[6076,30]],["lpm_fifo_dc_async"],["parameter"]],["wrsync_delaypipe",[[6077,4],[6077,35]],[[6077,14],[6077,30]],["lpm_fifo_dc_async"],["parameter"]],["lpm_showahead",[[6078,4],[6078,36]],[[6078,14],[6078,27]],["lpm_fifo_dc_async"],["parameter"]],["underflow_checking",[[6079,4],[6079,40]],[[6079,14],[6079,32]],["lpm_fifo_dc_async"],["parameter"]],["overflow_checking",[[6080,4],[6080,39]],[[6080,14],[6080,31]],["lpm_fifo_dc_async"],["parameter"]],["lpm_hint",[[6081,4],[6081,58]],[[6081,14],[6081,22]],["lpm_fifo_dc_async"],["parameter"]],["rdclk",[[6085,10],[6085,15]],[[6085,10],[6085,15]],["lpm_fifo_dc_async"],["port"]],["wrclk",[[6086,10],[6086,15]],[[6086,10],[6086,15]],["lpm_fifo_dc_async"],["port"]],["aclr",[[6087,10],[6087,14]],[[6087,10],[6087,14]],["lpm_fifo_dc_async"],["port"]],["wrreq",[[6088,10],[6088,15]],[[6088,10],[6088,15]],["lpm_fifo_dc_async"],["port"]],["rdreq",[[6089,10],[6089,15]],[[6089,10],[6089,15]],["lpm_fifo_dc_async"],["port"]],["rdfull",[[6092,11],[6092,17]],[[6092,11],[6092,17]],["lpm_fifo_dc_async"],["port"]],["wrfull",[[6093,11],[6093,17]],[[6093,11],[6093,17]],["lpm_fifo_dc_async"],["port"]],["rdempty",[[6094,11],[6094,18]],[[6094,11],[6094,18]],["lpm_fifo_dc_async"],["port"]],["wrempty",[[6095,11],[6095,18]],[[6095,11],[6095,18]],["lpm_fifo_dc_async"],["port"]],["rdusedw",[[6096,11],[6096,35]],[[6096,28],[6096,35]],["lpm_fifo_dc_async"],["port"]],["wrusedw",[[6097,11],[6097,35]],[[6097,28],[6097,35]],["lpm_fifo_dc_async"],["port"]],["q",[[6098,11],[6098,28]],[[6098,27],[6098,28]],["lpm_fifo_dc_async"],["port"]],["mem_data",[[6101,4],[6101,54]],[[6101,24],[6101,32]],["lpm_fifo_dc_async"],["variable","reg"]],["i_data_tmp",[[6102,4],[6102,34]],[[6102,24],[6102,34]],["lpm_fifo_dc_async"],["variable","reg"]],["i_rdptr",[[6103,4],[6103,32]],[[6103,25],[6103,32]],["lpm_fifo_dc_async"],["variable","reg"]],["i_wrptr",[[6104,4],[6104,32]],[[6104,25],[6104,32]],["lpm_fifo_dc_async"],["variable","reg"]],["i_wrptr_tmp",[[6105,4],[6105,36]],[[6105,25],[6105,36]],["lpm_fifo_dc_async"],["variable","reg"]],["i_rdenclock",[[6106,4],[6106,19]],[[6106,8],[6106,19]],["lpm_fifo_dc_async"],["variable","reg"]],["i_wren_tmp",[[6107,4],[6107,18]],[[6107,8],[6107,18]],["lpm_fifo_dc_async"],["variable","reg"]],["i_wr_udwn",[[6108,4],[6108,34]],[[6108,25],[6108,34]],["lpm_fifo_dc_async"],["variable","reg"]],["i_rd_udwn",[[6109,4],[6109,34]],[[6109,25],[6109,34]],["lpm_fifo_dc_async"],["variable","reg"]],["i_showahead_flag",[[6110,4],[6110,24]],[[6110,8],[6110,24]],["lpm_fifo_dc_async"],["variable","reg"]],["i_showahead_flag1",[[6111,4],[6111,25]],[[6111,8],[6111,25]],["lpm_fifo_dc_async"],["variable","reg"]],["i_rdusedw",[[6112,4],[6112,32]],[[6112,23],[6112,32]],["lpm_fifo_dc_async"],["variable","reg"]],["i_wrusedw",[[6113,4],[6113,34]],[[6113,25],[6113,34]],["lpm_fifo_dc_async"],["variable","reg"]],["i_q_tmp",[[6114,4],[6114,31]],[[6114,24],[6114,31]],["lpm_fifo_dc_async"],["variable","reg"]],["i_overflow_checking",[[6116,4],[6116,35]],[[6116,16],[6116,35]],["lpm_fifo_dc_async"],["variable","reg"]],["i_underflow_checking",[[6117,4],[6117,36]],[[6117,16],[6117,36]],["lpm_fifo_dc_async"],["variable","reg"]],["use_eab",[[6118,4],[6118,24]],[[6118,17],[6118,24]],["lpm_fifo_dc_async"],["variable","reg"]],["intended_device_family",[[6119,4],[6119,39]],[[6119,17],[6119,39]],["lpm_fifo_dc_async"],["variable","reg"]],["w_rden",[[6122,4],[6122,15]],[[6122,9],[6122,15]],["lpm_fifo_dc_async"],["variable","wire"]],["w_wren",[[6123,4],[6123,15]],[[6123,9],[6123,15]],["lpm_fifo_dc_async"],["variable","wire"]],["w_rdempty",[[6124,4],[6124,18]],[[6124,9],[6124,18]],["lpm_fifo_dc_async"],["variable","wire"]],["w_wrempty",[[6125,4],[6125,18]],[[6125,9],[6125,18]],["lpm_fifo_dc_async"],["variable","wire"]],["w_rdfull",[[6126,4],[6126,17]],[[6126,9],[6126,17]],["lpm_fifo_dc_async"],["variable","wire"]],["w_wrfull",[[6127,4],[6127,17]],[[6127,9],[6127,17]],["lpm_fifo_dc_async"],["variable","wire"]],["w_rdptrrg",[[6128,4],[6128,35]],[[6128,26],[6128,35]],["lpm_fifo_dc_async"],["variable","wire"]],["w_wrdelaycycle",[[6129,4],[6129,40]],[[6129,26],[6129,40]],["lpm_fifo_dc_async"],["variable","wire"]],["w_ws_nbrp",[[6130,4],[6130,35]],[[6130,26],[6130,35]],["lpm_fifo_dc_async"],["variable","wire"]],["w_rs_nbwp",[[6131,4],[6131,35]],[[6131,26],[6131,35]],["lpm_fifo_dc_async"],["variable","wire"]],["w_ws_dbrp",[[6132,4],[6132,35]],[[6132,26],[6132,35]],["lpm_fifo_dc_async"],["variable","wire"]],["w_rs_dbwp",[[6133,4],[6133,35]],[[6133,26],[6133,35]],["lpm_fifo_dc_async"],["variable","wire"]],["w_rd_dbuw",[[6134,4],[6134,35]],[[6134,26],[6134,35]],["lpm_fifo_dc_async"],["variable","wire"]],["w_wr_dbuw",[[6135,4],[6135,35]],[[6135,26],[6135,35]],["lpm_fifo_dc_async"],["variable","wire"]],["w_rdusedw",[[6136,4],[6136,35]],[[6136,26],[6136,35]],["lpm_fifo_dc_async"],["variable","wire"]],["w_wrusedw",[[6137,4],[6137,35]],[[6137,26],[6137,35]],["lpm_fifo_dc_async"],["variable","wire"]],["aclr",[[6140,4],[6140,13]],[[6140,9],[6140,13]],["lpm_fifo_dc_async"],["variable","tri0"]],["i",[[6143,4],[6143,13]],[[6143,12],[6143,13]],["lpm_fifo_dc_async"],["variable","integer"]],["dev",[[6146,4],[6146,30]],[[6146,24],[6146,27]],["lpm_fifo_dc_async"],["instance","LPM_DEVICE_FAMILIES"]],["eva",[[6147,4],[6147,29]],[[6147,24],[6147,27]],["lpm_fifo_dc_async"],["instance","LPM_HINT_EVALUATION"]],["DP_RDPTR_D",[[6234,4],[6238,23]],[[6234,24],[6234,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["DP_WRPTR_D",[[6239,4],[6243,28]],[[6239,24],[6239,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["DP_WS_NBRP",[[6250,4],[6254,23]],[[6250,24],[6250,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["DP_RS_NBWP",[[6255,4],[6259,23]],[[6255,24],[6255,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["DP_WS_DBRP",[[6260,4],[6264,23]],[[6260,24],[6260,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["DP_RS_DBWP",[[6265,4],[6269,23]],[[6265,24],[6265,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["DP_WRUSEDW",[[6280,4],[6284,23]],[[6280,24],[6280,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["DP_RDUSEDW",[[6285,4],[6289,23]],[[6285,24],[6285,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["DP_WR_DBUW",[[6290,4],[6294,23]],[[6290,24],[6290,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["DP_RD_DBUW",[[6295,4],[6299,23]],[[6295,24],[6295,34]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_dffpipe"]],["WR_FE",[[6311,4],[6318,25]],[[6311,23],[6311,28]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_fefifo"]],["RD_FE",[[6319,4],[6326,25]],[[6319,23],[6319,28]],["lpm_fifo_dc_async"],["instance","lpm_fifo_dc_fefifo"]]]]],[["lpm_fifo_dc",[[6493,0],[6505,23]],[[6493,7],[6493,18]],[],["module"]],[[["data",[[6524,10],[6524,30]],[[6524,26],[6524,30]],["lpm_fifo_dc"],["port"]],["rdclock",[[6494,20],[6494,27]],[[6494,20],[6494,27]],["lpm_fifo_dc"],["port","data"]],["wrclock",[[6495,20],[6495,27]],[[6495,20],[6495,27]],["lpm_fifo_dc"],["port","rdclock"]],["aclr",[[6496,20],[6496,24]],[[6496,20],[6496,24]],["lpm_fifo_dc"],["port","wrclock"]],["rdreq",[[6497,20],[6497,25]],[[6497,20],[6497,25]],["lpm_fifo_dc"],["port","aclr"]],["wrreq",[[6498,20],[6498,25]],[[6498,20],[6498,25]],["lpm_fifo_dc"],["port","rdreq"]],["rdfull",[[6499,20],[6499,26]],[[6499,20],[6499,26]],["lpm_fifo_dc"],["port","wrreq"]],["wrfull",[[6500,20],[6500,26]],[[6500,20],[6500,26]],["lpm_fifo_dc"],["port","rdfull"]],["rdempty",[[6501,20],[6501,27]],[[6501,20],[6501,27]],["lpm_fifo_dc"],["port","wrfull"]],["wrempty",[[6502,20],[6502,27]],[[6502,20],[6502,27]],["lpm_fifo_dc"],["port","rdempty"]],["rdusedw",[[6503,20],[6503,27]],[[6503,20],[6503,27]],["lpm_fifo_dc"],["port","wrempty"]],["wrusedw",[[6504,20],[6504,27]],[[6504,20],[6504,27]],["lpm_fifo_dc"],["port","rdusedw"]],["q",[[6505,20],[6505,21]],[[6505,20],[6505,21]],["lpm_fifo_dc"],["port","wrusedw"]],["lpm_width",[[6508,4],[6508,28]],[[6508,14],[6508,23]],["lpm_fifo_dc"],["parameter"]],["lpm_widthu",[[6509,4],[6509,29]],[[6509,14],[6509,24]],["lpm_fifo_dc"],["parameter"]],["lpm_numwords",[[6510,4],[6510,31]],[[6510,14],[6510,26]],["lpm_fifo_dc"],["parameter"]],["lpm_showahead",[[6511,4],[6511,36]],[[6511,14],[6511,27]],["lpm_fifo_dc"],["parameter"]],["underflow_checking",[[6512,4],[6512,40]],[[6512,14],[6512,32]],["lpm_fifo_dc"],["parameter"]],["overflow_checking",[[6513,4],[6513,39]],[[6513,14],[6513,31]],["lpm_fifo_dc"],["parameter"]],["lpm_hint",[[6514,4],[6514,28]],[[6514,14],[6514,22]],["lpm_fifo_dc"],["parameter"]],["lpm_type",[[6515,4],[6515,39]],[[6515,14],[6515,22]],["lpm_fifo_dc"],["parameter"]],["delay_rdusedw",[[6518,4],[6518,32]],[[6518,14],[6518,27]],["lpm_fifo_dc"],["parameter"]],["delay_wrusedw",[[6519,4],[6519,32]],[[6519,14],[6519,27]],["lpm_fifo_dc"],["parameter"]],["rdsync_delaypipe",[[6520,4],[6520,35]],[[6520,14],[6520,30]],["lpm_fifo_dc"],["parameter"]],["wrsync_delaypipe",[[6521,4],[6521,35]],[[6521,14],[6521,30]],["lpm_fifo_dc"],["parameter"]],["rdclock",[[6525,10],[6525,17]],[[6525,10],[6525,17]],["lpm_fifo_dc"],["port"]],["wrclock",[[6526,10],[6526,17]],[[6526,10],[6526,17]],["lpm_fifo_dc"],["port"]],["aclr",[[6527,10],[6527,14]],[[6527,10],[6527,14]],["lpm_fifo_dc"],["port"]],["rdreq",[[6528,10],[6528,15]],[[6528,10],[6528,15]],["lpm_fifo_dc"],["port"]],["wrreq",[[6529,10],[6529,15]],[[6529,10],[6529,15]],["lpm_fifo_dc"],["port"]],["rdfull",[[6532,11],[6532,17]],[[6532,11],[6532,17]],["lpm_fifo_dc"],["port"]],["wrfull",[[6533,11],[6533,17]],[[6533,11],[6533,17]],["lpm_fifo_dc"],["port"]],["rdempty",[[6534,11],[6534,18]],[[6534,11],[6534,18]],["lpm_fifo_dc"],["port"]],["wrempty",[[6535,11],[6535,18]],[[6535,11],[6535,18]],["lpm_fifo_dc"],["port"]],["rdusedw",[[6536,11],[6536,35]],[[6536,28],[6536,35]],["lpm_fifo_dc"],["port"]],["wrusedw",[[6537,11],[6537,35]],[[6537,28],[6537,35]],["lpm_fifo_dc"],["port"]],["q",[[6538,11],[6538,28]],[[6538,27],[6538,28]],["lpm_fifo_dc"],["port"]],["w_rdfull_s",[[6541,4],[6541,19]],[[6541,9],[6541,19]],["lpm_fifo_dc"],["variable","wire"]],["w_wrfull_s",[[6542,4],[6542,19]],[[6542,9],[6542,19]],["lpm_fifo_dc"],["variable","wire"]],["w_rdempty_s",[[6543,4],[6543,20]],[[6543,9],[6543,20]],["lpm_fifo_dc"],["variable","wire"]],["w_wrempty_s",[[6544,4],[6544,20]],[[6544,9],[6544,20]],["lpm_fifo_dc"],["variable","wire"]],["w_rdfull_a",[[6545,4],[6545,19]],[[6545,9],[6545,19]],["lpm_fifo_dc"],["variable","wire"]],["w_wrfull_a",[[6546,4],[6546,19]],[[6546,9],[6546,19]],["lpm_fifo_dc"],["variable","wire"]],["w_rdempty_a",[[6547,4],[6547,20]],[[6547,9],[6547,20]],["lpm_fifo_dc"],["variable","wire"]],["w_wrempty_a",[[6548,4],[6548,20]],[[6548,9],[6548,20]],["lpm_fifo_dc"],["variable","wire"]],["w_rdusedw_s",[[6549,4],[6549,37]],[[6549,26],[6549,37]],["lpm_fifo_dc"],["variable","wire"]],["w_wrusedw_s",[[6550,4],[6550,37]],[[6550,26],[6550,37]],["lpm_fifo_dc"],["variable","wire"]],["w_rdusedw_a",[[6551,4],[6551,37]],[[6551,26],[6551,37]],["lpm_fifo_dc"],["variable","wire"]],["w_wrusedw_a",[[6552,4],[6552,37]],[[6552,26],[6552,37]],["lpm_fifo_dc"],["variable","wire"]],["w_q_s",[[6553,4],[6553,30]],[[6553,25],[6553,30]],["lpm_fifo_dc"],["variable","wire"]],["w_q_a",[[6554,4],[6554,30]],[[6554,25],[6554,30]],["lpm_fifo_dc"],["variable","wire"]],["i_aclr",[[6555,4],[6555,15]],[[6555,9],[6555,15]],["lpm_fifo_dc"],["variable","wire"]],["aclr",[[6558,4],[6558,13]],[[6558,9],[6558,13]],["lpm_fifo_dc"],["variable","tri0"]],["ASYNC",[[6562,4],[6575,20]],[[6562,22],[6562,27]],["lpm_fifo_dc"],["instance","lpm_fifo_dc_async"]]]]],[["lpm_inpad",[[6616,0],[6619,2]],[[6616,7],[6616,16]],[],["module"]],[[["pad",[[6627,11],[6627,30]],[[6627,27],[6627,30]],["lpm_inpad"],["port"]],["result",[[6618,4],[6618,10]],[[6618,4],[6618,10]],["lpm_inpad"],["port","pad"]],["lpm_width",[[6622,4],[6622,28]],[[6622,14],[6622,23]],["lpm_inpad"],["parameter"]],["lpm_type",[[6623,4],[6623,37]],[[6623,14],[6623,22]],["lpm_inpad"],["parameter"]],["lpm_hint",[[6624,4],[6624,34]],[[6624,14],[6624,22]],["lpm_inpad"],["parameter"]],["result",[[6630,11],[6630,33]],[[6630,27],[6630,33]],["lpm_inpad"],["port"]],["result",[[6633,4],[6633,33]],[[6633,27],[6633,33]],["lpm_inpad"],["variable","reg"]]]]],[["lpm_outpad",[[6672,0],[6675,2]],[[6672,7],[6672,17]],[],["module"]],[[["data",[[6683,11],[6683,31]],[[6683,27],[6683,31]],["lpm_outpad"],["port"]],["pad",[[6674,4],[6674,7]],[[6674,4],[6674,7]],["lpm_outpad"],["port","data"]],["lpm_width",[[6678,4],[6678,28]],[[6678,14],[6678,23]],["lpm_outpad"],["parameter"]],["lpm_type",[[6679,4],[6679,38]],[[6679,14],[6679,22]],["lpm_outpad"],["parameter"]],["lpm_hint",[[6680,4],[6680,34]],[[6680,14],[6680,22]],["lpm_outpad"],["parameter"]],["pad",[[6686,11],[6686,30]],[[6686,27],[6686,30]],["lpm_outpad"],["port"]],["pad",[[6689,4],[6689,30]],[[6689,27],[6689,30]],["lpm_outpad"],["variable","reg"]]]]],[["lpm_bipad",[[6728,0],[6733,2]],[[6728,7],[6728,16]],[],["module"]],[[["data",[[6741,11],[6741,31]],[[6741,27],[6741,31]],["lpm_bipad"],["port"]],["enable",[[6730,4],[6730,10]],[[6730,4],[6730,10]],["lpm_bipad"],["port","data"]],["result",[[6731,4],[6731,10]],[[6731,4],[6731,10]],["lpm_bipad"],["port","enable"]],["pad",[[6732,4],[6732,7]],[[6732,4],[6732,7]],["lpm_bipad"],["port","result"]],["lpm_width",[[6736,4],[6736,28]],[[6736,14],[6736,23]],["lpm_bipad"],["parameter"]],["lpm_type",[[6737,4],[6737,37]],[[6737,14],[6737,22]],["lpm_bipad"],["parameter"]],["lpm_hint",[[6738,4],[6738,34]],[[6738,14],[6738,22]],["lpm_bipad"],["parameter"]],["enable",[[6742,11],[6742,17]],[[6742,11],[6742,17]],["lpm_bipad"],["port"]],["result",[[6745,11],[6745,33]],[[6745,27],[6745,33]],["lpm_bipad"],["port"]],["pad",[[6748,11],[6748,30]],[[6748,27],[6748,30]],["lpm_bipad"],["port"]],["result",[[6751,4],[6751,33]],[[6751,27],[6751,33]],["lpm_bipad"],["variable","reg"]]]]]],null,null,null,[["LPM_TRUE",[[58,0],[59,0]],[[58,8],[58,16]],["source.systemverilog"],["macro"]],["LPM_FALSE",[[59,0],[60,0]],[[59,8],[59,17]],["source.systemverilog"],["macro"]],["LPM_NULL",[[60,0],[61,0]],[[60,8],[60,16]],["source.systemverilog"],["macro"]],["LPM_EOF",[[61,0],[62,0]],[[61,8],[61,15]],["source.systemverilog"],["macro"]],["LPM_MAX_NAME_SZ",[[62,0],[63,0]],[[62,8],[62,23]],["source.systemverilog"],["macro"]],["LPM_MAX_WIDTH",[[63,0],[64,0]],[[63,8],[63,21]],["source.systemverilog"],["macro"]],["LPM_COLON",[[64,0],[65,0]],[[64,8],[64,17]],["source.systemverilog"],["macro"]],["LPM_DOT",[[65,0],[66,0]],[[65,8],[65,15]],["source.systemverilog"],["macro"]],["LPM_NEWLINE",[[66,0],[67,0]],[[66,8],[66,19]],["source.systemverilog"],["macro"]],["LPM_CARRIAGE_RETURN",[[67,0],[68,0]],[[67,8],[67,27]],["source.systemverilog"],["macro"]],["LPM_SPACE",[[68,0],[69,0]],[[68,8],[68,17]],["source.systemverilog"],["macro"]],["LPM_TAB",[[69,0],[70,0]],[[69,8],[69,15]],["source.systemverilog"],["macro"]],["LPM_OPEN_BRACKET",[[70,0],[71,0]],[[70,8],[70,24]],["source.systemverilog"],["macro"]],["LPM_CLOSE_BRACKET",[[71,0],[72,0]],[[71,8],[71,25]],["source.systemverilog"],["macro"]],["LPM_OFFSET",[[72,0],[73,0]],[[72,8],[72,18]],["source.systemverilog"],["macro"]],["LPM_H10",[[73,0],[74,0]],[[73,8],[73,15]],["source.systemverilog"],["macro"]],["LPM_H10000",[[74,0],[75,0]],[[74,8],[74,18]],["source.systemverilog"],["macro"]],["LPM_AWORD",[[75,0],[76,0]],[[75,8],[75,17]],["source.systemverilog"],["macro"]],["LPM_MASK15",[[76,0],[77,0]],[[76,8],[76,18]],["source.systemverilog"],["macro"]],["LPM_EXT_STR",[[77,0],[78,0]],[[77,8],[77,19]],["source.systemverilog"],["macro"]],["LPM_PERCENT",[[78,0],[79,0]],[[78,8],[78,19]],["source.systemverilog"],["macro"]],["LPM_MINUS",[[79,0],[80,0]],[[79,8],[79,17]],["source.systemverilog"],["macro"]],["LPM_SEMICOLON",[[80,0],[81,0]],[[80,8],[80,21]],["source.systemverilog"],["macro"]],["LPM_EQUAL",[[81,0],[83,0]],[[81,8],[81,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alw_combdly.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["a",[[14,3],[14,15]],[[14,14],[14,15]],["t"],["variable","reg"]],["b",[[14,3],[14,18]],[[14,17],[14,18]],["t"],["variable","a"]],["c",[[14,3],[14,21]],[[14,20],[14,21]],["t"],["variable","b"]],["d",[[14,3],[14,24]],[[14,23],[14,24]],["t"],["variable","c"]],["e",[[14,3],[14,27]],[[14,26],[14,27]],["t"],["variable","d"]],["f",[[14,3],[14,30]],[[14,29],[14,30]],["t"],["variable","e"]],["g",[[14,3],[14,33]],[[14,32],[14,33]],["t"],["variable","f"]],["h",[[14,3],[14,36]],[[14,35],[14,36]],["t"],["variable","g"]],["CONSTANT",[[29,3],[29,26]],[[29,13],[29,21]],["t"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alw_dly.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["posedge_wr_clocks",[[14,3],[14,24]],[[14,7],[14,24]],["t"],["variable","reg"]],["prev_wr_clocks",[[15,3],[15,21]],[[15,7],[15,21]],["t"],["variable","reg"]],["m_din",[[16,3],[16,19]],[[16,14],[16,19]],["t"],["variable","reg"]],["m_dout",[[17,3],[17,20]],[[17,14],[17,20]],["t"],["variable","reg"]],["comb_pos_1",[[23,3],[23,17]],[[23,7],[23,17]],["t"],["variable","reg"]],["comb_prev_1",[[24,3],[24,18]],[[24,7],[24,18]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alw_nosplit.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["m_din",[[14,3],[14,19]],[[14,14],[14,19]],["t"],["variable","reg"]],["b_split_1",[[19,3],[19,23]],[[19,14],[19,23]],["t"],["variable","reg"]],["b_split_2",[[19,3],[19,34]],[[19,25],[19,34]],["t"],["variable","b_split_1"]],["c_split_1",[[25,3],[25,23]],[[25,14],[25,23]],["t"],["variable","reg"]],["c_split_2",[[25,3],[25,34]],[[25,25],[25,34]],["t"],["variable","c_split_1"]],["e_split_1",[[37,3],[37,23]],[[37,14],[37,23]],["t"],["variable","reg"]],["e_split_2",[[37,3],[37,34]],[[37,25],[37,34]],["t"],["variable","e_split_1"]],["f_split_1",[[43,3],[43,23]],[[43,14],[43,23]],["t"],["variable","reg"]],["f_split_2",[[43,3],[43,34]],[[43,25],[43,34]],["t"],["variable","f_split_1"]],["l_split_1",[[49,3],[49,23]],[[49,14],[49,23]],["t"],["variable","reg"]],["l_split_2",[[49,3],[49,34]],[[49,25],[49,34]],["t"],["variable","l_split_1"]],["z_split_1",[[55,3],[55,23]],[[55,14],[55,23]],["t"],["variable","reg"]],["z_split_2",[[55,3],[55,34]],[[55,25],[55,34]],["t"],["variable","z_split_1"]],["h_split_1",[[65,3],[65,23]],[[65,14],[65,23]],["t"],["variable","reg"]],["h_split_2",[[66,3],[66,23]],[[66,14],[66,23]],["t"],["variable","reg"]],["h_foo",[[67,3],[67,19]],[[67,14],[67,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alw_reorder.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["m_din",[[14,3],[14,19]],[[14,14],[14,19]],["t"],["variable","reg"]],["v1",[[16,3],[16,16]],[[16,14],[16,16]],["t"],["variable","reg"]],["v2",[[17,3],[17,16]],[[17,14],[17,16]],["t"],["variable","reg"]],["v3",[[18,3],[18,16]],[[18,14],[18,16]],["t"],["variable","reg"]],["nosplit",[[19,3],[19,21]],[[19,14],[19,21]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alw_split_cond.v",[[[[["t",[[7,0],[12,5]],[[7,7],[7,8]],[],["module"]],[[["two",[[9,3],[9,6]],[[9,3],[9,6]],["t"],["port"]],["clk",[[11,3],[11,6]],[[11,3],[11,6]],["t"],["port","two"]],["aresetn",[[11,8],[11,15]],[[11,8],[11,15]],["t"],["port","clk"]],["ten",[[11,17],[11,20]],[[11,17],[11,20]],["t"],["port","aresetn"]],["clk",[[14,9],[14,17]],[[14,14],[14,17]],["t"],["port","wire"]],["aresetn",[[15,9],[15,21]],[[15,14],[15,21]],["t"],["port","wire"]],["ten",[[17,9],[17,22]],[[17,19],[17,22]],["t"],["port","reg"]],["two",[[18,10],[18,23]],[[18,20],[18,23]],["t"],["port","reg"]]],null,[[["func",[[24,3],[30,22]],[[24,18],[24,22]],["t"],["function"]],[[["p0_x",[[26,6],[26,22]],[[26,18],[26,22]],["t","func"],["port","input"]],["p0_y",[[27,6],[27,22]],[[27,18],[27,22]],["t","func"],["port","input"]],["p1_x",[[28,6],[28,22]],[[28,18],[28,22]],["t","func"],["port","input"]],["p1_y",[[29,6],[29,22]],[[29,18],[29,22]],["t","func"],["port","input"]],["sel",[[30,6],[30,21]],[[30,18],[30,21]],["t","func"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alw_split_rst.v",[[[[["t",[[7,0],[10,5]],[[7,7],[7,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,23]],[[13,16],[13,19]],["t"],["variable","integer"]],["crc",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["sum",[[15,3],[15,19]],[[15,16],[15,19]],["t"],["variable","reg"]],["in",[[18,3],[18,29]],[[18,16],[18,18]],["t"],["variable","wire"]],["clken",[[19,3],[19,30]],[[19,16],[19,21]],["t"],["variable","wire"]],["rstn",[[20,3],[20,52]],[[20,16],[20,20]],["t"],["variable","wire"]],["ff_out",[[24,3],[24,30]],[[24,24],[24,30]],["t"],["variable","wire"]],["fg_out",[[25,3],[25,30]],[[25,24],[25,30]],["t"],["variable","wire"]],["fh_out",[[26,3],[26,30]],[[26,24],[26,30]],["t"],["variable","wire"]],["test",[[29,3],[38,50]],[[29,8],[29,12]],["t"],["instance","Test"]],["result",[[41,3],[41,55]],[[41,15],[41,21]],["t"],["variable","wire"]]]]],[["Test",[[75,0],[81,5]],[[75,7],[75,11]],[],["module"]],[[["ff_out",[[78,3],[78,9]],[[78,3],[78,9]],["Test"],["port"]],["fg_out",[[78,11],[78,17]],[[78,11],[78,17]],["Test"],["port","ff_out"]],["fh_out",[[78,19],[78,25]],[[78,19],[78,25]],["Test"],["port","fg_out"]],["clk",[[80,3],[80,6]],[[80,3],[80,6]],["Test"],["port","fh_out"]],["clken",[[80,8],[80,13]],[[80,8],[80,13]],["Test"],["port","clk"]],["rstn",[[80,15],[80,19]],[[80,15],[80,19]],["Test"],["port","clken"]],["in",[[80,21],[80,23]],[[80,21],[80,23]],["Test"],["port","rstn"]],["clk",[[83,9],[83,12]],[[83,9],[83,12]],["Test"],["port"]],["clken",[[84,9],[84,14]],[[84,9],[84,14]],["Test"],["port"]],["rstn",[[85,9],[85,13]],[[85,9],[85,13]],["Test"],["port"]],["in",[[87,9],[87,17]],[[87,15],[87,17]],["Test"],["port"]],["ff_out",[[89,10],[89,26]],[[89,20],[89,26]],["Test"],["port","reg"]],["ff_10",[[90,3],[90,18]],[[90,13],[90,18]],["Test"],["variable","reg"]],["ff_11",[[91,3],[91,18]],[[91,13],[91,18]],["Test"],["variable","reg"]],["ff_12",[[92,3],[92,18]],[[92,13],[92,18]],["Test"],["variable","reg"]],["ff_13",[[93,3],[93,18]],[[93,13],[93,18]],["Test"],["variable","reg"]],["fg_out",[[110,10],[110,26]],[[110,20],[110,26]],["Test"],["port","reg"]],["fg_10",[[111,3],[111,18]],[[111,13],[111,18]],["Test"],["variable","reg"]],["fg_11",[[112,3],[112,18]],[[112,13],[112,18]],["Test"],["variable","reg"]],["fg_12",[[113,3],[113,18]],[[113,13],[113,18]],["Test"],["variable","reg"]],["fg_13",[[114,3],[114,18]],[[114,13],[114,18]],["Test"],["variable","reg"]],["fh_out",[[133,10],[133,26]],[[133,20],[133,26]],["Test"],["port","reg"]],["fh_10",[[134,3],[134,18]],[[134,13],[134,18]],["Test"],["variable","reg"]],["fh_11",[[135,3],[135,18]],[[135,13],[135,18]],["Test"],["variable","reg"]],["fh_12",[[136,3],[136,18]],[[136,13],[136,18]],["Test"],["variable","reg"]],["fh_13",[[137,3],[137,18]],[[137,13],[137,18]],["Test"],["variable","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[65,0],[66,9]],[[65,8],[65,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alw_split.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["m_din",[[14,3],[14,19]],[[14,14],[14,19]],["t"],["variable","reg"]],["a_split_1",[[19,3],[19,23]],[[19,14],[19,23]],["t"],["variable","reg"]],["a_split_2",[[19,3],[19,34]],[[19,25],[19,34]],["t"],["variable","a_split_1"]],["d_split_1",[[25,3],[25,23]],[[25,14],[25,23]],["t"],["variable","reg"]],["d_split_2",[[25,3],[25,34]],[[25,25],[25,34]],["t"],["variable","d_split_1"]],["h_split_1",[[32,3],[32,23]],[[32,14],[32,23]],["t"],["variable","reg"]],["h_split_2",[[33,3],[33,23]],[[33,14],[33,23]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_alw_splitord.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["m_din",[[14,3],[14,19]],[[14,14],[14,19]],["t"],["variable","reg"]],["c_split_1",[[17,3],[17,23]],[[17,14],[17,23]],["t"],["variable","reg"]],["c_split_2",[[17,3],[17,34]],[[17,25],[17,34]],["t"],["variable","c_split_1"]],["c_split_3",[[17,3],[17,45]],[[17,36],[17,45]],["t"],["variable","c_split_2"]],["c_split_4",[[17,3],[17,56]],[[17,47],[17,56]],["t"],["variable","c_split_3"]],["c_split_5",[[17,3],[17,67]],[[17,58],[17,67]],["t"],["variable","c_split_4"]],["d_split_1",[[45,3],[45,23]],[[45,14],[45,23]],["t"],["variable","reg"]],["d_split_2",[[45,3],[45,34]],[[45,25],[45,34]],["t"],["variable","d_split_1"]],["e_split_1",[[75,3],[75,23]],[[75,14],[75,23]],["t"],["variable","reg"]],["e_split_2",[[75,3],[75,34]],[[75,25],[75,34]],["t"],["variable","e_split_1"]],["f_split_1",[[91,3],[91,23]],[[91,14],[91,23]],["t"],["variable","reg"]],["f_split_2",[[91,3],[91,34]],[[91,25],[91,34]],["t"],["variable","f_split_1"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_backw_index_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["array_assign",[[8,3],[8,34]],[[8,16],[8,28]],["t"],["variable","logic"]],["larray_assign",[[10,3],[10,35]],[[10,16],[10,29]],["t"],["variable","logic"]],["array_assign2",[[12,3],[12,35]],[[12,16],[12,29]],["t"],["variable","logic"]],["larray_assign2",[[14,3],[14,36]],[[14,16],[14,30]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_compare.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["array_1",[[14,3],[14,26]],[[14,13],[14,20]],["t"],["variable","reg"]],["array_2",[[15,3],[15,26]],[[15,13],[15,20]],["t"],["variable","reg"]],["array_3",[[16,3],[16,26]],[[16,13],[16,20]],["t"],["variable","reg"]],["elem",[[18,3],[18,17]],[[18,13],[18,17]],["t"],["variable","reg"]],["array_1_ne_array_2",[[20,3],[20,25]],[[20,7],[20,25]],["t"],["variable","reg"]],["array_1_eq_array_2",[[21,3],[21,25]],[[21,7],[21,25]],["t"],["variable","reg"]],["array_1_ne_array_3",[[22,3],[22,25]],[[22,7],[22,25]],["t"],["variable","reg"]],["array_1_eq_array_3",[[23,3],[23,25]],[[23,7],[23,25]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_index_increment.v",[[[[["t",[[0,0],[3,5]],[[0,7],[0,8]],[],["module"]],[[["clk",[[4,9],[4,12]],[[4,9],[4,12]],["t"],["port"]],["test_string",[[6,3],[6,30]],[[6,10],[6,21]],["t"],["variable","string"]],["array3d",[[8,3],[19,28]],[[8,7],[8,14]],["t"],["variable","int"]],["pos",[[20,3],[20,10]],[[20,7],[20,10]],["t"],["variable","int"]],["val",[[21,3],[21,10]],[[21,7],[21,10]],["t"],["variable","int"]],["i",[[22,3],[22,8]],[[22,7],[22,8]],["t"],["variable","int"]],["b",[[23,3],[23,9]],[[23,8],[23,9]],["t"],["variable","byte"]],["data",[[25,3],[25,30]],[[25,7],[25,11]],["t"],["variable","int"]],["j",[[28,6],[28,14]],[[28,13],[28,14]],["t"],["variable","genvar"]],["gdata",[[29,6],[29,18]],[[29,10],[29,15]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_list_bad.v",[[[[["pkg",[[6,0],[6,12]],[[6,8],[6,11]],[],["package"]],[[["type_t",[[7,3],[11,12]],[[11,5],[11,11]],["pkg"],["typedef","#AnonymousStructUnion0"]]],null,[[["#AnonymousStructUnion0",[[7,11],[11,4]],[[7,11],[7,17]],["pkg"],["struct"]],[[["t1",[[8,6],[8,20]],[[8,18],[8,20]],["pkg","#AnonymousStructUnion0"],["struct_union_member"]],["t2",[[9,6],[9,20]],[[9,18],[9,20]],["pkg","#AnonymousStructUnion0"],["struct_union_member"]],["t3",[[10,6],[10,20]],[[10,18],[10,20]],["pkg","#AnonymousStructUnion0"],["struct_union_member"]]]]]]]],[["t",[[14,0],[22,5]],[[14,7],[14,8]],[],["module"]],[[["sys_clk",[[16,3],[16,22]],[[16,15],[16,22]],["t"],["port","logic"]],["sys_rst_n",[[17,3],[17,24]],[[17,15],[17,24]],["t"],["port","logic"]],["sys_ena",[[18,3],[18,22]],[[18,15],[18,22]],["t"],["port","logic"]],["test_in",[[20,3],[20,34]],[[20,27],[20,34]],["t"],["port","pkg::type_t"]],["test_out",[[21,3],[21,35]],[[21,27],[21,35]],["t"],["port","pkg::type_t"]]],[["pkg",["*"]]]]]]],["pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_mda.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,23]],[[12,16],[12,19]],["t"],["variable","integer"]],["crc",[[13,3],[13,19]],[[13,16],[13,19]],["t"],["variable","reg"]],["sum",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["A",[[17,3],[17,15]],[[17,7],[17,8]],["t"],["variable","int"]],["B",[[17,3],[17,25]],[[17,17],[17,18]],["t"],["variable","A"]],["a",[[18,3],[18,15]],[[18,7],[18,8]],["t"],["variable","int"]],["b",[[18,3],[18,25]],[[18,17],[18,18]],["t"],["variable","a"]],["result",[[23,3],[23,36]],[[23,15],[23,21]],["t"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[62,0],[63,9]],[[62,8],[62,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_method.v",[[[[["t",[[10,0],[10,23]],[[10,7],[10,8]],[],["module"]],[]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[8,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["checks",[[8,0],[10,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_packed_endian.v",[[[[["#AnonymousStructUnion1",[[9,8],[11,1]],[[9,8],[9,14]],[],["struct"]],[[["a",[[10,3],[10,16]],[[10,15],[10,16]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[["#AnonymousStructUnion2",[[13,8],[17,1]],[[13,8],[13,14]],[],["struct"]],[[["a",[[15,3],[15,16]],[[15,15],[15,16]],["#AnonymousStructUnion2"],["struct_union_member"]]]]],[["#AnonymousStructUnion3",[[19,8],[28,1]],[[19,8],[19,14]],[],["struct"]],[[["bb",[[20,3],[20,17]],[[20,15],[20,17]],["#AnonymousStructUnion3"],["struct_union_member"]],["cbl",[[22,3],[22,17]],[[22,14],[22,17]],["#AnonymousStructUnion3"],["struct_union_member"]],["cbb",[[23,3],[23,17]],[[23,14],[23,17]],["#AnonymousStructUnion3"],["struct_union_member"]],["cll",[[24,3],[24,17]],[[24,14],[24,17]],["#AnonymousStructUnion3"],["struct_union_member"]],["clb",[[25,3],[25,17]],[[25,14],[25,17]],["#AnonymousStructUnion3"],["struct_union_member"]],["dl",[[26,3],[26,17]],[[26,15],[26,17]],["#AnonymousStructUnion3"],["struct_union_member"]]]]],[["t",[[37,0],[37,9]],[[37,7],[37,8]],[],["module"]],[[["t",[[38,3],[38,7]],[[38,6],[38,7]],["t"],["variable","t2"]]]]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["tb_t",[[9,0],[11,7]],[[11,2],[11,6]],[],["typedef","#AnonymousStructUnion1"]],["tl_t",[[13,0],[17,7]],[[17,2],[17,6]],[],["typedef","#AnonymousStructUnion2"]],["t2",[[19,0],[28,5]],[[28,2],[28,4]],[],["typedef","#AnonymousStructUnion3"]],["test2l",[[30,0],[30,24]],[[30,18],[30,24]],[],["variable","logic"]],["test2b",[[32,0],[32,24]],[[32,18],[32,24]],[],["variable","logic"]],["test1b",[[33,0],[33,24]],[[33,18],[33,24]],[],["variable","logic"]],["test1l",[[35,0],[35,24]],[[35,18],[35,24]],[],["variable","logic"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_packed_sysfunct.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["WA",[[16,3],[16,21]],[[16,14],[16,16]],["t"],["localparam"]],["WB",[[17,3],[17,21]],[[17,14],[17,16]],["t"],["localparam"]],["WC",[[18,3],[18,21]],[[18,14],[18,16]],["t"],["localparam"]],["array_bg",[[21,3],[21,44]],[[21,36],[21,44]],["t"],["variable","logic"]],["array_lt",[[23,3],[23,44]],[[23,36],[23,44]],["t"],["variable","logic"]],["array_unpk",[[26,3],[26,36]],[[26,15],[26,25]],["t"],["variable","logic"]],["cnt",[[28,3],[28,18]],[[28,11],[28,14]],["t"],["variable","integer"]],["slc",[[29,3],[29,18]],[[29,11],[29,14]],["t"],["variable","integer"]],["dim",[[30,3],[30,18]],[[30,11],[30,14]],["t"],["variable","integer"]],["wdt",[[31,3],[31,18]],[[31,11],[31,14]],["t"],["variable","integer"]],["slc_next",[[59,3],[59,19]],[[59,11],[59,19]],["t"],["variable","integer"]]]]]],null,null,null,[["checkh",[[13,0],[15,3]],[[13,8],[13,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_packed_write_read.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["WA",[[14,3],[14,21]],[[14,14],[14,16]],["t"],["localparam"]],["WB",[[15,3],[15,21]],[[15,14],[15,16]],["t"],["localparam"]],["NO",[[17,3],[17,22]],[[17,14],[17,16]],["t"],["localparam"]],["array_bg",[[20,3],[20,42]],[[20,34],[20,42]],["t"],["variable","logic"]],["array_lt",[[22,3],[22,42]],[[22,34],[22,42]],["t"],["variable","logic"]],["cnt",[[25,3],[25,18]],[[25,11],[25,14]],["t"],["variable","integer"]],["packedArray",[[28,3],[28,32]],[[28,21],[28,32]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_pattern_2d.v",[[[[["t",[[7,0],[7,23]],[[7,7],[7,8]],[],["module"]],[[["array_assign",[[9,3],[9,34]],[[9,16],[9,28]],["t"],["variable","logic"]],["array_other",[[10,3],[10,33]],[[10,16],[10,27]],["t"],["variable","logic"]],["larray_assign",[[12,3],[12,35]],[[12,16],[12,29]],["t"],["variable","logic"]],["larray_other",[[13,3],[13,34]],[[13,16],[13,28]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_pattern_bad.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["res",[[10,8],[10,11]],[[10,8],[10,11]],["t"],["port","clk"]],["res",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["info_t",[[15,4],[17,13]],[[17,6],[17,12]],["t"],["typedef","#AnonymousStructUnion4"]],["myinfo",[[19,4],[19,17]],[[19,11],[19,17]],["t"],["variable","info_t"]]],null,[[["#AnonymousStructUnion4",[[15,12],[17,5]],[[15,12],[15,18]],["t"],["struct"]],[[["port_num",[[16,8],[16,28]],[[16,20],[16,28]],["t","#AnonymousStructUnion4"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_pattern_packed.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["array_simp",[[13,3],[13,37]],[[13,27],[13,37]],["t"],["variable","logic"]],["array_oned",[[15,3],[15,37]],[[15,27],[15,37]],["t"],["variable","logic"]],["WA",[[57,3],[57,21]],[[57,14],[57,16]],["t"],["localparam"]],["WB",[[58,3],[58,21]],[[58,14],[58,16]],["t"],["localparam"]],["NO",[[60,3],[60,22]],[[60,14],[60,16]],["t"],["localparam"]],["array_bg",[[63,3],[63,35]],[[63,27],[63,35]],["t"],["variable","logic"]],["array_lt",[[65,3],[65,35]],[[65,27],[65,35]],["t"],["variable","logic"]],["cnt",[[68,3],[68,18]],[[68,11],[68,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_pattern_unpacked.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["array_simp",[[8,3],[8,37]],[[8,15],[8,25]],["t"],["variable","logic"]],["irep",[[10,3],[10,29]],[[10,15],[10,19]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_query.v",[[[[["t",[[11,0],[14,5]],[[11,7],[11,8]],[],["module"]],[[["clk",[[15,9],[15,12]],[[15,9],[15,12]],["t"],["port"]],["a",[[17,3],[17,16]],[[17,9],[17,10]],["t"],["variable","wire"]],["b",[[18,3],[18,17]],[[18,9],[18,10]],["t"],["variable","wire"]],["c",[[19,3],[19,10]],[[19,9],[19,10]],["t"],["variable","reg"]],["array_test_i",[[21,3],[23,19]],[[21,14],[21,26]],["t"],["instance","array_test"]]]]],[["array_test",[[29,0],[38,5]],[[29,7],[29,17]],[],["module"]],[[["LEFT",[[31,5],[32,14]],[[32,5],[32,9]],["array_test"],["parameter-port","parameter"]],["RIGHT",[[33,5],[33,15]],[[33,5],[33,10]],["array_test"],["parameter-port","LEFT"]],["clk",[[40,9],[40,12]],[[40,9],[40,12]],["array_test"],["port"]],["a",[[43,3],[43,27]],[[43,13],[43,14]],["array_test"],["variable","reg"]],["r_t",[[46,3],[46,25]],[[46,21],[46,24]],["array_test"],["typedef","reg"]],["l",[[48,3],[48,14]],[[48,13],[48,14]],["array_test"],["variable","integer"]],["r",[[49,3],[49,14]],[[49,13],[49,14]],["array_test"],["variable","integer"]],["s",[[50,3],[50,14]],[[50,13],[50,14]],["array_test"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_rev.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,19]],[[13,12],[13,15]],["t"],["variable","integer"]],["arrd",[[15,3],[15,37]],[[15,9],[15,13]],["t"],["variable","logic"]],["y0",[[17,3],[17,11]],[[17,9],[17,11]],["t"],["variable","logic"]],["y1",[[17,3],[17,15]],[[17,13],[17,15]],["t"],["variable","y0"]],["localbkw",[[18,3],[18,23]],[[18,9],[18,17]],["t"],["variable","logic"]],["arr_rev_u",[[20,3],[24,4]],[[20,11],[20,20]],["t"],["instance","arr_rev"]]]]],[["arr_rev",[[50,0],[55,5]],[[50,7],[50,14]],[],["module"]],[[["arrbkw",[[52,3],[52,32]],[[52,20],[52,26]],["arr_rev"],["port","logic"]],["y0",[[53,3],[53,22]],[[53,20],[53,22]],["arr_rev"],["port","logic"]],["y1",[[54,3],[54,22]],[[54,20],[54,22]],["arr_rev"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_type_methods.v",[[[[["t",[[9,0],[12,5]],[[9,7],[9,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["foo",[[15,3],[15,24]],[[15,15],[15,18]],["t"],["variable","logic"]]]]]],null,null,null,[["checkh",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["checks",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_array_unpacked_public.v",[[[[["t",[[6,0],[6,11]],[[6,7],[6,8]],[],["module"]],[[["din",[[7,2],[7,18]],[[7,8],[7,11]],["t"],["variable","logic"]],["array_test_inst",[[9,2],[9,39]],[[9,13],[9,28]],["t"],["instance","array_test"]]]]],[["array_test",[[17,0],[19,2]],[[17,7],[17,17]],[],["module"]],[[["din",[[18,4],[18,20]],[[18,10],[18,13]],["array_test"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_arraysel_wide.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["nnext",[[8,3],[8,8]],[[8,3],[8,8]],["t"],["port"]],["inibble",[[10,3],[10,10]],[[10,3],[10,10]],["t"],["port","nnext"]],["onibble",[[10,12],[10,19]],[[10,12],[10,19]],["t"],["port","inibble"]],["inibble",[[13,9],[13,27]],[[13,20],[13,27]],["t"],["port"]],["onibble",[[14,9],[14,27]],[[14,20],[14,27]],["t"],["port"]],["nnext",[[16,10],[16,31]],[[16,20],[16,25]],["t"],["port","reg"]],["selline",[[19,3],[19,50]],[[19,19],[19,26]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_basic.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["toggle",[[13,3],[13,15]],[[13,9],[13,15]],["t"],["variable","reg"]],["cyc",[[15,3],[15,14]],[[15,11],[15,14]],["t"],["variable","integer"]],["cyc_copy",[[16,3],[16,33]],[[16,14],[16,22]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_casez.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["value",[[8,3],[8,18]],[[8,13],[8,18]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_comp_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_comp.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_cover.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["toggle",[[12,3],[12,15]],[[12,9],[12,15]],["t"],["variable","reg"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["test",[[15,3],[19,26]],[[15,8],[15,12]],["t"],["instance","Test"]],["sub1",[[21,3],[21,16]],[[21,7],[21,11]],["t"],["instance","Sub"]],["sub2",[[22,3],[22,16]],[[22,7],[22,11]],["t"],["instance","Sub"]]]]],[["Test",[[39,0],[44,5]],[[39,7],[39,11]],[],["module"]],[[["clk",[[41,3],[41,12]],[[41,9],[41,12]],["Test"],["port","input"]],["toggle",[[42,3],[42,15]],[[42,9],[42,15]],["Test"],["port","input"]],["cyc",[[43,3],[43,19]],[[43,16],[43,19]],["Test"],["port","input"]]]]]],null,null,null,[["covclk",[[86,0],[88,3]],[[86,8],[86,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_disable_iff.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["test",[[14,3],[16,20]],[[14,8],[14,12]],["t"],["instance","Test"]]]]],[["Test",[[30,0],[33,5]],[[30,7],[30,11]],[],["module"]],[[["clk",[[32,3],[32,12]],[[32,9],[32,12]],["Test"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_dup_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,18]],[[12,11],[12,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_elab.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["str",[[7,3],[7,29]],[[7,14],[7,17]],["t"],["localparam"]],["x",[[18,3],[18,36]],[[18,14],[18,15]],["t"],["localparam"]]],null,[[["checkParameter",[[8,3],[8,53]],[[8,18],[8,32]],["t"],["function"]],[[["N",[[8,33],[8,52]],[[8,51],[8,52]],["t","checkParameter"],["port","logic"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_implication.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["test",[[14,3],[17,24]],[[14,8],[14,12]],["t"],["instance","Test"]]]]],[["Test",[[34,0],[38,5]],[[34,7],[34,11]],[],["module"]],[[["clk",[[36,3],[36,12]],[[36,9],[36,12]],["Test"],["port","input"]],["cyc",[[37,3],[37,20]],[[37,17],[37,20]],["Test"],["port","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_inside_cond.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["hit",[[8,3],[8,6]],[[8,3],[8,6]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","hit"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["hit",[[14,10],[14,25]],[[14,22],[14,25]],["t"],["port","logic"]],["addr",[[16,3],[16,20]],[[16,16],[16,20]],["t"],["variable","logic"]],["cyc",[[17,3],[17,19]],[[17,16],[17,19]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_on.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_property.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["test",[[14,3],[17,52]],[[14,8],[14,12]],["t"],["instance","Test"]]]]],[["Test",[[31,0],[35,5]],[[31,7],[31,11]],[],["module"]],[[["clk",[[33,3],[33,12]],[[33,9],[33,12]],["Test"],["port","input"]],["cyc",[[34,3],[34,19]],[[34,16],[34,19]],["Test"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_question.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["dout",[[8,3],[8,7]],[[8,3],[8,7]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","dout"]],["sel",[[10,8],[10,11]],[[10,8],[10,11]],["t"],["port","clk"]],["a",[[10,13],[10,14]],[[10,13],[10,14]],["t"],["port","sel"]],["c",[[10,16],[10,17]],[[10,16],[10,17]],["t"],["port","a"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["sel",[[14,9],[14,22]],[[14,19],[14,22]],["t"],["port","bit"]],["a",[[15,9],[15,20]],[[15,19],[15,20]],["t"],["port","bit"]],["c",[[16,9],[16,20]],[[16,19],[16,20]],["t"],["port","bit"]],["dout",[[17,10],[17,23]],[[17,19],[17,23]],["t"],["port","bit"]],["DC",[[19,3],[19,31]],[[19,20],[19,22]],["t"],["localparam","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assert_synth.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["a",[[13,3],[13,10]],[[13,9],[13,10]],["t"],["variable","reg"]],["b_fc",[[14,3],[14,13]],[[14,9],[14,13]],["t"],["variable","reg"]],["b_pc",[[15,3],[15,13]],[[15,9],[15,13]],["t"],["variable","reg"]],["b_oh",[[16,3],[16,13]],[[16,9],[16,13]],["t"],["variable","reg"]],["b_oc",[[17,3],[17,13]],[[17,9],[17,13]],["t"],["variable","reg"]],["a_l",[[18,3],[18,17]],[[18,9],[18,12]],["t"],["variable","wire"]],["b_oc_l",[[19,3],[19,23]],[[19,9],[19,15]],["t"],["variable","wire"]],["cyc",[[67,3],[67,14]],[[67,11],[67,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assign_inline.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cycle",[[12,3],[12,14]],[[12,7],[12,12]],["t"],["variable","int"]],["a_r",[[15,3],[15,17]],[[15,14],[15,17]],["t"],["variable","reg"]],["a_w",[[16,3],[16,17]],[[16,14],[16,17]],["t"],["variable","wire"]],["b_r",[[17,3],[17,17]],[[17,14],[17,17]],["t"],["variable","reg"]],["c_d_r",[[18,3],[18,19]],[[18,14],[18,19]],["t"],["variable","reg"]],["c_q_r",[[18,3],[18,26]],[[18,21],[18,26]],["t"],["variable","c_d_r"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assign_slice_overflow.v",[[[[["t",[[25,0],[28,5]],[[25,7],[25,8]],[],["module"]],[[["clk",[[29,9],[29,12]],[[29,9],[29,12]],["t"],["port"]],["cyc",[[31,3],[31,18]],[[31,11],[31,14]],["t"],["variable","integer"]],["varoffset1",[[33,3],[33,24]],[[33,14],[33,24]],["t"],["variable","reg"]],["varoffset2",[[34,3],[34,24]],[[34,14],[34,24]],["t"],["variable","reg"]],["varoffset3",[[35,3],[35,24]],[[35,14],[35,24]],["t"],["variable","reg"]],["dstwide1",[[38,3],[38,22]],[[38,14],[38,22]],["t"],["variable","reg"]],["dstwide2",[[39,3],[39,22]],[[39,14],[39,22]],["t"],["variable","reg"]],["dstnarrow",[[40,3],[40,22]],[[40,13],[40,22]],["t"],["variable","reg"]],["constoffset",[[43,3],[43,24]],[[43,13],[43,24]],["t"],["variable","reg"]],["dst_cdata",[[46,3],[46,23]],[[46,14],[46,23]],["t"],["variable","reg"]],["dst_sdata",[[47,3],[47,23]],[[47,14],[47,23]],["t"],["variable","reg"]],["dst_idata",[[48,3],[48,23]],[[48,14],[48,23]],["t"],["variable","reg"]],["dst_qdata",[[49,3],[49,23]],[[49,14],[49,23]],["t"],["variable","reg"]],["dst_wdata1",[[50,3],[50,24]],[[50,14],[50,24]],["t"],["variable","reg"]],["dst_wdata2",[[51,3],[51,24]],[[51,14],[51,24]],["t"],["variable","reg"]],["dst_wdata3",[[52,3],[52,24]],[[52,14],[52,24]],["t"],["variable","reg"]],["dst_wdata4",[[53,3],[53,24]],[[53,14],[53,24]],["t"],["variable","reg"]],["dst_wdata5",[[54,3],[54,24]],[[54,14],[54,24]],["t"],["variable","reg"]],["dst_wdata6",[[55,3],[55,24]],[[55,14],[55,24]],["t"],["variable","reg"]],["dst_wdata7",[[56,3],[56,24]],[[56,14],[56,24]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assoc_method_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assoc_method.v",[[[[["t",[[10,0],[10,23]],[[10,7],[10,8]],[],["module"]],[]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[8,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["checks",[[8,0],[10,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assoc_wildcard_unsup.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["cyc",[[16,3],[16,18]],[[16,11],[16,14]],["t"],["variable","integer"]],["i",[[18,3],[18,12]],[[18,11],[18,12]],["t"],["variable","integer"]]]]]],null,null,null,[["checkh",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["checks",[[7,0],[8,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["checkg",[[8,0],[10,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assoc.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["cyc",[[16,3],[16,18]],[[16,11],[16,14]],["t"],["variable","integer"]],["i",[[18,3],[18,12]],[[18,11],[18,12]],["t"],["variable","integer"]]]]]],null,null,null,[["checkh",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["checks",[[7,0],[8,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["checkg",[[8,0],[10,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_assoc2.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["cyc",[[16,3],[16,18]],[[16,11],[16,14]],["t"],["variable","integer"]],["a",[[19,3],[19,46]],[[19,16],[19,17]],["t"],["variable","logic"]]]]]],null,null,null,[["checkh",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["checks",[[7,0],[8,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["checkg",[[8,0],[10,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_attr_parenstar.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bench_mux4k.v",[[[[["t",[[20,0],[23,5]],[[20,7],[20,8]],[],["module"]],[[["clk",[[24,9],[24,12]],[[24,9],[24,12]],["t"],["port"]],["datao",[[28,3],[28,31]],[[28,26],[28,31]],["t"],["variable","wire"]],["datai",[[31,3],[31,52]],[[31,47],[31,52]],["t"],["variable","reg"]],["addr",[[32,3],[32,38]],[[32,34],[32,38]],["t"],["variable","reg"]],["mux4096",[[35,3],[40,37]],[[35,11],[35,18]],["t"],["instance","mux4096"]],["datao_check",[[46,3],[46,36]],[[46,25],[46,36]],["t"],["variable","reg"]],["j",[[47,3],[47,12]],[[47,11],[47,12]],["t"],["variable","integer"]],["i",[[57,3],[57,12]],[[57,11],[57,12]],["t"],["variable","integer"]],["result",[[57,3],[57,20]],[[57,14],[57,20]],["t"],["variable","i"]]]]],[["mux4096",[[88,0],[92,5]],[[88,7],[88,14]],[],["module"]],[[["datai",[[89,3],[89,54]],[[89,49],[89,54]],["mux4096"],["port","input"]],["addr",[[90,3],[90,31]],[[90,27],[90,31]],["mux4096"],["port","input"]],["datao",[[91,3],[91,33]],[[91,28],[91,33]],["mux4096"],["port","output"]],["mux4096_1bit",[[95,3],[99,7]],[[95,16],[95,28]],["mux4096"],["instance","mux4096_1bit"]]]]],[["mux4096_1bit",[[102,0],[106,5]],[[102,7],[102,19]],[],["module"]],[[["datai",[[103,3],[103,42]],[[103,37],[103,42]],["mux4096_1bit"],["port","input"]],["addr",[[104,3],[104,31]],[[104,27],[104,31]],["mux4096_1bit"],["port","input"]],["datao",[[105,3],[105,15]],[[105,10],[105,15]],["mux4096_1bit"],["port","output"]],["A",[[109,3],[109,38]],[[109,15],[109,16]],["mux4096_1bit"],["variable","wire"]],["B",[[110,3],[110,38]],[[110,15],[110,16]],["mux4096_1bit"],["variable","wire"]],["C",[[111,3],[111,38]],[[111,15],[111,16]],["mux4096_1bit"],["variable","wire"]],["D",[[112,3],[112,38]],[[112,15],[112,16]],["mux4096_1bit"],["variable","wire"]],["E",[[113,3],[113,38]],[[113,15],[113,16]],["mux4096_1bit"],["variable","wire"]],["F",[[114,3],[114,40]],[[114,15],[114,16]],["mux4096_1bit"],["variable","wire"]],["data0",[[116,3],[116,30]],[[116,25],[116,30]],["mux4096_1bit"],["variable","wire"]],["mux1",[[120,3],[125,20]],[[120,34],[120,38]],["mux4096_1bit"],["instance","mux64"]],["mux2",[[129,3],[134,20]],[[129,34],[129,38]],["mux4096_1bit"],["instance","mux64"]]]]],[["mux64",[[138,0],[145,5]],[[138,7],[138,12]],[],["module"]],[[["MUX_SIZE",[[139,4],[139,25]],[[139,14],[139,22]],["mux64"],["parameter-port","parameter"]],["A",[[140,3],[140,16]],[[140,15],[140,16]],["mux64"],["port","input"]],["B",[[141,3],[141,16]],[[141,15],[141,16]],["mux64"],["port","input"]],["C",[[142,3],[142,16]],[[142,15],[142,16]],["mux64"],["port","input"]],["datai",[[143,3],[143,29]],[[143,24],[143,29]],["mux64"],["port","input"]],["datao",[[144,3],[144,15]],[[144,10],[144,15]],["mux64"],["port","output"]],["colSelA",[[147,3],[147,40]],[[147,15],[147,22]],["mux64"],["variable","wire"]],["colSelB",[[148,3],[148,75]],[[148,15],[148,22]],["mux64"],["variable","wire"]],["colSelC",[[149,3],[149,74]],[[149,15],[149,22]],["mux64"],["variable","wire"]],["data_bus",[[151,3],[151,31]],[[151,23],[151,31]],["mux64"],["variable","wire"]],["drv",[[158,3],[164,7]],[[158,7],[158,10]],["mux64"],["instance","drv"]]]]],[["drv",[[170,0],[176,5]],[[170,7],[170,10]],[],["module"]],[[["colSelA",[[171,3],[171,16]],[[171,9],[171,16]],["drv"],["port","input"]],["colSelB",[[172,3],[172,16]],[[172,9],[172,16]],["drv"],["port","input"]],["colSelC",[[173,3],[173,16]],[[173,9],[173,16]],["drv"],["port","input"]],["datai",[[174,3],[174,14]],[[174,9],[174,14]],["drv"],["port","input"]],["datao",[[175,3],[175,15]],[[175,10],[175,15]],["drv"],["port","output"]]]]]],null,null,null,[["DATA_WIDTH",[[11,0],[12,0]],[[11,8],[11,18]],["source.systemverilog"],["macro"]],["MUX2_SIZE",[[12,0],[14,0]],[[12,8],[12,17]],["source.systemverilog"],["macro"]],["ADDR_WIDTH",[[15,0],[16,0]],[[15,8],[15,18]],["source.systemverilog"],["macro"]],["MUX1_SIZE",[[16,0],[18,0]],[[16,8],[16,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bigmem_bad.v",[[[[["t_bigmem",[[5,0],[10,2]],[[5,7],[5,15]],[],["module"]],[[["clk",[[6,3],[6,17]],[[6,14],[6,17]],["t_bigmem"],["port","wire"]],["addr",[[7,3],[7,25]],[[7,21],[7,25]],["t_bigmem"],["port","wire"]],["data",[[8,3],[8,26]],[[8,22],[8,26]],["t_bigmem"],["port","wire"]],["wen",[[9,3],[9,17]],[[9,14],[9,17]],["t_bigmem"],["port","wire"]],["mem",[[11,3],[11,31]],[[11,28],[11,31]],["t_bigmem"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bind.v",[[[[["t",[[9,0],[12,5]],[[9,7],[9,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["o",[[14,3],[14,16]],[[14,15],[14,16]],["t"],["variable","wire"]],["si",[[15,3],[15,24]],[[15,15],[15,17]],["t"],["variable","wire"]],["i",[[17,3],[22,19]],[[17,13],[17,14]],["t"],["instance","ExampInst"]],["p",[[24,3],[26,16]],[[24,8],[24,9]],["t"],["instance","Prog"]]]]],[["InstModule",[[37,0],[40,5]],[[37,7],[37,17]],[],["module"]],[[["so",[[38,3],[38,25]],[[38,23],[38,25]],["InstModule"],["port","logic"]],["si",[[39,3],[39,13]],[[39,11],[39,13]],["InstModule"],["port","input"]]]]],[["Prog",[[44,0],[44,24]],[[44,8],[44,12]],[],["program"]],[[["si",[[44,14],[44,22]],[[44,20],[44,22]],["Prog"],["port","input"]]]]],[["ExampInst",[[48,0],[48,23]],[[48,7],[48,16]],[],["module"]],[[["o",[[48,18],[48,19]],[[48,18],[48,19]],["ExampInst"],["port"]],["i",[[48,20],[48,21]],[[48,20],[48,21]],["ExampInst"],["port","o"]],["o",[[49,10],[49,24]],[[49,23],[49,24]],["ExampInst"],["port","logic"]],["i",[[50,10],[50,11]],[[50,10],[50,11]],["ExampInst"],["port"]],["instName",[[52,3],[57,19]],[[52,14],[52,22]],["ExampInst"],["instance","InstModule"]]]]],[["Prog2",[[75,0],[75,25]],[[75,8],[75,13]],[],["program"]],[[["si",[[75,15],[75,23]],[[75,21],[75,23]],["Prog2"],["port","input"]]]]]],null,null,null,[["a_finished",[[6,0],[6,14]],[[6,4],[6,14]],[],["variable","bit"]],["b_finished",[[7,0],[7,14]],[[7,4],[7,14]],[],["variable","bit"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bind2.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["p1",[[15,3],[15,19]],[[15,17],[15,19]],["t"],["variable","reg"]],["p2",[[16,3],[16,17]],[[16,15],[16,17]],["t"],["variable","reg"]],["p3",[[17,3],[17,17]],[[17,15],[17,17]],["t"],["variable","reg"]],["param1",[[25,3],[25,32]],[[25,17],[25,23]],["t"],["parameter","int"]],["param2",[[26,3],[26,32]],[[26,17],[26,23]],["t"],["parameter","int"]],["param3",[[27,3],[27,32]],[[27,17],[27,23]],["t"],["parameter","int"]],["i_targetmod",[[29,3],[31,18]],[[29,13],[29,24]],["t"],["instance","targetmod"]]]]],[["targetmod",[[51,0],[51,29]],[[51,7],[51,16]],[],["module"]],[[["clk",[[51,18],[51,27]],[[51,24],[51,27]],["targetmod"],["port","input"]],["p1",[[52,3],[52,15]],[[52,13],[52,15]],["targetmod"],["variable","reg"]],["p2",[[53,3],[53,16]],[[53,14],[53,16]],["targetmod"],["variable","reg"]],["p3",[[54,3],[54,16]],[[54,14],[54,16]],["targetmod"],["variable","reg"]],["param1",[[56,3],[56,32]],[[56,17],[56,23]],["targetmod"],["parameter","int"]],["param2",[[57,3],[57,32]],[[57,17],[57,23]],["targetmod"],["parameter","int"]],["param3",[[58,3],[58,32]],[[58,17],[58,23]],["targetmod"],["parameter","int"]]]]],[["mycheck",[[67,0],[70,5]],[[67,7],[67,14]],[],["module"]],[[["clk",[[72,9],[72,12]],[[72,9],[72,12]],["mycheck"],["port"]],["p1",[[69,8],[69,10]],[[69,8],[69,10]],["mycheck"],["port","clk"]],["p2",[[69,12],[69,14]],[[69,12],[69,14]],["mycheck"],["port","p1"]],["p3",[[69,16],[69,18]],[[69,16],[69,18]],["mycheck"],["port","p2"]],["p1",[[73,9],[73,17]],[[73,15],[73,17]],["mycheck"],["port"]],["p2",[[74,9],[74,17]],[[74,15],[74,17]],["mycheck"],["port"]],["p3",[[75,9],[75,17]],[[75,15],[75,17]],["mycheck"],["port"]],["param1",[[77,3],[77,32]],[[77,17],[77,23]],["mycheck"],["parameter","int"]],["param2",[[78,3],[78,32]],[[78,17],[78,23]],["mycheck"],["parameter","int"]],["param3",[[79,3],[79,32]],[[79,17],[79,23]],["mycheck"],["parameter","int"]]]]]],null,null,null,[["checkh",[[8,0],[10,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bitsel_const_bad.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["a",[[16,3],[16,10]],[[16,9],[16,10]],["t"],["variable","wire"]],["b",[[17,3],[17,10]],[[17,9],[17,10]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bitsel_enum.v",[[[[["t_bitsel_enum",[[6,0],[10,5]],[[6,7],[6,20]],[],["module"]],[[["out0",[[8,3],[8,14]],[[8,10],[8,14]],["t_bitsel_enum"],["port","output"]],["out1",[[9,3],[9,14]],[[9,10],[9,14]],["t_bitsel_enum"],["port","output"]],["CNST_VAL",[[12,3],[12,37]],[[12,20],[12,28]],["t_bitsel_enum"],["localparam"]],["ENUM_VAL",[[15,23],[15,39]],[[15,23],[15,31]],["t_bitsel_enum"],["enum_member","#AnonymousEnum0"]],["MyEnum",[[14,3],[16,31]],[[16,25],[16,31]],["t_bitsel_enum"],["variable","#AnonymousEnum0"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bitsel_slice.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[16,3],[16,23]],[[16,21],[16,23]],["t"],["variable","logic"]],["out",[[21,3],[21,24]],[[21,21],[21,24]],["t"],["variable","logic"]],["test",[[24,3],[29,32]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[32,3],[32,46]],[[32,15],[32,21]],["t"],["variable","wire"]]]]],[["Test",[[65,0],[70,5]],[[65,7],[65,11]],[],["module"]],[[["out",[[67,3],[67,6]],[[67,3],[67,6]],["Test"],["port"]],["clk",[[69,3],[69,6]],[[69,3],[69,6]],["Test"],["port","out"]],["in",[[69,8],[69,10]],[[69,8],[69,10]],["Test"],["port","clk"]],["clk",[[74,9],[74,12]],[[74,9],[74,12]],["Test"],["port"]],["in",[[75,9],[75,28]],[[75,26],[75,28]],["Test"],["port","logic"]],["out",[[77,10],[77,30]],[[77,27],[77,30]],["Test"],["port","logic"]]]]]],null,null,null,[["EXPECTED_SUM",[[56,0],[57,2]],[[56,8],[56,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bitsel_struct.v",[[[[["t",[[11,0],[14,5]],[[11,7],[11,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["buss_t",[[17,3],[20,12]],[[20,5],[20,11]],["t"],["typedef","#AnonymousStructUnion5"]],["b",[[22,3],[22,11]],[[22,10],[22,11]],["t"],["variable","buss_t"]],["a",[[23,3],[23,14]],[[23,13],[23,14]],["t"],["variable","reg"]]],null,[[["#AnonymousStructUnion5",[[17,11],[20,4]],[[17,11],[17,17]],["t"],["struct"]],[[["channel",[[18,7],[18,32]],[[18,25],[18,32]],["t","#AnonymousStructUnion5"],["struct_union_member"]],["others",[[19,7],[19,19]],[[19,13],[19,19]],["t","#AnonymousStructUnion5"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bitsel_struct2.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["ab_t",[[8,3],[11,10]],[[11,5],[11,9]],["t"],["typedef","#AnonymousStructUnion6"]],["c_t",[[12,3],[12,26]],[[12,22],[12,25]],["t"],["typedef","ab_t"]],["e_t",[[13,3],[15,9]],[[15,5],[15,8]],["t"],["typedef","#AnonymousStructUnion7"]]],null,[[["#AnonymousStructUnion6",[[8,11],[11,4]],[[8,11],[8,17]],["t"],["struct"]],[[["a",[[9,6],[9,19]],[[9,18],[9,19]],["t","#AnonymousStructUnion6"],["struct_union_member"]],["b",[[10,6],[10,24]],[[10,23],[10,24]],["t","#AnonymousStructUnion6"],["struct_union_member"]]]]],[["#AnonymousStructUnion7",[[13,11],[15,4]],[[13,11],[13,17]],["t"],["struct"]],[[["d",[[14,6],[14,19]],[[14,18],[14,19]],["t","#AnonymousStructUnion7"],["struct_union_member"]]]]]]]]],null,null,null,[["checkb",[[17,0],[18,0]],[[17,8],[17,14]],["source.systemverilog"],["macro"]],["checkh",[[18,0],[20,3]],[[18,8],[18,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bitsel_struct3.v",[[[[["t",[[13,0],[16,5]],[[13,7],[13,8]],[],["module"]],[[["clk",[[18,9],[18,12]],[[18,9],[18,12]],["t"],["port"]],["buss_t",[[19,3],[22,12]],[[22,5],[22,11]],["t"],["typedef","#AnonymousStructUnion8"]],["b",[[24,3],[24,15]],[[24,14],[24,15]],["t"],["variable","buss_t"]],["a",[[26,3],[26,15]],[[26,14],[26,15]],["t"],["variable","reg"]],["c",[[27,3],[27,15]],[[27,14],[27,15]],["t"],["variable","reg"]],["d",[[28,3],[28,15]],[[28,14],[28,15]],["t"],["variable","reg"]],["gpr",[[30,3],[36,8]],[[36,5],[36,8]],["t"],["variable","#AnonymousStructUnion9"]],["gpr_a",[[38,3],[38,19]],[[38,14],[38,19]],["t"],["variable","reg"]]],null,[[["#AnonymousStructUnion8",[[19,11],[22,4]],[[19,11],[19,17]],["t"],["struct"]],[[["channel",[[20,7],[20,27]],[[20,20],[20,27]],["t","#AnonymousStructUnion8"],["struct_union_member"]],["others",[[21,7],[21,26]],[[21,20],[21,26]],["t","#AnonymousStructUnion8"],["struct_union_member"]]]]],[["#AnonymousStructUnion9",[[30,3],[36,4]],[[30,3],[30,8]],["t"],["union"]],[[["idx",[[31,6],[31,28]],[[31,25],[31,28]],["t","#AnonymousStructUnion9"],["struct_union_member"]],["nam",[[32,6],[35,11]],[[35,8],[35,11]],["t","#AnonymousStructUnion9"],["struct_union_member"]]],null,[[["#AnonymousStructUnion10",[[32,6],[35,7]],[[32,6],[32,12]],["t","#AnonymousStructUnion9"],["struct"]],[[["x",[[33,2],[33,27]],[[33,26],[33,27]],["t","#AnonymousStructUnion9","#AnonymousStructUnion10"],["struct_union_member"]],["r",[[34,2],[34,22]],[[34,21],[34,22]],["t","#AnonymousStructUnion9","#AnonymousStructUnion10"],["struct_union_member"]]]]]]]]]]]],null,null,null,[["checkh",[[11,0],[13,0]],[[11,8],[11,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bitsel_wire_array_bad.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["a",[[16,3],[16,15]],[[16,9],[16,10]],["t"],["variable","wire"]],["b",[[17,3],[17,15]],[[17,9],[17,10]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_blocking.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["_mode",[[13,3],[13,16]],[[13,11],[13,16]],["t"],["variable","integer"]],["a",[[14,3],[14,14]],[[14,13],[14,14]],["t"],["variable","reg"]],["b",[[15,3],[15,14]],[[15,13],[15,14]],["t"],["variable","reg"]],["c",[[16,3],[16,14]],[[16,13],[16,14]],["t"],["variable","reg"]],["mode_d1r",[[18,3],[18,21]],[[18,13],[18,21]],["t"],["variable","reg"]],["mode_d2r",[[19,3],[19,21]],[[19,13],[19,21]],["t"],["variable","reg"]],["mode_d3r",[[20,3],[20,21]],[[20,13],[20,21]],["t"],["variable","reg"]],["bits",[[79,3],[79,19]],[[79,15],[79,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_bug3180.v",[[[[["t",[[6,0],[12,5]],[[6,7],[6,8]],[],["module"]],[[["someOutput",[[9,3],[9,13]],[[9,3],[9,13]],["t"],["port"]],["clk",[[11,3],[11,6]],[[11,3],[11,6]],["t"],["port","someOutput"]],["reset_l",[[11,8],[11,15]],[[11,8],[11,15]],["t"],["port","clk"]],["InOne",[[11,17],[11,22]],[[11,17],[11,22]],["t"],["port","reset_l"]],["InTwo",[[16,22],[16,29]],[[16,24],[16,29]],["t"],["port","InOne"]],["clk",[[14,17],[14,20]],[[14,17],[14,20]],["t"],["port"]],["reset_l",[[15,17],[15,24]],[[15,17],[15,24]],["t"],["port"]],["InOne",[[16,17],[16,22]],[[16,17],[16,22]],["t"],["port"]],["someOutput",[[17,10],[17,27]],[[17,17],[17,27]],["t"],["port","logic"]],["STATE_ONE",[[20,17],[20,26]],[[20,17],[20,26]],["t"],["enum_member","#AnonymousEnum1"]],["STATE_TWO",[[21,17],[21,26]],[[21,17],[21,26]],["t"],["enum_member","#AnonymousEnum1"]],["STATE_THREE",[[22,17],[22,28]],[[22,17],[22,28]],["t"],["enum_member","#AnonymousEnum1"]],["STATE_FOUR",[[23,17],[23,27]],[[23,17],[23,27]],["t"],["enum_member","#AnonymousEnum1"]],["some_state_t",[[19,3],[24,32]],[[24,19],[24,31]],["t"],["typedef","#AnonymousEnum1"]],["some_FSM",[[26,3],[26,24]],[[26,16],[26,24]],["t"],["variable","some_state_t"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_c_this.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_66bits.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["idx",[[13,3],[13,17]],[[13,14],[13,17]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_auto1.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["EP_State_IDLE",[[13,3],[23,42]],[[14,7],[14,20]],["t"],["localparam"]],["m_state_xr",[[25,3],[26,12]],[[26,2],[26,12]],["t"],["variable","reg"]],["m_stateAscii_xr",[[29,3],[29,30]],[[29,15],[29,30]],["t"],["variable","reg"]],["cyc",[[47,3],[47,17]],[[47,14],[47,17]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_deep.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[17,30]],[[17,16],[17,18]],["t"],["variable","wire"]],["code",[[21,3],[21,20]],[[21,16],[21,20]],["t"],["variable","wire"]],["len",[[22,3],[22,18]],[[22,15],[22,18]],["t"],["variable","wire"]],["next",[[23,3],[23,14]],[[23,10],[23,14]],["t"],["variable","wire"]],["test",[[26,3],[33,24]],[[26,8],[26,12]],["t"],["instance","Test"]],["result",[[36,3],[36,48]],[[36,15],[36,21]],["t"],["variable","wire"]]]]],[["Test",[[69,0],[74,5]],[[69,7],[69,11]],[],["module"]],[[["next",[[78,12],[78,16]],[[78,12],[78,16]],["Test"],["port"]],["code",[[71,9],[71,13]],[[71,9],[71,13]],["Test"],["port","next"]],["len",[[71,15],[71,18]],[[71,15],[71,18]],["Test"],["port","code"]],["clk",[[73,3],[73,6]],[[73,3],[73,6]],["Test"],["port","len"]],["in",[[73,8],[73,10]],[[73,8],[73,10]],["Test"],["port","clk"]],["clk",[[76,9],[76,12]],[[76,9],[76,12]],["Test"],["port"]],["in",[[77,10],[77,19]],[[77,17],[77,19]],["Test"],["port"]],["code",[[79,10],[79,21]],[[79,17],[79,21]],["Test"],["port"]],["len",[[80,10],[80,20]],[[80,17],[80,20]],["Test"],["port"]],["code",[[84,3],[84,19]],[[84,15],[84,19]],["Test"],["variable","reg"]],["len",[[85,3],[85,17]],[[85,14],[85,17]],["Test"],["variable","reg"]],["next",[[86,3],[86,13]],[[86,9],[86,13]],["Test"],["variable","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[39,0],[41,3]],[[39,8],[39,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_default_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["value",[[10,9],[10,20]],[[10,15],[10,20]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_dupitems.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[17,28]],[[17,15],[17,17]],["t"],["variable","wire"]],["out",[[21,3],[21,18]],[[21,15],[21,18]],["t"],["variable","wire"]],["test",[[24,3],[28,23]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[31,3],[31,36]],[[31,15],[31,21]],["t"],["variable","wire"]]]]],[["Test",[[64,0],[69,5]],[[64,7],[64,11]],[],["module"]],[[["out",[[66,3],[66,6]],[[66,3],[66,6]],["Test"],["port"]],["in",[[68,3],[68,5]],[[68,3],[68,5]],["Test"],["port","out"]],["in",[[70,9],[70,17]],[[70,15],[70,17]],["Test"],["port"]],["out",[[71,10],[71,23]],[[71,20],[71,23]],["Test"],["port","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[34,0],[36,3]],[[34,8],[34,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_genx_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["P",[[8,3],[8,26]],[[8,13],[8,14]],["t"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_group.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["i_clk",[[8,3],[8,15]],[[8,10],[8,15]],["t"],["port","input"]],["i_input",[[9,3],[9,23]],[[9,16],[9,23]],["t"],["port","input"]],["o_output",[[10,3],[10,24]],[[10,16],[10,24]],["t"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_huge_sub.v",[[[[["t_case_huge_sub",[[6,0],[11,5]],[[6,7],[6,22]],[],["module"]],[[["outa",[[14,10],[14,20]],[[14,16],[14,20]],["t_case_huge_sub"],["port"]],["outb",[[8,9],[8,13]],[[8,9],[8,13]],["t_case_huge_sub"],["port","outa"]],["outc",[[8,15],[8,19]],[[8,15],[8,19]],["t_case_huge_sub"],["port","outb"]],["index",[[10,3],[10,8]],[[10,3],[10,8]],["t_case_huge_sub"],["port","outc"]],["index",[[13,9],[13,20]],[[13,15],[13,20]],["t_case_huge_sub"],["port"]],["outb",[[15,10],[15,20]],[[15,16],[15,20]],["t_case_huge_sub"],["port"]],["outc",[[16,11],[16,15]],[[16,11],[16,15]],["t_case_huge_sub"],["port"]],["outa",[[21,3],[21,18]],[[21,14],[21,18]],["t_case_huge_sub"],["variable","reg"]],["outb",[[22,3],[22,18]],[[22,14],[22,18]],["t_case_huge_sub"],["variable","reg"]],["outc",[[23,3],[23,13]],[[23,9],[23,13]],["t_case_huge_sub"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_huge_sub2.v",[[[[["t_case_huge_sub2",[[6,0],[11,5]],[[6,7],[6,23]],[],["module"]],[[["outa",[[14,10],[14,20]],[[14,16],[14,20]],["t_case_huge_sub2"],["port"]],["index",[[10,3],[10,8]],[[10,3],[10,8]],["t_case_huge_sub2"],["port","outa"]],["index",[[13,9],[13,20]],[[13,15],[13,20]],["t_case_huge_sub2"],["port"]],["outa",[[19,3],[19,18]],[[19,14],[19,18]],["t_case_huge_sub2"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_huge_sub3.v",[[[[["t_case_huge_sub3",[[6,0],[11,5]],[[6,7],[6,23]],[],["module"]],[[["outr",[[15,10],[15,20]],[[15,16],[15,20]],["t_case_huge_sub3"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t_case_huge_sub3"],["port","outr"]],["index",[[10,8],[10,13]],[[10,8],[10,13]],["t_case_huge_sub3"],["port","clk"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t_case_huge_sub3"],["port"]],["index",[[14,9],[14,20]],[[14,15],[14,20]],["t_case_huge_sub3"],["port"]],["outr",[[20,3],[20,18]],[[20,14],[20,18]],["t_case_huge_sub3"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_huge_sub4.v",[[[[["t_case_huge_sub4",[[8,0],[13,5]],[[8,7],[8,23]],[],["module"]],[[["outq",[[16,10],[16,20]],[[16,16],[16,20]],["t_case_huge_sub4"],["port"]],["index",[[12,3],[12,8]],[[12,3],[12,8]],["t_case_huge_sub4"],["port","outq"]],["index",[[15,9],[15,20]],[[15,15],[15,20]],["t_case_huge_sub4"],["port"]],["outq",[[21,3],[21,18]],[[21,14],[21,18]],["t_case_huge_sub4"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_huge.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["index",[[13,3],[13,19]],[[13,14],[13,19]],["t"],["variable","reg"]],["index0",[[14,3],[14,40]],[[14,14],[14,20]],["t"],["variable","wire"]],["index1",[[15,3],[15,40]],[[15,14],[15,20]],["t"],["variable","wire"]],["index2",[[16,3],[16,40]],[[16,14],[16,20]],["t"],["variable","wire"]],["index3",[[17,3],[17,40]],[[17,14],[17,20]],["t"],["variable","wire"]],["index4",[[18,3],[18,40]],[[18,14],[18,20]],["t"],["variable","wire"]],["index5",[[19,3],[19,40]],[[19,14],[19,20]],["t"],["variable","wire"]],["index6",[[20,3],[20,40]],[[20,14],[20,20]],["t"],["variable","wire"]],["index7",[[21,3],[21,40]],[[21,14],[21,20]],["t"],["variable","wire"]],["outa0",[[25,3],[25,20]],[[25,15],[25,20]],["t"],["variable","wire"]],["outa1",[[26,3],[26,20]],[[26,15],[26,20]],["t"],["variable","wire"]],["outa2",[[27,3],[27,20]],[[27,15],[27,20]],["t"],["variable","wire"]],["outa3",[[28,3],[28,20]],[[28,15],[28,20]],["t"],["variable","wire"]],["outa4",[[29,3],[29,20]],[[29,15],[29,20]],["t"],["variable","wire"]],["outa5",[[30,3],[30,20]],[[30,15],[30,20]],["t"],["variable","wire"]],["outa6",[[31,3],[31,20]],[[31,15],[31,20]],["t"],["variable","wire"]],["outa7",[[32,3],[32,20]],[[32,15],[32,20]],["t"],["variable","wire"]],["outb0",[[33,3],[33,20]],[[33,15],[33,20]],["t"],["variable","wire"]],["outb1",[[34,3],[34,20]],[[34,15],[34,20]],["t"],["variable","wire"]],["outb2",[[35,3],[35,20]],[[35,15],[35,20]],["t"],["variable","wire"]],["outb3",[[36,3],[36,20]],[[36,15],[36,20]],["t"],["variable","wire"]],["outb4",[[37,3],[37,20]],[[37,15],[37,20]],["t"],["variable","wire"]],["outb5",[[38,3],[38,20]],[[38,15],[38,20]],["t"],["variable","wire"]],["outb6",[[39,3],[39,20]],[[39,15],[39,20]],["t"],["variable","wire"]],["outb7",[[40,3],[40,20]],[[40,15],[40,20]],["t"],["variable","wire"]],["outc0",[[41,3],[41,15]],[[41,10],[41,15]],["t"],["variable","wire"]],["outc1",[[42,3],[42,15]],[[42,10],[42,15]],["t"],["variable","wire"]],["outc2",[[43,3],[43,15]],[[43,10],[43,15]],["t"],["variable","wire"]],["outc3",[[44,3],[44,15]],[[44,10],[44,15]],["t"],["variable","wire"]],["outc4",[[45,3],[45,15]],[[45,10],[45,15]],["t"],["variable","wire"]],["outc5",[[46,3],[46,15]],[[46,10],[46,15]],["t"],["variable","wire"]],["outc6",[[47,3],[47,15]],[[47,10],[47,15]],["t"],["variable","wire"]],["outc7",[[48,3],[48,15]],[[48,10],[48,15]],["t"],["variable","wire"]],["outq",[[49,3],[49,19]],[[49,15],[49,19]],["t"],["variable","wire"]],["outr",[[50,3],[50,19]],[[50,15],[50,19]],["t"],["variable","wire"]],["outsmall",[[51,3],[51,23]],[[51,15],[51,23]],["t"],["variable","wire"]],["sub2",[[54,3],[59,25]],[[54,20],[54,24]],["t"],["instance","t_case_huge_sub2"]],["sub3",[[61,3],[66,25]],[[61,20],[61,24]],["t"],["instance","t_case_huge_sub3"]],["s0",[[75,3],[81,31]],[[75,19],[75,21]],["t"],["instance","t_case_huge_sub"]],["s1",[[82,3],[88,31]],[[82,19],[82,21]],["t"],["instance","t_case_huge_sub"]],["s2",[[89,3],[95,31]],[[89,19],[89,21]],["t"],["instance","t_case_huge_sub"]],["s3",[[96,3],[102,31]],[[96,19],[96,21]],["t"],["instance","t_case_huge_sub"]],["s4",[[103,3],[109,31]],[[103,19],[103,21]],["t"],["instance","t_case_huge_sub"]],["s5",[[110,3],[116,31]],[[110,19],[110,21]],["t"],["instance","t_case_huge_sub"]],["s6",[[117,3],[123,31]],[[117,19],[117,21]],["t"],["instance","t_case_huge_sub"]],["s7",[[124,3],[130,31]],[[124,19],[124,21]],["t"],["instance","t_case_huge_sub"]],["q",[[132,3],[136,30]],[[132,20],[132,21]],["t"],["instance","t_case_huge_sub4"]],["cyc",[[139,3],[139,14]],[[139,11],[139,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_inside.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["crc",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["sum",[[15,3],[15,17]],[[15,14],[15,17]],["t"],["variable","reg"]],["out1",[[17,3],[17,18]],[[17,14],[17,18]],["t"],["variable","reg"]],["out2",[[18,3],[18,18]],[[18,14],[18,18]],["t"],["variable","reg"]],["sub",[[19,3],[19,53]],[[19,7],[19,10]],["t"],["instance","sub"]]]]],[["sub",[[44,0],[49,5]],[[44,7],[44,10]],[],["module"]],[[["out1",[[46,3],[46,7]],[[46,3],[46,7]],["sub"],["port"]],["out2",[[46,9],[46,13]],[[46,9],[46,13]],["sub"],["port","out1"]],["in",[[48,3],[48,5]],[[48,3],[48,5]],["sub"],["port","out2"]],["in",[[51,14],[51,23]],[[51,21],[51,23]],["sub"],["port"]],["out1",[[52,10],[52,24]],[[52,20],[52,24]],["sub"],["port","reg"]],["out2",[[53,10],[53,25]],[[53,21],[53,25]],["sub"],["port","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[35,0],[36,2]],[[35,8],[35,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_itemwidth.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["addr",[[14,3],[14,17]],[[14,13],[14,17]],["t"],["variable","reg"]],["e0",[[15,3],[15,15]],[[15,13],[15,15]],["t"],["variable","reg"]],["e1",[[16,3],[16,15]],[[16,13],[16,15]],["t"],["variable","reg"]],["e2",[[17,3],[17,15]],[[17,13],[17,15]],["t"],["variable","reg"]],["data",[[19,3],[19,18]],[[19,14],[19,18]],["t"],["variable","wire"]],["wrapcheck_a",[[20,3],[20,25]],[[20,14],[20,25]],["t"],["variable","reg"]],["wrapcheck_b",[[21,3],[21,25]],[[21,14],[21,25]],["t"],["variable","reg"]],["test",[[23,3],[30,24]],[[23,8],[23,12]],["t"],["instance","test"]],["cyc",[[50,3],[50,17]],[[50,14],[50,17]],["t"],["variable","integer"]]]]],[["test",[[92,0],[97,5]],[[92,7],[92,11]],[],["module"]],[[["data",[[99,10],[99,20]],[[99,16],[99,20]],["test"],["port"]],["addr",[[96,3],[96,7]],[[96,3],[96,7]],["test"],["port","data"]],["e0",[[96,9],[96,11]],[[96,9],[96,11]],["test"],["port","addr"]],["e1",[[96,13],[96,15]],[[96,13],[96,15]],["test"],["port","e0"]],["e2",[[103,18],[103,22]],[[103,20],[103,22]],["test"],["port","e1"]],["addr",[[101,9],[101,20]],[[101,16],[101,20]],["test"],["port"]],["e0",[[102,9],[102,18]],[[102,16],[102,18]],["test"],["port"]],["e1",[[103,9],[103,18]],[[103,16],[103,18]],["test"],["port"]],["data",[[105,3],[105,18]],[[105,14],[105,18]],["test"],["variable","reg"]]]]]],null,null,null,[["AI",[[90,0],[92,0]],[[90,8],[90,10]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_nest.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["crc",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["sum",[[15,3],[15,17]],[[15,14],[15,17]],["t"],["variable","reg"]],["out1",[[17,3],[17,18]],[[17,14],[17,18]],["t"],["variable","reg"]],["sub",[[18,3],[18,40]],[[18,7],[18,10]],["t"],["instance","sub"]]]]],[["sub",[[51,0],[56,5]],[[51,7],[51,10]],[],["module"]],[[["out1",[[53,3],[53,7]],[[53,3],[53,7]],["sub"],["port"]],["in",[[55,3],[55,5]],[[55,3],[55,5]],["sub"],["port","out1"]],["in",[[58,14],[58,23]],[[58,21],[58,23]],["sub"],["port"]],["out1",[[59,10],[59,24]],[[59,20],[59,24]],["sub"],["port","reg"]],["RANDOM",[[61,3],[61,1061]],[[61,22],[61,28]],["sub"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_onehot.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[19,35]],[[17,15],[17,17]],["t"],["variable","wire"]],["out",[[23,3],[23,19]],[[23,16],[23,19]],["t"],["variable","wire"]],["test",[[26,3],[31,23]],[[26,8],[26,12]],["t"],["instance","Test"]],["result",[[34,3],[34,36]],[[34,15],[34,21]],["t"],["variable","wire"]]]]],[["Test",[[67,0],[72,5]],[[67,7],[67,11]],[],["module"]],[[["out",[[69,3],[69,6]],[[69,3],[69,6]],["Test"],["port"]],["clk",[[71,3],[71,6]],[[71,3],[71,6]],["Test"],["port","out"]],["in",[[71,8],[71,10]],[[71,8],[71,10]],["Test"],["port","clk"]],["clk",[[79,9],[79,12]],[[79,9],[79,12]],["Test"],["port"]],["in",[[80,9],[80,17]],[[80,15],[80,17]],["Test"],["port"]],["out",[[81,10],[81,24]],[[81,21],[81,24]],["Test"],["port","reg"]],["ST_0",[[83,3],[83,24]],[[83,14],[83,18]],["Test"],["localparam"]],["ST_1",[[84,3],[84,24]],[[84,14],[84,18]],["Test"],["localparam"]],["ST_2",[[85,3],[85,24]],[[85,14],[85,18]],["Test"],["localparam"]]]]]],null,null,null,[["EXPECTED_SUM",[[58,0],[59,2]],[[58,8],[58,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_orig.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["_ranit",[[12,3],[12,15]],[[12,9],[12,15]],["t"],["variable","reg"]],["rnd",[[14,3],[14,12]],[[14,9],[14,12]],["t"],["variable","reg"]],["a",[[15,3],[15,14]],[[15,13],[15,14]],["t"],["variable","reg"]],["b",[[16,3],[16,14]],[[16,13],[16,14]],["t"],["variable","reg"]],["wide",[[17,3],[17,18]],[[17,14],[17,18]],["t"],["variable","reg"]],["sigone1",[[22,3],[22,24]],[[22,10],[22,17]],["t"],["variable","wire"]],["sigone2",[[23,3],[23,24]],[[23,10],[23,17]],["t"],["variable","wire"]],["ok",[[24,3],[24,12]],[[24,10],[24,12]],["t"],["variable","reg"]],["twounkn",[[26,3],[26,34]],[[26,19],[26,26]],["t"],["parameter"]],["anot",[[29,3],[29,21]],[[29,17],[29,21]],["t"],["variable","reg"]],["ALU_DO_REGISTER",[[118,3],[118,37]],[[118,13],[118,28]],["t"],["parameter"]],["DSP_REGISTER_V",[[119,3],[119,37]],[[119,13],[119,27]],["t"],["parameter"]],["alu_ctl_2s",[[121,3],[121,23]],[[121,13],[121,23]],["t"],["variable","reg"]],["reg_addr_2s",[[122,3],[122,24]],[[122,13],[122,24]],["t"],["variable","reg"]],["ir_slave_2s",[[123,3],[123,24]],[[123,13],[123,24]],["t"],["variable","reg"]],["f_tmp_2s",[[124,3],[124,23]],[[124,15],[124,23]],["t"],["variable","reg"]],["p00_2s",[[125,3],[125,20]],[[125,14],[125,20]],["t"],["variable","reg"]],["ANY_STATE",[[148,3],[148,31]],[[148,13],[148,22]],["t"],["parameter"]],["foo",[[149,3],[149,17]],[[149,14],[149,17]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_reducer.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["operand_a",[[17,3],[17,35]],[[17,15],[17,24]],["t"],["variable","wire"]],["operand_b",[[18,3],[18,36]],[[18,15],[18,24]],["t"],["variable","wire"]],["out",[[22,3],[22,18]],[[22,15],[22,18]],["t"],["variable","wire"]],["test",[[25,3],[31,36]],[[25,8],[25,12]],["t"],["instance","Test"]],["result",[[34,3],[34,36]],[[34,15],[34,21]],["t"],["variable","wire"]]]]],[["Test",[[67,0],[75,5]],[[67,7],[67,11]],[],["module"]],[[["clk",[[70,3],[70,23]],[[70,20],[70,23]],["Test"],["port","wire"]],["operand_a",[[71,3],[71,30]],[[71,21],[71,30]],["Test"],["port","wire"]],["operand_b",[[72,3],[72,30]],[[72,21],[72,30]],["Test"],["port","wire"]],["out",[[74,3],[74,24]],[[74,21],[74,24]],["Test"],["port","wire"]],["clz_a",[[77,3],[77,25]],[[77,20],[77,25]],["Test"],["variable","wire"]],["clz_b",[[78,3],[78,25]],[[78,20],[78,25]],["Test"],["variable","wire"]],["u_clz_a",[[80,3],[84,24]],[[80,7],[80,14]],["Test"],["instance","clz"]],["u_clz_b",[[86,2],[90,23]],[[86,6],[86,13]],["Test"],["instance","clz"]]]]],[["clz",[[207,0],[210,2]],[[207,7],[207,10]],[],["module"]],[[["data_i",[[208,2],[208,25]],[[208,19],[208,25]],["clz"],["port","wire"]],["out",[[209,2],[209,23]],[[209,20],[209,23]],["clz"],["port","wire"]],["clz_byte0",[[216,2],[216,22]],[[216,13],[216,22]],["clz"],["variable","reg"]],["clz_byte1",[[217,2],[217,22]],[[217,13],[217,22]],["clz"],["variable","reg"]],["clz_byte2",[[218,2],[218,22]],[[218,13],[218,22]],["clz"],["variable","reg"]],["clz_byte3",[[219,2],[219,22]],[[219,13],[219,22]],["clz"],["variable","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[58,0],[59,2]],[[58,8],[58,20]],["source.systemverilog"],["macro"]],["def_0000_001x",[[100,0],[102,0]],[[100,8],[100,21]],["source.systemverilog"],["macro"]],["def_0000_01xx",[[102,0],[104,0]],[[102,8],[102,21]],["source.systemverilog"],["macro"]],["def_0000_10xx",[[104,0],[105,0]],[[104,8],[104,21]],["source.systemverilog"],["macro"]],["def_0000_11xx",[[105,0],[106,0]],[[105,8],[105,21]],["source.systemverilog"],["macro"]],["def_0000_1xxx",[[106,0],[108,0]],[[106,8],[106,21]],["source.systemverilog"],["macro"]],["def_0001_00xx",[[108,0],[109,0]],[[108,8],[108,21]],["source.systemverilog"],["macro"]],["def_0001_01xx",[[109,0],[110,0]],[[109,8],[109,21]],["source.systemverilog"],["macro"]],["def_0001_10xx",[[110,0],[111,0]],[[110,8],[110,21]],["source.systemverilog"],["macro"]],["def_0001_11xx",[[111,0],[113,0]],[[111,8],[111,21]],["source.systemverilog"],["macro"]],["def_0010_00xx",[[113,0],[114,0]],[[113,8],[113,21]],["source.systemverilog"],["macro"]],["def_0010_01xx",[[114,0],[115,0]],[[114,8],[114,21]],["source.systemverilog"],["macro"]],["def_0010_10xx",[[115,0],[116,0]],[[115,8],[115,21]],["source.systemverilog"],["macro"]],["def_0010_11xx",[[116,0],[118,0]],[[116,8],[116,21]],["source.systemverilog"],["macro"]],["def_0011_00xx",[[118,0],[119,0]],[[118,8],[118,21]],["source.systemverilog"],["macro"]],["def_0011_01xx",[[119,0],[120,0]],[[119,8],[119,21]],["source.systemverilog"],["macro"]],["def_0011_10xx",[[120,0],[121,0]],[[120,8],[120,21]],["source.systemverilog"],["macro"]],["def_0011_11xx",[[121,0],[123,0]],[[121,8],[121,21]],["source.systemverilog"],["macro"]],["def_0100_00xx",[[123,0],[124,0]],[[123,8],[123,21]],["source.systemverilog"],["macro"]],["def_0100_01xx",[[124,0],[125,0]],[[124,8],[124,21]],["source.systemverilog"],["macro"]],["def_0100_10xx",[[125,0],[126,0]],[[125,8],[125,21]],["source.systemverilog"],["macro"]],["def_0100_11xx",[[126,0],[128,0]],[[126,8],[126,21]],["source.systemverilog"],["macro"]],["def_0101_00xx",[[128,0],[129,0]],[[128,8],[128,21]],["source.systemverilog"],["macro"]],["def_0101_01xx",[[129,0],[130,0]],[[129,8],[129,21]],["source.systemverilog"],["macro"]],["def_0101_10xx",[[130,0],[131,0]],[[130,8],[130,21]],["source.systemverilog"],["macro"]],["def_0101_11xx",[[131,0],[133,0]],[[131,8],[131,21]],["source.systemverilog"],["macro"]],["def_0110_00xx",[[133,0],[134,0]],[[133,8],[133,21]],["source.systemverilog"],["macro"]],["def_0110_01xx",[[134,0],[135,0]],[[134,8],[134,21]],["source.systemverilog"],["macro"]],["def_0110_10xx",[[135,0],[136,0]],[[135,8],[135,21]],["source.systemverilog"],["macro"]],["def_0110_11xx",[[136,0],[138,0]],[[136,8],[136,21]],["source.systemverilog"],["macro"]],["def_0111_00xx",[[138,0],[139,0]],[[138,8],[138,21]],["source.systemverilog"],["macro"]],["def_0111_01xx",[[139,0],[140,0]],[[139,8],[139,21]],["source.systemverilog"],["macro"]],["def_0111_10xx",[[140,0],[141,0]],[[140,8],[140,21]],["source.systemverilog"],["macro"]],["def_0111_11xx",[[141,0],[143,0]],[[141,8],[141,21]],["source.systemverilog"],["macro"]],["def_1000_00xx",[[143,0],[144,0]],[[143,8],[143,21]],["source.systemverilog"],["macro"]],["def_1000_01xx",[[144,0],[145,0]],[[144,8],[144,21]],["source.systemverilog"],["macro"]],["def_1000_10xx",[[145,0],[146,0]],[[145,8],[145,21]],["source.systemverilog"],["macro"]],["def_1000_11xx",[[146,0],[148,0]],[[146,8],[146,21]],["source.systemverilog"],["macro"]],["def_1001_00xx",[[148,0],[149,0]],[[148,8],[148,21]],["source.systemverilog"],["macro"]],["def_1001_01xx",[[149,0],[150,0]],[[149,8],[149,21]],["source.systemverilog"],["macro"]],["def_1001_10xx",[[150,0],[151,0]],[[150,8],[150,21]],["source.systemverilog"],["macro"]],["def_1001_11xx",[[151,0],[153,0]],[[151,8],[151,21]],["source.systemverilog"],["macro"]],["def_1010_00xx",[[153,0],[154,0]],[[153,8],[153,21]],["source.systemverilog"],["macro"]],["def_1010_01xx",[[154,0],[155,0]],[[154,8],[154,21]],["source.systemverilog"],["macro"]],["def_1010_10xx",[[155,0],[156,0]],[[155,8],[155,21]],["source.systemverilog"],["macro"]],["def_1010_11xx",[[156,0],[158,0]],[[156,8],[156,21]],["source.systemverilog"],["macro"]],["def_1011_00xx",[[158,0],[159,0]],[[158,8],[158,21]],["source.systemverilog"],["macro"]],["def_1011_01xx",[[159,0],[160,0]],[[159,8],[159,21]],["source.systemverilog"],["macro"]],["def_1011_10xx",[[160,0],[161,0]],[[160,8],[160,21]],["source.systemverilog"],["macro"]],["def_1011_11xx",[[161,0],[163,0]],[[161,8],[161,21]],["source.systemverilog"],["macro"]],["def_1100_00xx",[[163,0],[164,0]],[[163,8],[163,21]],["source.systemverilog"],["macro"]],["def_1100_01xx",[[164,0],[165,0]],[[164,8],[164,21]],["source.systemverilog"],["macro"]],["def_1100_10xx",[[165,0],[166,0]],[[165,8],[165,21]],["source.systemverilog"],["macro"]],["def_1100_11xx",[[166,0],[168,0]],[[166,8],[166,21]],["source.systemverilog"],["macro"]],["def_1101_00xx",[[168,0],[169,0]],[[168,8],[168,21]],["source.systemverilog"],["macro"]],["def_1101_01xx",[[169,0],[170,0]],[[169,8],[169,21]],["source.systemverilog"],["macro"]],["def_1101_10xx",[[170,0],[171,0]],[[170,8],[170,21]],["source.systemverilog"],["macro"]],["def_1101_11xx",[[171,0],[173,0]],[[171,8],[171,21]],["source.systemverilog"],["macro"]],["def_1110_00xx",[[173,0],[174,0]],[[173,8],[173,21]],["source.systemverilog"],["macro"]],["def_1110_01xx",[[174,0],[175,0]],[[174,8],[174,21]],["source.systemverilog"],["macro"]],["def_1110_10xx",[[175,0],[176,0]],[[175,8],[175,21]],["source.systemverilog"],["macro"]],["def_1110_11xx",[[176,0],[178,0]],[[176,8],[176,21]],["source.systemverilog"],["macro"]],["def_1111_00xx",[[178,0],[179,0]],[[178,8],[178,21]],["source.systemverilog"],["macro"]],["def_1111_01xx",[[179,0],[180,0]],[[179,8],[179,21]],["source.systemverilog"],["macro"]],["def_1111_10xx",[[180,0],[181,0]],[[180,8],[180,21]],["source.systemverilog"],["macro"]],["def_1111_11xx",[[181,0],[183,0]],[[181,8],[181,21]],["source.systemverilog"],["macro"]],["def_0001_xxxx",[[183,0],[184,0]],[[183,8],[183,21]],["source.systemverilog"],["macro"]],["def_0010_xxxx",[[184,0],[185,0]],[[184,8],[184,21]],["source.systemverilog"],["macro"]],["def_0011_xxxx",[[185,0],[186,0]],[[185,8],[185,21]],["source.systemverilog"],["macro"]],["def_0100_xxxx",[[186,0],[187,0]],[[186,8],[186,21]],["source.systemverilog"],["macro"]],["def_0101_xxxx",[[187,0],[188,0]],[[187,8],[187,21]],["source.systemverilog"],["macro"]],["def_0110_xxxx",[[188,0],[189,0]],[[188,8],[188,21]],["source.systemverilog"],["macro"]],["def_0111_xxxx",[[189,0],[191,0]],[[189,8],[189,21]],["source.systemverilog"],["macro"]],["def_1000_xxxx",[[191,0],[192,0]],[[191,8],[191,21]],["source.systemverilog"],["macro"]],["def_1001_xxxx",[[192,0],[193,0]],[[192,8],[192,21]],["source.systemverilog"],["macro"]],["def_1010_xxxx",[[193,0],[194,0]],[[193,8],[193,21]],["source.systemverilog"],["macro"]],["def_1011_xxxx",[[194,0],[195,0]],[[194,8],[194,21]],["source.systemverilog"],["macro"]],["def_1100_xxxx",[[195,0],[196,0]],[[195,8],[195,21]],["source.systemverilog"],["macro"]],["def_1101_xxxx",[[196,0],[197,0]],[[196,8],[196,21]],["source.systemverilog"],["macro"]],["def_1110_xxxx",[[197,0],[198,0]],[[197,8],[197,21]],["source.systemverilog"],["macro"]],["def_1111_xxxx",[[198,0],[200,0]],[[198,8],[198,21]],["source.systemverilog"],["macro"]],["def_1xxx_xxxx",[[200,0],[202,0]],[[200,8],[200,21]],["source.systemverilog"],["macro"]],["def_01xx_xxxx",[[202,0],[203,0]],[[202,8],[202,21]],["source.systemverilog"],["macro"]],["def_001x_xxxx",[[203,0],[207,0]],[[203,8],[203,21]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_string.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["mystr",[[12,3],[12,17]],[[12,12],[12,17]],["t"],["variable","string"]],["cyc",[[13,3],[13,16]],[[13,13],[13,16]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_wild.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["crc",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["sum",[[15,3],[15,17]],[[15,14],[15,17]],["t"],["variable","reg"]],["out1",[[17,3],[17,18]],[[17,14],[17,18]],["t"],["variable","reg"]],["out2",[[18,3],[18,18]],[[18,14],[18,18]],["t"],["variable","reg"]],["sub",[[19,3],[19,53]],[[19,7],[19,10]],["t"],["instance","sub"]]]]],[["sub",[[50,0],[55,5]],[[50,7],[50,10]],[],["module"]],[[["out1",[[52,3],[52,7]],[[52,3],[52,7]],["sub"],["port"]],["out2",[[52,9],[52,13]],[[52,9],[52,13]],["sub"],["port","out1"]],["in",[[54,3],[54,5]],[[54,3],[54,5]],["sub"],["port","out2"]],["in",[[57,14],[57,23]],[[57,21],[57,23]],["sub"],["port"]],["out1",[[58,10],[58,24]],[[58,20],[58,24]],["sub"],["port","reg"]],["out2",[[59,10],[59,25]],[[59,21],[59,25]],["sub"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_write1_tasks.v",[[[[["t_case_write1_tasks",[[8,0],[8,30]],[[8,7],[8,26]],[],["module"]],[[["STRLEN",[[13,3],[13,25]],[[13,13],[13,19]],["t_case_write1_tasks"],["parameter"]]],null,[[["ozonerab",[[14,3],[14,17]],[[14,8],[14,16]],["t_case_write1_tasks"],["task"]],[]],[["ozonerb",[[154,3],[154,16]],[[154,8],[154,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonef3f4_iext",[[169,3],[169,23]],[[169,8],[169,22]],["t_case_write1_tasks"],["task"]],[]],[["skyway",[[216,3],[216,15]],[[216,8],[216,14]],["t_case_write1_tasks"],["task"]],[]],[["ozonesr",[[242,3],[242,16]],[[242,8],[242,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonejk",[[260,3],[260,16]],[[260,8],[260,15]],["t_case_write1_tasks"],["task"]],[]],[["ozoneae",[[272,3],[272,16]],[[272,8],[272,15]],["t_case_write1_tasks"],["task"]],[]],[["ozoneaee",[[290,3],[290,17]],[[290,8],[290,16]],["t_case_write1_tasks"],["task"]],[]],[["ozoneape",[[308,3],[308,17]],[[308,8],[308,16]],["t_case_write1_tasks"],["task"]],[]],[["ozonef1",[[326,3],[326,16]],[[326,8],[326,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonef1e",[[426,3],[426,17]],[[426,8],[426,16]],["t_case_write1_tasks"],["task"]],[]],[["ozonef2",[[1559,3],[1559,16]],[[1559,8],[1559,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonef2e",[[1677,3],[1677,17]],[[1677,8],[1677,16]],["t_case_write1_tasks"],["task"]],[]],[["ozonef3e",[[1877,3],[1877,17]],[[1877,8],[1877,16]],["t_case_write1_tasks"],["task"]],[]],[["ozonef3e_te",[[1996,3],[1996,20]],[[1996,8],[1996,19]],["t_case_write1_tasks"],["task"]],[]],[["ozonearm",[[2009,3],[2009,17]],[[2009,8],[2009,16]],["t_case_write1_tasks"],["task"]],[]],[["ozonebmuop",[[2026,3],[2026,19]],[[2026,8],[2026,18]],["t_case_write1_tasks"],["task"]],[]],[["ozonef3",[[2068,3],[2068,16]],[[2068,8],[2068,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonerx",[[2163,3],[2163,16]],[[2163,8],[2163,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonerme",[[2181,3],[2181,17]],[[2181,8],[2181,16]],["t_case_write1_tasks"],["task"]],[]],[["ozoneye",[[2198,3],[2198,16]],[[2198,8],[2198,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonef1e_ye",[[2218,3],[2218,20]],[[2218,8],[2218,19]],["t_case_write1_tasks"],["task"]],[]],[["ozonef1e_h",[[2229,3],[2229,19]],[[2229,8],[2229,18]],["t_case_write1_tasks"],["task"]],[]],[["ozonef1e_inc_dec",[[2238,3],[2238,25]],[[2238,8],[2238,24]],["t_case_write1_tasks"],["task"]],[]],[["ozonef1e_hl",[[2261,3],[2261,20]],[[2261,8],[2261,19]],["t_case_write1_tasks"],["task"]],[]],[["ozonexe",[[2281,3],[2281,16]],[[2281,8],[2281,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonerp",[[2301,3],[2301,16]],[[2301,8],[2301,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonery",[[2318,3],[2318,16]],[[2318,8],[2318,15]],["t_case_write1_tasks"],["task"]],[]],[["ozonearx",[[2343,3],[2343,17]],[[2343,8],[2343,16]],["t_case_write1_tasks"],["task"]],[]],[["ozonef3f4imop",[[2356,3],[2356,22]],[[2356,8],[2356,21]],["t_case_write1_tasks"],["task"]],[]],[["ozonecon",[[2376,3],[2376,17]],[[2376,8],[2376,16]],["t_case_write1_tasks"],["task"]],[]],[["ozonedr",[[2417,3],[2417,16]],[[2417,8],[2417,15]],["t_case_write1_tasks"],["task"]],[]],[["ozoneshift",[[2442,3],[2442,19]],[[2442,8],[2442,18]],["t_case_write1_tasks"],["task"]],[]],[["ozoneacc",[[2455,3],[2455,17]],[[2455,8],[2455,16]],["t_case_write1_tasks"],["task"]],[]],[["ozonehl",[[2466,3],[2466,16]],[[2466,8],[2466,15]],["t_case_write1_tasks"],["task"]],[]],[["dude",[[2477,3],[2477,13]],[[2477,8],[2477,12]],["t_case_write1_tasks"],["task"]],[]],[["big_case",[[2499,3],[2499,17]],[[2499,8],[2499,16]],["t_case_write1_tasks"],["task"]],[]]]]]],["/home/mlefebvre/workspace/verilator/include/verilated.v"]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_write1.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[15,9],[15,12]],[[15,9],[15,12]],["t"],["port"]],["crc",[[17,3],[17,17]],[[17,14],[17,17]],["t"],["variable","reg"]],["fd",[[18,3],[18,13]],[[18,11],[18,13]],["t"],["variable","integer"]],["fdtmp",[[19,3],[19,16]],[[19,11],[19,16]],["t"],["variable","integer"]],["tasks",[[21,3],[21,31]],[[21,23],[21,28]],["t"],["instance","t_case_write1_tasks"]],["cyc",[[23,3],[23,14]],[[23,11],[23,14]],["t"],["variable","integer"]]]]]],["/home/mlefebvre/workspace/verilator/include/verilated.v"],null,null,[["STRINGIFY",[[8,0],[10,0]],[[8,8],[8,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_write2_tasks.v",[[[[["t_case_write2_tasks",[[8,0],[8,30]],[[8,7],[8,26]],[],["module"]],[[["STRLEN",[[15,3],[15,25]],[[15,13],[15,19]],["t_case_write2_tasks"],["parameter"]]],null,[[["ozonerab",[[16,3],[16,17]],[[16,8],[16,16]],["t_case_write2_tasks"],["task"]],[]],[["ozonerb",[[155,3],[155,16]],[[155,8],[155,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonef3f4_iext",[[170,3],[170,23]],[[170,8],[170,22]],["t_case_write2_tasks"],["task"]],[]],[["skyway",[[217,3],[217,15]],[[217,8],[217,14]],["t_case_write2_tasks"],["task"]],[]],[["ozonesr",[[243,3],[243,16]],[[243,8],[243,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonejk",[[261,3],[261,16]],[[261,8],[261,15]],["t_case_write2_tasks"],["task"]],[]],[["ozoneae",[[273,3],[273,16]],[[273,8],[273,15]],["t_case_write2_tasks"],["task"]],[]],[["ozoneaee",[[291,3],[291,17]],[[291,8],[291,16]],["t_case_write2_tasks"],["task"]],[]],[["ozoneape",[[309,3],[309,17]],[[309,8],[309,16]],["t_case_write2_tasks"],["task"]],[]],[["ozonef1",[[327,3],[327,16]],[[327,8],[327,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonef1e",[[427,3],[427,17]],[[427,8],[427,16]],["t_case_write2_tasks"],["task"]],[]],[["ozonef2",[[1560,3],[1560,16]],[[1560,8],[1560,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonef2e",[[1678,3],[1678,17]],[[1678,8],[1678,16]],["t_case_write2_tasks"],["task"]],[]],[["ozonef3e",[[1878,3],[1878,17]],[[1878,8],[1878,16]],["t_case_write2_tasks"],["task"]],[]],[["ozonef3e_te",[[1997,3],[1997,20]],[[1997,8],[1997,19]],["t_case_write2_tasks"],["task"]],[]],[["ozonearm",[[2010,3],[2010,17]],[[2010,8],[2010,16]],["t_case_write2_tasks"],["task"]],[]],[["ozonebmuop",[[2027,3],[2027,19]],[[2027,8],[2027,18]],["t_case_write2_tasks"],["task"]],[]],[["ozonef3",[[2069,3],[2069,16]],[[2069,8],[2069,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonerx",[[2164,3],[2164,16]],[[2164,8],[2164,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonerme",[[2182,3],[2182,17]],[[2182,8],[2182,16]],["t_case_write2_tasks"],["task"]],[]],[["ozoneye",[[2199,3],[2199,16]],[[2199,8],[2199,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonef1e_ye",[[2219,3],[2219,20]],[[2219,8],[2219,19]],["t_case_write2_tasks"],["task"]],[]],[["ozonef1e_h",[[2230,3],[2230,19]],[[2230,8],[2230,18]],["t_case_write2_tasks"],["task"]],[]],[["ozonef1e_inc_dec",[[2239,3],[2239,25]],[[2239,8],[2239,24]],["t_case_write2_tasks"],["task"]],[]],[["ozonef1e_hl",[[2262,3],[2262,20]],[[2262,8],[2262,19]],["t_case_write2_tasks"],["task"]],[]],[["ozonexe",[[2282,3],[2282,16]],[[2282,8],[2282,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonerp",[[2302,3],[2302,16]],[[2302,8],[2302,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonery",[[2319,3],[2319,16]],[[2319,8],[2319,15]],["t_case_write2_tasks"],["task"]],[]],[["ozonearx",[[2344,3],[2344,17]],[[2344,8],[2344,16]],["t_case_write2_tasks"],["task"]],[]],[["ozonef3f4imop",[[2357,3],[2357,22]],[[2357,8],[2357,21]],["t_case_write2_tasks"],["task"]],[]],[["ozonecon",[[2377,3],[2377,17]],[[2377,8],[2377,16]],["t_case_write2_tasks"],["task"]],[]],[["ozonedr",[[2418,3],[2418,16]],[[2418,8],[2418,15]],["t_case_write2_tasks"],["task"]],[]],[["ozoneshift",[[2443,3],[2443,19]],[[2443,8],[2443,18]],["t_case_write2_tasks"],["task"]],[]],[["ozoneacc",[[2456,3],[2456,17]],[[2456,8],[2456,16]],["t_case_write2_tasks"],["task"]],[]],[["ozonehl",[[2467,3],[2467,16]],[[2467,8],[2467,15]],["t_case_write2_tasks"],["task"]],[]],[["dude",[[2478,3],[2478,13]],[[2478,8],[2478,12]],["t_case_write2_tasks"],["task"]],[]],[["big_case",[[2484,3],[2484,17]],[[2484,8],[2484,16]],["t_case_write2_tasks"],["task"]],[]]]]]],["/home/mlefebvre/workspace/verilator/include/verilated.v"],null,null,[["FD_BITS",[[13,1],[15,3]],[[13,9],[13,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_write2.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[15,9],[15,12]],[[15,9],[15,12]],["t"],["port"]],["crc",[[17,3],[17,17]],[[17,14],[17,17]],["t"],["variable","reg"]],["fd",[[18,3],[18,13]],[[18,11],[18,13]],["t"],["variable","integer"]],["fdtmp",[[19,3],[19,16]],[[19,11],[19,16]],["t"],["variable","integer"]],["tasks",[[21,3],[21,31]],[[21,23],[21,28]],["t"],["instance","t_case_write2_tasks"]],["cyc",[[23,3],[23,14]],[[23,11],[23,14]],["t"],["variable","integer"]]]]]],["/home/mlefebvre/workspace/verilator/include/verilated.v"],null,null,[["STRINGIFY",[[8,0],[10,0]],[[8,8],[8,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_x_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["value",[[11,9],[11,20]],[[11,15],[11,20]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_x.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["value",[[8,3],[8,18]],[[8,13],[8,18]],["t"],["variable","reg"]],["valuex",[[9,3],[9,19]],[[9,13],[9,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_case_zx_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["value",[[11,9],[11,20]],[[11,15],[11,20]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cast_class_incompat_bad.v",[[[[["t",[[17,0],[17,9]],[[17,7],[17,8]],[],["module"]],[[["cls_a",[[19,3],[19,15]],[[19,10],[19,15]],["t"],["variable","Base_t"]],["cls_ab",[[20,3],[20,24]],[[20,18],[20,24]],["t"],["variable","BaseExtended_t"]],["other",[[21,3],[21,16]],[[21,11],[21,16]],["t"],["variable","Other_t"]]]]]],null,null,null,[["Base_t",[[13,0],[13,20]],[[13,13],[13,19]],[],["typedef","Base"]],["BaseExtended_t",[[14,0],[14,36]],[[14,21],[14,35]],[],["typedef","BaseExtended"]],["Other_t",[[15,0],[15,22]],[[15,14],[15,21]],[],["typedef","Other"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cast_class.v",[[[[["t",[[13,0],[13,9]],[[13,7],[13,8]],[],["module"]],[[["v_cls_a",[[15,3],[15,15]],[[15,8],[15,15]],["t"],["variable","Base"]],["v_cls_ab",[[16,3],[16,24]],[[16,16],[16,24]],["t"],["variable","BaseExtended"]],["v_cls_ab1",[[17,3],[17,25]],[[17,16],[17,25]],["t"],["variable","BaseExtended"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cast_types.v",[[[[["#AnonymousStructUnion11",[[38,8],[38,39]],[[38,8],[38,14]],[],["struct"]],[[["a",[[38,24],[38,29]],[[38,28],[38,29]],["#AnonymousStructUnion11"],["struct_union_member"]],["b",[[38,31],[38,36]],[[38,35],[38,36]],["#AnonymousStructUnion11"],["struct_union_member"]]]]],[["t",[[43,0],[43,23]],[[43,7],[43,8]],[],["module"]],[[["v_real",[[45,3],[45,17]],[[45,11],[45,17]],["t"],["variable","real"]],["v_string",[[46,3],[46,19]],[[46,11],[46,19]],["t"],["variable","string"]],["v_int",[[47,3],[47,16]],[[47,11],[47,16]],["t"],["variable","int"]],["v_int_t",[[48,3],[48,18]],[[48,11],[48,18]],["t"],["variable","int_t"]],["v_chandle",[[49,3],[49,20]],[[49,11],[49,20]],["t"],["variable","chandle"]],["v_enum_a",[[50,3],[50,21]],[[50,13],[50,21]],["t"],["variable","Enum_A_t"]],["v_enum_a1",[[51,3],[51,22]],[[51,13],[51,22]],["t"],["variable","Enum_A_t"]],["v_enum_b",[[52,3],[52,21]],[[52,13],[52,21]],["t"],["variable","Enum_B_t"]],["v_stpack_a",[[53,3],[53,23]],[[53,13],[53,23]],["t"],["variable","stpack_t"]],["v_stpack_a1",[[54,3],[54,24]],[[54,13],[54,24]],["t"],["variable","stpack_t"]],["v_simple_a",[[55,3],[55,25]],[[55,15],[55,25]],["t"],["variable","simple_a_t"]],["v_simple_a1",[[56,3],[56,27]],[[56,16],[56,27]],["t"],["variable","simple_a1_t"]],["v_unpk_a",[[57,3],[57,25]],[[57,11],[57,19]],["t"],["variable","int"]],["v_unpk_a1",[[58,3],[58,26]],[[58,11],[58,20]],["t"],["variable","int"]],["v_assoc_a",[[59,3],[59,28]],[[59,11],[59,20]],["t"],["variable","int"]],["v_assoc_a1",[[60,3],[60,29]],[[60,11],[60,21]],["t"],["variable","int"]],["v_assoc_b",[[61,3],[61,25]],[[61,11],[61,20]],["t"],["variable","int"]],["v_assoc_c",[[62,3],[62,31]],[[62,11],[62,20]],["t"],["variable","int"]],["v_q_a",[[64,3],[64,19]],[[64,11],[64,16]],["t"],["variable","int"]],["v_q_a1",[[65,3],[65,20]],[[65,11],[65,17]],["t"],["variable","int"]],["v_q_b",[[66,3],[66,19]],[[66,11],[66,16]],["t"],["variable","real"]],["v_2thirtytwo_a",[[68,3],[68,32]],[[68,18],[68,32]],["t"],["variable","bit"]],["v_2thirtytwo_b",[[69,3],[69,32]],[[69,18],[69,32]],["t"],["variable","bit"]],["v_4thirtytwo_a",[[70,3],[70,34]],[[70,20],[70,34]],["t"],["variable","logic"]],["v_4thirtytwo_b",[[71,3],[71,34]],[[71,20],[71,34]],["t"],["variable","logic"]],["v_cls_a",[[73,3],[73,15]],[[73,8],[73,15]],["t"],["variable","Base"]],["v_cls_a1",[[74,3],[74,16]],[[74,8],[74,16]],["t"],["variable","Base"]],["v_cls_ab",[[75,3],[75,24]],[[75,16],[75,24]],["t"],["variable","BaseExtended"]],["v_cls_b",[[76,3],[76,16]],[[76,9],[76,16]],["t"],["variable","Other"]]]]]],null,null,null,[["TRY_ASSIGN",[[6,0],[7,0]],[[6,8],[6,18]],["source.systemverilog"],["macro"]],["TRY_CAST",[[7,0],[8,0]],[[7,8],[7,16]],["source.systemverilog"],["macro"]],["TRY_DYNAMIC",[[12,0],[13,0]],[[12,8],[12,19]],["source.systemverilog"],["macro"]],["TRY_BAD",[[13,0],[14,0]],[[13,8],[13,15]],["source.systemverilog"],["macro"]],["MATCHING",[[16,0],[17,0]],[[16,8],[16,16]],["source.systemverilog"],["macro"]],["EQUIVALENT",[[17,0],[18,0]],[[17,8],[17,18]],["source.systemverilog"],["macro"]],["COMPATIBLE",[[18,0],[19,0]],[[18,8],[18,18]],["source.systemverilog"],["macro"]],["CAST_COMPATIBLE",[[19,0],[20,0]],[[19,8],[19,23]],["source.systemverilog"],["macro"]],["CAST_COMPATIBLE_ENUM",[[20,0],[21,0]],[[20,8],[20,28]],["source.systemverilog"],["macro"]],["CAST_COMPATIBLE_DYNAMIC",[[21,0],[22,0]],[[21,8],[21,31]],["source.systemverilog"],["macro"]],["INCOMPATIBLE",[[22,0],[24,0]],[[22,8],[22,20]],["source.systemverilog"],["macro"]],["STRING_LITERAL",[[24,0],[25,0]],[[24,8],[24,22]],["source.systemverilog"],["macro"]],["A_ZERO",[[33,15],[33,21]],[[33,15],[33,21]],[],["enum_member","#AnonymousEnum2"]],["A_ONE",[[33,23],[33,28]],[[33,23],[33,28]],[],["enum_member","#AnonymousEnum2"]],["Enum_A_t",[[33,0],[33,40]],[[33,31],[33,39]],[],["typedef","#AnonymousEnum2"]],["B_ZERO",[[34,15],[34,21]],[[34,15],[34,21]],[],["enum_member","#AnonymousEnum3"]],["B_ONE",[[34,23],[34,28]],[[34,23],[34,28]],[],["enum_member","#AnonymousEnum3"]],["Enum_B_t",[[34,0],[34,40]],[[34,31],[34,39]],[],["typedef","#AnonymousEnum3"]],["int_t",[[36,0],[36,18]],[[36,12],[36,17]],[],["typedef","int"]],["stpack_t",[[38,0],[38,49]],[[38,40],[38,48]],[],["typedef","#AnonymousStructUnion11"]],["simple_a_t",[[40,0],[40,36]],[[40,25],[40,35]],[],["typedef","signed"]],["simple_a1_t",[[41,0],[41,37]],[[41,25],[41,36]],[],["typedef","signed"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cast.v",[[[[["intf",[[6,0],[6,15]],[[6,10],[6,14]],[],["interface"]],[[["octet",[[7,3],[7,29]],[[7,23],[7,28]],["intf"],["typedef","logic"]],["word",[[8,3],[8,28]],[[8,23],[8,27]],["intf"],["typedef","octet"]],["octets",[[9,3],[9,21]],[[9,15],[9,21]],["intf"],["variable","octet"]],["words",[[10,3],[10,19]],[[10,14],[10,19]],["intf"],["variable","word"]]]]],[["t",[[13,0],[13,9]],[[13,7],[13,8]],[],["module"]],[[["mc_t",[[15,3],[15,28]],[[15,23],[15,27]],["t"],["typedef","logic"]],["tocast_t",[[16,3],[16,25]],[[16,16],[16,24]],["t"],["typedef","mc_t"]],["packed_t",[[18,3],[20,14]],[[20,5],[20,13]],["t"],["typedef","#AnonymousStructUnion12"]],["packed2_t",[[21,3],[23,15]],[[23,5],[23,14]],["t"],["typedef","#AnonymousStructUnion13"]],["ONE",[[26,6],[26,13]],[[26,6],[26,9]],["t"],["enum_member","#AnonymousEnum4"]],["enum_t",[[25,3],[27,12]],[[27,5],[27,11]],["t"],["typedef","#AnonymousEnum4"]],["pdata",[[29,3],[29,17]],[[29,12],[29,17]],["t"],["variable","packed_t"]],["pdata_reg",[[30,3],[30,21]],[[30,12],[30,21]],["t"],["variable","packed_t"]],["pdata2_reg",[[31,3],[31,23]],[[31,13],[31,23]],["t"],["variable","packed2_t"]],["logic8bit",[[33,3],[33,24]],[[33,15],[33,24]],["t"],["variable","logic"]],["o",[[36,3],[36,9]],[[36,8],[36,9]],["t"],["variable","mc_t"]],["e",[[37,3],[37,11]],[[37,10],[37,11]],["t"],["variable","enum_t"]],["the_intf",[[39,3],[39,18]],[[39,8],[39,16]],["t"],["instance","intf"]],["allones",[[41,3],[41,34]],[[41,16],[41,23]],["t"],["variable","logic"]],["FOUR",[[42,3],[42,22]],[[42,13],[42,17]],["t"],["parameter"]],["RESULT",[[45,3],[45,45]],[[45,20],[45,26]],["t"],["localparam"]],["samp0",[[47,3],[47,39]],[[47,23],[47,28]],["t"],["variable","signed"]],["samp1",[[48,3],[48,39]],[[48,23],[48,28]],["t"],["variable","signed"]],["samp2",[[49,3],[49,39]],[[49,23],[49,28]],["t"],["variable","signed"]],["coeff0",[[50,3],[50,39]],[[50,23],[50,29]],["t"],["variable","signed"]],["coeff1",[[51,3],[51,39]],[[51,23],[51,29]],["t"],["variable","signed"]],["coeff2",[[52,3],[52,39]],[[52,23],[52,29]],["t"],["variable","signed"]],["mida",[[53,3],[53,63]],[[53,23],[53,27]],["t"],["variable","signed"]],["midb",[[55,3],[55,63]],[[55,23],[55,27]],["t"],["variable","signed"]],["outa",[[57,3],[59,35]],[[57,23],[57,27]],["t"],["variable","signed"]],["one",[[61,3],[61,19]],[[61,9],[61,12]],["t"],["variable","logic"]],["b33",[[62,3],[62,35]],[[62,16],[62,19]],["t"],["variable","logic"]],["b32",[[63,3],[63,35]],[[63,16],[63,19]],["t"],["variable","logic"]]],null,[[["#AnonymousStructUnion12",[[18,11],[20,4]],[[18,11],[18,17]],["t"],["struct"]],[[["data",[[19,6],[19,23]],[[19,19],[19,23]],["t","#AnonymousStructUnion12"],["struct_union_member"]]]]],[["#AnonymousStructUnion13",[[21,11],[23,4]],[[21,11],[21,17]],["t"],["struct"]],[[["data",[[22,6],[22,23]],[[22,19],[22,23]],["t","#AnonymousStructUnion13"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_castdyn_castconst_bad.v",[[[[["t",[[12,0],[12,23]],[[12,7],[12,8]],[],["module"]],[[["i",[[14,3],[14,8]],[[14,7],[14,8]],["t"],["variable","int"]],["v",[[15,3],[15,8]],[[15,7],[15,8]],["t"],["variable","int"]],["b",[[16,3],[16,9]],[[16,8],[16,9]],["t"],["variable","Base"]],["o",[[17,3],[17,10]],[[17,9],[17,10]],["t"],["variable","Other"]]]]]],null,null,null,[["ZERO",[[10,7],[10,11]],[[10,7],[10,11]],[],["enum_member","#AnonymousEnum5"]],["e",[[10,0],[10,15]],[[10,14],[10,15]],[],["variable","#AnonymousEnum5"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_castdyn_enum.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["i",[[16,3],[16,8]],[[16,7],[16,8]],["t"],["variable","int"]],["i_const",[[17,3],[17,14]],[[17,7],[17,14]],["t"],["variable","int"]],["cyc",[[18,3],[18,10]],[[18,7],[18,10]],["t"],["variable","int"]],["en",[[19,3],[19,12]],[[19,10],[19,12]],["t"],["variable","enum_t"]]]]]],null,null,null,[["TEN",[[6,14],[6,20]],[[6,14],[6,17]],[],["enum_member","#AnonymousEnum6"]],["ELEVEN",[[7,14],[7,23]],[[7,14],[7,20]],[],["enum_member","#AnonymousEnum6"]],["SIXTEEN",[[8,14],[8,24]],[[8,14],[8,21]],[],["enum_member","#AnonymousEnum6"]],["enum_t",[[6,0],[8,33]],[[8,26],[8,32]],[],["typedef","#AnonymousEnum6"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_castdyn_run_bad.v",[[[[["t",[[13,0],[13,23]],[[13,7],[13,8]],[],["module"]],[[["i",[[14,3],[14,8]],[[14,7],[14,8]],["t"],["variable","int"]],["b",[[16,3],[16,9]],[[16,8],[16,9]],["t"],["variable","Base"]],["ba",[[17,3],[17,13]],[[17,11],[17,13]],["t"],["variable","ExbaseA"]],["ba1",[[17,3],[17,18]],[[17,15],[17,18]],["t"],["variable","ba"]],["bb",[[18,3],[18,13]],[[18,11],[18,13]],["t"],["variable","ExbaseB"]],["bb1",[[18,3],[18,18]],[[18,15],[18,18]],["t"],["variable","bb"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_castdyn_unsup_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["q",[[8,3],[8,14]],[[8,10],[8,11]],["t"],["variable","string"]],["aarray",[[9,3],[9,21]],[[9,7],[9,13]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_castdyn.v",[[[[["t",[[13,0],[13,23]],[[13,7],[13,8]],[],["module"]],[[["i",[[14,3],[14,8]],[[14,7],[14,8]],["t"],["variable","int"]],["a",[[15,3],[15,8]],[[15,7],[15,8]],["t"],["variable","int"]],["ao",[[16,3],[16,9]],[[16,7],[16,9]],["t"],["variable","int"]],["b",[[18,3],[18,9]],[[18,8],[18,9]],["t"],["variable","Base"]],["bo",[[19,3],[19,10]],[[19,8],[19,10]],["t"],["variable","Base"]],["ba",[[20,3],[20,12]],[[20,10],[20,12]],["t"],["variable","BasedA"]],["bao",[[21,3],[21,13]],[[21,10],[21,13]],["t"],["variable","BasedA"]],["bb",[[22,3],[22,12]],[[22,10],[22,12]],["t"],["variable","BasedB"]],["bbo",[[23,3],[23,13]],[[23,10],[23,13]],["t"],["variable","BasedB"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cdc_async_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["q0",[[8,3],[8,5]],[[8,3],[8,5]],["t"],["port"]],["q1",[[8,7],[8,9]],[[8,7],[8,9]],["t"],["port","q0"]],["q2",[[8,11],[8,13]],[[8,11],[8,13]],["t"],["port","q1"]],["q3",[[8,15],[8,17]],[[8,15],[8,17]],["t"],["port","q2"]],["q4",[[8,19],[8,21]],[[8,19],[8,21]],["t"],["port","q3"]],["q5",[[8,23],[8,25]],[[8,23],[8,25]],["t"],["port","q4"]],["q6a",[[8,27],[8,30]],[[8,27],[8,30]],["t"],["port","q5"]],["q6b",[[8,32],[8,35]],[[8,32],[8,35]],["t"],["port","q6a"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","q6b"]],["d",[[10,8],[10,9]],[[10,8],[10,9]],["t"],["port","clk"]],["rst0_n",[[10,11],[10,17]],[[10,11],[10,17]],["t"],["port","d"]],["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["d",[[13,9],[13,10]],[[13,9],[13,10]],["t"],["port"]],["rst0_n",[[16,9],[16,15]],[[16,9],[16,15]],["t"],["port"]],["q0",[[17,10],[17,18]],[[17,16],[17,18]],["t"],["port","wire"]],["flop0",[[18,3],[18,56]],[[18,8],[18,13]],["t"],["instance","Flop"]],["rst1_n",[[21,3],[21,15]],[[21,9],[21,15]],["t"],["variable","reg"]],["q1",[[23,10],[23,18]],[[23,16],[23,18]],["t"],["port","wire"]],["flop1",[[24,3],[24,56]],[[24,8],[24,13]],["t"],["instance","Flop"]],["rst2_bad_n",[[27,3],[27,37]],[[27,9],[27,19]],["t"],["variable","wire"]],["q2",[[28,10],[28,18]],[[28,16],[28,18]],["t"],["port","wire"]],["flop2",[[29,3],[29,60]],[[29,8],[29,13]],["t"],["instance","Flop"]],["rst3_bad_n",[[32,3],[32,19]],[[32,9],[32,19]],["t"],["variable","wire"]],["sub",[[33,3],[33,52]],[[33,8],[33,11]],["t"],["instance","Sub"]],["q3",[[34,10],[34,18]],[[34,16],[34,18]],["t"],["port","wire"]],["flop3",[[35,3],[35,60]],[[35,8],[35,13]],["t"],["instance","Flop"]],["rst4_n",[[38,3],[38,19]],[[38,13],[38,19]],["t"],["variable","reg"]],["q4",[[40,10],[40,18]],[[40,16],[40,18]],["t"],["port","wire"]],["flop4",[[41,3],[41,59]],[[41,8],[41,13]],["t"],["instance","Flop"]],["rst5_waive_n",[[45,3],[45,39]],[[45,9],[45,21]],["t"],["variable","wire"]],["q5",[[47,10],[47,18]],[[47,16],[47,18]],["t"],["port","wire"]],["flop5",[[48,3],[48,62]],[[48,8],[48,13]],["t"],["instance","Flop"]],["rst6_bad_n",[[51,3],[51,36]],[[51,8],[51,18]],["t"],["variable","wire"]],["rst6a_bad_n",[[52,3],[52,43]],[[52,8],[52,19]],["t"],["variable","wire"]],["rst6b_bad_n",[[53,3],[53,43]],[[53,8],[53,19]],["t"],["variable","wire"]],["q6a",[[54,10],[54,19]],[[54,16],[54,19]],["t"],["port","wire"]],["q6b",[[55,10],[55,19]],[[55,16],[55,19]],["t"],["port","wire"]],["flop6a",[[56,3],[56,63]],[[56,8],[56,14]],["t"],["instance","Flop"]],["flop6v",[[57,3],[57,63]],[[57,8],[57,14]],["t"],["instance","Flop"]]]]],[["Flop",[[66,0],[70,29]],[[66,7],[66,11]],[],["module"]],[[["clk",[[67,13],[67,22]],[[67,19],[67,22]],["Flop"],["port","input"]],["d",[[68,13],[68,20]],[[68,19],[68,20]],["Flop"],["port","input"]],["rst_n",[[69,13],[69,24]],[[69,19],[69,24]],["Flop"],["port","input"]],["q",[[70,13],[70,27]],[[70,26],[70,27]],["Flop"],["port","logic"]]]]],[["Sub",[[78,0],[79,22]],[[78,7],[78,10]],[],["module"]],[[["a",[[78,12],[78,19]],[[78,18],[78,19]],["Sub"],["port","input"]],["b",[[78,21],[78,22]],[[78,21],[78,22]],["Sub"],["port","a"]],["z",[[79,12],[79,20]],[[79,19],[79,20]],["Sub"],["port","output"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cellarray.v",[[[[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["count4",[[17,3],[17,23]],[[17,13],[17,19]],["t"],["variable","reg"]],["count2",[[18,3],[18,23]],[[18,13],[18,19]],["t"],["variable","reg"]],["a",[[20,3],[20,51]],[[20,25],[20,26]],["t"],["variable","reg"]],["b",[[21,3],[21,51]],[[21,25],[21,26]],["t"],["variable","reg"]],["c",[[22,3],[22,51]],[[22,25],[22,26]],["t"],["variable","reg"]],["d",[[23,3],[23,51]],[[23,25],[23,26]],["t"],["variable","reg"]],["res1",[[24,3],[24,29]],[[24,25],[24,29]],["t"],["variable","reg"]],["res2",[[25,3],[25,29]],[[25,25],[25,29]],["t"],["variable","reg"]],["res3",[[26,3],[26,29]],[[26,25],[26,29]],["t"],["variable","reg"]],["res4",[[27,3],[27,29]],[[27,25],[27,29]],["t"],["variable","reg"]],["t_drv1",[[29,3],[29,60]],[[29,8],[29,14]],["t"],["instance","drv1"]],["t_drv2",[[30,3],[30,73]],[[30,8],[30,14]],["t"],["instance","drv2"]],["t_drv3",[[31,3],[31,86]],[[31,8],[31,14]],["t"],["instance","drv3"]],["t_drv4",[[32,3],[32,99]],[[32,8],[32,14]],["t"],["instance","drv4"]]]]],[["drv1",[[64,0],[67,5]],[[64,7],[64,11]],[],["module"]],[[["colSelA",[[65,3],[65,16]],[[65,9],[65,16]],["drv1"],["port","input"]],["datao",[[66,3],[66,15]],[[66,10],[66,15]],["drv1"],["port","output"]]]]],[["drv2",[[71,0],[75,5]],[[71,7],[71,11]],[],["module"]],[[["colSelA",[[72,3],[72,16]],[[72,9],[72,16]],["drv2"],["port","input"]],["colSelB",[[73,3],[73,16]],[[73,9],[73,16]],["drv2"],["port","input"]],["datao",[[74,3],[74,15]],[[74,10],[74,15]],["drv2"],["port","output"]]]]],[["drv3",[[79,0],[84,5]],[[79,7],[79,11]],[],["module"]],[[["colSelA",[[80,3],[80,16]],[[80,9],[80,16]],["drv3"],["port","input"]],["colSelB",[[81,3],[81,16]],[[81,9],[81,16]],["drv3"],["port","input"]],["colSelC",[[82,3],[82,16]],[[82,9],[82,16]],["drv3"],["port","input"]],["datao",[[83,3],[83,15]],[[83,10],[83,15]],["drv3"],["port","output"]]]]],[["drv4",[[89,0],[95,5]],[[89,7],[89,11]],[],["module"]],[[["colSelA",[[90,3],[90,16]],[[90,9],[90,16]],["drv4"],["port","input"]],["colSelB",[[91,3],[91,16]],[[91,9],[91,16]],["drv4"],["port","input"]],["colSelC",[[92,3],[92,16]],[[92,9],[92,16]],["drv4"],["port","input"]],["colSelD",[[93,3],[93,16]],[[93,9],[93,16]],["drv4"],["port","input"]],["datao",[[94,3],[94,15]],[[94,10],[94,15]],["drv4"],["port","output"]]]]]],null,null,null,[["DATA_WIDTH",[[7,0],[8,0]],[[7,8],[7,18]],["source.systemverilog"],["macro"]],["REP_COUNT4",[[8,0],[9,0]],[[8,8],[8,18]],["source.systemverilog"],["macro"]],["REP_COUNT2",[[9,0],[12,0]],[[9,8],[9,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_chg_first.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["fastclk",[[8,8],[8,15]],[[8,8],[8,15]],["t"],["port","clk"]],["fastclk",[[12,9],[12,16]],[[12,9],[12,16]],["t"],["port"]],["_mode",[[14,3],[14,16]],[[14,11],[14,16]],["t"],["variable","integer"]],["ord1",[[16,3],[16,19]],[[16,15],[16,19]],["t"],["variable","reg"]],["ord2",[[17,3],[17,19]],[[17,15],[17,19]],["t"],["variable","wire"]],["ord3",[[18,3],[18,19]],[[18,15],[18,19]],["t"],["variable","reg"]],["ord4",[[19,3],[19,19]],[[19,15],[19,19]],["t"],["variable","wire"]],["ord5",[[20,3],[20,19]],[[20,15],[20,19]],["t"],["variable","wire"]],["ord6",[[21,3],[21,19]],[[21,15],[21,19]],["t"],["variable","wire"]],["ord7",[[22,3],[22,19]],[[22,15],[22,19]],["t"],["variable","wire"]],["a",[[25,3],[30,8]],[[25,11],[25,12]],["t"],["instance","t_chg_a"]]]]],[["t_chg_a",[[61,0],[66,5]],[[61,7],[61,14]],[],["module"]],[[["a_p1",[[67,28],[67,39]],[[67,35],[67,39]],["t_chg_a"],["port"]],["b_p1",[[63,9],[63,13]],[[63,9],[63,13]],["t_chg_a"],["port","a_p1"]],["c_p1",[[63,15],[63,19]],[[63,15],[63,19]],["t_chg_a"],["port","b_p1"]],["d_p1",[[63,21],[63,25]],[[63,21],[63,25]],["t_chg_a"],["port","c_p1"]],["a",[[65,3],[65,4]],[[65,3],[65,4]],["t_chg_a"],["port","d_p1"]],["b",[[65,6],[65,7]],[[65,6],[65,7]],["t_chg_a"],["port","a"]],["c",[[65,9],[65,10]],[[65,9],[65,10]],["t_chg_a"],["port","b"]],["d",[[65,12],[65,13]],[[65,12],[65,13]],["t_chg_a"],["port","c"]],["a",[[67,9],[67,17]],[[67,16],[67,17]],["t_chg_a"],["port"]],["a_p1",[[67,42],[67,66]],[[67,54],[67,58]],["t_chg_a"],["variable","wire"]],["b",[[68,9],[68,17]],[[68,16],[68,17]],["t_chg_a"],["port"]],["b_p1",[[68,28],[68,39]],[[68,35],[68,39]],["t_chg_a"],["port"]],["b_p1",[[68,42],[68,66]],[[68,54],[68,58]],["t_chg_a"],["variable","wire"]],["c",[[69,9],[69,17]],[[69,16],[69,17]],["t_chg_a"],["port"]],["c_p1",[[69,28],[69,39]],[[69,35],[69,39]],["t_chg_a"],["port"]],["c_p1",[[69,42],[69,66]],[[69,54],[69,58]],["t_chg_a"],["variable","wire"]],["d",[[70,9],[70,17]],[[70,16],[70,17]],["t_chg_a"],["port"]],["d_p1",[[70,28],[70,39]],[[70,35],[70,39]],["t_chg_a"],["port"]],["d_p1",[[70,42],[70,66]],[[70,54],[70,58]],["t_chg_a"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_builtin_bad.v",[[[[["t",[[15,0],[15,23]],[[15,7],[15,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_class.v",[[[[["P",[[7,0],[7,10]],[[7,8],[7,9]],[],["package"]],[[["c",[[17,9],[21,11]],[[21,10],[21,11]],["P"],["variable","P::Cls"]]]]]]],["P"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_copy_bad.v",[[[[["t",[[14,0],[14,23]],[[14,7],[14,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_copy.v",[[[[["t",[[11,0],[11,23]],[[11,7],[11,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_dead.v",[[[[["Mod_Dead",[[9,0],[9,16]],[[9,7],[9,15]],[],["module"]],[]],[["t",[[17,0],[17,23]],[[17,7],[17,8]],[],["module"]],[[["cell_dead",[[21,9],[21,29]],[[21,18],[21,27]],["t"],["instance","Mod_Dead"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_enum.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_extends_bad.v",[[[[["t",[[15,0],[15,23]],[[15,7],[15,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_extends_nf_bad.v",[[[[["t",[[12,0],[12,23]],[[12,7],[12,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_extends_rec_bad.v",[[[[["t",[[10,0],[10,23]],[[10,7],[10,8]],[],["module"]],[[["cls",[[11,3],[11,28]],[[11,19],[11,22]],["t"],["variable","RecursiveExtCls"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_extends_this.v",[[[[["t",[[37,0],[37,23]],[[37,7],[37,8]],[],["module"]],[]]],null,null,null,[["Cls",[[6,0],[6,18]],[[6,14],[6,17]],[],["typedef","class"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_extends_this3.v",[[[[["t",[[21,0],[21,23]],[[21,7],[21,8]],[],["module"]],[]]],null,null,null,[["Cls",[[6,0],[6,18]],[[6,14],[6,17]],[],["typedef","class"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_extends.v",[[[[["t",[[40,0],[40,23]],[[40,7],[40,8]],[],["module"]],[]]],null,null,null,[["Cls",[[6,0],[6,18]],[[6,14],[6,17]],[],["typedef","class"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_extends1.v",[[[[["t",[[24,0],[24,23]],[[24,7],[24,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_extern_bad.v",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_extern.v",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_format.v",[[[[["t",[[23,0],[23,23]],[[23,7],[23,8]],[],["module"]],[]]],null,null,null,[["stop",[[9,1],[10,0]],[[9,9],[9,13]],["source.systemverilog"],["macro"]],["checks",[[11,0],[13,0]],[[11,8],[11,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_forward.v",[[[[["P",[[6,0],[6,10]],[[6,8],[6,9]],[],["package"]],[[["ClsB",[[7,3],[7,22]],[[7,17],[7,21]],["P"],["typedef","class"]]]]],[["t",[[18,0],[18,23]],[[18,7],[18,8]],[],["module"]],[[["ca",[[19,3],[19,13]],[[19,11],[19,13]],["t"],["variable","P::ClsA"]],["cb",[[20,3],[20,13]],[[20,11],[20,13]],["t"],["variable","P::ClsB"]]]]]]],["P"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_fwd_cc.v",[[[[["Pkg",[[6,0],[6,12]],[[6,8],[6,11]],[],["package"]],[[["Fwd",[[7,3],[7,21]],[[7,17],[7,20]],["Pkg"],["typedef","class"]]]]]]],["Fwd"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_local_bad.v",[[[[["ok",[[7,0],[7,8]],[[7,5],[7,7]],[],["task"]],[]],[["bad",[[9,0],[9,9]],[[9,5],[9,8]],[],["task"]],[]],[["t",[[63,0],[63,23]],[[63,7],[63,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_local.v",[[[[["t",[[48,0],[48,23]],[[48,7],[48,8]],[],["module"]],[[["mod_c",[[49,3],[49,24]],[[49,13],[49,18]],["t"],["variable","Cls"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_member_bad.v",[[[[["t",[[14,0],[14,23]],[[14,7],[14,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_method_bad.v",[[[[["t",[[14,0],[14,23]],[[14,7],[14,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_method.v",[[[[["t",[[15,0],[15,23]],[[15,7],[15,8]],[],["module"]],[]]],null,null,null,[["Cls",[[6,0],[6,18]],[[6,14],[6,17]],[],["typedef","class"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_mod_bad.v",[[[[["M",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[]],[["t",[[16,0],[16,23]],[[16,7],[16,8]],[],["module"]],[[["s",[[17,3],[17,11]],[[17,10],[17,11]],["t"],["variable","string"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_module.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_name.v",[[[[["unit_name",[[13,0],[13,26]],[[13,16],[13,25]],[],["function"]],[]],[["P",[[28,0],[28,10]],[[28,8],[28,9]],[],["package"]],[]],[["M",[[39,0],[39,9]],[[39,7],[39,8]],[],["module"]],[[["sub",[[48,3],[48,10]],[[48,5],[48,8]],["M"],["instance","S"]]],null,[[["cls_static_name",[[49,3],[49,35]],[[49,19],[49,34]],["M"],["function"]],[]],[["cls_auto_name",[[52,3],[52,33]],[[52,19],[52,32]],["M"],["function"]],[]]]]],[["S",[[59,0],[59,9]],[[59,7],[59,8]],[],["module"]],[null,null,[[["cls_static_name",[[68,3],[68,35]],[[68,19],[68,34]],["S"],["function"]],[]],[["cls_auto_name",[[71,3],[71,33]],[[71,19],[71,32]],["S"],["function"]],[]]]]],[["t",[[78,0],[78,23]],[[78,7],[78,8]],[],["module"]],[[["s",[[79,3],[79,11]],[[79,10],[79,11]],["t"],["variable","string"]],["m",[[81,3],[81,8]],[[81,5],[81,6]],["t"],["instance","M"]]],null,[[["mod_func_name",[[83,3],[83,33]],[[83,19],[83,32]],["t"],["function"]],[]]]]]],null,null,null,[["stop",[[9,1],[10,0]],[[9,9],[9,13]],["source.systemverilog"],["macro"]],["checks",[[11,0],[13,0]],[[11,8],[11,14]],["source.systemverilog"],["macro"]]]],["Cls","P"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_new_bad.v",[[[[["t",[[25,0],[25,23]],[[25,7],[25,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_new.v",[[[[["t",[[43,0],[43,23]],[[43,7],[43,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_null_bad.v",[[null,null,null,null,[["c",[[8,9],[11,8]],[[11,7],[11,8]],[],["variable","Cls"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_package.v",[[[[["pkga",[[6,0],[6,13]],[[6,8],[6,12]],[],["package"]],[[["pvar",[[7,2],[7,10]],[[7,6],[7,10]],["pkga"],["variable","int"]]]]],[["pkgb",[[14,0],[14,13]],[[14,8],[14,12]],[],["package"]],[[["pvar",[[15,2],[15,10]],[[15,6],[15,10]],["pkgb"],["variable","int"]]]]],[["t",[[23,0],[23,23]],[[23,7],[23,8]],[],["module"]],[]]]],["pkga","pkgb"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_packed.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["w5",[[16,3],[16,22]],[[16,20],[16,22]],["t"],["variable","sub"]]]]],[["sub",[[24,0],[24,14]],[[24,7],[24,10]],[],["module"]],[[["WIDTH",[[25,3],[25,21]],[[25,13],[25,18]],["sub"],["parameter"]],["w_t",[[27,3],[29,19]],[[29,15],[29,18]],["sub"],["typedef","#AnonymousStructUnion14"]]],null,[[["#AnonymousStructUnion14",[[27,11],[29,7]],[[27,11],[27,17]],["sub"],["struct"]],[[["data",[[28,6],[28,28]],[[28,24],[28,28]],["sub","#AnonymousStructUnion14"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_param_bad.v",[[[[["t",[[9,0],[9,23]],[[9,7],[9,8]],[],["module"]],[[["c",[[11,3],[11,24]],[[11,23],[11,24]],["t"],["variable","Cls"]],["cd",[[12,3],[12,18]],[[12,16],[12,18]],["t"],["variable","Cls"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_param.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["c12",[[18,3],[18,10]],[[18,7],[18,10]],["t"],["variable","Cls"]],["c4",[[19,3],[19,18]],[[19,16],[19,18]],["t"],["variable","Cls"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_split.v",[[[[["top",[[25,0],[25,11]],[[25,7],[25,10]],[],["module"]],[[["o",[[26,3],[26,9]],[[26,8],[26,9]],["top"],["variable","Cls2"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_static_method.v",[[[[["t",[[32,0],[32,23]],[[32,7],[32,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_static_order.v",[[[[["t",[[45,0],[45,23]],[[45,7],[45,8]],[],["module"]],[null,null,[[["makec",[[46,3],[46,23]],[[46,17],[46,22]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_static.v",[[[[["t",[[31,0],[34,5]],[[31,7],[31,8]],[],["module"]],[[["clk",[[36,9],[36,12]],[[36,9],[36,12]],["t"],["port"]],["a",[[38,3],[38,14]],[[38,7],[38,8]],["t"],["variable","Cls"]],["b",[[39,3],[39,14]],[[39,7],[39,8]],["t"],["variable","Cls"]],["v",[[41,3],[41,10]],[[41,9],[41,10]],["t"],["variable","int"]]]]]],null,null,null,[["checkh",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_super_bad.v",[[[[["t",[[7,0],[10,5]],[[7,7],[7,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["addr",[[12,3],[12,17]],[[12,13],[12,17]],["t"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_super_bad2.v",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_typedef.v",[[[[["t",[[16,0],[16,23]],[[16,7],[16,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_unsup_bad.v",[[[[["t",[[35,0],[35,23]],[[35,7],[35,8]],[],["module"]],[]]],null,null,null,[["vi2",[[6,0],[7,16]],[[7,13],[7,16]],[],["variable","vi_t"]],["c",[[9,0],[9,16]],[[9,14],[9,15]],[],["typedef","class"]],["ic",[[10,0],[10,27]],[[10,24],[10,26]],[],["typedef","class"]],["uvm_root",[[38,0],[38,23]],[[38,14],[38,22]],[],["typedef","class"]],["uvm_coreservice_t",[[39,0],[39,32]],[[39,14],[39,31]],[],["typedef","class"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_uses_this_bad.v",[[[[["t",[[7,0],[10,5]],[[7,7],[7,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["addr",[[12,3],[12,17]],[[12,13],[12,17]],["t"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_uses_this.v",[[[[["void",[[16,0],[16,41]],[[16,9],[16,13]],[],["function"]],[[["addr",[[16,26],[16,40]],[[16,36],[16,40]],["void"],["port","bit"]]]]],[["t",[[20,0],[23,5]],[[20,7],[20,8]],[],["module"]],[[["clk",[[24,9],[24,12]],[[24,9],[24,12]],["t"],["port"]],["bar",[[25,3],[25,10]],[[25,7],[25,10]],["t"],["variable","Cls"]],["baz",[[26,3],[26,10]],[[26,7],[26,10]],["t"],["variable","Cls"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_virtual_bad.v",[[[[["t",[[9,0],[9,9]],[[9,7],[9,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_virtual_pure_bad.v",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_virtual_pure.v",[[[[["t",[[16,0],[16,9]],[[16,7],[16,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_virtual.v",[[[[["t",[[24,0],[24,9]],[[24,7],[24,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class_vparam.v",[[[[["t",[[22,0],[25,5]],[[22,7],[22,8]],[],["module"]],[[["clk",[[26,9],[26,12]],[[26,9],[26,12]],["t"],["port"]]]]]],null,null,null,[["paramed_class_t",[[8,0],[8,30]],[[8,14],[8,29]],[],["typedef","class"]],["arg_class_t",[[9,0],[9,26]],[[9,14],[9,25]],[],["typedef","class"]],["paramed_class_double_t",[[10,0],[10,57]],[[10,34],[10,56]],[],["typedef","paramed_class_t"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class1.v",[[[[["t",[[13,0],[13,23]],[[13,7],[13,8]],[],["module"]],[]]],null,null,null,[["Cls",[[6,0],[6,18]],[[6,14],[6,17]],[],["typedef","class"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_class2.v",[[[[["Pkg",[[6,0],[6,12]],[[6,8],[6,11]],[],["package"]],[[["ENUMP_VAL",[[7,18],[7,32]],[[7,18],[7,27]],["Pkg"],["enum_member","#AnonymousEnum7"]],["enump_t",[[7,3],[7,43]],[[7,35],[7,42]],["Pkg"],["typedef","#AnonymousEnum7"]]]]],[["t",[[10,0],[10,23]],[[10,7],[10,8]],[],["module"]],[[["c",[[15,9],[17,8]],[[17,7],[17,8]],["t"],["variable","Cls"]],["d",[[18,3],[18,8]],[[18,7],[18,8]],["t"],["variable","Cls"]],["e",[[20,3],[20,16]],[[20,15],[20,16]],["t"],["variable","Cls::enum_t"]]]]]]],["Cls","Pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_2in.v",[[[[["t",[[7,0],[7,9]],[[7,7],[7,8]],[],["module"]],[[["c0",[[10,3],[10,11]],[[10,9],[10,11]],["t"],["variable","reg"]],["c1",[[11,3],[11,11]],[[11,9],[11,11]],["t"],["variable","reg"]],["check",[[12,3],[12,14]],[[12,9],[12,14]],["t"],["variable","reg"]],["clks",[[13,3],[13,18]],[[13,14],[13,18]],["t"],["variable","reg"]],["t2",[[15,3],[20,20]],[[15,6],[15,8]],["t"],["instance","t2"]]],null,[[["clockit",[[21,3],[21,30]],[[21,8],[21,15]],["t"],["task"]],[[["v1",[[21,17],[21,25]],[[21,23],[21,25]],["t","clockit"],["port","input"]],["v0",[[21,27],[21,29]],[[21,27],[21,29]],["t","clockit"],["port","v1"]]]]]]]],[["t2",[[62,0],[67,5]],[[62,7],[62,10]],[],["module"]],[[["clks",[[63,3],[63,19]],[[63,15],[63,19]],["t2"],["port","input"]],["c0",[[64,3],[64,17]],[[64,15],[64,17]],["t2"],["port","input"]],["c1",[[65,3],[65,17]],[[65,15],[65,17]],["t2"],["port","input"]],["check",[[66,3],[66,14]],[[66,9],[66,14]],["t2"],["port","input"]],["clk0",[[73,3],[73,20]],[[73,11],[73,15]],["t2"],["variable","wire"]],["clk1",[[74,3],[74,20]],[[74,11],[74,15]],["t2"],["variable","wire"]],["p0",[[77,3],[77,17]],[[77,11],[77,13]],["t2"],["variable","integer"]],["p1",[[78,3],[78,17]],[[78,11],[78,13]],["t2"],["variable","integer"]],["p01",[[79,3],[79,18]],[[79,11],[79,14]],["t2"],["variable","integer"]],["n0",[[80,3],[80,17]],[[80,11],[80,13]],["t2"],["variable","integer"]],["n1",[[81,3],[81,17]],[[81,11],[81,13]],["t2"],["variable","integer"]],["n01",[[82,3],[82,18]],[[82,11],[82,14]],["t2"],["variable","integer"]],["vp",[[83,3],[83,17]],[[83,11],[83,13]],["t2"],["variable","integer"]],["vn",[[84,3],[84,17]],[[84,11],[84,13]],["t2"],["variable","integer"]],["vpn",[[85,3],[85,18]],[[85,11],[85,14]],["t2"],["variable","integer"]]],null,[[["clear",[[86,3],[86,14]],[[86,8],[86,13]],["t2"],["task"]],[]]]]]],null,null,null,[["t2",[[59,1],[60,0]],[[59,9],[59,11]],["source.systemverilog"],["macro"]],["display_counts",[[99,0],[106,3]],[[99,8],[99,22]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_concat.v",[[[[["some_module",[[6,0],[8,8]],[[6,7],[6,18]],[],["module"]],[[["wrclk",[[7,6],[7,17]],[[7,12],[7,17]],["some_module"],["port","input"]],["some_state",[[10,3],[10,32]],[[10,22],[10,32]],["some_module"],["variable","logic"]],["some_other_state",[[11,3],[11,35]],[[11,19],[11,35]],["some_module"],["variable","logic"]]]]],[["t1",[[30,0],[34,5]],[[30,7],[30,9]],[],["module"]],[[["i_clks",[[31,3],[31,21]],[[31,15],[31,21]],["t1"],["port","input"]],["i_clk0",[[32,3],[32,21]],[[32,15],[32,21]],["t1"],["port","input"]],["i_clk1",[[33,3],[33,21]],[[33,15],[33,21]],["t1"],["port","input"]],["some_module",[[36,3],[44,2]],[[37,5],[37,16]],["t1"],["instance","some_module"]]]]],[["t2",[[47,0],[53,5]],[[47,7],[47,9]],[],["module"]],[[["i_clks",[[48,3],[48,21]],[[48,15],[48,21]],["t2"],["port","input"]],["i_clk0",[[49,3],[49,21]],[[49,15],[49,21]],["t2"],["port","input"]],["i_clk1",[[50,3],[50,21]],[[50,15],[50,21]],["t2"],["port","input"]],["i_clk2",[[51,3],[51,21]],[[51,15],[51,21]],["t2"],["port","input"]],["i_data",[[52,3],[52,21]],[[52,15],[52,21]],["t2"],["port","input"]],["the_clks",[[54,3],[54,30]],[[54,22],[54,30]],["t2"],["variable","logic"]],["data_q",[[55,3],[55,22]],[[55,16],[55,22]],["t2"],["variable","logic"]],["t1",[[63,3],[68,7]],[[63,6],[63,8]],["t2"],["instance","t1"]]]]],[["t",[[71,0],[82,4]],[[71,7],[71,8]],[],["module"]],[[["clk0",[[77,2],[77,12]],[[77,8],[77,12]],["t"],["port","input"]],["clk1",[[78,2],[78,12]],[[78,8],[78,12]],["t"],["port","input"]],["clk2",[[79,2],[79,12]],[[79,8],[79,12]],["t"],["port","input"]],["data_in",[[81,2],[81,15]],[[81,8],[81,15]],["t"],["port","input"]],["clks",[[84,3],[84,19]],[[84,15],[84,19]],["t"],["variable","logic"]],["t2",[[88,3],[96,2]],[[89,5],[89,7]],["t"],["instance","t2"]]]]]],null,null,null,[["BROKEN",[[28,0],[30,0]],[[28,8],[28,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_concat2.v",[[[[["some_module",[[6,0],[8,8]],[[6,7],[6,18]],[],["module"]],[[["wrclk",[[7,6],[7,17]],[[7,12],[7,17]],["some_module"],["port","input"]],["some_state",[[10,3],[10,32]],[[10,22],[10,32]],["some_module"],["variable","logic"]],["some_other_state",[[11,3],[11,35]],[[11,19],[11,35]],["some_module"],["variable","logic"]]]]],[["t1",[[30,0],[34,5]],[[30,7],[30,9]],[],["module"]],[[["i_clks",[[31,3],[31,21]],[[31,15],[31,21]],["t1"],["port","input"]],["i_clk0",[[32,3],[32,21]],[[32,15],[32,21]],["t1"],["port","input"]],["i_clk1",[[33,3],[33,21]],[[33,15],[33,21]],["t1"],["port","input"]],["some_module",[[36,3],[44,2]],[[37,5],[37,16]],["t1"],["instance","some_module"]]]]],[["t2",[[47,0],[53,5]],[[47,7],[47,9]],[],["module"]],[[["i_clks",[[48,3],[48,21]],[[48,15],[48,21]],["t2"],["port","input"]],["i_clk0",[[49,3],[49,21]],[[49,15],[49,21]],["t2"],["port","input"]],["i_clk1",[[50,3],[50,21]],[[50,15],[50,21]],["t2"],["port","input"]],["i_clk2",[[51,3],[51,21]],[[51,15],[51,21]],["t2"],["port","input"]],["i_data",[[52,3],[52,21]],[[52,15],[52,21]],["t2"],["port","input"]],["the_clks",[[54,3],[54,30]],[[54,22],[54,30]],["t2"],["variable","logic"]],["data_q",[[55,3],[55,22]],[[55,16],[55,22]],["t2"],["variable","logic"]],["t1",[[66,3],[71,7]],[[66,6],[66,8]],["t2"],["instance","t1"]]]]],[["t",[[74,0],[82,4]],[[74,7],[74,8]],[],["module"]],[[["clk",[[84,15],[84,18]],[[84,15],[84,18]],["t"],["port"]],["clk0",[[78,2],[78,12]],[[78,8],[78,12]],["t"],["port","input"]],["clk1",[[79,2],[79,12]],[[79,8],[79,12]],["t"],["port","input"]],["clk2",[[80,2],[80,12]],[[80,8],[80,12]],["t"],["port","input"]],["data_in",[[81,2],[81,15]],[[81,8],[81,15]],["t"],["port","input"]],["clks",[[86,3],[86,19]],[[86,15],[86,19]],["t"],["variable","logic"]],["t2",[[90,3],[98,2]],[[91,5],[91,7]],["t"],["instance","t2"]]]]]],null,null,null,[["BROKEN",[[28,0],[30,0]],[[28,8],[28,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_concat3.v",[[[[["some_module",[[7,0],[9,8]],[[7,7],[7,18]],[],["module"]],[[["wrclk",[[8,6],[8,17]],[[8,12],[8,17]],["some_module"],["port","input"]],["some_state",[[11,3],[11,32]],[[11,22],[11,32]],["some_module"],["variable","logic"]],["some_other_state",[[12,3],[12,35]],[[12,19],[12,35]],["some_module"],["variable","logic"]]]]],[["t1",[[31,0],[35,5]],[[31,7],[31,9]],[],["module"]],[[["i_clks",[[32,3],[32,24]],[[32,18],[32,24]],["t1"],["port","input"]],["i_clk0",[[33,3],[33,17]],[[33,11],[33,17]],["t1"],["port","input"]],["i_clk1",[[34,3],[34,17]],[[34,11],[34,17]],["t1"],["port","input"]],["some_module",[[37,3],[45,2]],[[38,5],[38,16]],["t1"],["instance","some_module"]]]]],[["t2",[[48,0],[54,5]],[[48,7],[48,9]],[],["module"]],[[["i_clks",[[49,3],[49,21]],[[49,15],[49,21]],["t2"],["port","input"]],["i_clk0",[[50,3],[50,21]],[[50,15],[50,21]],["t2"],["port","input"]],["i_clk1",[[51,3],[51,21]],[[51,15],[51,21]],["t2"],["port","input"]],["i_clk2",[[52,3],[52,21]],[[52,15],[52,21]],["t2"],["port","input"]],["i_data",[[53,3],[53,21]],[[53,15],[53,21]],["t2"],["port","input"]],["the_clks",[[55,3],[55,30]],[[55,22],[55,30]],["t2"],["variable","logic"]],["data_q",[[56,3],[56,22]],[[56,16],[56,22]],["t2"],["variable","logic"]],["t1",[[67,3],[72,7]],[[67,6],[67,8]],["t2"],["instance","t1"]]]]],[["t",[[75,0],[80,4]],[[75,7],[75,8]],[],["module"]],[[["clk0",[[76,2],[76,12]],[[76,8],[76,12]],["t"],["port","input"]],["clk1",[[77,2],[77,12]],[[77,8],[77,12]],["t"],["port","input"]],["clk2",[[78,2],[78,12]],[[78,8],[78,12]],["t"],["port","input"]],["data_in",[[79,2],[79,15]],[[79,8],[79,15]],["t"],["port","input"]],["clks",[[82,3],[82,19]],[[82,15],[82,19]],["t"],["variable","logic"]],["t2",[[86,3],[94,2]],[[87,5],[87,7]],["t"],["instance","t2"]]]]]],null,null,null,[["BROKEN",[[29,0],[31,0]],[[29,8],[29,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_concat4.v",[[[[["some_module",[[6,0],[8,8]],[[6,7],[6,18]],[],["module"]],[[["wrclk",[[7,6],[7,17]],[[7,12],[7,17]],["some_module"],["port","input"]],["some_state",[[10,3],[10,32]],[[10,22],[10,32]],["some_module"],["variable","logic"]],["some_other_state",[[11,3],[11,35]],[[11,19],[11,35]],["some_module"],["variable","logic"]]]]],[["t1",[[30,0],[34,5]],[[30,7],[30,9]],[],["module"]],[[["i_clks",[[31,3],[31,21]],[[31,15],[31,21]],["t1"],["port","input"]],["i_clk0",[[32,3],[32,21]],[[32,15],[32,21]],["t1"],["port","input"]],["i_clk1",[[33,3],[33,21]],[[33,15],[33,21]],["t1"],["port","input"]],["i",[[37,6],[37,21]],[[37,20],[37,21]],["t1"],["variable","genvar"]],["some_module",[[39,9],[47,3]],[[40,15],[40,26]],["t1"],["instance","some_module"]]]]],[["t2",[[52,0],[58,5]],[[52,7],[52,9]],[],["module"]],[[["i_clks",[[53,3],[53,21]],[[53,15],[53,21]],["t2"],["port","input"]],["i_clk0",[[54,3],[54,21]],[[54,15],[54,21]],["t2"],["port","input"]],["i_clk1",[[55,3],[55,21]],[[55,15],[55,21]],["t2"],["port","input"]],["i_clk2",[[56,3],[56,21]],[[56,15],[56,21]],["t2"],["port","input"]],["i_data",[[57,3],[57,21]],[[57,15],[57,21]],["t2"],["port","input"]],["the_clks",[[59,3],[59,30]],[[59,22],[59,30]],["t2"],["variable","logic"]],["data_q",[[60,3],[60,22]],[[60,16],[60,22]],["t2"],["variable","logic"]],["t1",[[71,3],[76,7]],[[71,6],[71,8]],["t2"],["instance","t1"]]]]],[["t",[[79,0],[84,4]],[[79,7],[79,8]],[],["module"]],[[["clk0",[[80,2],[80,12]],[[80,8],[80,12]],["t"],["port","input"]],["clk1",[[81,2],[81,12]],[[81,8],[81,12]],["t"],["port","input"]],["clk2",[[82,2],[82,12]],[[82,8],[82,12]],["t"],["port","input"]],["data_in",[[83,2],[83,15]],[[83,8],[83,15]],["t"],["port","input"]],["clks",[[86,3],[86,19]],[[86,15],[86,19]],["t"],["variable","logic"]],["t2",[[90,3],[98,2]],[[91,5],[91,7]],["t"],["instance","t2"]]]]]],null,null,null,[["BROKEN",[[28,0],[30,0]],[[28,8],[28,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_concat5.v",[[[[["some_module",[[6,0],[8,8]],[[6,7],[6,18]],[],["module"]],[[["i_clks",[[7,6],[7,24]],[[7,18],[7,24]],["some_module"],["port","input"]],["some_state",[[10,3],[10,31]],[[10,21],[10,31]],["some_module"],["variable","logic"]],["some_other_state",[[11,3],[11,34]],[[11,18],[11,34]],["some_module"],["variable","logic"]]]]],[["t1",[[33,0],[37,5]],[[33,7],[33,9]],[],["module"]],[[["i_clks",[[34,3],[34,21]],[[34,15],[34,21]],["t1"],["port","input"]],["i_clk0",[[35,3],[35,21]],[[35,15],[35,21]],["t1"],["port","input"]],["i_clk1",[[36,3],[36,21]],[[36,15],[36,21]],["t1"],["port","input"]],["some_module",[[39,3],[43,2]],[[40,5],[40,16]],["t1"],["instance","some_module"]]]]],[["t2",[[46,0],[52,5]],[[46,7],[46,9]],[],["module"]],[[["i_clks",[[47,3],[47,21]],[[47,15],[47,21]],["t2"],["port","input"]],["i_clk0",[[48,3],[48,21]],[[48,15],[48,21]],["t2"],["port","input"]],["i_clk1",[[49,3],[49,21]],[[49,15],[49,21]],["t2"],["port","input"]],["i_clk2",[[50,3],[50,21]],[[50,15],[50,21]],["t2"],["port","input"]],["i_data",[[51,3],[51,21]],[[51,15],[51,21]],["t2"],["port","input"]],["the_clks",[[53,3],[53,30]],[[53,22],[53,30]],["t2"],["variable","logic"]],["data_q",[[54,3],[54,22]],[[54,16],[54,22]],["t2"],["variable","logic"]],["t1",[[65,3],[70,7]],[[65,6],[65,8]],["t2"],["instance","t1"]]]]],[["t",[[73,0],[81,4]],[[73,7],[73,8]],[],["module"]],[[["clk",[[83,15],[83,18]],[[83,15],[83,18]],["t"],["port"]],["clk0",[[77,2],[77,12]],[[77,8],[77,12]],["t"],["port","input"]],["clk1",[[78,2],[78,12]],[[78,8],[78,12]],["t"],["port","input"]],["clk2",[[79,2],[79,12]],[[79,8],[79,12]],["t"],["port","input"]],["data_in",[[80,2],[80,15]],[[80,8],[80,15]],["t"],["port","input"]],["clks",[[85,3],[85,19]],[[85,15],[85,19]],["t"],["variable","logic"]],["t2",[[89,3],[97,2]],[[90,5],[90,7]],["t"],["instance","t2"]]]]]],null,null,null,[["BROKEN",[[31,0],[33,0]],[[31,8],[31,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_concat6.v",[[[[["some_module",[[6,0],[8,8]],[[6,7],[6,18]],[],["module"]],[[["i_clks",[[7,6],[7,24]],[[7,18],[7,24]],["some_module"],["port","input"]],["some_state",[[10,3],[10,31]],[[10,21],[10,31]],["some_module"],["variable","logic"]],["some_other_state",[[11,3],[11,34]],[[11,18],[11,34]],["some_module"],["variable","logic"]],["the_clk",[[12,3],[12,19]],[[12,12],[12,19]],["some_module"],["variable","logic"]]]]],[["t1",[[36,0],[40,5]],[[36,7],[36,9]],[],["module"]],[[["i_clks",[[37,3],[37,21]],[[37,15],[37,21]],["t1"],["port","input"]],["i_clk0",[[38,3],[38,21]],[[38,15],[38,21]],["t1"],["port","input"]],["i_clk1",[[39,3],[39,21]],[[39,15],[39,21]],["t1"],["port","input"]],["some_module",[[42,3],[46,2]],[[43,5],[43,16]],["t1"],["instance","some_module"]]]]],[["ident",[[49,0],[52,8]],[[49,7],[49,12]],[],["module"]],[[["i_ident",[[50,6],[50,20]],[[50,13],[50,20]],["ident"],["port","input"]],["o_ident",[[51,6],[51,20]],[[51,13],[51,20]],["ident"],["port","output"]]]]],[["t2",[[56,0],[62,5]],[[56,7],[56,9]],[],["module"]],[[["i_clks",[[57,3],[57,21]],[[57,15],[57,21]],["t2"],["port","input"]],["i_clk0",[[58,3],[58,21]],[[58,15],[58,21]],["t2"],["port","input"]],["i_clk1",[[59,3],[59,21]],[[59,15],[59,21]],["t2"],["port","input"]],["i_clk2",[[60,3],[60,21]],[[60,15],[60,21]],["t2"],["port","input"]],["i_data",[[61,3],[61,21]],[[61,15],[61,21]],["t2"],["port","input"]],["the_clks",[[63,3],[63,30]],[[63,22],[63,30]],["t2"],["variable","logic"]],["data_q",[[64,3],[64,22]],[[64,16],[64,22]],["t2"],["variable","logic"]],["ident_clk1",[[65,3],[65,26]],[[65,16],[65,26]],["t2"],["variable","logic"]],["ident",[[71,3],[76,2]],[[72,5],[72,10]],["t2"],["instance","ident"]],["t1",[[78,3],[83,7]],[[78,6],[78,8]],["t2"],["instance","t1"]]]]],[["t",[[86,0],[94,4]],[[86,7],[86,8]],[],["module"]],[[["clk",[[96,15],[96,18]],[[96,15],[96,18]],["t"],["port"]],["clk0",[[90,2],[90,12]],[[90,8],[90,12]],["t"],["port","input"]],["clk1",[[91,2],[91,12]],[[91,8],[91,12]],["t"],["port","input"]],["clk2",[[92,2],[92,12]],[[92,8],[92,12]],["t"],["port","input"]],["data_in",[[93,2],[93,15]],[[93,8],[93,15]],["t"],["port","input"]],["clks",[[98,3],[98,19]],[[98,15],[98,19]],["t"],["variable","logic"]],["t2",[[102,3],[110,2]],[[103,5],[103,7]],["t"],["instance","t2"]]]]]],null,null,null,[["BROKEN",[[34,0],[36,0]],[[34,8],[34,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_condflop_nord.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["d1",[[9,3],[9,15]],[[9,13],[9,15]],["t"],["variable","reg"]],["d3",[[10,3],[10,15]],[[10,13],[10,15]],["t"],["variable","reg"]],["d8",[[11,3],[11,15]],[[11,13],[11,15]],["t"],["variable","reg"]],["q1",[[13,3],[13,16]],[[13,14],[13,16]],["t"],["variable","wire"]],["q3",[[14,3],[14,16]],[[14,14],[14,16]],["t"],["variable","wire"]],["q8",[[15,3],[15,16]],[[15,14],[15,16]],["t"],["variable","wire"]],["ena",[[18,3],[18,17]],[[18,14],[18,17]],["t"],["variable","reg"]],["condff",[[21,3],[24,21]],[[21,16],[21,22]],["t"],["instance","condff"]],["cyc",[[26,3],[26,14]],[[26,11],[26,14]],["t"],["variable","integer"]]]]],[["condff",[[69,0],[69,36]],[[69,7],[69,13]],[],["module"]],[[["clk",[[71,13],[71,16]],[[71,13],[71,16]],["condff"],["port"]],["sen",[[69,20],[69,23]],[[69,20],[69,23]],["condff"],["port","clk"]],["ena",[[69,25],[69,28]],[[69,25],[69,28]],["condff"],["port","sen"]],["d",[[69,30],[69,31]],[[69,30],[69,31]],["condff"],["port","ena"]],["q",[[69,33],[69,34]],[[69,33],[69,34]],["condff"],["port","d"]],["WIDTH",[[70,3],[70,23]],[[70,13],[70,18]],["condff"],["parameter"]],["sen",[[73,13],[73,16]],[[73,13],[73,16]],["condff"],["port"]],["ena",[[74,13],[74,16]],[[74,13],[74,16]],["condff"],["port"]],["d",[[75,9],[75,22]],[[75,21],[75,22]],["condff"],["port"]],["q",[[76,10],[76,23]],[[76,22],[76,23]],["condff"],["port"]],["imp",[[78,3],[79,56]],[[79,5],[79,8]],["condff"],["instance","condffimp"]]]]],[["condffimp",[[82,0],[82,39]],[[82,7],[82,16]],[],["module"]],[[["clk",[[84,13],[84,16]],[[84,13],[84,16]],["condffimp"],["port"]],["sen",[[82,23],[82,26]],[[82,23],[82,26]],["condffimp"],["port","clk"]],["ena",[[82,28],[82,31]],[[82,28],[82,31]],["condffimp"],["port","sen"]],["d",[[82,33],[82,34]],[[82,33],[82,34]],["condffimp"],["port","ena"]],["q",[[82,36],[82,37]],[[82,36],[82,37]],["condffimp"],["port","d"]],["WIDTH",[[83,3],[83,23]],[[83,13],[83,18]],["condffimp"],["parameter"]],["sen",[[85,13],[85,16]],[[85,13],[85,16]],["condffimp"],["port"]],["ena",[[86,13],[86,16]],[[86,13],[86,16]],["condffimp"],["port"]],["d",[[87,9],[87,22]],[[87,21],[87,22]],["condffimp"],["port"]],["q",[[88,10],[88,27]],[[88,26],[88,27]],["condffimp"],["port","reg"]],["gatedclk",[[89,3],[89,18]],[[89,10],[89,18]],["condffimp"],["variable","wire"]],["clockgate",[[91,3],[91,77]],[[91,13],[91,22]],["condffimp"],["instance","clockgate"]]]]],[["clockgate",[[104,0],[104,43]],[[104,7],[104,16]],[],["module"]],[[["clk",[[105,9],[105,12]],[[105,9],[105,12]],["clockgate"],["port"]],["sen",[[104,23],[104,26]],[[104,23],[104,26]],["clockgate"],["port","clk"]],["ena",[[104,28],[104,31]],[[104,28],[104,31]],["clockgate"],["port","sen"]],["gatedclk",[[104,33],[104,41]],[[104,33],[104,41]],["clockgate"],["port","ena"]],["sen",[[106,9],[106,12]],[[106,9],[106,12]],["clockgate"],["port"]],["ena",[[107,9],[107,12]],[[107,9],[107,12]],["clockgate"],["port"]],["gatedclk",[[108,10],[108,18]],[[108,10],[108,18]],["clockgate"],["port"]],["ena_b",[[110,3],[110,13]],[[110,8],[110,13]],["clockgate"],["variable","reg"]],["gatedclk",[[111,3],[111,30]],[[111,8],[111,16]],["clockgate"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_condflop.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["d1",[[9,3],[9,15]],[[9,13],[9,15]],["t"],["variable","reg"]],["d3",[[10,3],[10,15]],[[10,13],[10,15]],["t"],["variable","reg"]],["d8",[[11,3],[11,15]],[[11,13],[11,15]],["t"],["variable","reg"]],["q1",[[13,3],[13,16]],[[13,14],[13,16]],["t"],["variable","wire"]],["q3",[[14,3],[14,16]],[[14,14],[14,16]],["t"],["variable","wire"]],["q8",[[15,3],[15,16]],[[15,14],[15,16]],["t"],["variable","wire"]],["ena",[[18,3],[18,17]],[[18,14],[18,17]],["t"],["variable","reg"]],["condff",[[21,3],[24,21]],[[21,16],[21,22]],["t"],["instance","condff"]],["cyc",[[26,3],[26,14]],[[26,11],[26,14]],["t"],["variable","integer"]]]]],[["condff",[[69,0],[69,36]],[[69,7],[69,13]],[],["module"]],[[["clk",[[71,13],[71,16]],[[71,13],[71,16]],["condff"],["port"]],["sen",[[69,20],[69,23]],[[69,20],[69,23]],["condff"],["port","clk"]],["ena",[[69,25],[69,28]],[[69,25],[69,28]],["condff"],["port","sen"]],["d",[[69,30],[69,31]],[[69,30],[69,31]],["condff"],["port","ena"]],["q",[[69,33],[69,34]],[[69,33],[69,34]],["condff"],["port","d"]],["WIDTH",[[70,3],[70,23]],[[70,13],[70,18]],["condff"],["parameter"]],["sen",[[73,13],[73,16]],[[73,13],[73,16]],["condff"],["port"]],["ena",[[74,13],[74,16]],[[74,13],[74,16]],["condff"],["port"]],["d",[[75,9],[75,22]],[[75,21],[75,22]],["condff"],["port"]],["q",[[76,10],[76,23]],[[76,22],[76,23]],["condff"],["port"]],["imp",[[78,3],[79,56]],[[79,5],[79,8]],["condff"],["instance","condffimp"]]]]],[["condffimp",[[82,0],[82,39]],[[82,7],[82,16]],[],["module"]],[[["clk",[[84,13],[84,16]],[[84,13],[84,16]],["condffimp"],["port"]],["sen",[[82,23],[82,26]],[[82,23],[82,26]],["condffimp"],["port","clk"]],["ena",[[82,28],[82,31]],[[82,28],[82,31]],["condffimp"],["port","sen"]],["d",[[82,33],[82,34]],[[82,33],[82,34]],["condffimp"],["port","ena"]],["q",[[82,36],[82,37]],[[82,36],[82,37]],["condffimp"],["port","d"]],["WIDTH",[[83,3],[83,23]],[[83,13],[83,18]],["condffimp"],["parameter"]],["sen",[[85,13],[85,16]],[[85,13],[85,16]],["condffimp"],["port"]],["ena",[[86,13],[86,16]],[[86,13],[86,16]],["condffimp"],["port"]],["d",[[87,9],[87,22]],[[87,21],[87,22]],["condffimp"],["port"]],["q",[[88,10],[88,27]],[[88,26],[88,27]],["condffimp"],["port","reg"]],["gatedclk",[[89,3],[89,18]],[[89,10],[89,18]],["condffimp"],["variable","wire"]],["clockgate",[[91,3],[91,77]],[[91,13],[91,22]],["condffimp"],["instance","clockgate"]]]]],[["clockgate",[[104,0],[104,43]],[[104,7],[104,16]],[],["module"]],[[["clk",[[105,9],[105,12]],[[105,9],[105,12]],["clockgate"],["port"]],["sen",[[104,23],[104,26]],[[104,23],[104,26]],["clockgate"],["port","clk"]],["ena",[[104,28],[104,31]],[[104,28],[104,31]],["clockgate"],["port","sen"]],["gatedclk",[[104,33],[104,41]],[[104,33],[104,41]],["clockgate"],["port","ena"]],["sen",[[106,9],[106,12]],[[106,9],[106,12]],["clockgate"],["port"]],["ena",[[107,9],[107,12]],[[107,9],[107,12]],["clockgate"],["port"]],["gatedclk",[[108,10],[108,18]],[[108,10],[108,18]],["clockgate"],["port"]],["ena_b",[[110,3],[110,13]],[[110,8],[110,13]],["clockgate"],["variable","reg"]],["gatedclk",[[111,3],[111,30]],[[111,8],[111,16]],["clockgate"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_dpulse.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[15,3],[15,16]],[[15,13],[15,16]],["t"],["variable","reg"]],["genclk",[[16,3],[16,19]],[[16,13],[16,19]],["t"],["variable","reg"]],["set_both",[[18,3],[18,21]],[[18,13],[18,21]],["t"],["variable","reg"]],["genthiscyc",[[21,3],[21,39]],[[21,8],[21,18]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_dsp.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[15,3],[15,16]],[[15,13],[15,16]],["t"],["variable","reg"]],["padd",[[16,3],[16,17]],[[16,13],[16,17]],["t"],["variable","reg"]],["dsp_ph1",[[17,3],[17,20]],[[17,13],[17,20]],["t"],["variable","reg"]],["dsp_ph2",[[17,3],[17,29]],[[17,22],[17,29]],["t"],["variable","dsp_ph1"]],["dsp_reset",[[17,3],[17,40]],[[17,31],[17,40]],["t"],["variable","dsp_ph2"]],["out",[[21,3],[21,18]],[[21,15],[21,18]],["t"],["variable","wire"]],["dspchip",[[24,3],[31,27]],[[24,13],[24,20]],["t"],["instance","t_dspchip"]]]]],[["t_dspchip",[[78,0],[83,5]],[[78,7],[78,16]],[],["module"]],[[["out",[[86,10],[86,19]],[[86,16],[86,19]],["t_dspchip"],["port"]],["dsp_ph1",[[82,3],[82,10]],[[82,3],[82,10]],["t_dspchip"],["port","out"]],["dsp_ph2",[[84,16],[84,25]],[[84,18],[84,25]],["t_dspchip"],["port","dsp_ph1"]],["dsp_reset",[[84,25],[84,36]],[[84,27],[84,36]],["t_dspchip"],["port","dsp_ph2"]],["padd",[[82,32],[82,36]],[[82,32],[82,36]],["t_dspchip"],["port","dsp_reset"]],["dsp_ph1",[[84,9],[84,16]],[[84,9],[84,16]],["t_dspchip"],["port"]],["padd",[[85,9],[85,19]],[[85,15],[85,19]],["t_dspchip"],["port"]],["dsp_ph1",[[88,3],[88,16]],[[88,9],[88,16]],["t_dspchip"],["variable","wire"]],["dsp_ph2",[[88,3],[88,25]],[[88,18],[88,25]],["t_dspchip"],["variable","dsp_ph1"]],["out",[[89,3],[89,18]],[[89,15],[89,18]],["t_dspchip"],["variable","wire"]],["pla_ph1",[[90,3],[90,16]],[[90,9],[90,16]],["t_dspchip"],["variable","wire"]],["pla_ph2",[[90,3],[90,25]],[[90,18],[90,25]],["t_dspchip"],["variable","pla_ph1"]],["out1_r",[[91,3],[91,15]],[[91,9],[91,15]],["t_dspchip"],["variable","wire"]],["out2_r",[[92,3],[92,21]],[[92,15],[92,21]],["t_dspchip"],["variable","wire"]],["padd",[[92,3],[92,27]],[[92,23],[92,27]],["t_dspchip"],["variable","out2_r"]],["clk_en",[[93,3],[93,15]],[[93,9],[93,15]],["t_dspchip"],["variable","wire"]],["t_dspcore",[[95,3],[104,21]],[[95,13],[95,22]],["t_dspchip"],["instance","t_dspcore"]],["t_dsppla",[[105,3],[112,27]],[[105,12],[105,20]],["t_dspchip"],["instance","t_dsppla"]]]]],[["t_dspcore",[[119,0],[124,5]],[[119,7],[119,16]],[],["module"]],[[["out1_r",[[127,10],[127,16]],[[127,10],[127,16]],["t_dspcore"],["port"]],["pla_ph1",[[127,16],[127,25]],[[127,18],[127,25]],["t_dspcore"],["port","out1_r"]],["pla_ph2",[[127,25],[127,34]],[[127,27],[127,34]],["t_dspcore"],["port","pla_ph1"]],["dsp_ph1",[[123,3],[123,10]],[[123,3],[123,10]],["t_dspcore"],["port","pla_ph2"]],["dsp_ph2",[[125,16],[125,25]],[[125,18],[125,25]],["t_dspcore"],["port","dsp_ph1"]],["dsp_reset",[[125,25],[125,36]],[[125,27],[125,36]],["t_dspcore"],["port","dsp_ph2"]],["clk_en",[[123,32],[123,38]],[[123,32],[123,38]],["t_dspcore"],["port","dsp_reset"]],["dsp_ph1",[[125,9],[125,16]],[[125,9],[125,16]],["t_dspcore"],["port"]],["clk_en",[[126,9],[126,15]],[[126,9],[126,15]],["t_dspcore"],["port"]],["dsp_ph1",[[129,3],[129,17]],[[129,10],[129,17]],["t_dspcore"],["variable","wire"]],["dsp_ph2",[[129,3],[129,26]],[[129,19],[129,26]],["t_dspcore"],["variable","dsp_ph1"]],["dsp_reset",[[129,3],[129,37]],[[129,28],[129,37]],["t_dspcore"],["variable","dsp_ph2"]],["pla_ph1",[[130,3],[130,17]],[[130,10],[130,17]],["t_dspcore"],["variable","wire"]],["pla_ph2",[[130,3],[130,26]],[[130,19],[130,26]],["t_dspcore"],["variable","pla_ph1"]],["out1_r",[[131,3],[131,16]],[[131,10],[131,16]],["t_dspcore"],["variable","reg"]]]]],[["t_dsppla",[[145,0],[150,5]],[[145,7],[145,15]],[],["module"]],[[["out2_r",[[153,10],[153,22]],[[153,16],[153,22]],["t_dsppla"],["port"]],["pla_ph1",[[149,3],[149,10]],[[149,3],[149,10]],["t_dsppla"],["port","out2_r"]],["pla_ph2",[[151,16],[151,25]],[[151,18],[151,25]],["t_dsppla"],["port","pla_ph1"]],["dsp_reset",[[151,25],[151,36]],[[151,27],[151,36]],["t_dsppla"],["port","pla_ph2"]],["padd",[[149,32],[149,36]],[[149,32],[149,36]],["t_dsppla"],["port","dsp_reset"]],["pla_ph1",[[151,9],[151,16]],[[151,9],[151,16]],["t_dsppla"],["port"]],["padd",[[152,9],[152,19]],[[152,15],[152,19]],["t_dsppla"],["port"]],["pla_ph1",[[155,3],[155,16]],[[155,9],[155,16]],["t_dsppla"],["variable","wire"]],["pla_ph2",[[155,3],[155,25]],[[155,18],[155,25]],["t_dsppla"],["variable","pla_ph1"]],["dsp_reset",[[155,3],[155,36]],[[155,27],[155,36]],["t_dsppla"],["variable","pla_ph2"]],["padd",[[156,3],[156,19]],[[156,15],[156,19]],["t_dsppla"],["variable","wire"]],["out2_r",[[157,3],[157,20]],[[157,14],[157,20]],["t_dsppla"],["variable","reg"]],["latched_r",[[159,3],[159,23]],[[159,14],[159,23]],["t_dsppla"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_first_deprecated.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_first.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["fastclk",[[8,8],[8,15]],[[8,8],[8,15]],["t"],["port","clk"]],["fastclk",[[12,9],[12,16]],[[12,9],[12,16]],["t"],["port"]],["reset_l",[[13,3],[13,16]],[[13,9],[13,16]],["t"],["variable","reg"]],["cyc",[[15,3],[15,10]],[[15,7],[15,10]],["t"],["variable","int"]],["t",[[23,3],[27,26]],[[23,9],[23,10]],["t"],["instance","t_clk"]]]]],[["t_clk",[[30,0],[33,5]],[[30,7],[30,12]],[],["module"]],[[["clk",[[35,9],[35,12]],[[35,9],[35,12]],["t_clk"],["port"]],["fastclk",[[32,8],[32,15]],[[32,8],[32,15]],["t_clk"],["port","clk"]],["reset_l",[[32,17],[32,24]],[[32,17],[32,24]],["t_clk"],["port","fastclk"]],["fastclk",[[36,9],[36,16]],[[36,9],[36,16]],["t_clk"],["port"]],["reset_l",[[37,9],[37,16]],[[37,9],[37,16]],["t_clk"],["port"]],["_ranit",[[42,3],[42,16]],[[42,10],[42,16]],["t_clk"],["variable","reg"]],["clk_clocks",[[44,3],[44,23]],[[44,13],[44,23]],["t_clk"],["variable","reg"]],["clk_clocks_d1r",[[45,3],[45,28]],[[45,14],[45,28]],["t_clk"],["variable","wire"]],["clk_clocks_d1sr",[[46,3],[46,29]],[[46,14],[46,29]],["t_clk"],["variable","wire"]],["clk_clocks_cp2_d1r",[[47,3],[47,32]],[[47,14],[47,32]],["t_clk"],["variable","wire"]],["clk_clocks_cp2_d1sr",[[48,3],[48,33]],[[48,14],[48,33]],["t_clk"],["variable","wire"]],["int_clocks",[[50,3],[50,23]],[[50,13],[50,23]],["t_clk"],["variable","reg"]],["int_clocks_copy",[[52,3],[52,28]],[[52,13],[52,28]],["t_clk"],["variable","reg"]],["internal_clk",[[55,3],[55,25]],[[55,13],[55,25]],["t_clk"],["variable","reg"]],["reset_int_",[[56,3],[56,23]],[[56,13],[56,23]],["t_clk"],["variable","reg"]],["sig_rst",[[81,3],[81,20]],[[81,13],[81,20]],["t_clk"],["variable","reg"]],["resetted",[[116,3],[116,21]],[[116,13],[116,21]],["t_clk"],["variable","reg"]],["flopa",[[137,3],[138,48]],[[137,14],[137,19]],["t_clk"],["instance","t_clk_flop"]],["flopb",[[139,3],[140,56]],[[139,14],[139,19]],["t_clk"],["instance","t_clk_flop"]],["two",[[141,3],[144,24]],[[141,13],[141,16]],["t_clk"],["instance","t_clk_two"]]]]],[["t_clk_flop",[[148,0],[153,5]],[[148,7],[148,17]],[],["module"]],[[["q",[[158,10],[158,25]],[[158,24],[158,25]],["t_clk_flop"],["port"]],["q2",[[150,6],[150,8]],[[150,6],[150,8]],["t_clk_flop"],["port","q"]],["clk",[[152,3],[152,6]],[[152,3],[152,6]],["t_clk_flop"],["port","q2"]],["clk2",[[152,8],[152,12]],[[152,8],[152,12]],["t_clk_flop"],["port","clk"]],["a",[[152,14],[152,15]],[[152,14],[152,15]],["t_clk_flop"],["port","clk2"]],["WIDTH",[[154,3],[154,21]],[[154,13],[154,18]],["t_clk_flop"],["parameter"]],["clk",[[155,9],[155,12]],[[155,9],[155,12]],["t_clk_flop"],["port"]],["clk2",[[156,9],[156,13]],[[156,9],[156,13]],["t_clk_flop"],["port"]],["a",[[157,9],[157,25]],[[157,24],[157,25]],["t_clk_flop"],["port"]],["q2",[[159,10],[159,26]],[[159,24],[159,26]],["t_clk_flop"],["port"]],["q",[[160,3],[160,22]],[[160,21],[160,22]],["t_clk_flop"],["variable","reg"]],["q2",[[161,3],[161,23]],[[161,21],[161,23]],["t_clk_flop"],["variable","reg"]]]]],[["t_clk_two",[[166,0],[169,5]],[[166,7],[166,16]],[],["module"]],[[["fastclk",[[170,9],[170,16]],[[170,9],[170,16]],["t_clk_two"],["port"]],["reset_l",[[168,12],[168,19]],[[168,12],[168,19]],["t_clk_two"],["port","fastclk"]],["reset_l",[[171,9],[171,16]],[[171,9],[171,16]],["t_clk_two"],["port"]],["clk2",[[173,3],[173,11]],[[173,7],[173,11]],["t_clk_two"],["variable","reg"]],["count",[[175,3],[175,19]],[[175,14],[175,19]],["t_clk_two"],["variable","reg"]],["tb",[[177,3],[177,21]],[[177,14],[177,16]],["t_clk_two"],["instance","t_clk_twob"]],["reset_h",[[179,3],[179,26]],[[179,8],[179,15]],["t_clk_two"],["variable","wire"]]]]],[["t_clk_twob",[[190,0],[193,5]],[[190,7],[190,17]],[],["module"]],[[["fastclk",[[194,9],[194,16]],[[194,9],[194,16]],["t_clk_twob"],["port"]],["reset_l",[[192,12],[192,19]],[[192,12],[192,19]],["t_clk_twob"],["port","fastclk"]],["reset_l",[[195,9],[195,16]],[[195,9],[195,16]],["t_clk_twob"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_gate_ext.v",[[[[["t",[[0,0],[3,5]],[[0,7],[0,8]],[],["module"]],[[["clk",[[4,9],[4,12]],[[4,9],[4,12]],["t"],["port"]],["clk_en",[[6,3],[6,22]],[[6,9],[6,15]],["t"],["variable","reg"]],["clk_gated",[[7,3],[7,33]],[[7,9],[7,18]],["t"],["variable","wire"]],["clks",[[8,3],[8,38]],[[8,14],[8,18]],["t"],["variable","wire"]],["cyc",[[15,3],[15,14]],[[15,7],[15,10]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_gater.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["reset",[[15,3],[15,13]],[[15,8],[15,13]],["t"],["variable","reg"]],["enable",[[16,3],[16,14]],[[16,8],[16,14]],["t"],["variable","reg"]],["out",[[20,3],[20,19]],[[20,16],[20,19]],["t"],["variable","wire"]],["in",[[24,3],[24,30]],[[24,16],[24,18]],["t"],["variable","wire"]],["test",[[26,3],[33,24]],[[26,8],[26,12]],["t"],["instance","Test"]],["result",[[35,3],[35,36]],[[35,15],[35,21]],["t"],["variable","wire"]]]]],[["Test",[[68,0],[73,5]],[[68,7],[68,11]],[],["module"]],[[["out",[[79,10],[79,20]],[[79,17],[79,20]],["Test"],["port"]],["clk",[[72,3],[72,6]],[[72,3],[72,6]],["Test"],["port","out"]],["reset",[[72,8],[72,13]],[[72,8],[72,13]],["Test"],["port","clk"]],["enable",[[72,15],[72,21]],[[72,15],[72,21]],["Test"],["port","reset"]],["in",[[72,23],[72,25]],[[72,23],[72,25]],["Test"],["port","enable"]],["clk",[[75,9],[75,12]],[[75,9],[75,12]],["Test"],["port"]],["reset",[[76,9],[76,14]],[[76,9],[76,14]],["Test"],["port"]],["enable",[[77,9],[77,15]],[[77,9],[77,15]],["Test"],["port"]],["in",[[78,9],[78,18]],[[78,16],[78,18]],["Test"],["port"]],["d10",[[83,3],[83,19]],[[83,16],[83,19]],["Test"],["variable","reg"]],["displayit",[[88,3],[88,16]],[[88,7],[88,16]],["Test"],["variable","reg"]],["d20",[[96,3],[96,19]],[[96,16],[96,19]],["Test"],["variable","reg"]],["d30",[[107,3],[107,19]],[[107,16],[107,19]],["Test"],["variable","reg"]],["d31a",[[107,3],[107,25]],[[107,21],[107,25]],["Test"],["variable","d30"]],["d31b",[[107,3],[107,31]],[[107,27],[107,31]],["Test"],["variable","d31a"]],["d32",[[107,3],[107,36]],[[107,33],[107,36]],["Test"],["variable","d31b"]],["d40a",[[127,3],[127,20]],[[127,16],[127,20]],["Test"],["variable","reg"]],["d40b",[[127,3],[127,25]],[[127,21],[127,25]],["Test"],["variable","d40a"]],["d91",[[140,3],[140,17]],[[140,14],[140,17]],["Test"],["variable","reg"]],["d92",[[140,3],[140,22]],[[140,19],[140,22]],["Test"],["variable","d91"]],["inverted",[[141,3],[141,22]],[[141,14],[141,22]],["Test"],["variable","reg"]],["out",[[157,3],[157,30]],[[157,15],[157,18]],["Test"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[59,0],[60,2]],[[59,8],[59,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_gen.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["gendlyclk_r",[[15,3],[15,25]],[[15,14],[15,25]],["t"],["variable","reg"]],["gendlydata_r",[[16,3],[16,26]],[[16,14],[16,26]],["t"],["variable","reg"]],["dlydata_gr",[[17,3],[17,24]],[[17,14],[17,24]],["t"],["variable","reg"]],["genblkclk",[[19,3],[19,23]],[[19,14],[19,23]],["t"],["variable","reg"]],["genblkdata",[[20,3],[20,24]],[[20,14],[20,24]],["t"],["variable","reg"]],["blkdata_gr",[[21,3],[21,24]],[[21,14],[21,24]],["t"],["variable","reg"]],["constwire",[[23,3],[23,33]],[[23,15],[23,24]],["t"],["variable","wire"]],["initwire",[[24,3],[24,23]],[[24,15],[24,23]],["t"],["variable","reg"]],["i",[[26,3],[26,16]],[[26,15],[26,16]],["t"],["variable","integer"]],["either",[[33,3],[33,92]],[[33,15],[33,21]],["t"],["variable","wire"]],["either_unused",[[34,3],[34,92]],[[34,15],[34,28]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_inp_init.v",[[[[["dut",[[12,0],[14,30]],[[12,7],[12,10]],[],["module"]],[[["clk",[[12,12],[12,27]],[[12,24],[12,27]],["dut"],["port","wire"]],["rst_n",[[13,12],[13,29]],[[13,24],[13,29]],["dut"],["port","wire"]],["done",[[14,12],[14,28]],[[14,24],[14,28]],["dut"],["port","wire"]],["counter",[[16,3],[16,20]],[[16,13],[16,20]],["dut"],["variable","reg"]]]]],[["t",[[36,0],[37,27]],[[36,7],[36,8]],[],["module"]],[[["clk",[[36,9],[36,23]],[[36,20],[36,23]],["t"],["port","wire"]],["rst_n",[[37,9],[37,25]],[[37,20],[37,25]],["t"],["port","wire"]],["dut_done",[[39,3],[39,16]],[[39,8],[39,16]],["t"],["variable","wire"]],["state",[[51,3],[51,18]],[[51,13],[51,18]],["t"],["variable","reg"]],["dut_rst_n",[[74,3],[74,40]],[[74,8],[74,17]],["t"],["variable","wire"]],["done",[[76,3],[76,12]],[[76,8],[76,12]],["t"],["variable","wire"]],["dut_i",[[77,3],[79,32]],[[77,7],[77,12]],["t"],["instance","dut"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_latch.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["fastclk",[[19,9],[19,16]],[[19,9],[19,16]],["t"],["port"]],["clk",[[8,12],[8,15]],[[8,12],[8,15]],["t"],["port","fastclk"]],["clk",[[20,9],[20,12]],[[20,9],[20,12]],["t"],["port"]],["data",[[22,3],[22,17]],[[22,13],[22,17]],["t"],["variable","reg"]],["data_a",[[23,3],[23,19]],[[23,13],[23,19]],["t"],["variable","reg"]],["data_a_a",[[24,3],[24,21]],[[24,13],[24,21]],["t"],["variable","reg"]],["data_a_b",[[25,3],[25,21]],[[25,13],[25,21]],["t"],["variable","reg"]],["data_b",[[26,3],[26,19]],[[26,13],[26,19]],["t"],["variable","reg"]],["data_b_a",[[27,3],[27,21]],[[27,13],[27,21]],["t"],["variable","reg"]],["data_b_b",[[28,3],[28,21]],[[28,13],[28,21]],["t"],["variable","reg"]],["check",[[30,3],[30,30]],[[30,17],[30,22]],["t"],["variable","reg"]],["compare",[[31,3],[31,79]],[[31,18],[31,25]],["t"],["variable","wire"]],["cyc",[[82,3],[82,14]],[[82,11],[82,14]],["t"],["variable","integer"]]]]]],null,null,null,[["posstyle",[[15,1],[16,1]],[[15,9],[15,17]],["source.systemverilog"],["macro"]],["negstyle",[[16,1],[17,0]],[[16,9],[16,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_latchgate.v",[[[[["t",[[24,0],[27,5]],[[24,7],[24,8]],[],["module"]],[[["clk",[[28,9],[28,12]],[[28,9],[28,12]],["t"],["port"]],["cyc",[[30,3],[30,19]],[[30,12],[30,15]],["t"],["variable","integer"]],["crc",[[31,3],[31,18]],[[31,15],[31,18]],["t"],["variable","reg"]],["dvld",[[34,3],[34,30]],[[34,15],[34,19]],["t"],["variable","wire"]],["ff_en_e1",[[35,3],[35,35]],[[35,15],[35,23]],["t"],["variable","wire"]],["entry_vld",[[39,3],[39,24]],[[39,15],[39,24]],["t"],["variable","wire"]],["ff_en_vld",[[40,3],[40,24]],[[40,15],[40,24]],["t"],["variable","wire"]],["test",[[43,3],[50,35]],[[43,8],[43,12]],["t"],["instance","Test"]],["err_code",[[52,3],[52,15]],[[52,7],[52,15]],["t"],["variable","reg"]],["ffq_clk_active",[[53,3],[53,21]],[[53,7],[53,21]],["t"],["variable","reg"]],["prv_dvld",[[54,3],[54,21]],[[54,13],[54,21]],["t"],["variable","reg"]]]]],[["llq",[[104,0],[104,23]],[[104,7],[104,10]],[],["module"]],[[["clk",[[106,9],[106,12]],[[106,9],[106,12]],["llq"],["port"]],["d",[[104,17],[104,18]],[[104,17],[104,18]],["llq"],["port","clk"]],["q",[[104,20],[104,21]],[[104,20],[104,21]],["llq"],["port","d"]],["WIDTH",[[105,3],[105,24]],[[105,13],[105,18]],["llq"],["parameter"]],["d",[[107,9],[107,22]],[[107,21],[107,22]],["llq"],["port"]],["q",[[108,10],[108,23]],[[108,22],[108,23]],["llq"],["port"]],["qr",[[110,3],[110,24]],[[110,22],[110,24]],["llq"],["variable","reg"]]]]],[["ffq",[[125,0],[125,23]],[[125,7],[125,10]],[],["module"]],[[["clk",[[127,9],[127,12]],[[127,9],[127,12]],["ffq"],["port"]],["d",[[125,17],[125,18]],[[125,17],[125,18]],["ffq"],["port","clk"]],["q",[[125,20],[125,21]],[[125,20],[125,21]],["ffq"],["port","d"]],["WIDTH",[[126,3],[126,24]],[[126,13],[126,18]],["ffq"],["parameter"]],["d",[[128,9],[128,22]],[[128,21],[128,22]],["ffq"],["port"]],["q",[[129,10],[129,23]],[[129,22],[129,23]],["ffq"],["port"]],["qr",[[131,3],[131,24]],[[131,22],[131,24]],["ffq"],["variable","reg"]]]]],[["Test",[[140,0],[145,5]],[[140,7],[140,11]],[],["module"]],[[["ff_en_vld",[[151,10],[151,25]],[[151,16],[151,25]],["Test"],["port"]],["entry_vld",[[142,14],[142,23]],[[142,14],[142,23]],["Test"],["port","ff_en_vld"]],["clk",[[144,3],[144,6]],[[144,3],[144,6]],["Test"],["port","entry_vld"]],["dvld",[[144,8],[144,12]],[[144,8],[144,12]],["Test"],["port","clk"]],["ff_en_e1",[[144,14],[144,22]],[[144,14],[144,22]],["Test"],["port","dvld"]],["clk",[[146,9],[146,12]],[[146,9],[146,12]],["Test"],["port"]],["dvld",[[148,9],[148,19]],[[148,15],[148,19]],["Test"],["port"]],["ff_en_e1",[[149,9],[149,23]],[[149,15],[149,23]],["Test"],["port"]],["entry_vld",[[152,10],[152,30]],[[152,21],[152,30]],["Test"],["port","wire"]],["gclk_vld",[[154,3],[154,22]],[[154,14],[154,22]],["Test"],["variable","wire"]],["ff_en_vld",[[155,3],[155,23]],[[155,14],[155,23]],["Test"],["variable","wire"]],["flop_en_vld",[[156,3],[156,24]],[[156,13],[156,24]],["Test"],["variable","reg"]],["dp_ff_en_vld",[[168,3],[168,70]],[[168,14],[168,26]],["Test"],["instance","llq"]],["ff_entry_dvld_0",[[171,3],[171,80]],[[171,14],[171,29]],["Test"],["instance","ffq"]],["ff_entry_dvld_1",[[172,3],[172,80]],[[172,14],[172,29]],["Test"],["instance","ffq"]],["ff_entry_dvld_2",[[173,3],[173,80]],[[173,14],[173,29]],["Test"],["instance","ffq"]],["ff_entry_dvld_3",[[174,3],[174,80]],[[174,14],[174,29]],["Test"],["instance","ffq"]],["ff_entry_dvld_4",[[175,3],[175,80]],[[175,14],[175,29]],["Test"],["instance","ffq"]],["ff_entry_dvld_5",[[176,3],[176,80]],[[176,14],[176,29]],["Test"],["instance","ffq"]],["ff_entry_dvld_6",[[177,3],[177,80]],[[177,14],[177,29]],["Test"],["instance","ffq"]],["ff_entry_dvld_7",[[178,3],[178,80]],[[178,14],[178,29]],["Test"],["instance","ffq"]]]]]],null,null,null,[["GATED_CLK_TESTCASE",[[18,0],[20,0]],[[18,8],[18,26]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_powerdn.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["reset_l",[[13,3],[13,16]],[[13,9],[13,16]],["t"],["variable","reg"]],["clkgate_e2r",[[21,3],[21,20]],[[21,9],[21,20]],["t"],["variable","reg"]],["clkgate_e1r_l",[[22,3],[22,22]],[[22,9],[22,22]],["t"],["variable","reg"]],["clkgate_e1f",[[32,3],[32,18]],[[32,7],[32,18]],["t"],["variable","reg"]],["clkgated",[[38,3],[38,36]],[[38,8],[38,16]],["t"],["variable","wire"]],["countgated",[[40,3],[40,24]],[[40,14],[40,24]],["t"],["variable","reg"]],["count",[[50,3],[50,19]],[[50,14],[50,19]],["t"],["variable","reg"]],["cyc",[[60,3],[60,16]],[[60,13],[60,16]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_scope_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["out",[[15,10],[15,19]],[[15,16],[15,19]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","out"]],["in",[[10,8],[10,10]],[[10,8],[10,10]],["t"],["port","clk"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["in",[[14,9],[14,17]],[[14,15],[14,17]],["t"],["port"]],["r_in",[[17,3],[17,19]],[[17,15],[17,19]],["t"],["variable","logic"]],["p0",[[20,3],[20,47]],[[20,8],[20,10]],["t"],["instance","flop"]],["p2",[[21,3],[21,47]],[[21,8],[21,10]],["t"],["instance","flop"]],["p1",[[22,3],[22,47]],[[22,8],[22,10]],["t"],["instance","flop"]]]]],[["flop",[[26,0],[30,19]],[[26,7],[26,11]],[],["module"]],[[["d",[[28,3],[28,11]],[[28,10],[28,11]],["flop"],["port","input"]],["clk",[[29,3],[29,13]],[[29,10],[29,13]],["flop"],["port","input"]],["q",[[30,3],[30,17]],[[30,16],[30,17]],["flop"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clk_vecgen1.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["clkvec",[[16,3],[16,32]],[[16,15],[16,21]],["t"],["variable","wire"]],["count",[[20,3],[20,20]],[[20,15],[20,20]],["t"],["variable","wire"]],["test",[[23,3],[27,31]],[[23,8],[23,12]],["t"],["instance","Test"]],["result",[[30,3],[30,38]],[[30,15],[30,21]],["t"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[52,0],[53,2]],[[52,8],[52,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_clocker.v",[[[[["t",[[11,0],[17,5]],[[11,7],[11,8]],[],["module"]],[[["clk",[[18,9],[18,12]],[[18,9],[18,12]],["t"],["port"]],["res",[[14,3],[14,6]],[[14,3],[14,6]],["t"],["port","clk"]],["res8",[[15,3],[15,7]],[[15,3],[15,7]],["t"],["port","res"]],["res16",[[16,3],[16,8]],[[16,3],[16,8]],["t"],["port","res8"]],["res",[[19,10],[19,24]],[[19,21],[19,24]],["t"],["port","reg"]],["res8",[[21,10],[21,25]],[[21,21],[21,25]],["t"],["port","reg"]],["res16",[[22,10],[22,26]],[[22,21],[22,26]],["t"],["port","reg"]],["clkSet",[[25,3],[25,20]],[[25,14],[25,20]],["t"],["variable","wire"]],["clk_1",[[26,3],[26,19]],[[26,14],[26,19]],["t"],["variable","wire"]],["clk_3",[[27,3],[27,19]],[[27,14],[27,19]],["t"],["variable","wire"]],["clk_4",[[28,3],[28,19]],[[28,14],[28,19]],["t"],["variable","wire"]],["clk_final",[[29,3],[29,23]],[[29,14],[29,23]],["t"],["variable","wire"]],["count",[[30,3],[30,19]],[[30,14],[30,19]],["t"],["variable","reg"]]]]]],null,null,null,[["ID_MSB",[[8,0],[8,22]],[[8,11],[8,17]],[],["localparam"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_concat_large_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["a",[[8,3],[8,35]],[[8,18],[8,19]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_concat_large.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["a",[[8,3],[8,18]],[[8,17],[8,18]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_concat_link_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["foo_t",[[8,4],[8,30]],[[8,24],[8,29]],["t"],["typedef","logic"]],["foo_s",[[10,4],[10,15]],[[10,10],[10,15]],["t"],["variable","foo_t"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_concat_opt.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["cyc",[[14,3],[14,14]],[[14,11],[14,14]],["t"],["variable","integer"]],["in_a",[[16,3],[16,18]],[[16,14],[16,18]],["t"],["variable","reg"]],["in_b",[[17,3],[17,18]],[[17,14],[17,18]],["t"],["variable","reg"]],["in_c",[[18,3],[18,18]],[[18,14],[18,18]],["t"],["variable","reg"]],["in_d",[[19,3],[19,18]],[[19,14],[19,18]],["t"],["variable","reg"]],["in_e",[[20,3],[20,18]],[[20,14],[20,18]],["t"],["variable","reg"]],["in_f",[[21,3],[21,18]],[[21,14],[21,18]],["t"],["variable","reg"]],["in_g",[[22,3],[22,19]],[[22,15],[22,19]],["t"],["variable","wire"]],["out_x",[[26,3],[26,19]],[[26,14],[26,19]],["t"],["variable","reg"]],["out_y",[[27,3],[27,19]],[[27,14],[27,19]],["t"],["variable","reg"]],["out_z",[[28,3],[28,19]],[[28,14],[28,19]],["t"],["variable","reg"]],["out_o",[[29,3],[29,19]],[[29,14],[29,19]],["t"],["variable","reg"]],["out_p",[[30,3],[30,19]],[[30,14],[30,19]],["t"],["variable","reg"]],["out_q",[[31,3],[31,19]],[[31,14],[31,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_concat_sel.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,23]],[[12,16],[12,19]],["t"],["variable","integer"]],["crc",[[13,3],[13,19]],[[13,16],[13,19]],["t"],["variable","reg"]],["sum",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["a",[[17,3],[17,27]],[[17,15],[17,16]],["t"],["variable","wire"]],["b",[[18,3],[18,29]],[[18,15],[18,16]],["t"],["variable","wire"]],["out1",[[21,3],[21,35]],[[21,15],[21,19]],["t"],["variable","wire"]],["out2",[[22,3],[22,35]],[[22,15],[22,19]],["t"],["variable","wire"]],["out3",[[23,3],[23,34]],[[23,15],[23,19]],["t"],["variable","wire"]],["out4",[[24,3],[24,30]],[[24,15],[24,19]],["t"],["variable","wire"]],["result",[[27,3],[27,55]],[[27,15],[27,21]],["t"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[66,0],[67,9]],[[66,8],[66,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_bad.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_bitoptree_bug3096.v",[[[[["decoder",[[10,0],[15,17]],[[10,7],[10,14]],[],["module"]],[[["instr_i",[[11,15],[11,40]],[[11,33],[11,40]],["decoder"],["port","wire"]],["a",[[13,15],[13,34]],[[13,33],[13,34]],["decoder"],["port","wire"]],["illegal_instr_o",[[14,15],[14,48]],[[14,33],[14,48]],["decoder"],["port","wire"]],["b",[[17,3],[17,52]],[[17,33],[17,34]],["decoder"],["variable","wire"]],["c",[[18,3],[18,51]],[[18,33],[18,34]],["decoder"],["variable","wire"]],["d",[[19,3],[19,53]],[[19,33],[19,34]],["decoder"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_dec_mixed_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["MIXED",[[8,3],[10,0]],[[8,21],[8,26]],["t"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_hi.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,18]],[[12,11],[12,14]],["t"],["variable","integer"]],["reg_i",[[13,3],[13,18]],[[13,13],[13,18]],["t"],["variable","reg"]],["pad0",[[14,3],[14,20]],[[14,16],[14,20]],["t"],["variable","reg"]],["reg_o",[[15,3],[15,21]],[[15,16],[15,21]],["t"],["variable","reg"]],["spad1",[[16,3],[16,21]],[[16,16],[16,21]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_op_red_scope.v",[[[[["t",[[18,0],[21,5]],[[18,7],[18,8]],[],["module"]],[[["clk",[[22,9],[22,12]],[[22,9],[22,12]],["t"],["port"]],["cyc",[[24,3],[24,18]],[[24,11],[24,14]],["t"],["variable","integer"]],["crc",[[25,3],[25,17]],[[25,14],[25,17]],["t"],["variable","reg"]],["sum",[[26,3],[26,17]],[[26,14],[26,17]],["t"],["variable","reg"]],["in",[[29,3],[29,27]],[[29,14],[29,16]],["t"],["variable","wire"]],["out0",[[33,3],[33,19]],[[33,15],[33,19]],["t"],["variable","wire"]],["out1",[[34,3],[34,19]],[[34,15],[34,19]],["t"],["variable","wire"]],["out2",[[35,3],[35,19]],[[35,15],[35,19]],["t"],["variable","wire"]],["out3",[[36,3],[36,19]],[[36,15],[36,19]],["t"],["variable","wire"]],["out4",[[37,3],[37,19]],[[37,15],[37,19]],["t"],["variable","wire"]],["out5",[[38,3],[38,19]],[[38,15],[38,19]],["t"],["variable","wire"]],["out6",[[39,3],[39,19]],[[39,15],[39,19]],["t"],["variable","wire"]],["out7",[[40,3],[40,19]],[[40,15],[40,19]],["t"],["variable","wire"]],["selflop0",[[45,3],[51,44]],[[45,11],[45,19]],["t"],["instance","SelFlop"]],["selflop1",[[52,3],[58,44]],[[52,11],[52,19]],["t"],["instance","SelFlop"]],["selflop2",[[59,3],[65,44]],[[59,11],[59,19]],["t"],["instance","SelFlop"]],["selflop3",[[66,3],[72,44]],[[66,11],[66,19]],["t"],["instance","SelFlop"]],["outo",[[75,3],[75,41]],[[75,15],[75,19]],["t"],["variable","wire"]],["outa",[[76,3],[76,41]],[[76,15],[76,19]],["t"],["variable","wire"]],["outx",[[77,3],[77,41]],[[77,15],[77,19]],["t"],["variable","wire"]],["result",[[78,3],[78,49]],[[78,15],[78,21]],["t"],["variable","wire"]]]]],[["SelFlop",[[111,0],[116,5]],[[111,7],[111,14]],[],["module"]],[[["out",[[113,3],[113,6]],[[113,3],[113,6]],["SelFlop"],["port"]],["clk",[[115,3],[115,6]],[[115,3],[115,6]],["SelFlop"],["port","out"]],["in",[[115,8],[115,10]],[[115,8],[115,10]],["SelFlop"],["port","clk"]],["n",[[115,12],[115,13]],[[115,12],[115,13]],["SelFlop"],["port","in"]],["clk",[[118,9],[118,12]],[[118,9],[118,12]],["SelFlop"],["port"]],["in",[[119,9],[119,17]],[[119,15],[119,17]],["SelFlop"],["port"]],["n",[[120,9],[120,17]],[[120,16],[120,17]],["SelFlop"],["port"]],["out",[[121,10],[121,17]],[[121,14],[121,17]],["SelFlop"],["port","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[102,0],[103,9]],[[102,8],[102,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_opt_cov.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,18]],[[12,11],[12,14]],["t"],["variable","integer"]],["crc",[[13,3],[13,17]],[[13,14],[13,17]],["t"],["variable","reg"]],["sum",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["in",[[17,3],[17,29]],[[17,15],[17,17]],["t"],["variable","wire"]],["bank_rd_vec_m3",[[19,3],[19,29]],[[19,15],[19,29]],["t"],["variable","logic"]],["data_i",[[22,3],[22,27]],[[22,21],[22,27]],["t"],["variable","logic"]],["out",[[23,3],[23,24]],[[23,21],[23,24]],["t"],["variable","wire"]],["u_bank_data_ecc_check",[[26,6],[31,44]],[[26,21],[26,42]],["t"],["instance","ecc_check_pipe"]],["result",[[35,3],[35,36]],[[35,15],[35,21]],["t"],["variable","wire"]]]]],[["ecc_check_pipe",[[66,0],[71,26]],[[66,8],[66,22]],[],["module"]],[[["clk",[[67,24],[67,46]],[[67,43],[67,46]],["ecc_check_pipe"],["port","logic"]],["bank_rd_m3",[[68,24],[68,53]],[[68,43],[68,53]],["ecc_check_pipe"],["port","logic"]],["data_i",[[69,24],[69,49]],[[69,43],[69,49]],["ecc_check_pipe"],["port","logic"]],["ecc_err_o",[[70,24],[70,52]],[[70,43],[70,52]],["ecc_check_pipe"],["port","logic"]],["check_group_6_0",[[72,3],[72,58]],[[72,43],[72,58]],["ecc_check_pipe"],["variable","logic"]],["check_group_6_0_q",[[73,3],[73,60]],[[73,43],[73,60]],["ecc_check_pipe"],["variable","logic"]]]]]],null,null,null,[["EXPECTED_SUM",[[57,0],[58,9]],[[57,8],[57,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_opt_or.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,18]],[[12,11],[12,14]],["t"],["variable","integer"]],["crc",[[13,3],[13,17]],[[13,14],[13,17]],["t"],["variable","reg"]],["sum",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["in",[[17,3],[17,29]],[[17,15],[17,17]],["t"],["variable","wire"]],["rd0",[[21,3],[21,27]],[[21,24],[21,27]],["t"],["variable","wire"]],["rd1",[[22,3],[22,27]],[[22,24],[22,27]],["t"],["variable","wire"]],["rden0",[[25,3],[25,38]],[[25,24],[25,29]],["t"],["variable","wire"]],["rden1",[[26,3],[26,38]],[[26,24],[26,29]],["t"],["variable","wire"]],["raddr0",[[27,3],[27,43]],[[27,24],[27,30]],["t"],["variable","wire"]],["raddr1",[[28,3],[28,43]],[[28,24],[28,30]],["t"],["variable","wire"]],["test",[[30,3],[39,48]],[[30,8],[30,12]],["t"],["instance","Test"]],["result",[[42,3],[42,34]],[[42,15],[42,21]],["t"],["variable","wire"]]]]],[["Test",[[73,0],[78,5]],[[73,7],[73,11]],[],["module"]],[[["rd0",[[75,3],[75,6]],[[75,3],[75,6]],["Test"],["port"]],["rd1",[[75,8],[75,11]],[[75,8],[75,11]],["Test"],["port","rd0"]],["clk",[[77,3],[77,6]],[[77,3],[77,6]],["Test"],["port","rd1"]],["raddr0",[[77,8],[77,14]],[[77,8],[77,14]],["Test"],["port","clk"]],["raddr1",[[77,16],[77,22]],[[77,16],[77,22]],["Test"],["port","raddr0"]],["rden0",[[77,24],[77,29]],[[77,24],[77,29]],["Test"],["port","raddr1"]],["rden1",[[77,31],[77,36]],[[77,31],[77,36]],["Test"],["port","rden0"]],["clk",[[80,9],[80,12]],[[80,9],[80,12]],["Test"],["port"]],["raddr0",[[81,9],[81,22]],[[81,16],[81,22]],["Test"],["port"]],["raddr1",[[82,9],[82,22]],[[82,16],[82,22]],["Test"],["port"]],["rden0",[[83,16],[83,21]],[[83,16],[83,21]],["Test"],["port"]],["rden1",[[84,16],[84,21]],[[84,16],[84,21]],["Test"],["port"]],["rd0",[[86,10],[86,24]],[[86,21],[86,24]],["Test"],["port","reg"]],["rd1",[[87,10],[87,24]],[[87,21],[87,24]],["Test"],["port","reg"]],["gpr",[[89,3],[89,24]],[[89,14],[89,17]],["Test"],["variable","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[64,0],[65,9]],[[64,8],[64,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_opt_red.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,18]],[[12,11],[12,14]],["t"],["variable","integer"]],["crc",[[13,3],[13,17]],[[13,14],[13,17]],["t"],["variable","reg"]],["sum",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["in",[[17,3],[17,29]],[[17,15],[17,17]],["t"],["variable","wire"]],["a1",[[21,3],[21,26]],[[21,24],[21,26]],["t"],["variable","logic"]],["a10",[[22,3],[22,27]],[[22,24],[22,27]],["t"],["variable","logic"]],["a11",[[23,3],[23,27]],[[23,24],[23,27]],["t"],["variable","logic"]],["a2",[[24,3],[24,26]],[[24,24],[24,26]],["t"],["variable","logic"]],["a3",[[25,3],[25,26]],[[25,24],[25,26]],["t"],["variable","logic"]],["a4",[[26,3],[26,26]],[[26,24],[26,26]],["t"],["variable","logic"]],["a5",[[27,3],[27,26]],[[27,24],[27,26]],["t"],["variable","logic"]],["a6",[[28,3],[28,26]],[[28,24],[28,26]],["t"],["variable","logic"]],["a7",[[29,3],[29,26]],[[29,24],[29,26]],["t"],["variable","logic"]],["a8",[[30,3],[30,26]],[[30,24],[30,26]],["t"],["variable","logic"]],["a9",[[31,3],[31,26]],[[31,24],[31,26]],["t"],["variable","logic"]],["o1",[[32,3],[32,26]],[[32,24],[32,26]],["t"],["variable","logic"]],["o10",[[33,3],[33,27]],[[33,24],[33,27]],["t"],["variable","logic"]],["o11",[[34,3],[34,27]],[[34,24],[34,27]],["t"],["variable","logic"]],["o2",[[35,3],[35,26]],[[35,24],[35,26]],["t"],["variable","logic"]],["o3",[[36,3],[36,26]],[[36,24],[36,26]],["t"],["variable","logic"]],["o4",[[37,3],[37,26]],[[37,24],[37,26]],["t"],["variable","logic"]],["o5",[[38,3],[38,26]],[[38,24],[38,26]],["t"],["variable","logic"]],["o6",[[39,3],[39,26]],[[39,24],[39,26]],["t"],["variable","logic"]],["o7",[[40,3],[40,26]],[[40,24],[40,26]],["t"],["variable","logic"]],["o8",[[41,3],[41,26]],[[41,24],[41,26]],["t"],["variable","logic"]],["o9",[[42,3],[42,26]],[[42,24],[42,26]],["t"],["variable","logic"]],["x1",[[43,3],[43,26]],[[43,24],[43,26]],["t"],["variable","logic"]],["x2",[[44,3],[44,26]],[[44,24],[44,26]],["t"],["variable","logic"]],["x3",[[45,3],[45,26]],[[45,24],[45,26]],["t"],["variable","logic"]],["x4",[[46,3],[46,26]],[[46,24],[46,26]],["t"],["variable","logic"]],["x5",[[47,3],[47,26]],[[47,24],[47,26]],["t"],["variable","logic"]],["x6",[[48,3],[48,26]],[[48,24],[48,26]],["t"],["variable","logic"]],["x7",[[49,3],[49,26]],[[49,24],[49,26]],["t"],["variable","logic"]],["x8",[[50,3],[50,26]],[[50,24],[50,26]],["t"],["variable","logic"]],["x9",[[51,3],[51,26]],[[51,24],[51,26]],["t"],["variable","logic"]],["z1",[[52,3],[52,26]],[[52,24],[52,26]],["t"],["variable","logic"]],["z2",[[53,3],[53,26]],[[53,24],[53,26]],["t"],["variable","logic"]],["z3",[[54,3],[54,26]],[[54,24],[54,26]],["t"],["variable","logic"]],["z4",[[55,3],[55,26]],[[55,24],[55,26]],["t"],["variable","logic"]],["z5",[[56,3],[56,26]],[[56,24],[56,26]],["t"],["variable","logic"]],["z6",[[57,3],[57,26]],[[57,24],[57,26]],["t"],["variable","logic"]],["z7",[[58,3],[58,26]],[[58,24],[58,26]],["t"],["variable","logic"]],["vec_i",[[61,3],[61,32]],[[61,15],[61,20]],["t"],["variable","wire"]],["i",[[62,3],[62,28]],[[62,15],[62,16]],["t"],["variable","wire"]],["b8_i",[[63,3],[63,19]],[[63,15],[63,19]],["t"],["variable","logic"]],["b12_i",[[64,3],[64,20]],[[64,15],[64,20]],["t"],["variable","logic"]],["match1_o",[[65,3],[65,23]],[[65,15],[65,23]],["t"],["variable","logic"]],["match2_o",[[66,3],[66,23]],[[66,15],[66,23]],["t"],["variable","logic"]],["test",[[68,3],[110,50]],[[68,8],[68,12]],["t"],["instance","Test"]],["i_match",[[112,3],[118,18]],[[112,9],[112,16]],["t"],["instance","match"]],["result",[[123,3],[125,52]],[[123,15],[123,21]],["t"],["variable","wire"]]]]],[["Test",[[193,0],[200,5]],[[193,7],[193,11]],[],["module"]],[[["a1",[[195,3],[195,5]],[[195,3],[195,5]],["Test"],["port"]],["a2",[[205,18],[205,22]],[[205,20],[205,22]],["Test"],["port","a1"]],["a3",[[205,22],[205,26]],[[205,24],[205,26]],["Test"],["port","a2"]],["a4",[[205,26],[205,30]],[[205,28],[205,30]],["Test"],["port","a3"]],["a5",[[205,30],[205,34]],[[205,32],[205,34]],["Test"],["port","a4"]],["a6",[[205,34],[205,38]],[[205,36],[205,38]],["Test"],["port","a5"]],["a7",[[205,38],[205,42]],[[205,40],[205,42]],["Test"],["port","a6"]],["a8",[[205,42],[205,46]],[[205,44],[205,46]],["Test"],["port","a7"]],["a9",[[205,46],[205,50]],[[205,48],[205,50]],["Test"],["port","a8"]],["a10",[[205,50],[205,55]],[[205,52],[205,55]],["Test"],["port","a9"]],["a11",[[205,55],[205,60]],[[205,57],[205,60]],["Test"],["port","a10"]],["o1",[[195,49],[195,51]],[[195,49],[195,51]],["Test"],["port","a11"]],["o2",[[206,18],[206,22]],[[206,20],[206,22]],["Test"],["port","o1"]],["o3",[[206,22],[206,26]],[[206,24],[206,26]],["Test"],["port","o2"]],["o4",[[206,26],[206,30]],[[206,28],[206,30]],["Test"],["port","o3"]],["o5",[[206,30],[206,34]],[[206,32],[206,34]],["Test"],["port","o4"]],["o6",[[206,34],[206,38]],[[206,36],[206,38]],["Test"],["port","o5"]],["o7",[[206,38],[206,42]],[[206,40],[206,42]],["Test"],["port","o6"]],["o8",[[206,42],[206,46]],[[206,44],[206,46]],["Test"],["port","o7"]],["o9",[[206,46],[206,50]],[[206,48],[206,50]],["Test"],["port","o8"]],["o10",[[206,50],[206,55]],[[206,52],[206,55]],["Test"],["port","o9"]],["o11",[[206,55],[206,60]],[[206,57],[206,60]],["Test"],["port","o10"]],["x1",[[196,29],[196,31]],[[196,29],[196,31]],["Test"],["port","o11"]],["x2",[[207,18],[207,22]],[[207,20],[207,22]],["Test"],["port","x1"]],["x3",[[207,22],[207,26]],[[207,24],[207,26]],["Test"],["port","x2"]],["x4",[[207,26],[207,30]],[[207,28],[207,30]],["Test"],["port","x3"]],["x5",[[207,30],[207,34]],[[207,32],[207,34]],["Test"],["port","x4"]],["x6",[[207,34],[207,38]],[[207,36],[207,38]],["Test"],["port","x5"]],["x7",[[207,38],[207,42]],[[207,40],[207,42]],["Test"],["port","x6"]],["x8",[[207,42],[207,46]],[[207,44],[207,46]],["Test"],["port","x7"]],["x9",[[207,46],[207,50]],[[207,48],[207,50]],["Test"],["port","x8"]],["z1",[[196,65],[196,67]],[[196,65],[196,67]],["Test"],["port","x9"]],["z2",[[208,18],[208,22]],[[208,20],[208,22]],["Test"],["port","z1"]],["z3",[[208,22],[208,26]],[[208,24],[208,26]],["Test"],["port","z2"]],["z4",[[208,26],[208,30]],[[208,28],[208,30]],["Test"],["port","z3"]],["z5",[[208,30],[208,34]],[[208,32],[208,34]],["Test"],["port","z4"]],["z6",[[208,34],[208,38]],[[208,36],[208,38]],["Test"],["port","z5"]],["z7",[[208,38],[208,42]],[[208,40],[208,42]],["Test"],["port","z6"]],["clk",[[199,3],[199,6]],[[199,3],[199,6]],["Test"],["port","z7"]],["i",[[199,8],[199,9]],[[199,8],[199,9]],["Test"],["port","clk"]],["clk",[[202,9],[202,12]],[[202,9],[202,12]],["Test"],["port"]],["i",[[203,9],[203,17]],[[203,16],[203,17]],["Test"],["port"]],["a1",[[205,10],[205,18]],[[205,16],[205,18]],["Test"],["port","logic"]],["o1",[[206,10],[206,18]],[[206,16],[206,18]],["Test"],["port","logic"]],["x1",[[207,10],[207,18]],[[207,16],[207,18]],["Test"],["port","logic"]],["z1",[[208,10],[208,18]],[[208,16],[208,18]],["Test"],["port","logic"]],["d",[[210,3],[210,18]],[[210,17],[210,18]],["Test"],["variable","logic"]],["e",[[211,3],[211,18]],[[211,17],[211,18]],["Test"],["variable","logic"]]]]],[["match",[[263,0],[270,5]],[[263,7],[263,12]],[],["module"]],[[["vec_i",[[265,3],[265,27]],[[265,22],[265,27]],["match"],["port","logic"]],["b8_i",[[266,3],[266,26]],[[266,22],[266,26]],["match"],["port","logic"]],["b12_i",[[267,3],[267,27]],[[267,22],[267,27]],["match"],["port","logic"]],["match1_o",[[268,3],[268,30]],[[268,22],[268,30]],["match"],["port","logic"]],["match2_o",[[269,3],[269,30]],[[269,22],[269,30]],["match"],["port","logic"]]]]]],null,null,null,[["EXPECTED_SUM",[[184,0],[185,9]],[[184,8],[184,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_opt_shortcut.v",[[[[["t",[[23,7],[25,26]],[[23,14],[23,15]],[],["module"]],[[["clk",[[26,11],[28,3]],[[26,11],[28,3]],["t"],["port"]],["cyc",[[28,12],[30,41]],[[30,0],[30,13]],["t"],["variable","integer"]],["crc",[[31,13],[33,13]],[[32,45],[33,13]],["t"],["variable","reg"]],["sum",[[33,40],[35,7]],[[35,3],[35,7]],["t"],["variable","reg"]],["in",[[38,12],[43,12]],[[42,9],[42,12]],["t"],["variable","wire"]],["i",[[43,18],[43,50]],[[43,33],[43,34]],["t"],["variable","wire"]],["out",[[44,6],[44,19]],[[44,12],[44,19]],["t"],["variable","wire"]],["test",[[44,26],[54,50]],[[44,31],[44,37]],["t"],["instance","Test"]],["result",[[54,56],[55,42]],[[54,71],[55,9]],["t"],["variable","wire"]]]]],[null,[[null,null,null,null,null,null,null]]]],null,null,null,[["EXPECTED_SUM",[[60,0],[61,9]],[[60,8],[60,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_opt.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,18]],[[12,11],[12,14]],["t"],["variable","integer"]],["crc",[[13,3],[13,17]],[[13,14],[13,17]],["t"],["variable","reg"]],["sum",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["in",[[17,3],[17,29]],[[17,15],[17,17]],["t"],["variable","wire"]],["o",[[21,3],[21,25]],[[21,24],[21,25]],["t"],["variable","logic"]],["i",[[24,3],[24,37]],[[24,24],[24,25]],["t"],["variable","wire"]],["test",[[26,3],[31,50]],[[26,8],[26,12]],["t"],["instance","Test"]],["result",[[34,3],[34,34]],[[34,15],[34,21]],["t"],["variable","wire"]]]]],[["Test",[[68,0],[73,5]],[[68,7],[68,11]],[],["module"]],[[["o",[[70,3],[70,4]],[[70,3],[70,4]],["Test"],["port"]],["clk",[[72,3],[72,6]],[[72,3],[72,6]],["Test"],["port","o"]],["i",[[72,8],[72,9]],[[72,8],[72,9]],["Test"],["port","clk"]],["clk",[[75,9],[75,12]],[[75,9],[75,12]],["Test"],["port"]],["i",[[76,9],[76,17]],[[76,16],[76,17]],["Test"],["port"]],["d",[[77,3],[77,17]],[[77,16],[77,17]],["Test"],["variable","logic"]],["d0",[[78,3],[78,11]],[[78,9],[78,11]],["Test"],["variable","logic"]],["d1",[[78,3],[78,15]],[[78,13],[78,15]],["Test"],["variable","d0"]],["d2",[[78,3],[78,19]],[[78,17],[78,19]],["Test"],["variable","d1"]],["d3",[[78,3],[78,23]],[[78,21],[78,23]],["Test"],["variable","d2"]],["d4",[[78,3],[78,27]],[[78,25],[78,27]],["Test"],["variable","d3"]],["d5",[[78,3],[78,31]],[[78,29],[78,31]],["Test"],["variable","d4"]],["d6",[[78,3],[78,35]],[[78,33],[78,35]],["Test"],["variable","d5"]],["d7",[[78,3],[78,39]],[[78,37],[78,39]],["Test"],["variable","d6"]],["bug3182_out",[[79,3],[79,20]],[[79,9],[79,20]],["Test"],["variable","logic"]],["o",[[81,10],[81,17]],[[81,16],[81,17]],["Test"],["port","logic"]],["tmp",[[83,3],[83,18]],[[83,15],[83,18]],["Test"],["variable","logic"]],["i_bug3182",[[107,3],[107,52]],[[107,11],[107,20]],["Test"],["instance","bug3182"]]]]],[["bug3182",[[111,0],[111,24]],[[111,7],[111,14]],[],["module"]],[[["in",[[111,15],[111,17]],[[111,15],[111,17]],["bug3182"],["port"]],["out",[[111,19],[111,22]],[[111,19],[111,22]],["bug3182"],["port","in"]],["in",[[112,9],[112,22]],[[112,20],[112,22]],["bug3182"],["port","wire"]],["out",[[113,10],[113,18]],[[113,15],[113,18]],["bug3182"],["port","wire"]],["bit_source",[[123,9],[126,3]],[[124,34],[126,3]],["bug3182"],["variable","logic"]],null,null]]]],null,null,null,[["EXPECTED_SUM",[[59,0],[60,9]],[[59,8],[59,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_overflow_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["TOO_SMALL",[[8,3],[8,68]],[[8,21],[8,30]],["t"],["parameter"]],["SMALLH",[[10,3],[10,37]],[[10,21],[10,27]],["t"],["parameter"]],["SMALLO",[[11,3],[11,38]],[[11,21],[11,27]],["t"],["parameter"]],["SMALLB",[[12,3],[12,38]],[[12,21],[12,27]],["t"],["parameter"]],["OKH",[[15,3],[15,40]],[[15,21],[15,24]],["t"],["parameter"]],["ALSO_SMALL",[[18,3],[18,104]],[[18,21],[18,31]],["t"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const_slicesel.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[[["A2",[[8,0],[8,42]],[[8,24],[8,26]],["t"],["localparam","unsigned"]],["A3",[[9,0],[9,44]],[[9,24],[9,26]],["t"],["localparam","unsigned"]],["B22",[[12,0],[12,44]],[[12,24],[12,27]],["t"],["localparam","unsigned"]],["B33",[[13,0],[13,44]],[[13,24],[13,27]],["t"],["localparam","unsigned"]],["B32_B",[[16,0],[16,46]],[[16,24],[16,29]],["t"],["localparam","unsigned"]],["B32_T",[[17,0],[17,46]],[[17,24],[17,29]],["t"],["localparam","unsigned"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_const.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_convert2string.v",[[[[["t",[[5,0],[8,5]],[[5,7],[5,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[11,3],[11,14]],[[11,11],[11,14]],["t"],["variable","integer"]],["in",[[12,3],[12,23]],[[12,15],[12,17]],["t"],["variable","wire"]],["test",[[14,3],[17,51]],[[14,8],[14,12]],["t"],["instance","Test"]]]]],[["lpcm_pkg",[[32,0],[32,17]],[[32,8],[32,16]],[],["package"]],[]],[["Test",[[51,0],[54,5]],[[51,7],[51,11]],[],["module"]],[[["clk",[[56,9],[56,12]],[[56,9],[56,12]],["Test"],["port"]],["in",[[53,8],[53,10]],[[53,8],[53,10]],["Test"],["port","clk"]],["in",[[57,9],[57,18]],[[57,16],[57,18]],["Test"],["port"]]]]]]],["lpcm_pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cover_lib.v",[[[[["t",[[8,0],[8,23]],[[8,7],[8,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cover_line.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["toggle",[[13,3],[13,15]],[[13,9],[13,15]],["t"],["variable","reg"]],["cyc",[[16,3],[16,14]],[[16,11],[16,14]],["t"],["variable","integer"]],["cyc_copy",[[19,3],[19,33]],[[19,14],[19,22]],["t"],["variable","wire"]],["a1",[[21,3],[24,49]],[[21,9],[21,11]],["t"],["instance","alpha"]],["a2",[[25,3],[28,49]],[[25,9],[25,11]],["t"],["instance","alpha"]],["b1",[[29,3],[32,49]],[[29,9],[29,11]],["t"],["instance","beta"]],["b2",[[33,3],[36,49]],[[33,9],[33,11]],["t"],["instance","beta"]],["t1",[[37,3],[40,49]],[[37,9],[37,11]],["t"],["instance","tsk"]],["o1",[[41,3],[44,49]],[[41,9],[41,11]],["t"],["instance","off"]]],null,[[["call_task",[[118,3],[118,18]],[[118,8],[118,17]],["t"],["task"]],[]]]]],[["alpha",[[125,0],[128,5]],[[125,7],[125,12]],[],["module"]],[[["clk",[[129,9],[129,12]],[[129,9],[129,12]],["alpha"],["port"]],["toggle",[[127,8],[127,14]],[[127,8],[127,14]],["alpha"],["port","clk"]],["toggle",[[130,9],[130,15]],[[130,9],[130,15]],["alpha"],["port"]]]]],[["beta",[[146,0],[149,5]],[[146,7],[146,11]],[],["module"]],[[["clk",[[150,9],[150,12]],[[150,9],[150,12]],["beta"],["port"]],["toggle",[[148,8],[148,14]],[[148,8],[148,14]],["beta"],["port","clk"]],["toggle",[[151,9],[151,15]],[[151,9],[151,15]],["beta"],["port"]]]]],[["tsk",[[177,0],[180,5]],[[177,7],[177,10]],[],["module"]],[[["clk",[[181,9],[181,12]],[[181,9],[181,12]],["tsk"],["port"]],["toggle",[[179,8],[179,14]],[[179,8],[179,14]],["tsk"],["port","clk"]],["toggle",[[182,9],[182,15]],[[182,9],[182,15]],["tsk"],["port"]]],null,[[["center_task",[[190,3],[190,20]],[[190,8],[190,19]],["tsk"],["task"]],[]]]]],[["off",[[204,0],[207,5]],[[204,7],[204,10]],[],["module"]],[[["clk",[[208,9],[208,12]],[[208,9],[208,12]],["off"],["port"]],["toggle",[[206,8],[206,14]],[[206,8],[206,14]],["off"],["port","clk"]],["toggle",[[209,9],[209,15]],[[209,9],[209,15]],["off"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cover_sva_notflat.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["toggle",[[12,3],[12,15]],[[12,9],[12,15]],["t"],["variable","reg"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["suba",[[15,3],[19,26]],[[15,8],[15,12]],["t"],["instance","Test"]],["subb",[[20,3],[24,26]],[[20,8],[20,12]],["t"],["instance","Test"]],["subc",[[25,3],[29,26]],[[25,8],[25,12]],["t"],["instance","Test"]]]]],[["Test",[[46,0],[51,5]],[[46,7],[46,11]],[],["module"]],[[["clk",[[48,3],[48,12]],[[48,9],[48,12]],["Test"],["port","input"]],["toggle",[[49,3],[49,15]],[[49,9],[49,15]],["Test"],["port","input"]],["cyc",[[50,3],[50,19]],[[50,16],[50,19]],["Test"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_cover_toggle.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["check_real",[[9,3],[9,13]],[[9,3],[9,13]],["t"],["port","clk"]],["check_string",[[10,3],[10,15]],[[10,3],[10,15]],["t"],["port","check_real"]],["check_real",[[14,9],[14,24]],[[14,14],[14,24]],["t"],["port","real"]],["check_string",[[15,9],[15,28]],[[15,16],[15,28]],["t"],["port","string"]],["str_t",[[17,3],[23,11]],[[23,5],[23,10]],["t"],["typedef","#AnonymousStructUnion15"]],["toggle",[[25,3],[25,15]],[[25,9],[25,15]],["t"],["variable","reg"]],["stoggle",[[27,3],[27,16]],[[27,9],[27,16]],["t"],["variable","str_t"]],["aconst",[[29,3],[29,24]],[[29,13],[29,19]],["t"],["variable","reg"]],["ptoggle",[[31,3],[31,25]],[[31,18],[31,25]],["t"],["variable","reg"]],["cyc",[[33,3],[33,14]],[[33,11],[33,14]],["t"],["variable","integer"]],["cyc_copy",[[34,3],[34,33]],[[34,14],[34,22]],["t"],["variable","wire"]],["toggle_up",[[35,3],[35,23]],[[35,14],[35,23]],["t"],["variable","wire"]],["a1",[[37,3],[43,34]],[[37,9],[37,11]],["t"],["instance","alpha"]],["a2",[[44,3],[50,34]],[[44,9],[44,11]],["t"],["instance","alpha"]],["b1",[[52,3],[55,31]],[[52,9],[52,11]],["t"],["instance","beta"]],["o1",[[57,3],[60,25]],[[57,9],[57,11]],["t"],["instance","off"]],["memory",[[62,3],[62,29]],[[62,14],[62,20]],["t"],["variable","reg"]],["largeish",[[64,3],[64,41]],[[64,17],[64,25]],["t"],["variable","wire"]]],null,[[["#AnonymousStructUnion15",[[17,11],[23,4]],[[17,11],[17,17]],["t"],["struct"]],[[["u",[[18,6],[21,9]],[[21,8],[21,9]],["t","#AnonymousStructUnion15"],["struct_union_member"]],["b",[[22,6],[22,13]],[[22,12],[22,13]],["t","#AnonymousStructUnion15"],["struct_union_member"]]],null,[[["#AnonymousStructUnion16",[[18,6],[21,7]],[[18,6],[18,11]],["t","#AnonymousStructUnion15"],["union"]],[[["ua",[[19,2],[19,13]],[[19,11],[19,13]],["t","#AnonymousStructUnion15","#AnonymousStructUnion16"],["struct_union_member"]],["ub",[[20,2],[20,13]],[[20,11],[20,13]],["t","#AnonymousStructUnion15","#AnonymousStructUnion16"],["struct_union_member"]]]]]]]]]]],[["alpha",[[90,0],[95,5]],[[90,7],[90,12]],[],["module"]],[[["toggle_up",[[92,3],[92,12]],[[92,3],[92,12]],["alpha"],["port"]],["clk",[[94,3],[94,6]],[[94,3],[94,6]],["alpha"],["port","toggle_up"]],["toggle",[[94,8],[94,14]],[[94,8],[94,14]],["alpha"],["port","clk"]],["cyc_copy",[[94,16],[94,24]],[[94,16],[94,24]],["alpha"],["port","toggle"]],["clk",[[99,9],[99,12]],[[99,9],[99,12]],["alpha"],["port"]],["toggle",[[101,9],[101,15]],[[101,9],[101,15]],["alpha"],["port"]],["cyc_copy",[[105,9],[105,23]],[[105,15],[105,23]],["alpha"],["port"]],["toggle_internal",[[115,3],[115,30]],[[115,15],[115,30]],["alpha"],["variable","reg"]],["toggle_up",[[119,10],[119,24]],[[119,15],[119,24]],["alpha"],["port","reg"]]]]],[["beta",[[129,0],[132,5]],[[129,7],[129,11]],[],["module"]],[[["clk",[[134,9],[134,12]],[[134,9],[134,12]],["beta"],["port"]],["toggle_up",[[131,8],[131,17]],[[131,8],[131,17]],["beta"],["port","clk"]],["toggle_up",[[136,9],[136,18]],[[136,9],[136,18]],["beta"],["port"]]]]],[["off",[[146,0],[149,5]],[[146,7],[146,10]],[],["module"]],[[["clk",[[152,9],[152,12]],[[152,9],[152,12]],["off"],["port"]],["toggle",[[148,8],[148,14]],[[148,8],[148,14]],["off"],["port","clk"]],["toggle",[[156,9],[156,15]],[[156,9],[156,15]],["off"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_crazy_sel.v",[[[[["foo_intf",[[7,0],[7,19]],[[7,10],[7,18]],[],["interface"]],[[["a",[[8,3],[8,10]],[[8,9],[8,10]],["foo_intf"],["variable","logic"]]]]],[["the_other_func",[[11,0],[11,51]],[[11,17],[11,31]],[],["function"]],[[["val",[[11,33],[11,50]],[[11,47],[11,50]],["the_other_func"],["port","integer"]]]]],[["t",[[15,0],[15,23]],[[15,7],[15,8]],[],["module"]],[[["the_genvar",[[16,3],[16,20]],[[16,10],[16,20]],["t"],["variable","genvar"]],["foo_inst",[[19,9],[19,23]],[[19,13],[19,21]],["t"],["instance","foo"]],["bar_inst",[[23,3],[23,17]],[[23,7],[23,15]],["t"],["instance","bar"]],["x",[[25,3],[25,10]],[[25,9],[25,10]],["t"],["variable","logic"]]]]],[["foo",[[36,0],[36,13]],[[36,7],[36,10]],[],["module"]],[[["y",[[37,3],[37,10]],[[37,9],[37,10]],["foo"],["variable","logic"]]]]],[["bar",[[40,0],[40,13]],[[40,7],[40,10]],[],["module"]],[[["THE_LP",[[41,3],[41,25]],[[41,14],[41,20]],["bar"],["localparam"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_debug_emitv.v",[[[[["Pkg",[[7,0],[7,12]],[[7,8],[7,11]],[],["package"]],[[["PKG_PARAM",[[8,3],[8,28]],[[8,14],[8,23]],["Pkg"],["localparam"]]]]],[["PkgImp",[[10,0],[10,15]],[[10,8],[10,14]],[],["package"]],[null,[["Pkg",["*"]]],null,[["Pkg",["*"]]]]],[["Iface",[[21,0],[21,16]],[[21,10],[21,15]],[],["interface"]],[[["ifsig",[[22,3],[22,14]],[[22,9],[22,14]],["Iface"],["variable","logic"]]],null,[[["mp",[[23,11],[23,26]],[[23,11],[23,13]],["Iface"],["modport"]],[[["ifsig",[[23,14],[23,25]],[[23,20],[23,25]],["Iface","mp"],["port","input"]]]]]]]],[["t",[[26,0],[29,5]],[[26,7],[26,8]],[],["module"]],[[["clk",[[30,9],[30,12]],[[30,9],[30,12]],["t"],["port"]],["in",[[28,8],[28,10]],[[28,8],[28,10]],["t"],["port","clk"]],["in",[[31,9],[31,11]],[[31,9],[31,11]],["t"],["port"]],["ZERO",[[36,17],[36,21]],[[36,17],[36,21]],["t"],["enum_member","#AnonymousEnum8"]],["ONE",[[37,17],[37,24]],[[37,17],[37,20]],["t"],["enum_member","#AnonymousEnum8"]],["e_t",[[35,3],[38,9]],[[38,5],[38,8]],["t"],["typedef","#AnonymousEnum8"]],["ps_t",[[40,3],[42,10]],[[42,5],[42,9]],["t"],["typedef","#AnonymousStructUnion17"]],["us_t",[[43,3],[45,10]],[[45,5],[45,9]],["t"],["typedef","#AnonymousStructUnion18"]],["union_t",[[46,3],[48,13]],[[48,5],[48,12]],["t"],["typedef","#AnonymousStructUnion19"]],["ps",[[50,3],[50,19]],[[50,14],[50,16]],["t"],["variable","ps_t"]],["us",[[51,3],[51,10]],[[51,8],[51,10]],["t"],["variable","us_t"]],["unu",[[52,3],[52,14]],[[52,11],[52,14]],["t"],["variable","union_t"]],["array",[[54,3],[54,26]],[[54,18],[54,23]],["t"],["variable","int"]],["pubflat",[[57,3],[57,25]],[[57,18],[57,25]],["t"],["variable","reg"]],["pubflat_r",[[59,3],[59,26]],[[59,17],[59,26]],["t"],["variable","reg"]],["pubflat_w",[[60,3],[60,37]],[[60,18],[60,27]],["t"],["variable","wire"]],["fd",[[61,3],[61,20]],[[61,18],[61,20]],["t"],["variable","int"]],["i",[[62,3],[62,19]],[[62,18],[62,19]],["t"],["variable","int"]],["q",[[64,3],[64,22]],[[64,18],[64,19]],["t"],["variable","int"]],["assoc",[[65,3],[65,31]],[[65,18],[65,23]],["t"],["variable","int"]],["dyn",[[66,3],[66,23]],[[66,18],[66,21]],["t"],["variable","int"]],["sub",[[76,3],[76,12]],[[76,7],[76,10]],["t"],["instance","sub"]],["cyc",[[106,3],[106,10]],[[106,7],[106,10]],["t"],["variable","int"]],["fo",[[107,3],[107,9]],[[107,7],[107,9]],["t"],["variable","int"]],["sum",[[108,3],[108,10]],[[108,7],[108,10]],["t"],["variable","int"]],["r",[[109,3],[109,9]],[[109,8],[109,9]],["t"],["variable","real"]],["str",[[110,3],[110,13]],[[110,10],[110,13]],["t"],["variable","string"]]],null,[[["#AnonymousStructUnion17",[[40,11],[42,4]],[[40,11],[40,17]],["t"],["struct"]],[[["a",[[41,6],[41,11]],[[41,10],[41,11]],["t","#AnonymousStructUnion17"],["struct_union_member"]]]]],[["#AnonymousStructUnion18",[[43,11],[45,4]],[[43,11],[43,17]],["t"],["struct"]],[[["a",[[44,6],[44,26]],[[44,25],[44,26]],["t","#AnonymousStructUnion18"],["struct_union_member"]]]]],[["#AnonymousStructUnion19",[[46,11],[48,4]],[[46,11],[46,16]],["t"],["union"]],[[["a",[[47,6],[47,13]],[[47,12],[47,13]],["t","#AnonymousStructUnion19"],["struct_union_member"]]]]],[["t",[[68,3],[68,10]],[[68,8],[68,9]],["t"],["task"]],[]],[["f",[[71,3],[71,30]],[[71,16],[71,17]],["t"],["function"]],[[["v",[[71,18],[71,29]],[[71,28],[71,29]],["t","f"],["port","int"]]]]]]]],[["sub",[[202,0],[202,13]],[[202,7],[202,10]],[],["module"]],[[["r",[[210,3],[210,9]],[[210,8],[210,9]],["sub"],["variable","real"]]],null,[[["inc",[[203,3],[203,38]],[[203,8],[203,11]],["sub"],["task"]],[[["i",[[203,12],[203,23]],[[203,22],[203,23]],["sub","inc"],["port","int"]],["o",[[203,25],[203,37]],[[203,36],[203,37]],["sub","inc"],["port","int"]]]]],[["f",[[206,3],[206,30]],[[206,16],[206,17]],["sub"],["function"]],[[["v",[[206,18],[206,29]],[[206,28],[206,29]],["sub","f"],["port","int"]]]]]]]],[["p",[[213,0],[213,10]],[[213,8],[213,9]],[],["package"]],[[["pkgvar",[[214,3],[214,15]],[[214,9],[214,15]],["p"],["variable","logic"]]]]]]],["Pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_debug_graph_test.v",[[[[["t",[[7,0],[7,23]],[[7,7],[7,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dedupe_clk_gate.v",[[[[["t",[[8,0],[8,23]],[[8,7],[8,8]],[],["module"]],[[["res",[[9,9],[9,12]],[[9,9],[9,12]],["t"],["port"]],["d",[[8,13],[8,14]],[[8,13],[8,14]],["t"],["port","res"]],["clk",[[8,15],[8,18]],[[8,15],[8,18]],["t"],["port","d"]],["en",[[8,19],[8,21]],[[8,19],[8,21]],["t"],["port","clk"]],["d",[[10,8],[10,9]],[[10,8],[10,9]],["t"],["port"]],["en",[[10,9],[10,12]],[[10,10],[10,12]],["t"],["port","d"]],["clk",[[10,12],[10,16]],[[10,13],[10,16]],["t"],["port","en"]],["q0",[[11,2],[11,9]],[[11,7],[11,9]],["t"],["variable","wire"]],["q1",[[11,2],[11,12]],[[11,10],[11,12]],["t"],["variable","q0"]],["q2",[[11,2],[11,15]],[[11,13],[11,15]],["t"],["variable","q1"]],["q3",[[11,2],[11,18]],[[11,16],[11,18]],["t"],["variable","q2"]],["f0",[[13,2],[13,34]],[[13,19],[13,21]],["t"],["instance","flop_gated_latch"]],["f1",[[14,2],[14,34]],[[14,19],[14,21]],["t"],["instance","flop_gated_latch"]],["f2",[[15,2],[15,33]],[[15,18],[15,20]],["t"],["instance","flop_gated_flop"]],["f3",[[16,2],[16,33]],[[16,18],[16,20]],["t"],["instance","flop_gated_flop"]]]]],[["flop_gated_latch",[[20,0],[20,36]],[[20,7],[20,23]],[],["module"]],[[["q",[[20,24],[20,25]],[[20,24],[20,25]],["flop_gated_latch"],["port"]],["d",[[20,26],[20,27]],[[20,26],[20,27]],["flop_gated_latch"],["port","q"]],["clk",[[21,9],[21,14]],[[21,11],[21,14]],["flop_gated_latch"],["port","d"]],["en",[[21,14],[21,18]],[[21,16],[21,18]],["flop_gated_latch"],["port","clk"]],["d",[[21,8],[21,9]],[[21,8],[21,9]],["flop_gated_latch"],["port"]],["q",[[22,9],[22,14]],[[22,13],[22,14]],["flop_gated_latch"],["port","reg"]],["gated_clock",[[23,2],[23,18]],[[23,7],[23,18]],["flop_gated_latch"],["variable","wire"]],["clock_gate",[[24,2],[24,51]],[[24,19],[24,29]],["flop_gated_latch"],["instance","clock_gate_latch"]]]]],[["flop_gated_flop",[[30,0],[30,35]],[[30,7],[30,22]],[],["module"]],[[["q",[[30,23],[30,24]],[[30,23],[30,24]],["flop_gated_flop"],["port"]],["d",[[30,25],[30,26]],[[30,25],[30,26]],["flop_gated_flop"],["port","q"]],["clk",[[31,9],[31,14]],[[31,11],[31,14]],["flop_gated_flop"],["port","d"]],["en",[[31,14],[31,18]],[[31,16],[31,18]],["flop_gated_flop"],["port","clk"]],["d",[[31,8],[31,9]],[[31,8],[31,9]],["flop_gated_flop"],["port"]],["q",[[32,9],[32,14]],[[32,13],[32,14]],["flop_gated_flop"],["port","reg"]],["gated_clock",[[33,2],[33,18]],[[33,7],[33,18]],["flop_gated_flop"],["variable","wire"]],["clock_gate",[[34,2],[34,50]],[[34,18],[34,28]],["flop_gated_flop"],["instance","clock_gate_flop"]]]]],[["clock_gate_latch",[[40,0],[40,48]],[[40,7],[40,23]],[],["module"]],[[["gated_clk",[[41,9],[41,18]],[[41,9],[41,18]],["clock_gate_latch"],["port"]],["clk",[[40,36],[40,39]],[[40,36],[40,39]],["clock_gate_latch"],["port","gated_clk"]],["clken",[[42,11],[42,18]],[[42,13],[42,18]],["clock_gate_latch"],["port","clk"]],["clk",[[42,8],[42,11]],[[42,8],[42,11]],["clock_gate_latch"],["port"]],["clken_latched",[[43,2],[43,19]],[[43,6],[43,19]],["clock_gate_latch"],["variable","reg"]],["clkb",[[46,2],[46,18]],[[46,7],[46,11]],["clock_gate_latch"],["variable","wire"]]]]],[["clock_gate_flop",[[52,0],[52,47]],[[52,7],[52,22]],[],["module"]],[[["gated_clk",[[53,9],[53,18]],[[53,9],[53,18]],["clock_gate_flop"],["port"]],["clk",[[52,35],[52,38]],[[52,35],[52,38]],["clock_gate_flop"],["port","gated_clk"]],["clken",[[54,11],[54,18]],[[54,13],[54,18]],["clock_gate_flop"],["port","clk"]],["clk",[[54,8],[54,11]],[[54,8],[54,11]],["clock_gate_flop"],["port"]],["clken_r",[[55,2],[55,13]],[[55,6],[55,13]],["clock_gate_flop"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dedupe_seq_logic.v",[[[[["t",[[26,0],[26,26]],[[26,7],[26,8]],[],["module"]],[[["sum",[[27,9],[27,12]],[[27,9],[27,12]],["t"],["port"]],["a",[[26,13],[26,14]],[[26,13],[26,14]],["t"],["port","sum"]],["b",[[28,9],[28,11]],[[28,10],[28,11]],["t"],["port","a"]],["c",[[28,11],[28,13]],[[28,12],[28,13]],["t"],["port","b"]],["d",[[28,13],[28,15]],[[28,14],[28,15]],["t"],["port","c"]],["clk",[[28,15],[28,19]],[[28,16],[28,19]],["t"],["port","d"]],["a",[[28,8],[28,9]],[[28,8],[28,9]],["t"],["port"]],["left",[[29,2],[29,11]],[[29,7],[29,11]],["t"],["variable","wire"]],["right",[[29,2],[29,17]],[[29,12],[29,17]],["t"],["variable","left"]],["add",[[30,2],[30,29]],[[30,6],[30,9]],["t"],["instance","add"]],["l",[[31,2],[31,23]],[[31,4],[31,5]],["t"],["instance","l"]],["r",[[32,2],[32,24]],[[32,4],[32,5]],["t"],["instance","r"]]]]],[["l",[[35,0],[35,26]],[[35,7],[35,8]],[],["module"]],[[["sum",[[36,9],[36,12]],[[36,9],[36,12]],["l"],["port"]],["a",[[35,13],[35,14]],[[35,13],[35,14]],["l"],["port","sum"]],["b",[[37,9],[37,11]],[[37,10],[37,11]],["l"],["port","a"]],["c",[[37,11],[37,13]],[[37,12],[37,13]],["l"],["port","b"]],["d",[[37,13],[37,15]],[[37,14],[37,15]],["l"],["port","c"]],["clk",[[37,15],[37,19]],[[37,16],[37,19]],["l"],["port","d"]],["a",[[37,8],[37,9]],[[37,8],[37,9]],["l"],["port"]],["left",[[38,2],[38,11]],[[38,7],[38,11]],["l"],["variable","wire"]],["right",[[38,2],[38,18]],[[38,13],[38,18]],["l"],["variable","left"]],["add",[[39,2],[39,29]],[[39,6],[39,9]],["l"],["instance","add"]],["ll",[[40,2],[40,25]],[[40,5],[40,7]],["l"],["instance","ll"]],["lr",[[41,2],[41,26]],[[41,5],[41,7]],["l"],["instance","lr"]]]]],[["ll",[[44,0],[44,27]],[[44,7],[44,9]],[],["module"]],[[["sum",[[45,9],[45,12]],[[45,9],[45,12]],["ll"],["port"]],["a",[[44,14],[44,15]],[[44,14],[44,15]],["ll"],["port","sum"]],["b",[[46,9],[46,11]],[[46,10],[46,11]],["ll"],["port","a"]],["c",[[46,11],[46,13]],[[46,12],[46,13]],["ll"],["port","b"]],["d",[[46,13],[46,15]],[[46,14],[46,15]],["ll"],["port","c"]],["clk",[[46,15],[46,19]],[[46,16],[46,19]],["ll"],["port","d"]],["a",[[46,8],[46,9]],[[46,8],[46,9]],["ll"],["port"]],["left",[[47,2],[47,11]],[[47,7],[47,11]],["ll"],["variable","wire"]],["right",[[47,2],[47,18]],[[47,13],[47,18]],["ll"],["variable","left"]],["add",[[48,2],[48,29]],[[48,6],[48,9]],["ll"],["instance","add"]],["lll",[[49,2],[49,27]],[[49,6],[49,9]],["ll"],["instance","lll"]],["llr",[[50,2],[50,28]],[[50,6],[50,9]],["ll"],["instance","llr"]]]]],[["lll",[[53,0],[53,28]],[[53,7],[53,10]],[],["module"]],[[["sum",[[54,9],[54,12]],[[54,9],[54,12]],["lll"],["port"]],["a",[[53,15],[53,16]],[[53,15],[53,16]],["lll"],["port","sum"]],["b",[[55,9],[55,11]],[[55,10],[55,11]],["lll"],["port","a"]],["c",[[55,11],[55,13]],[[55,12],[55,13]],["lll"],["port","b"]],["d",[[55,13],[55,15]],[[55,14],[55,15]],["lll"],["port","c"]],["clk",[[55,15],[55,19]],[[55,16],[55,19]],["lll"],["port","d"]],["a",[[55,8],[55,9]],[[55,8],[55,9]],["lll"],["port"]],["add",[[56,2],[56,22]],[[56,6],[56,9]],["lll"],["instance","add"]]]]],[["llr",[[59,0],[59,28]],[[59,7],[59,10]],[],["module"]],[[["sum",[[60,9],[60,12]],[[60,9],[60,12]],["llr"],["port"]],["a",[[59,15],[59,16]],[[59,15],[59,16]],["llr"],["port","sum"]],["b",[[61,9],[61,11]],[[61,10],[61,11]],["llr"],["port","a"]],["c",[[61,11],[61,13]],[[61,12],[61,13]],["llr"],["port","b"]],["d",[[61,13],[61,15]],[[61,14],[61,15]],["llr"],["port","c"]],["clk",[[61,15],[61,19]],[[61,16],[61,19]],["llr"],["port","d"]],["a",[[61,8],[61,9]],[[61,8],[61,9]],["llr"],["port"]],["add",[[62,2],[62,22]],[[62,6],[62,9]],["llr"],["instance","add"]]]]],[["lr",[[65,0],[65,27]],[[65,7],[65,9]],[],["module"]],[[["sum",[[66,9],[66,12]],[[66,9],[66,12]],["lr"],["port"]],["a",[[65,14],[65,15]],[[65,14],[65,15]],["lr"],["port","sum"]],["b",[[67,9],[67,11]],[[67,10],[67,11]],["lr"],["port","a"]],["c",[[67,11],[67,13]],[[67,12],[67,13]],["lr"],["port","b"]],["d",[[67,13],[67,15]],[[67,14],[67,15]],["lr"],["port","c"]],["clk",[[67,15],[67,19]],[[67,16],[67,19]],["lr"],["port","d"]],["a",[[67,8],[67,9]],[[67,8],[67,9]],["lr"],["port"]],["add",[[68,2],[68,22]],[[68,6],[68,9]],["lr"],["instance","add"]]]]],[["r",[[71,0],[71,26]],[[71,7],[71,8]],[],["module"]],[[["sum",[[72,9],[72,12]],[[72,9],[72,12]],["r"],["port"]],["a",[[71,13],[71,14]],[[71,13],[71,14]],["r"],["port","sum"]],["b",[[73,9],[73,11]],[[73,10],[73,11]],["r"],["port","a"]],["c",[[73,11],[73,13]],[[73,12],[73,13]],["r"],["port","b"]],["d",[[73,13],[73,15]],[[73,14],[73,15]],["r"],["port","c"]],["clk",[[73,15],[73,19]],[[73,16],[73,19]],["r"],["port","d"]],["a",[[73,8],[73,9]],[[73,8],[73,9]],["r"],["port"]],["left",[[74,2],[74,11]],[[74,7],[74,11]],["r"],["variable","wire"]],["right",[[74,2],[74,18]],[[74,13],[74,18]],["r"],["variable","left"]],["add",[[75,2],[75,29]],[[75,6],[75,9]],["r"],["instance","add"]],["rl",[[76,2],[76,25]],[[76,5],[76,7]],["r"],["instance","rl"]],["rr",[[77,2],[77,26]],[[77,5],[77,7]],["r"],["instance","rr"]]]]],[["rr",[[80,0],[80,27]],[[80,7],[80,9]],[],["module"]],[[["sum",[[81,9],[81,12]],[[81,9],[81,12]],["rr"],["port"]],["a",[[80,14],[80,15]],[[80,14],[80,15]],["rr"],["port","sum"]],["b",[[82,9],[82,11]],[[82,10],[82,11]],["rr"],["port","a"]],["c",[[82,11],[82,13]],[[82,12],[82,13]],["rr"],["port","b"]],["d",[[82,13],[82,15]],[[82,14],[82,15]],["rr"],["port","c"]],["clk",[[82,15],[82,19]],[[82,16],[82,19]],["rr"],["port","d"]],["a",[[82,8],[82,9]],[[82,8],[82,9]],["rr"],["port"]],["add",[[83,2],[83,22]],[[83,6],[83,9]],["rr"],["instance","add"]]]]],[["rl",[[86,0],[86,27]],[[86,7],[86,9]],[],["module"]],[[["sum",[[87,9],[87,12]],[[87,9],[87,12]],["rl"],["port"]],["a",[[86,14],[86,15]],[[86,14],[86,15]],["rl"],["port","sum"]],["b",[[88,9],[88,11]],[[88,10],[88,11]],["rl"],["port","a"]],["c",[[88,11],[88,13]],[[88,12],[88,13]],["rl"],["port","b"]],["d",[[88,13],[88,15]],[[88,14],[88,15]],["rl"],["port","c"]],["clk",[[88,15],[88,19]],[[88,16],[88,19]],["rl"],["port","d"]],["a",[[88,8],[88,9]],[[88,8],[88,9]],["rl"],["port"]],["left",[[89,2],[89,11]],[[89,7],[89,11]],["rl"],["variable","wire"]],["right",[[89,2],[89,18]],[[89,13],[89,18]],["rl"],["variable","left"]],["add",[[90,2],[90,29]],[[90,6],[90,9]],["rl"],["instance","add"]],["rll",[[91,2],[91,27]],[[91,6],[91,9]],["rl"],["instance","rll"]],["rlr",[[92,2],[92,28]],[[92,6],[92,9]],["rl"],["instance","rlr"]]]]],[["rll",[[95,0],[95,28]],[[95,7],[95,10]],[],["module"]],[[["sum",[[96,9],[96,12]],[[96,9],[96,12]],["rll"],["port"]],["a",[[95,15],[95,16]],[[95,15],[95,16]],["rll"],["port","sum"]],["b",[[97,9],[97,11]],[[97,10],[97,11]],["rll"],["port","a"]],["c",[[97,11],[97,13]],[[97,12],[97,13]],["rll"],["port","b"]],["d",[[97,13],[97,15]],[[97,14],[97,15]],["rll"],["port","c"]],["clk",[[97,15],[97,19]],[[97,16],[97,19]],["rll"],["port","d"]],["a",[[97,8],[97,9]],[[97,8],[97,9]],["rll"],["port"]],["add",[[98,2],[98,23]],[[98,7],[98,10]],["rll"],["instance","add2"]]]]],[["rlr",[[101,0],[101,28]],[[101,7],[101,10]],[],["module"]],[[["sum",[[102,9],[102,12]],[[102,9],[102,12]],["rlr"],["port"]],["a",[[101,15],[101,16]],[[101,15],[101,16]],["rlr"],["port","sum"]],["b",[[103,9],[103,11]],[[103,10],[103,11]],["rlr"],["port","a"]],["c",[[103,11],[103,13]],[[103,12],[103,13]],["rlr"],["port","b"]],["d",[[103,13],[103,15]],[[103,14],[103,15]],["rlr"],["port","c"]],["clk",[[103,15],[103,19]],[[103,16],[103,19]],["rlr"],["port","d"]],["a",[[103,8],[103,9]],[[103,8],[103,9]],["rlr"],["port"]],["add",[[104,2],[104,23]],[[104,7],[104,10]],["rlr"],["instance","add2"]]]]],[["add",[[107,0],[107,24]],[[107,7],[107,10]],[],["module"]],[[["sum",[[107,11],[107,14]],[[107,11],[107,14]],["add"],["port"]],["x",[[107,15],[107,16]],[[107,15],[107,16]],["add"],["port","sum"]],["y",[[109,9],[109,11]],[[109,10],[109,11]],["add"],["port","x"]],["clk",[[109,11],[109,15]],[[109,12],[109,15]],["add"],["port","y"]],["sum",[[108,9],[108,16]],[[108,13],[108,16]],["add"],["port","reg"]],["x",[[109,8],[109,9]],[[109,8],[109,9]],["add"],["port"]],["t1",[[110,2],[110,8]],[[110,6],[110,8]],["add"],["variable","reg"]],["t2",[[110,2],[110,11]],[[110,9],[110,11]],["add"],["variable","t1"]]]]],[["add2",[[116,0],[116,25]],[[116,7],[116,11]],[],["module"]],[[["sum",[[116,12],[116,15]],[[116,12],[116,15]],["add2"],["port"]],["x",[[116,16],[116,17]],[[116,16],[116,17]],["add2"],["port","sum"]],["y",[[118,9],[118,11]],[[118,10],[118,11]],["add2"],["port","x"]],["clk",[[118,11],[118,15]],[[118,12],[118,15]],["add2"],["port","y"]],["sum",[[117,9],[117,16]],[[117,13],[117,16]],["add2"],["port","reg"]],["x",[[118,8],[118,9]],[[118,8],[118,9]],["add2"],["port"]],["t1",[[119,2],[119,8]],[[119,6],[119,8]],["add2"],["variable","reg"]],["t2",[[119,2],[119,11]],[[119,9],[119,11]],["add2"],["variable","t1"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_delay_func_bad.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[[["i",[[13,3],[13,8]],[[13,7],[13,8]],["t"],["variable","int"]]],null,[[["f",[[8,3],[8,18]],[[8,16],[8,17]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_delay.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,16]],[[12,11],[12,14]],["t"],["variable","integer"]],["dly0",[[14,3],[14,18]],[[14,14],[14,18]],["t"],["variable","reg"]],["dly1",[[15,3],[15,19]],[[15,15],[15,19]],["t"],["variable","wire"]],["dly2",[[16,3],[16,34]],[[16,15],[16,19]],["t"],["variable","wire"]],["dly_s_t",[[18,3],[18,46]],[[18,38],[18,45]],["t"],["typedef","#AnonymousStructUnion20"]],["dly_s",[[19,3],[19,16]],[[19,11],[19,16]],["t"],["variable","dly_s_t"]]],null,[[["#AnonymousStructUnion20",[[18,11],[18,37]],[[18,11],[18,17]],["t"],["struct"]],[[["dly",[[18,27],[18,34]],[[18,31],[18,34]],["t","#AnonymousStructUnion20"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_detectarray_1.v",[[[[["t",[[11,0],[14,5]],[[11,7],[11,8]],[],["module"]],[[["clk",[[15,9],[15,12]],[[15,9],[15,12]],["t"],["port"]],["context_t",[[17,3],[19,15]],[[19,5],[19,14]],["t"],["typedef","#AnonymousStructUnion21"]],["tsb",[[21,3],[21,17]],[[21,14],[21,17]],["t"],["variable","context_t"]]],null,[[["#AnonymousStructUnion21",[[17,11],[19,4]],[[17,11],[17,17]],["t"],["struct"]],[[["id",[[18,6],[18,26]],[[18,24],[18,26]],["t","#AnonymousStructUnion21"],["struct_union_member"]]]]]]]]],null,null,null,[["ID_MSB",[[8,0],[8,22]],[[8,11],[8,17]],[],["localparam"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_detectarray_2.v",[[[[["t",[[13,0],[16,5]],[[13,7],[13,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["context_t",[[19,3],[21,15]],[[21,5],[21,14]],["t"],["typedef","#AnonymousStructUnion22"]],["tsb",[[23,3],[23,17]],[[23,14],[23,17]],["t"],["variable","context_t"]]],null,[[["#AnonymousStructUnion22",[[19,11],[21,4]],[[19,11],[19,17]],["t"],["struct"]],[[["id",[[20,6],[20,21]],[[20,19],[20,21]],["t","#AnonymousStructUnion22"],["struct_union_member"]]]]]]]]],null,null,null,[["ID_MSB",[[10,0],[10,22]],[[10,11],[10,17]],[],["localparam"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_detectarray_3.v",[[[[["t",[[11,0],[15,5]],[[11,7],[11,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["res",[[14,3],[14,6]],[[14,3],[14,6]],["t"],["port","clk"]],["res",[[17,10],[17,24]],[[17,21],[17,24]],["t"],["port"]],["a",[[19,3],[19,17]],[[19,9],[19,10]],["t"],["variable","logic"]],["b",[[20,3],[20,22]],[[20,15],[20,16]],["t"],["variable","logic"]],["c",[[21,3],[21,21]],[[21,20],[21,21]],["t"],["variable","logic"]]]]]],null,null,null,[["ID_MSB",[[8,0],[8,22]],[[8,11],[8,17]],[],["localparam"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["disp",[[7,3],[7,18]],[[7,14],[7,18]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_esc_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_l.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_mcd.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_merge.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["one",[[7,3],[11,8]],[[7,7],[7,10]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_real.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["n0",[[7,3],[7,10]],[[7,8],[7,10]],["t"],["variable","real"]],["n1",[[8,3],[8,10]],[[8,8],[8,10]],["t"],["variable","real"]],["n2",[[9,3],[9,10]],[[9,8],[9,10]],["t"],["variable","real"]],["n3",[[10,3],[10,10]],[[10,8],[10,10]],["t"],["variable","real"]],["n4",[[11,3],[11,10]],[[11,8],[11,10]],["t"],["variable","real"]],["r8",[[12,3],[12,15]],[[12,13],[12,15]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_realtime.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,23]],[[12,16],[12,19]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_signed.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["longp",[[7,3],[7,26]],[[7,21],[7,26]],["t"],["variable","signed"]],["longn",[[8,3],[8,26]],[[8,21],[8,26]],["t"],["variable","signed"]],["quadp",[[9,3],[9,26]],[[9,21],[9,26]],["t"],["variable","signed"]],["quadn",[[10,3],[10,26]],[[10,21],[10,26]],["t"],["variable","signed"]],["widep",[[11,3],[11,26]],[[11,21],[11,26]],["t"],["variable","signed"]],["widen",[[12,3],[12,26]],[[12,21],[12,26]],["t"],["variable","signed"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_string.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["r",[[10,3],[10,17]],[[10,8],[10,9]],["t"],["variable","real"]],["bar",[[11,3],[11,22]],[[11,10],[11,13]],["t"],["variable","string"]],["pbar",[[12,3],[12,35]],[[12,21],[12,25]],["t"],["localparam","string"]]],null,[[["foo",[[7,3],[7,39]],[[7,29],[7,32]],["t"],["function"]],[[["i",[[7,33],[7,38]],[[7,37],[7,38]],["t","foo"],["port","int"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_time.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display_wide.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,23]],[[12,16],[12,19]],["t"],["variable","integer"]],["crc",[[13,3],[13,19]],[[13,16],[13,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_display.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["quad",[[7,3],[7,18]],[[7,14],[7,18]],["t"],["variable","reg"]],["wide",[[8,3],[8,18]],[[8,14],[8,18]],["t"],["variable","reg"]],["nine",[[9,3],[9,18]],[[9,14],[9,18]],["t"],["variable","reg"]],["quads",[[10,3],[10,26]],[[10,21],[10,26]],["t"],["variable","signed"]],["wides",[[11,3],[11,26]],[[11,21],[11,26]],["t"],["variable","signed"]],["nines",[[12,3],[12,26]],[[12,21],[12,26]],["t"],["variable","signed"]],["str",[[13,3],[13,17]],[[13,14],[13,17]],["t"],["variable","reg"]],["str2",[[14,3],[14,18]],[[14,14],[14,18]],["t"],["variable","reg"]],["str3",[[15,3],[15,18]],[[15,14],[15,18]],["t"],["variable","reg"]],["n",[[16,3],[16,15]],[[16,14],[16,15]],["t"],["variable","int"]],["m",[[17,3],[17,15]],[[17,14],[17,15]],["t"],["variable","reg"]],["svs",[[18,3],[18,28]],[[18,14],[18,17]],["t"],["variable","string"]],["regstr",[[19,3],[19,29]],[[19,14],[19,20]],["t"],["variable","reg"]],["sub",[[21,3],[21,13]],[[21,7],[21,10]],["t"],["instance","sub"]],["sub2",[[22,3],[22,15]],[[22,8],[22,12]],["t"],["instance","sub2"]]]]],[["sub",[[203,0],[203,11]],[[203,7],[203,10]],[],["module"]],[null,null,[[["write_m",[[204,3],[204,16]],[[204,8],[204,15]],["sub"],["task"]],[]]]]],[["sub2",[[214,0],[214,12]],[[214,7],[214,11]],[],["module"]],[null,null,[[["write_m",[[216,3],[216,16]],[[216,8],[216,15]],["sub2"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dos.v",[[[[["t",[[7,0],[10,5]],[[7,7],[7,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_2exp_bad.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[null,null,[[null,[[["i",[[15,6],[17,0]],[[16,6],[17,0]],["t","dpix_twice"],["port","int"]],null]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_accessors_inc.vh",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_accessors_macros_inc.vh",[[null,null,null,null,[["R_ACCESS",[[12,0],[18,0]],[[12,8],[12,16]],["source.systemverilog"],["macro"]],["W_ACCESS",[[18,0],[25,0]],[[18,8],[18,16]],["source.systemverilog"],["macro"]],["RW_ACCESS",[[25,0],[28,0]],[[25,8],[25,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_accessors.v",[[[[["t",[[33,0],[36,5]],[[33,7],[33,8]],[],["module"]],[[["clk",[[37,9],[37,12]],[[37,9],[37,12]],["t"],["port"]],["i_test_sub",[[44,3],[44,35]],[[44,12],[44,22]],["t"],["instance","test_sub"]]]]],[["test_sub",[[51,0],[54,5]],[[51,7],[51,15]],[],["module"]],[[["clk",[[56,28],[56,31]],[[56,28],[56,31]],["test_sub"],["port"]],["i",[[58,3],[58,29]],[[58,28],[58,29]],["test_sub"],["variable","integer"]],["a",[[61,3],[61,29]],[[61,28],[61,29]],["test_sub"],["variable","reg"]],["b",[[62,3],[62,29]],[[62,28],[62,29]],["test_sub"],["variable","reg"]],["mem",[[63,3],[63,49]],[[63,28],[63,31]],["test_sub"],["variable","reg"]],["c",[[64,3],[64,15]],[[64,14],[64,15]],["test_sub"],["variable","wire"]],["d",[[65,3],[65,29]],[[65,28],[65,29]],["test_sub"],["variable","wire"]],["e",[[66,3],[66,29]],[[66,28],[66,29]],["test_sub"],["variable","reg"]],["f",[[67,3],[67,29]],[[67,28],[67,29]],["test_sub"],["variable","reg"]]]]]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_accessors_macros_inc.vh","/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_accessors_inc.vh"],null,null,[["REG_WIDTH",[[26,0],[27,0]],[[26,8],[26,17]],["source.systemverilog"],["macro"]],["MEM_SIZE",[[27,0],[30,0]],[[27,8],[27,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_arg_inout_type.v",[[[[["t",[[28,0],[31,5]],[[28,7],[28,8]],[],["module"]],[[["clk",[[32,9],[32,12]],[[32,9],[32,12]],["t"],["port"]],["byte_t",[[45,3],[45,23]],[[45,16],[45,22]],["t"],["typedef","byte"]],["byte_unsigned_t",[[46,3],[46,41]],[[46,25],[46,40]],["t"],["typedef","unsigned"]],["shortint_t",[[47,3],[47,36]],[[47,25],[47,35]],["t"],["typedef","shortint"]],["shortint_unsigned_t",[[48,3],[48,49]],[[48,29],[48,48]],["t"],["typedef","unsigned"]],["int_t",[[49,3],[49,35]],[[49,29],[49,34]],["t"],["typedef","int"]],["int_unsigned_t",[[50,3],[50,44]],[[50,29],[50,43]],["t"],["typedef","unsigned"]],["longint_t",[[51,3],[51,39]],[[51,29],[51,38]],["t"],["typedef","longint"]],["longint_unsigned_t",[[52,3],[52,48]],[[52,29],[52,47]],["t"],["typedef","unsigned"]],["time_t",[[54,3],[54,36]],[[54,29],[54,35]],["t"],["typedef","time"]],["integer_t",[[57,3],[57,39]],[[57,29],[57,38]],["t"],["typedef","integer"]],["real_t",[[59,3],[59,36]],[[59,29],[59,35]],["t"],["typedef","real"]],["shortreal_t",[[61,3],[61,41]],[[61,29],[61,40]],["t"],["typedef","shortreal"]],["chandle_t",[[63,3],[63,39]],[[63,29],[63,38]],["t"],["typedef","chandle"]],["string_t",[[64,3],[64,38]],[[64,29],[64,37]],["t"],["typedef","string"]],["bit_t",[[65,3],[65,35]],[[65,29],[65,34]],["t"],["typedef","bit"]],["logic_t",[[66,3],[66,37]],[[66,29],[66,36]],["t"],["typedef","logic"]],["struct_2_state_1",[[69,3],[69,85]],[[69,68],[69,84]],["t"],["typedef","#AnonymousStructUnion23"]],["struct_2_state_32",[[70,3],[70,86]],[[70,68],[70,85]],["t"],["typedef","#AnonymousStructUnion24"]],["struct_2_state_33",[[71,3],[71,86]],[[71,68],[71,85]],["t"],["typedef","#AnonymousStructUnion25"]],["struct_2_state_64",[[72,3],[72,86]],[[72,68],[72,85]],["t"],["typedef","#AnonymousStructUnion26"]],["struct_2_state_65",[[73,3],[73,86]],[[73,68],[73,85]],["t"],["typedef","#AnonymousStructUnion27"]],["struct_2_state_128",[[74,3],[74,87]],[[74,68],[74,86]],["t"],["typedef","#AnonymousStructUnion28"]],["union_2_state_1",[[77,3],[77,87]],[[77,71],[77,86]],["t"],["typedef","#AnonymousStructUnion29"]],["union_2_state_32",[[78,3],[78,88]],[[78,71],[78,87]],["t"],["typedef","#AnonymousStructUnion30"]],["union_2_state_33",[[79,3],[79,88]],[[79,71],[79,87]],["t"],["typedef","#AnonymousStructUnion31"]],["union_2_state_64",[[80,3],[80,88]],[[80,71],[80,87]],["t"],["typedef","#AnonymousStructUnion32"]],["union_2_state_65",[[81,3],[81,88]],[[81,71],[81,87]],["t"],["typedef","#AnonymousStructUnion33"]],["union_2_state_128",[[82,3],[82,89]],[[82,71],[82,88]],["t"],["typedef","#AnonymousStructUnion34"]],["struct_4_state_1",[[85,3],[85,87]],[[85,70],[85,86]],["t"],["typedef","#AnonymousStructUnion35"]],["struct_4_state_32",[[86,3],[86,88]],[[86,70],[86,87]],["t"],["typedef","#AnonymousStructUnion36"]],["struct_4_state_33",[[87,3],[87,88]],[[87,70],[87,87]],["t"],["typedef","#AnonymousStructUnion37"]],["struct_4_state_64",[[88,3],[88,88]],[[88,70],[88,87]],["t"],["typedef","#AnonymousStructUnion38"]],["struct_4_state_65",[[89,3],[89,88]],[[89,70],[89,87]],["t"],["typedef","#AnonymousStructUnion39"]],["struct_4_state_128",[[90,3],[90,89]],[[90,70],[90,88]],["t"],["typedef","#AnonymousStructUnion40"]],["union_4_state_1",[[93,3],[93,89]],[[93,73],[93,88]],["t"],["typedef","#AnonymousStructUnion41"]],["union_4_state_32",[[94,3],[94,90]],[[94,73],[94,89]],["t"],["typedef","#AnonymousStructUnion42"]],["union_4_state_33",[[95,3],[95,90]],[[95,73],[95,89]],["t"],["typedef","#AnonymousStructUnion43"]],["union_4_state_64",[[96,3],[96,90]],[[96,73],[96,89]],["t"],["typedef","#AnonymousStructUnion44"]],["union_4_state_65",[[97,3],[97,90]],[[97,73],[97,89]],["t"],["typedef","#AnonymousStructUnion45"]],["union_4_state_128",[[98,3],[98,91]],[[98,73],[98,90]],["t"],["typedef","#AnonymousStructUnion46"]],["n_byte",[[595,59],[597,8]],[[596,44],[596,51]],["t"],["variable","byte"]],["n_byte_unsigned",[[606,6],[609,30]],[[609,3],[609,26]],["t"],["variable","byte"]],["n_shortint",[[617,3],[619,35]],[[618,25],[619,11]],["t"],["variable","shortint"]],["n_shortint_unsigned",[[628,61],[629,52]],[[629,25],[629,45]],["t"],["variable","shortint"]],["n_int",[[642,3],[643,17]],[[642,29],[643,3]],["t"],["variable","int"]],["n_int_unsigned",[[652,61],[654,11]],[[653,45],[654,6]],["t"],["variable","int"]],["n_longint",[[666,3],[668,17]],[[667,24],[668,3]],["t"],["variable","longint"]],["n_longint_unsigned",[[677,59],[678,51]],[[678,25],[678,44]],["t"],["variable","longint"]],["n_time",[[691,6],[692,58]],[[692,16],[692,35]],["t"],["variable","longint"]],["n_integer",[[702,17],[703,11]],[[702,44],[703,6]],["t"],["variable","int"]],["n_real",[[713,3],[716,26]],[[716,0],[716,6]],["t"],["variable","int"]],["n_shortreal",[[725,42],[726,59]],[[726,14],[726,38]],["t"],["variable","int"]],["n_chandle",[[735,51],[738,14]],[[736,30],[737,24]],["t"],["variable","int"]],["n_string",[[754,3],[756,30]],[[756,3],[756,26]],["t"],["variable","int"]],["n_bit",[[774,42],[775,16]],[[774,61],[775,6]],["t"],["variable","int"]],["n_logic",[[785,11],[787,3]],[[785,32],[786,6]],["t"],["variable","int"]],["n_byte_t",[[799,6],[799,61]],[[799,15],[799,39]],["t"],["variable","byte_t"]],["n_byte_unsigned_t",[[808,47],[810,28]],[[808,55],[809,32]],["t"],["variable","byte"]],["n_shortint_t",[[823,35],[824,39]],[[823,59],[824,14]],["t"],["variable","shortint_t"]],["n_shortint_unsigned_t",[[833,44],[835,26]],[[834,6],[834,30]],["t"],["variable","shortint"]],["n_int_t",[[847,16],[847,62]],[[847,36],[847,58]],["t"],["variable","int_t"]],["n_int_unsigned_t",[[857,15],[857,53]],[[857,26],[857,46]],["t"],["variable","int"]],["n_longint_t",[[873,42],[875,18]],[[874,17],[874,37]],["t"],["variable","longint_t"]],["n_longint_unsigned_t",[[891,15],[893,14]],[[891,35],[892,27]],["t"],["variable","longint"]],["n_time_t",[[911,9],[913,9]],[[911,29],[911,42]],["t"],["variable","longint"]],["n_integer_t",[[922,35],[925,27]],[[923,17],[923,36]],["t"],["variable","int"]],["n_real_t",[[939,16],[940,15]],[[939,27],[939,36]],["t"],["variable","int"]],["n_shortreal_t",[[953,24],[955,9]],[[954,9],[954,25]],["t"],["variable","int"]],["n_chandle_t",[[962,128],[963,31]],[[962,137],[963,9]],["t"],["variable","int"]],["n_string_t",[[966,115],[966,134]],[[966,119],[966,129]],["t"],["variable","int"]],["n_bit_t",[[973,121],[973,142]],[[973,128],[973,135]],["t"],["variable","int"]],["n_logic_t",[[977,148],[980,12]],[[979,9],[979,18]],["t"],["variable","int"]],["n_array_2_state_1",[[984,77],[986,19]],[[984,84],[986,9]],["t"],["variable","int"]],["n_array_2_state_32",[[991,52],[991,101]],[[991,70],[991,88]],["t"],["variable","int"]],["n_array_2_state_33",[[994,59],[994,109]],[[994,68],[994,98]],["t"],["variable","int"]],["n_array_2_state_64",[[997,52],[997,100]],[[997,73],[997,93]],["t"],["variable","int"]],["n_array_2_state_65",[[1004,9],[1004,61]],[[1004,31],[1004,50]],["t"],["variable","int"]],["n_array_2_state_128",[[1010,55],[1010,86]],[[1010,62],[1010,82]],["t"],["variable","int"]],["n_struct_2_state_1",[[1019,67],[1019,99]],[[1019,71],[1019,89]],["t"],["variable","int"]],["n_struct_2_state_32",[[1022,53],[1022,89]],[[1022,63],[1022,84]],["t"],["variable","int"]],["n_struct_2_state_33",[[1028,117],[1029,31]],[[1028,121],[1029,9]],["t"],["variable","int"]],["n_struct_2_state_64",[[1032,118],[1035,29]],[[1032,122],[1034,9]],["t"],["variable","int"]],["n_struct_2_state_65",[[1038,114],[1039,31]],[[1038,119],[1039,9]],["t"],["variable","int"]],["n_struct_2_state_128",[[1044,110],[1045,68]],[[1045,19],[1045,55]],["t"],["variable","int"]],["n_union_2_state_1",[[1051,92],[1052,9]],[[1051,113],[1051,130]],["t"],["variable","int"]],["n_union_2_state_32",[[1055,34],[1055,86]],[[1055,38],[1055,64]],["t"],["variable","int"]],["n_union_2_state_33",[[1061,63],[1061,116]],[[1061,83],[1061,109]],["t"],["variable","int"]],["n_union_2_state_64",[[1070,6],[1070,38]],[[1070,13],[1070,34]],["t"],["variable","int"]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null],null,[[["#AnonymousStructUnion23",[[69,11],[69,46]],[[69,11],[69,17]],["t"],["struct"]],[[["x",[[69,38],[69,43]],[[69,42],[69,43]],["t","#AnonymousStructUnion23"],["struct_union_member"]]]]],[["#AnonymousStructUnion24",[[70,11],[70,67]],[[70,11],[70,17]],["t"],["struct"]],[[["x",[[70,38],[70,50]],[[70,49],[70,50]],["t","#AnonymousStructUnion24"],["struct_union_member"]],["y",[[70,52],[70,64]],[[70,63],[70,64]],["t","#AnonymousStructUnion24"],["struct_union_member"]]]]],[["#AnonymousStructUnion25",[[71,11],[71,67]],[[71,11],[71,17]],["t"],["struct"]],[[["x",[[71,38],[71,50]],[[71,49],[71,50]],["t","#AnonymousStructUnion25"],["struct_union_member"]],["y",[[71,52],[71,64]],[[71,63],[71,64]],["t","#AnonymousStructUnion25"],["struct_union_member"]]]]],[["#AnonymousStructUnion26",[[72,11],[72,67]],[[72,11],[72,17]],["t"],["struct"]],[[["x",[[72,38],[72,50]],[[72,49],[72,50]],["t","#AnonymousStructUnion26"],["struct_union_member"]],["y",[[72,52],[72,64]],[[72,63],[72,64]],["t","#AnonymousStructUnion26"],["struct_union_member"]]]]],[["#AnonymousStructUnion27",[[73,11],[73,67]],[[73,11],[73,17]],["t"],["struct"]],[[["x",[[73,38],[73,50]],[[73,49],[73,50]],["t","#AnonymousStructUnion27"],["struct_union_member"]],["y",[[73,52],[73,64]],[[73,63],[73,64]],["t","#AnonymousStructUnion27"],["struct_union_member"]]]]],[["#AnonymousStructUnion28",[[74,11],[74,67]],[[74,11],[74,17]],["t"],["struct"]],[[["x",[[74,38],[74,50]],[[74,49],[74,50]],["t","#AnonymousStructUnion28"],["struct_union_member"]],["y",[[74,52],[74,64]],[[74,63],[74,64]],["t","#AnonymousStructUnion28"],["struct_union_member"]]]]],[["#AnonymousStructUnion29",[[77,11],[77,53]],[[77,11],[77,16]],["t"],["union"]],[[["x",[[77,38],[77,43]],[[77,42],[77,43]],["t","#AnonymousStructUnion29"],["struct_union_member"]],["y",[[77,45],[77,50]],[[77,49],[77,50]],["t","#AnonymousStructUnion29"],["struct_union_member"]]]]],[["#AnonymousStructUnion30",[[78,11],[78,67]],[[78,11],[78,16]],["t"],["union"]],[[["x",[[78,38],[78,50]],[[78,49],[78,50]],["t","#AnonymousStructUnion30"],["struct_union_member"]],["y",[[78,52],[78,64]],[[78,63],[78,64]],["t","#AnonymousStructUnion30"],["struct_union_member"]]]]],[["#AnonymousStructUnion31",[[79,11],[79,67]],[[79,11],[79,16]],["t"],["union"]],[[["x",[[79,38],[79,50]],[[79,49],[79,50]],["t","#AnonymousStructUnion31"],["struct_union_member"]],["y",[[79,52],[79,64]],[[79,63],[79,64]],["t","#AnonymousStructUnion31"],["struct_union_member"]]]]],[["#AnonymousStructUnion32",[[80,11],[80,67]],[[80,11],[80,16]],["t"],["union"]],[[["x",[[80,38],[80,50]],[[80,49],[80,50]],["t","#AnonymousStructUnion32"],["struct_union_member"]],["y",[[80,52],[80,64]],[[80,63],[80,64]],["t","#AnonymousStructUnion32"],["struct_union_member"]]]]],[["#AnonymousStructUnion33",[[81,11],[81,67]],[[81,11],[81,16]],["t"],["union"]],[[["x",[[81,38],[81,50]],[[81,49],[81,50]],["t","#AnonymousStructUnion33"],["struct_union_member"]],["y",[[81,52],[81,64]],[[81,63],[81,64]],["t","#AnonymousStructUnion33"],["struct_union_member"]]]]],[["#AnonymousStructUnion34",[[82,11],[82,69]],[[82,11],[82,16]],["t"],["union"]],[[["x",[[82,38],[82,51]],[[82,50],[82,51]],["t","#AnonymousStructUnion34"],["struct_union_member"]],["y",[[82,53],[82,66]],[[82,65],[82,66]],["t","#AnonymousStructUnion34"],["struct_union_member"]]]]],[["#AnonymousStructUnion35",[[85,11],[85,48]],[[85,11],[85,17]],["t"],["struct"]],[[["x",[[85,38],[85,45]],[[85,44],[85,45]],["t","#AnonymousStructUnion35"],["struct_union_member"]]]]],[["#AnonymousStructUnion36",[[86,11],[86,69]],[[86,11],[86,17]],["t"],["struct"]],[[["x",[[86,38],[86,52]],[[86,51],[86,52]],["t","#AnonymousStructUnion36"],["struct_union_member"]],["y",[[86,54],[86,66]],[[86,65],[86,66]],["t","#AnonymousStructUnion36"],["struct_union_member"]]]]],[["#AnonymousStructUnion37",[[87,11],[87,69]],[[87,11],[87,17]],["t"],["struct"]],[[["x",[[87,38],[87,52]],[[87,51],[87,52]],["t","#AnonymousStructUnion37"],["struct_union_member"]],["y",[[87,54],[87,66]],[[87,65],[87,66]],["t","#AnonymousStructUnion37"],["struct_union_member"]]]]],[["#AnonymousStructUnion38",[[88,11],[88,69]],[[88,11],[88,17]],["t"],["struct"]],[[["x",[[88,38],[88,52]],[[88,51],[88,52]],["t","#AnonymousStructUnion38"],["struct_union_member"]],["y",[[88,54],[88,66]],[[88,65],[88,66]],["t","#AnonymousStructUnion38"],["struct_union_member"]]]]],[["#AnonymousStructUnion39",[[89,11],[89,69]],[[89,11],[89,17]],["t"],["struct"]],[[["x",[[89,38],[89,52]],[[89,51],[89,52]],["t","#AnonymousStructUnion39"],["struct_union_member"]],["y",[[89,54],[89,66]],[[89,65],[89,66]],["t","#AnonymousStructUnion39"],["struct_union_member"]]]]],[["#AnonymousStructUnion40",[[90,11],[90,69]],[[90,11],[90,17]],["t"],["struct"]],[[["x",[[90,38],[90,52]],[[90,51],[90,52]],["t","#AnonymousStructUnion40"],["struct_union_member"]],["y",[[90,54],[90,66]],[[90,65],[90,66]],["t","#AnonymousStructUnion40"],["struct_union_member"]]]]],[["#AnonymousStructUnion41",[[93,11],[93,55]],[[93,11],[93,16]],["t"],["union"]],[[["x",[[93,38],[93,45]],[[93,44],[93,45]],["t","#AnonymousStructUnion41"],["struct_union_member"]],["y",[[93,47],[93,52]],[[93,51],[93,52]],["t","#AnonymousStructUnion41"],["struct_union_member"]]]]],[["#AnonymousStructUnion42",[[94,11],[94,69]],[[94,11],[94,16]],["t"],["union"]],[[["x",[[94,38],[94,52]],[[94,51],[94,52]],["t","#AnonymousStructUnion42"],["struct_union_member"]],["y",[[94,54],[94,66]],[[94,65],[94,66]],["t","#AnonymousStructUnion42"],["struct_union_member"]]]]],[["#AnonymousStructUnion43",[[95,11],[95,69]],[[95,11],[95,16]],["t"],["union"]],[[["x",[[95,38],[95,52]],[[95,51],[95,52]],["t","#AnonymousStructUnion43"],["struct_union_member"]],["y",[[95,54],[95,66]],[[95,65],[95,66]],["t","#AnonymousStructUnion43"],["struct_union_member"]]]]],[["#AnonymousStructUnion44",[[96,11],[96,69]],[[96,11],[96,16]],["t"],["union"]],[[["x",[[96,38],[96,52]],[[96,51],[96,52]],["t","#AnonymousStructUnion44"],["struct_union_member"]],["y",[[96,54],[96,66]],[[96,65],[96,66]],["t","#AnonymousStructUnion44"],["struct_union_member"]]]]],[["#AnonymousStructUnion45",[[97,11],[97,69]],[[97,11],[97,16]],["t"],["union"]],[[["x",[[97,38],[97,52]],[[97,51],[97,52]],["t","#AnonymousStructUnion45"],["struct_union_member"]],["y",[[97,54],[97,66]],[[97,65],[97,66]],["t","#AnonymousStructUnion45"],["struct_union_member"]]]]],[["#AnonymousStructUnion46",[[98,11],[98,71]],[[98,11],[98,16]],["t"],["union"]],[[["x",[[98,38],[98,53]],[[98,52],[98,53]],["t","#AnonymousStructUnion46"],["struct_union_member"]],["y",[[98,55],[98,68]],[[98,67],[98,68]],["t","#AnonymousStructUnion46"],["struct_union_member"]]]]],[["e_byte",[[597,30],[602,12]],[[599,14],[601,6]],["t"],["function"]],[[["x",[[601,7],[602,11]],[[602,3],[602,11]],["t","e_byte"],["port","byte"]]]]],[["e_byte_unsigned",[[610,3],[611,6]],[[610,17],[610,36]],["t"],["function"]],[[["x",[[610,37],[610,58]],[[610,57],[610,58]],["t","e_byte_unsigned"],["port","unsigned"]]]]],[["e_shortint",[[619,41],[621,10]],[[620,7],[620,38]],["t"],["function"]],[[["x",[[620,39],[621,9]],[[621,8],[621,9]],["t","e_shortint"],["port","shortint"]]]]],[["e_shortint_unsigned",[[630,6],[635,43]],[[631,25],[634,3]],["t"],["function"]],[[["x",[[634,6],[635,42]],[[635,37],[635,42]],["t","e_shortint_unsigned"],["port","unsigned"]]]]],[["e_int",[[643,42],[645,6]],[[644,7],[644,14]],["t"],["function"]],[[["x",[[644,15],[644,63]],[[644,62],[644,63]],["t","e_int"],["port","int"]]]]],[["e_int_unsigned",[[654,31],[659,44]],[[656,14],[658,27]],["t"],["function"]],[[["x",[[658,28],[659,43]],[[659,38],[659,43]],["t","e_int_unsigned"],["port","unsigned"]]]]],[["e_longint",[[668,40],[670,10]],[[669,7],[669,16]],["t"],["function"]],[[["x",[[669,37],[670,9]],[[670,8],[670,9]],["t","e_longint"],["port","longint"]]]]],[["e_longint_unsigned",[[679,6],[684,42]],[[680,24],[681,14]],["t"],["function"]],[[["x",[[683,3],[684,41]],[[684,36],[684,41]],["t","e_longint_unsigned"],["port","unsigned"]]]]],[["e_time",[[693,6],[694,17]],[[693,39],[693,59]],["t"],["function"]],[[["x",[[693,60],[694,16]],[[694,15],[694,16]],["t","e_time"],["port","time"]]]]],[["e_integer",[[703,30],[708,17]],[[705,14],[707,7]],["t"],["function"]],[[["x",[[707,26],[708,16]],[[708,12],[708,16]],["t","e_integer"],["port","integer"]]]]],[["e_real",[[717,3],[717,49]],[[717,17],[717,34]],["t"],["function"]],[[["x",[[717,35],[717,48]],[[717,47],[717,48]],["t","e_real"],["port","real"]]]]],[["e_shortreal",[[727,6],[728,12]],[[727,22],[727,44]],["t"],["function"]],[[["x",[[727,45],[728,11]],[[728,10],[728,11]],["t","e_shortreal"],["port","shortreal"]]]]],[["e_chandle",[[740,7],[741,51]],[[741,3],[741,12]],["t"],["function"]],[[["x",[[741,16],[741,49]],[[741,48],[741,49]],["t","e_chandle"],["port","chandle"]]]]],[["e_string",[[757,3],[757,54]],[[757,17],[757,36]],["t"],["function"]],[[["x",[[757,37],[757,53]],[[757,50],[757,53]],["t","e_string"],["port","string"]]]]],[["e_bit",[[775,61],[777,7]],[[776,15],[776,20]],["t"],["function"]],[[["x",[[776,22],[777,6]],[[776,53],[777,6]],["t","e_bit"],["port","bit"]]]]],[["e_logic",[[789,3],[790,61]],[[790,3],[790,11]],["t"],["function"]],[[["x",[[790,12],[790,60]],[[790,43],[790,60]],["t","e_logic"],["port","logic"]]]]],[["e_byte_t",[[800,6],[801,10]],[[800,22],[800,45]],["t"],["function"]],[[["x",[[800,46],[801,8]],[[801,7],[801,8]],["t","e_byte_t"],["port","byte_t"]]]]],[["e_byte_unsigned_t",[[811,3],[815,41]],[[814,3],[814,24]],["t"],["function"]],[[["x",[[814,25],[815,40]],[[815,35],[815,40]],["t","e_byte_unsigned_t"],["port","byte_unsigned_t"]]]]],[["e_shortint_t",[[824,59],[826,30]],[[825,15],[825,44]],["t"],["function"]],[[["x",[[825,45],[826,12]],[[826,11],[826,12]],["t","e_shortint_t"],["port","shortint_t"]]]]],[["e_shortint_unsigned_t",[[836,3],[839,61]],[[838,25],[839,16]],["t"],["function"]],[[["x",[[839,17],[839,60]],[[839,59],[839,60]],["t","e_shortint_unsigned_t"],["port","shortint_unsigned_t"]]]]],[["e_int_t",[[848,14],[849,26]],[[848,60],[849,6]],["t"],["function"]],[[["x",[[849,8],[849,25]],[[849,23],[849,25]],["t","e_int_t"],["port","int_t"]]]]],[["e_int_unsigned_t",[[858,6],[866,3]],[[859,25],[860,14]],["t"],["function"]],[[["x",[[862,3],[865,0]],[[864,3],[865,0]],["t","e_int_unsigned_t"],["port","int_unsigned_t"]]]]],[["e_longint_t",[[875,46],[878,16]],[[876,32],[877,9]],["t"],["function"]],[[["x",[[877,12],[878,9]],[[877,42],[878,9]],["t","e_longint_t"],["port","longint_t"]]]]],[["e_longint_unsigned_t",[[893,34],[897,42]],[[895,37],[896,24]],["t"],["function"]],[[["x",[[896,29],[897,41]],[[897,29],[897,41]],["t","e_longint_unsigned_t"],["port","longint_unsigned_t"]]]]],[["e_time_t",[[913,29],[916,9]],[[914,17],[914,29]],["t"],["function"]],[[["x",[[914,39],[915,37]],[[915,36],[915,37]],["t","e_time_t"],["port","time_t"]]]]],[["e_integer_t",[[926,9],[928,46]],[[926,47],[927,26]],["t"],["function"]],[[["x",[[927,27],[928,27]],[[928,26],[928,27]],["t","e_integer_t"],["port","integer_t"]]]]],[["e_real_t",[[940,20],[942,16]],[[941,14],[941,22]],["t"],["function"]],[[["x",[[941,27],[942,15]],[[942,14],[942,15]],["t","e_real_t"],["port","real_t"]]]]],[["e_shortreal_t",[[955,44],[958,47]],[[956,45],[957,25]],["t"],["function"]],[[["x",[[957,26],[958,46]],[[958,27],[958,46]],["t","e_shortreal_t"],["port","shortreal_t"]]]]],[["e_chandle_t",[[963,37],[963,119]],[[963,59],[963,70]],["t"],["function"]],[[["x",[[963,71],[963,118]],[[963,115],[963,118]],["t","e_chandle_t"],["port","chandle_t"]]]]],[["e_string_t",[[966,142],[967,68]],[[967,30],[967,40]],["t"],["function"]],[[["x",[[967,42],[967,67]],[[967,58],[967,67]],["t","e_string_t"],["port","string_t"]]]]],[["e_bit_t",[[975,9],[975,91]],[[975,35],[975,42]],["t"],["function"]],[[["x",[[975,44],[975,63]],[[975,62],[975,63]],["t","e_bit_t"],["port","bit_t"]]]]],[["e_logic_t",[[980,29],[981,21]],[[980,52],[980,67]],["t"],["function"]],[[["x",[[980,68],[981,20]],[[981,12],[981,20]],["t","e_logic_t"],["port","logic_t"]]]]],[["e_array_2_state_1",[[986,24],[987,24]],[[986,46],[986,63]],["t"],["function"]],[[["x",[[986,64],[987,23]],[[987,22],[987,23]],["t","e_array_2_state_1"],["port","bit"]]]]],[["e_array_2_state_32",[[991,119],[992,48]],[[991,136],[991,154]],["t"],["function"]],[[["x",[[992,9],[992,47]],[[992,46],[992,47]],["t","e_array_2_state_32"],["port","bit"]]]]],[["e_array_2_state_33",[[994,128],[995,48]],[[994,142],[995,9]],["t"],["function"]],[[["x",[[995,25],[995,47]],[[995,46],[995,47]],["t","e_array_2_state_33"],["port","bit"]]]]],[["e_array_2_state_64",[[997,122],[999,44]],[[997,136],[997,154]],["t"],["function"]],[[["x",[[998,0],[999,42]],[[999,41],[999,42]],["t","e_array_2_state_64"],["port","bit"]]]]],[["e_array_2_state_65",[[1004,98],[1006,35]],[[1004,129],[1004,147]],["t"],["function"]],[[["x",[[1004,148],[1006,34]],[[1006,33],[1006,34]],["t","e_array_2_state_65"],["port","bit"]]]]],[["e_array_2_state_128",[[1011,9],[1012,80]],[[1012,12],[1012,32]],["t"],["function"]],[[["x",[[1012,34],[1012,79]],[[1012,76],[1012,79]],["t","e_array_2_state_128"],["port","bit"]]]]],[["e_struct_2_state_1",[[1020,9],[1020,85]],[[1020,25],[1020,53]],["t"],["function"]],[[["x",[[1020,54],[1020,84]],[[1020,81],[1020,84]],["t","e_struct_2_state_1"],["port","struct_2_state_1"]]]]],[["e_struct_2_state_32",[[1022,95],[1023,86]],[[1023,17],[1023,53]],["t"],["function"]],[[["x",[[1023,54],[1023,85]],[[1023,84],[1023,85]],["t","e_struct_2_state_32"],["port","struct_2_state_32"]]]]],[["e_struct_2_state_33",[[1029,37],[1030,30]],[[1029,85],[1029,112]],["t"],["function"]],[[["x",[[1029,113],[1030,29]],[[1030,28],[1030,29]],["t","e_struct_2_state_33"],["port","struct_2_state_33"]]]]],[["e_struct_2_state_64",[[1035,34],[1036,29]],[[1035,81],[1035,108]],["t"],["function"]],[[["x",[[1035,111],[1036,27]],[[1036,9],[1036,27]],["t","e_struct_2_state_64"],["port","struct_2_state_64"]]]]],[["e_struct_2_state_65",[[1039,37],[1040,30]],[[1039,83],[1039,109]],["t"],["function"]],[[["x",[[1039,111],[1040,29]],[[1040,28],[1040,29]],["t","e_struct_2_state_65"],["port","struct_2_state_65"]]]]],[["e_struct_2_state_128",[[1045,75],[1046,67]],[[1045,92],[1046,9]],["t"],["function"]],[[["x",[[1046,19],[1046,66]],[[1046,56],[1046,66]],["t","e_struct_2_state_128"],["port","struct_2_state_128"]]]]],[["e_union_2_state_1",[[1052,32],[1052,117]],[[1052,64],[1052,84]],["t"],["function"]],[[["x",[[1052,85],[1052,116]],[[1052,113],[1052,116]],["t","e_union_2_state_1"],["port","union_2_state_1"]]]]],[["e_union_2_state_32",[[1055,93],[1056,87]],[[1055,118],[1055,136]],["t"],["function"]],[[["x",[[1056,9],[1056,86]],[[1056,66],[1056,86]],["t","e_union_2_state_32"],["port","union_2_state_32"]]]]],[["e_union_2_state_33",[[1061,122],[1062,115]],[[1062,27],[1062,45]],["t"],["function"]],[[["x",[[1062,63],[1062,114]],[[1062,111],[1062,114]],["t","e_union_2_state_33"],["port","union_2_state_33"]]]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]]]]]],null,null,null,[["NULL",[[25,1],[26,0]],[[25,9],[25,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_arg_inout_unpack.v",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_arg_input_type.v",[[[[["t",[[28,0],[31,5]],[[28,7],[28,8]],[],["module"]],[[["clk",[[32,9],[32,12]],[[32,9],[32,12]],["t"],["port"]],["byte_t",[[45,3],[45,23]],[[45,16],[45,22]],["t"],["typedef","byte"]],["byte_unsigned_t",[[46,3],[46,41]],[[46,25],[46,40]],["t"],["typedef","unsigned"]],["shortint_t",[[47,3],[47,36]],[[47,25],[47,35]],["t"],["typedef","shortint"]],["shortint_unsigned_t",[[48,3],[48,49]],[[48,29],[48,48]],["t"],["typedef","unsigned"]],["int_t",[[49,3],[49,35]],[[49,29],[49,34]],["t"],["typedef","int"]],["int_unsigned_t",[[50,3],[50,44]],[[50,29],[50,43]],["t"],["typedef","unsigned"]],["longint_t",[[51,3],[51,39]],[[51,29],[51,38]],["t"],["typedef","longint"]],["longint_unsigned_t",[[52,3],[52,48]],[[52,29],[52,47]],["t"],["typedef","unsigned"]],["time_t",[[54,3],[54,36]],[[54,29],[54,35]],["t"],["typedef","time"]],["integer_t",[[57,3],[57,39]],[[57,29],[57,38]],["t"],["typedef","integer"]],["real_t",[[59,3],[59,36]],[[59,29],[59,35]],["t"],["typedef","real"]],["shortreal_t",[[61,3],[61,41]],[[61,29],[61,40]],["t"],["typedef","shortreal"]],["chandle_t",[[63,3],[63,39]],[[63,29],[63,38]],["t"],["typedef","chandle"]],["string_t",[[64,3],[64,38]],[[64,29],[64,37]],["t"],["typedef","string"]],["bit_t",[[65,3],[65,35]],[[65,29],[65,34]],["t"],["typedef","bit"]],["logic_t",[[66,3],[66,37]],[[66,29],[66,36]],["t"],["typedef","logic"]],["struct_2_state_1",[[69,3],[69,85]],[[69,68],[69,84]],["t"],["typedef","#AnonymousStructUnion47"]],["struct_2_state_32",[[70,3],[70,86]],[[70,68],[70,85]],["t"],["typedef","#AnonymousStructUnion48"]],["struct_2_state_33",[[71,3],[71,86]],[[71,68],[71,85]],["t"],["typedef","#AnonymousStructUnion49"]],["struct_2_state_64",[[72,3],[72,86]],[[72,68],[72,85]],["t"],["typedef","#AnonymousStructUnion50"]],["struct_2_state_65",[[73,3],[73,86]],[[73,68],[73,85]],["t"],["typedef","#AnonymousStructUnion51"]],["struct_2_state_128",[[74,3],[74,87]],[[74,68],[74,86]],["t"],["typedef","#AnonymousStructUnion52"]],["union_2_state_1",[[77,3],[77,87]],[[77,71],[77,86]],["t"],["typedef","#AnonymousStructUnion53"]],["union_2_state_32",[[78,3],[78,88]],[[78,71],[78,87]],["t"],["typedef","#AnonymousStructUnion54"]],["union_2_state_33",[[79,3],[79,88]],[[79,71],[79,87]],["t"],["typedef","#AnonymousStructUnion55"]],["union_2_state_64",[[80,3],[80,88]],[[80,71],[80,87]],["t"],["typedef","#AnonymousStructUnion56"]],["union_2_state_65",[[81,3],[81,88]],[[81,71],[81,87]],["t"],["typedef","#AnonymousStructUnion57"]],["union_2_state_128",[[82,3],[82,89]],[[82,71],[82,88]],["t"],["typedef","#AnonymousStructUnion58"]],["struct_4_state_1",[[85,3],[85,87]],[[85,70],[85,86]],["t"],["typedef","#AnonymousStructUnion59"]],["struct_4_state_32",[[86,3],[86,88]],[[86,70],[86,87]],["t"],["typedef","#AnonymousStructUnion60"]],["struct_4_state_33",[[87,3],[87,88]],[[87,70],[87,87]],["t"],["typedef","#AnonymousStructUnion61"]],["struct_4_state_64",[[88,3],[88,88]],[[88,70],[88,87]],["t"],["typedef","#AnonymousStructUnion62"]],["struct_4_state_65",[[89,3],[89,88]],[[89,70],[89,87]],["t"],["typedef","#AnonymousStructUnion63"]],["struct_4_state_128",[[90,3],[90,89]],[[90,70],[90,88]],["t"],["typedef","#AnonymousStructUnion64"]],["union_4_state_1",[[93,3],[93,89]],[[93,73],[93,88]],["t"],["typedef","#AnonymousStructUnion65"]],["union_4_state_32",[[94,3],[94,90]],[[94,73],[94,89]],["t"],["typedef","#AnonymousStructUnion66"]],["union_4_state_33",[[95,3],[95,90]],[[95,73],[95,89]],["t"],["typedef","#AnonymousStructUnion67"]],["union_4_state_64",[[96,3],[96,90]],[[96,73],[96,89]],["t"],["typedef","#AnonymousStructUnion68"]],["union_4_state_65",[[97,3],[97,90]],[[97,73],[97,89]],["t"],["typedef","#AnonymousStructUnion69"]],["union_4_state_128",[[98,3],[98,91]],[[98,73],[98,90]],["t"],["typedef","#AnonymousStructUnion70"]],["n_byte",[[588,48],[592,7]],[[589,25],[590,3]],["t"],["variable","byte"]],["n_byte_unsigned",[[599,3],[600,37]],[[599,29],[600,12]],["t"],["variable","byte"]],["n_shortint",[[608,61],[609,52]],[[609,25],[609,45]],["t"],["variable","shortint"]],["n_shortint_unsigned",[[620,3],[622,40]],[[621,24],[622,16]],["t"],["variable","shortint"]],["n_int",[[631,15],[632,26]],[[631,44],[631,51]],["t"],["variable","int"]],["n_int_unsigned",[[639,24],[642,29]],[[642,6],[642,25]],["t"],["variable","int"]],["n_longint",[[649,3],[650,58]],[[650,16],[650,35]],["t"],["variable","longint"]],["n_longint_unsigned",[[658,61],[659,53]],[[659,26],[659,46]],["t"],["variable","longint"]],["n_time",[[671,6],[672,47]],[[672,16],[672,35]],["t"],["variable","longint"]],["n_integer",[[679,56],[681,8]],[[680,38],[680,59]],["t"],["variable","int"]],["n_real",[[688,44],[692,7]],[[689,24],[690,3]],["t"],["variable","int"]],["n_shortreal",[[700,36],[701,61]],[[701,6],[701,39]],["t"],["variable","int"]],["n_chandle",[[712,3],[715,17]],[[714,26],[715,3]],["t"],["variable","int"]],["n_string",[[730,61],[731,22]],[[731,8],[731,16]],["t"],["variable","int"]],["n_bit",[[749,3],[750,28]],[[750,3],[750,24]],["t"],["variable","int"]],["n_logic",[[757,3],[757,29]],[[757,7],[757,25]],["t"],["variable","int"]],["n_byte_t",[[765,41],[766,16]],[[765,59],[766,6]],["t"],["variable","byte_t"]],["n_byte_unsigned_t",[[774,15],[774,51]],[[774,20],[774,44]],["t"],["variable","byte"]],["n_shortint_t",[[786,16],[786,64]],[[786,37],[786,60]],["t"],["variable","shortint_t"]],["n_shortint_unsigned_t",[[799,15],[803,9]],[[799,24],[800,9]],["t"],["variable","shortint"]],["n_int_t",[[809,18],[809,45]],[[809,33],[809,40]],["t"],["variable","int_t"]],["n_int_unsigned_t",[[819,20],[821,14]],[[819,37],[821,9]],["t"],["variable","int"]],["n_longint_t",[[833,9],[833,44]],[[833,27],[833,39]],["t"],["variable","longint_t"]],["n_longint_unsigned_t",[[838,33],[839,35]],[[838,42],[839,9]],["t"],["variable","longint"]],["n_time_t",[[851,23],[852,30]],[[852,12],[852,22]],["t"],["variable","longint"]],["n_integer_t",[[863,27],[864,31]],[[863,37],[864,9]],["t"],["variable","int"]],["n_real_t",[[874,29],[877,27]],[[874,40],[876,9]],["t"],["variable","int"]],["n_shortreal_t",[[886,34],[887,32]],[[887,9],[887,27]],["t"],["variable","int"]],["n_chandle_t",[[898,29],[901,27]],[[898,40],[900,9]],["t"],["variable","int"]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null],null,[[["#AnonymousStructUnion47",[[69,11],[69,46]],[[69,11],[69,17]],["t"],["struct"]],[[["x",[[69,38],[69,43]],[[69,42],[69,43]],["t","#AnonymousStructUnion47"],["struct_union_member"]]]]],[["#AnonymousStructUnion48",[[70,11],[70,67]],[[70,11],[70,17]],["t"],["struct"]],[[["x",[[70,38],[70,50]],[[70,49],[70,50]],["t","#AnonymousStructUnion48"],["struct_union_member"]],["y",[[70,52],[70,64]],[[70,63],[70,64]],["t","#AnonymousStructUnion48"],["struct_union_member"]]]]],[["#AnonymousStructUnion49",[[71,11],[71,67]],[[71,11],[71,17]],["t"],["struct"]],[[["x",[[71,38],[71,50]],[[71,49],[71,50]],["t","#AnonymousStructUnion49"],["struct_union_member"]],["y",[[71,52],[71,64]],[[71,63],[71,64]],["t","#AnonymousStructUnion49"],["struct_union_member"]]]]],[["#AnonymousStructUnion50",[[72,11],[72,67]],[[72,11],[72,17]],["t"],["struct"]],[[["x",[[72,38],[72,50]],[[72,49],[72,50]],["t","#AnonymousStructUnion50"],["struct_union_member"]],["y",[[72,52],[72,64]],[[72,63],[72,64]],["t","#AnonymousStructUnion50"],["struct_union_member"]]]]],[["#AnonymousStructUnion51",[[73,11],[73,67]],[[73,11],[73,17]],["t"],["struct"]],[[["x",[[73,38],[73,50]],[[73,49],[73,50]],["t","#AnonymousStructUnion51"],["struct_union_member"]],["y",[[73,52],[73,64]],[[73,63],[73,64]],["t","#AnonymousStructUnion51"],["struct_union_member"]]]]],[["#AnonymousStructUnion52",[[74,11],[74,67]],[[74,11],[74,17]],["t"],["struct"]],[[["x",[[74,38],[74,50]],[[74,49],[74,50]],["t","#AnonymousStructUnion52"],["struct_union_member"]],["y",[[74,52],[74,64]],[[74,63],[74,64]],["t","#AnonymousStructUnion52"],["struct_union_member"]]]]],[["#AnonymousStructUnion53",[[77,11],[77,53]],[[77,11],[77,16]],["t"],["union"]],[[["x",[[77,38],[77,43]],[[77,42],[77,43]],["t","#AnonymousStructUnion53"],["struct_union_member"]],["y",[[77,45],[77,50]],[[77,49],[77,50]],["t","#AnonymousStructUnion53"],["struct_union_member"]]]]],[["#AnonymousStructUnion54",[[78,11],[78,67]],[[78,11],[78,16]],["t"],["union"]],[[["x",[[78,38],[78,50]],[[78,49],[78,50]],["t","#AnonymousStructUnion54"],["struct_union_member"]],["y",[[78,52],[78,64]],[[78,63],[78,64]],["t","#AnonymousStructUnion54"],["struct_union_member"]]]]],[["#AnonymousStructUnion55",[[79,11],[79,67]],[[79,11],[79,16]],["t"],["union"]],[[["x",[[79,38],[79,50]],[[79,49],[79,50]],["t","#AnonymousStructUnion55"],["struct_union_member"]],["y",[[79,52],[79,64]],[[79,63],[79,64]],["t","#AnonymousStructUnion55"],["struct_union_member"]]]]],[["#AnonymousStructUnion56",[[80,11],[80,67]],[[80,11],[80,16]],["t"],["union"]],[[["x",[[80,38],[80,50]],[[80,49],[80,50]],["t","#AnonymousStructUnion56"],["struct_union_member"]],["y",[[80,52],[80,64]],[[80,63],[80,64]],["t","#AnonymousStructUnion56"],["struct_union_member"]]]]],[["#AnonymousStructUnion57",[[81,11],[81,67]],[[81,11],[81,16]],["t"],["union"]],[[["x",[[81,38],[81,50]],[[81,49],[81,50]],["t","#AnonymousStructUnion57"],["struct_union_member"]],["y",[[81,52],[81,64]],[[81,63],[81,64]],["t","#AnonymousStructUnion57"],["struct_union_member"]]]]],[["#AnonymousStructUnion58",[[82,11],[82,69]],[[82,11],[82,16]],["t"],["union"]],[[["x",[[82,38],[82,51]],[[82,50],[82,51]],["t","#AnonymousStructUnion58"],["struct_union_member"]],["y",[[82,53],[82,66]],[[82,65],[82,66]],["t","#AnonymousStructUnion58"],["struct_union_member"]]]]],[["#AnonymousStructUnion59",[[85,11],[85,48]],[[85,11],[85,17]],["t"],["struct"]],[[["x",[[85,38],[85,45]],[[85,44],[85,45]],["t","#AnonymousStructUnion59"],["struct_union_member"]]]]],[["#AnonymousStructUnion60",[[86,11],[86,69]],[[86,11],[86,17]],["t"],["struct"]],[[["x",[[86,38],[86,52]],[[86,51],[86,52]],["t","#AnonymousStructUnion60"],["struct_union_member"]],["y",[[86,54],[86,66]],[[86,65],[86,66]],["t","#AnonymousStructUnion60"],["struct_union_member"]]]]],[["#AnonymousStructUnion61",[[87,11],[87,69]],[[87,11],[87,17]],["t"],["struct"]],[[["x",[[87,38],[87,52]],[[87,51],[87,52]],["t","#AnonymousStructUnion61"],["struct_union_member"]],["y",[[87,54],[87,66]],[[87,65],[87,66]],["t","#AnonymousStructUnion61"],["struct_union_member"]]]]],[["#AnonymousStructUnion62",[[88,11],[88,69]],[[88,11],[88,17]],["t"],["struct"]],[[["x",[[88,38],[88,52]],[[88,51],[88,52]],["t","#AnonymousStructUnion62"],["struct_union_member"]],["y",[[88,54],[88,66]],[[88,65],[88,66]],["t","#AnonymousStructUnion62"],["struct_union_member"]]]]],[["#AnonymousStructUnion63",[[89,11],[89,69]],[[89,11],[89,17]],["t"],["struct"]],[[["x",[[89,38],[89,52]],[[89,51],[89,52]],["t","#AnonymousStructUnion63"],["struct_union_member"]],["y",[[89,54],[89,66]],[[89,65],[89,66]],["t","#AnonymousStructUnion63"],["struct_union_member"]]]]],[["#AnonymousStructUnion64",[[90,11],[90,69]],[[90,11],[90,17]],["t"],["struct"]],[[["x",[[90,38],[90,52]],[[90,51],[90,52]],["t","#AnonymousStructUnion64"],["struct_union_member"]],["y",[[90,54],[90,66]],[[90,65],[90,66]],["t","#AnonymousStructUnion64"],["struct_union_member"]]]]],[["#AnonymousStructUnion65",[[93,11],[93,55]],[[93,11],[93,16]],["t"],["union"]],[[["x",[[93,38],[93,45]],[[93,44],[93,45]],["t","#AnonymousStructUnion65"],["struct_union_member"]],["y",[[93,47],[93,52]],[[93,51],[93,52]],["t","#AnonymousStructUnion65"],["struct_union_member"]]]]],[["#AnonymousStructUnion66",[[94,11],[94,69]],[[94,11],[94,16]],["t"],["union"]],[[["x",[[94,38],[94,52]],[[94,51],[94,52]],["t","#AnonymousStructUnion66"],["struct_union_member"]],["y",[[94,54],[94,66]],[[94,65],[94,66]],["t","#AnonymousStructUnion66"],["struct_union_member"]]]]],[["#AnonymousStructUnion67",[[95,11],[95,69]],[[95,11],[95,16]],["t"],["union"]],[[["x",[[95,38],[95,52]],[[95,51],[95,52]],["t","#AnonymousStructUnion67"],["struct_union_member"]],["y",[[95,54],[95,66]],[[95,65],[95,66]],["t","#AnonymousStructUnion67"],["struct_union_member"]]]]],[["#AnonymousStructUnion68",[[96,11],[96,69]],[[96,11],[96,16]],["t"],["union"]],[[["x",[[96,38],[96,52]],[[96,51],[96,52]],["t","#AnonymousStructUnion68"],["struct_union_member"]],["y",[[96,54],[96,66]],[[96,65],[96,66]],["t","#AnonymousStructUnion68"],["struct_union_member"]]]]],[["#AnonymousStructUnion69",[[97,11],[97,69]],[[97,11],[97,16]],["t"],["union"]],[[["x",[[97,38],[97,52]],[[97,51],[97,52]],["t","#AnonymousStructUnion69"],["struct_union_member"]],["y",[[97,54],[97,66]],[[97,65],[97,66]],["t","#AnonymousStructUnion69"],["struct_union_member"]]]]],[["#AnonymousStructUnion70",[[98,11],[98,71]],[[98,11],[98,16]],["t"],["union"]],[[["x",[[98,38],[98,53]],[[98,52],[98,53]],["t","#AnonymousStructUnion70"],["struct_union_member"]],["y",[[98,55],[98,68]],[[98,67],[98,68]],["t","#AnonymousStructUnion70"],["struct_union_member"]]]]],[["e_byte",[[592,30],[593,63]],[[593,17],[593,36]],["t"],["function"]],[[["i",[[593,37],[593,62]],[[593,61],[593,62]],["t","e_byte"],["port","byte"]]]]],[["e_byte_unsigned",[[600,60],[602,20]],[[601,15],[601,39]],["t"],["function"]],[[["i",[[601,40],[602,19]],[[602,17],[602,19]],["t","e_byte_unsigned"],["port","unsigned"]]]]],[["e_shortint",[[610,6],[614,44]],[[611,14],[613,27]],["t"],["function"]],[[["i",[[613,28],[614,43]],[[614,38],[614,43]],["t","e_shortint"],["port","shortint"]]]]],[["e_shortint_unsigned",[[622,56],[624,35]],[[623,15],[623,37]],["t"],["function"]],[[["i",[[623,38],[624,34]],[[624,33],[624,34]],["t","e_shortint_unsigned"],["port","unsigned"]]]]],[["e_int",[[633,3],[636,36]],[[635,25],[635,30]],["t"],["function"]],[[["i",[[636,3],[636,35]],[[636,17],[636,35]],["t","e_int"],["port","int"]]]]],[["e_int_unsigned",[[643,3],[644,15]],[[643,17],[643,35]],["t"],["function"]],[[["i",[[643,36],[644,14]],[[644,7],[644,14]],["t","e_int_unsigned"],["port","unsigned"]]]]],[["e_longint",[[651,6],[652,19]],[[651,39],[651,59]],["t"],["function"]],[[["i",[[651,60],[652,17]],[[652,16],[652,17]],["t","e_longint"],["port","longint"]]]]],[["e_longint_unsigned",[[660,6],[665,41]],[[661,14],[664,0]],["t"],["function"]],[[["i",[[664,3],[665,40]],[[665,35],[665,40]],["t","e_longint_unsigned"],["port","unsigned"]]]]],[["e_time",[[672,52],[674,10]],[[673,15],[673,38]],["t"],["function"]],[[["i",[[673,39],[674,9]],[[674,8],[674,9]],["t","e_time"],["port","time"]]]]],[["e_integer",[[681,15],[685,26]],[[681,45],[682,6]],["t"],["function"]],[[["i",[[682,24],[685,25]],[[685,7],[685,25]],["t","e_integer"],["port","integer"]]]]],[["e_real",[[692,29],[693,51]],[[693,17],[693,35]],["t"],["function"]],[[["i",[[693,36],[693,49]],[[693,48],[693,49]],["t","e_real"],["port","real"]]]]],[["e_shortreal",[[702,6],[704,3]],[[702,21],[702,46]],["t"],["function"]],[[["i",[[702,47],[703,28]],[[703,27],[703,28]],["t","e_shortreal"],["port","shortreal"]]]]],[["e_chandle",[[715,42],[717,10]],[[716,7],[716,16]],["t"],["function"]],[[["i",[[716,39],[717,9]],[[717,8],[717,9]],["t","e_chandle"],["port","chandle"]]]]],[["e_string",[[731,45],[736,16]],[[732,27],[733,14]],["t"],["function"]],[[["i",[[735,3],[736,12]],[[736,11],[736,12]],["t","e_string"],["port","string"]]]]],[["e_bit",[[751,3],[751,59]],[[751,17],[751,34]],["t"],["function"]],[[["i",[[751,35],[751,58]],[[751,57],[751,58]],["t","e_bit"],["port","bit"]]]]],[["e_logic",[[758,3],[758,61]],[[758,17],[758,35]],["t"],["function"]],[[["i",[[758,36],[758,60]],[[758,59],[758,60]],["t","e_logic"],["port","logic"]]]]],[["e_byte_t",[[766,59],[768,24]],[[767,15],[767,23]],["t"],["function"]],[[["i",[[767,25],[768,6]],[[767,52],[768,6]],["t","e_byte_t"],["port","byte_t"]]]]],[["e_byte_unsigned_t",[[775,6],[779,42]],[[776,14],[778,25]],["t"],["function"]],[[["i",[[778,26],[779,41]],[[779,36],[779,41]],["t","e_byte_unsigned_t"],["port","byte_unsigned_t"]]]]],[["e_shortint_t",[[787,14],[788,48]],[[787,62],[788,10]],["t"],["function"]],[[["i",[[788,11],[788,47]],[[788,46],[788,47]],["t","e_shortint_t"],["port","shortint_t"]]]]],[["e_shortint_unsigned_t",[[803,32],[805,31]],[[803,47],[804,24]],["t"],["function"]],[[["i",[[804,25],[805,20]],[[805,19],[805,20]],["t","e_shortint_unsigned_t"],["port","shortint_unsigned_t"]]]]],[["e_int_t",[[810,9],[812,31]],[[810,34],[810,42]],["t"],["function"]],[[["i",[[810,43],[812,16]],[[812,15],[812,16]],["t","e_int_t"],["port","int_t"]]]]],[["e_int_unsigned_t",[[821,19],[824,18]],[[822,28],[823,20]],["t"],["function"]],[[["i",[[823,21],[824,17]],[[824,13],[824,17]],["t","e_int_unsigned_t"],["port","int_unsigned_t"]]]]],[["e_longint_t",[[833,49],[835,35]],[[834,35],[834,46]],["t"],["function"]],[[["i",[[834,47],[835,33]],[[835,31],[835,33]],["t","e_longint_t"],["port","longint_t"]]]]],[["e_longint_unsigned_t",[[839,40],[844,33]],[[840,15],[841,33]],["t"],["function"]],[[["i",[[841,35],[844,21]],[[844,20],[844,21]],["t","e_longint_unsigned_t"],["port","longint_unsigned_t"]]]]],[["e_time_t",[[853,9],[855,24]],[[854,12],[854,23]],["t"],["function"]],[[["i",[[854,24],[855,23]],[[855,22],[855,23]],["t","e_time_t"],["port","time_t"]]]]],[["e_integer_t",[[864,37],[869,9]],[[865,32],[866,9]],["t"],["function"]],[[["i",[[866,28],[869,0]],[[868,9],[869,0]],["t","e_integer_t"],["port","integer_t"]]]]],[["e_real_t",[[877,32],[879,38]],[[878,32],[878,40]],["t"],["function"]],[[["i",[[878,41],[879,37]],[[879,35],[879,37]],["t","e_real_t"],["port","real_t"]]]]],[["e_shortreal_t",[[887,38],[890,30]],[[888,32],[889,9]],["t"],["function"]],[[["i",[[889,27],[890,29]],[[890,28],[890,29]],["t","e_shortreal_t"],["port","shortreal_t"]]]]],[["e_chandle_t",[[901,32],[904,29]],[[902,32],[903,9]],["t"],["function"]],[[["i",[[903,27],[904,28]],[[904,27],[904,28]],["t","e_chandle_t"],["port","chandle_t"]]]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]]]]]],null,null,null,[["NULL",[[25,1],[26,0]],[[25,9],[25,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_arg_input_unpack.v",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_arg_output_type.v",[[[[["t",[[28,0],[31,5]],[[28,7],[28,8]],[],["module"]],[[["clk",[[32,9],[32,12]],[[32,9],[32,12]],["t"],["port"]],["byte_t",[[45,3],[45,23]],[[45,16],[45,22]],["t"],["typedef","byte"]],["byte_unsigned_t",[[46,3],[46,41]],[[46,25],[46,40]],["t"],["typedef","unsigned"]],["shortint_t",[[47,3],[47,36]],[[47,25],[47,35]],["t"],["typedef","shortint"]],["shortint_unsigned_t",[[48,3],[48,49]],[[48,29],[48,48]],["t"],["typedef","unsigned"]],["int_t",[[49,3],[49,35]],[[49,29],[49,34]],["t"],["typedef","int"]],["int_unsigned_t",[[50,3],[50,44]],[[50,29],[50,43]],["t"],["typedef","unsigned"]],["longint_t",[[51,3],[51,39]],[[51,29],[51,38]],["t"],["typedef","longint"]],["longint_unsigned_t",[[52,3],[52,48]],[[52,29],[52,47]],["t"],["typedef","unsigned"]],["time_t",[[54,3],[54,36]],[[54,29],[54,35]],["t"],["typedef","time"]],["integer_t",[[57,3],[57,39]],[[57,29],[57,38]],["t"],["typedef","integer"]],["real_t",[[59,3],[59,36]],[[59,29],[59,35]],["t"],["typedef","real"]],["shortreal_t",[[61,3],[61,41]],[[61,29],[61,40]],["t"],["typedef","shortreal"]],["chandle_t",[[63,3],[63,39]],[[63,29],[63,38]],["t"],["typedef","chandle"]],["string_t",[[64,3],[64,38]],[[64,29],[64,37]],["t"],["typedef","string"]],["bit_t",[[65,3],[65,35]],[[65,29],[65,34]],["t"],["typedef","bit"]],["logic_t",[[66,3],[66,37]],[[66,29],[66,36]],["t"],["typedef","logic"]],["struct_2_state_1",[[69,3],[69,85]],[[69,68],[69,84]],["t"],["typedef","#AnonymousStructUnion71"]],["struct_2_state_32",[[70,3],[70,86]],[[70,68],[70,85]],["t"],["typedef","#AnonymousStructUnion72"]],["struct_2_state_33",[[71,3],[71,86]],[[71,68],[71,85]],["t"],["typedef","#AnonymousStructUnion73"]],["struct_2_state_64",[[72,3],[72,86]],[[72,68],[72,85]],["t"],["typedef","#AnonymousStructUnion74"]],["struct_2_state_65",[[73,3],[73,86]],[[73,68],[73,85]],["t"],["typedef","#AnonymousStructUnion75"]],["struct_2_state_128",[[74,3],[74,87]],[[74,68],[74,86]],["t"],["typedef","#AnonymousStructUnion76"]],["union_2_state_1",[[77,3],[77,87]],[[77,71],[77,86]],["t"],["typedef","#AnonymousStructUnion77"]],["union_2_state_32",[[78,3],[78,88]],[[78,71],[78,87]],["t"],["typedef","#AnonymousStructUnion78"]],["union_2_state_33",[[79,3],[79,88]],[[79,71],[79,87]],["t"],["typedef","#AnonymousStructUnion79"]],["union_2_state_64",[[80,3],[80,88]],[[80,71],[80,87]],["t"],["typedef","#AnonymousStructUnion80"]],["union_2_state_65",[[81,3],[81,88]],[[81,71],[81,87]],["t"],["typedef","#AnonymousStructUnion81"]],["union_2_state_128",[[82,3],[82,89]],[[82,71],[82,88]],["t"],["typedef","#AnonymousStructUnion82"]],["struct_4_state_1",[[85,3],[85,87]],[[85,70],[85,86]],["t"],["typedef","#AnonymousStructUnion83"]],["struct_4_state_32",[[86,3],[86,88]],[[86,70],[86,87]],["t"],["typedef","#AnonymousStructUnion84"]],["struct_4_state_33",[[87,3],[87,88]],[[87,70],[87,87]],["t"],["typedef","#AnonymousStructUnion85"]],["struct_4_state_64",[[88,3],[88,88]],[[88,70],[88,87]],["t"],["typedef","#AnonymousStructUnion86"]],["struct_4_state_65",[[89,3],[89,88]],[[89,70],[89,87]],["t"],["typedef","#AnonymousStructUnion87"]],["struct_4_state_128",[[90,3],[90,89]],[[90,70],[90,88]],["t"],["typedef","#AnonymousStructUnion88"]],["union_4_state_1",[[93,3],[93,89]],[[93,73],[93,88]],["t"],["typedef","#AnonymousStructUnion89"]],["union_4_state_32",[[94,3],[94,90]],[[94,73],[94,89]],["t"],["typedef","#AnonymousStructUnion90"]],["union_4_state_33",[[95,3],[95,90]],[[95,73],[95,89]],["t"],["typedef","#AnonymousStructUnion91"]],["union_4_state_64",[[96,3],[96,90]],[[96,73],[96,89]],["t"],["typedef","#AnonymousStructUnion92"]],["union_4_state_65",[[97,3],[97,90]],[[97,73],[97,89]],["t"],["typedef","#AnonymousStructUnion93"]],["union_4_state_128",[[98,3],[98,91]],[[98,73],[98,90]],["t"],["typedef","#AnonymousStructUnion94"]],["n_byte",[[601,29],[605,48]],[[605,0],[605,6]],["t"],["variable","byte"]],["n_byte_unsigned",[[610,3],[612,51]],[[612,29],[612,47]],["t"],["variable","byte"]],["n_shortint",[[619,3],[620,35]],[[619,47],[620,11]],["t"],["variable","shortint"]],["n_shortint_unsigned",[[627,35],[628,41]],[[627,61],[628,16]],["t"],["variable","shortint"]],["n_int",[[638,3],[640,52]],[[640,29],[640,48]],["t"],["variable","int"]],["n_int_unsigned",[[644,6],[648,46]],[[647,3],[648,0]],["t"],["variable","int"]],["n_longint",[[655,3],[656,35]],[[655,48],[656,11]],["t"],["variable","longint"]],["n_longint_unsigned",[[662,3],[663,42]],[[662,48],[663,16]],["t"],["variable","longint"]],["n_time",[[671,6],[672,7]],[[671,38],[671,59]],["t"],["variable","longint"]],["n_integer",[[679,17],[681,14]],[[680,6],[680,24]],["t"],["variable","int"]],["n_real",[[688,3],[691,49]],[[691,0],[691,6]],["t"],["variable","int"]],["n_shortreal",[[699,3],[699,65]],[[699,36],[699,61]],["t"],["variable","int"]],["n_chandle",[[708,16],[710,14]],[[709,6],[709,25]],["t"],["variable","int"]],["n_string",[[719,3],[719,52]],[[719,29],[719,48]],["t"],["variable","int"]],["n_bit",[[728,63],[731,3]],[[729,41],[730,6]],["t"],["variable","int"]],["n_logic",[[741,3],[741,51]],[[741,29],[741,47]],["t"],["variable","int"]],["n_byte_t",[[749,42],[750,16]],[[749,60],[750,6]],["t"],["variable","byte_t"]],["n_byte_unsigned_t",[[757,59],[760,14]],[[758,38],[759,24]],["t"],["variable","byte"]],["n_shortint_t",[[769,48],[770,61]],[[770,12],[770,36]],["t"],["variable","shortint_t"]],["n_shortint_unsigned_t",[[782,3],[786,9]],[[783,14],[783,35]],["t"],["variable","shortint"]],["n_int_t",[[795,33],[799,0]],[[798,9],[798,16]],["t"],["variable","int_t"]],["n_int_unsigned_t",[[811,41],[814,9]],[[812,50],[813,14]],["t"],["variable","int"]],["n_longint_t",[[827,40],[829,14]],[[828,17],[828,29]],["t"],["variable","longint_t"]],["n_longint_unsigned_t",[[837,9],[840,9]],[[837,36],[839,25]],["t"],["variable","longint"]],["n_time_t",[[850,25],[853,15]],[[851,26],[851,46]],["t"],["variable","longint"]],["n_integer_t",[[858,38],[861,49]],[[860,47],[861,9]],["t"],["variable","int"]],["n_real_t",[[871,25],[875,9]],[[872,26],[872,46]],["t"],["variable","int"]],["n_shortreal_t",[[877,85],[878,50]],[[878,9],[878,28]],["t"],["variable","int"]],["n_chandle_t",[[881,18],[881,81]],[[881,51],[881,64]],["t"],["variable","int"]],["n_string_t",[[887,51],[887,93]],[[887,78],[887,88]],["t"],["variable","int"]],["n_bit_t",[[895,34],[896,18]],[[895,60],[896,9]],["t"],["variable","int"]],["n_logic_t",[[901,44],[904,27]],[[904,0],[904,9]],["t"],["variable","int"]],["n_array_2_state_1",[[907,84],[908,26]],[[907,110],[908,16]],["t"],["variable","int"]],["n_array_2_state_32",[[911,84],[913,28]],[[911,110],[913,17]],["t"],["variable","int"]],["n_array_2_state_33",[[920,88],[923,36]],[[922,9],[923,12]],["t"],["variable","int"]],["n_array_2_state_64",[[929,42],[930,33]],[[930,9],[930,28]],["t"],["variable","int"]],["n_array_2_state_65",[[936,58],[937,38]],[[937,9],[937,27]],["t"],["variable","int"]],["n_array_2_state_128",[[942,102],[943,84]],[[943,48],[943,76]],["t"],["variable","int"]],["n_struct_2_state_1",[[949,51],[950,28]],[[949,78],[949,97]],["t"],["variable","int"]],["n_struct_2_state_32",[[953,98],[954,80]],[[954,48],[954,74]],["t"],["variable","int"]],["n_struct_2_state_33",[[960,81],[961,64]],[[961,38],[961,57]],["t"],["variable","int"]],["n_struct_2_state_64",[[967,82],[968,50]],[[968,9],[968,28]],["t"],["variable","int"]],["n_struct_2_state_65",[[973,98],[974,80]],[[974,46],[974,73]],["t"],["variable","int"]],["n_struct_2_state_128",[[977,98],[978,80]],[[978,48],[978,74]],["t"],["variable","int"]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null],null,[[["#AnonymousStructUnion71",[[69,11],[69,46]],[[69,11],[69,17]],["t"],["struct"]],[[["x",[[69,38],[69,43]],[[69,42],[69,43]],["t","#AnonymousStructUnion71"],["struct_union_member"]]]]],[["#AnonymousStructUnion72",[[70,11],[70,67]],[[70,11],[70,17]],["t"],["struct"]],[[["x",[[70,38],[70,50]],[[70,49],[70,50]],["t","#AnonymousStructUnion72"],["struct_union_member"]],["y",[[70,52],[70,64]],[[70,63],[70,64]],["t","#AnonymousStructUnion72"],["struct_union_member"]]]]],[["#AnonymousStructUnion73",[[71,11],[71,67]],[[71,11],[71,17]],["t"],["struct"]],[[["x",[[71,38],[71,50]],[[71,49],[71,50]],["t","#AnonymousStructUnion73"],["struct_union_member"]],["y",[[71,52],[71,64]],[[71,63],[71,64]],["t","#AnonymousStructUnion73"],["struct_union_member"]]]]],[["#AnonymousStructUnion74",[[72,11],[72,67]],[[72,11],[72,17]],["t"],["struct"]],[[["x",[[72,38],[72,50]],[[72,49],[72,50]],["t","#AnonymousStructUnion74"],["struct_union_member"]],["y",[[72,52],[72,64]],[[72,63],[72,64]],["t","#AnonymousStructUnion74"],["struct_union_member"]]]]],[["#AnonymousStructUnion75",[[73,11],[73,67]],[[73,11],[73,17]],["t"],["struct"]],[[["x",[[73,38],[73,50]],[[73,49],[73,50]],["t","#AnonymousStructUnion75"],["struct_union_member"]],["y",[[73,52],[73,64]],[[73,63],[73,64]],["t","#AnonymousStructUnion75"],["struct_union_member"]]]]],[["#AnonymousStructUnion76",[[74,11],[74,67]],[[74,11],[74,17]],["t"],["struct"]],[[["x",[[74,38],[74,50]],[[74,49],[74,50]],["t","#AnonymousStructUnion76"],["struct_union_member"]],["y",[[74,52],[74,64]],[[74,63],[74,64]],["t","#AnonymousStructUnion76"],["struct_union_member"]]]]],[["#AnonymousStructUnion77",[[77,11],[77,53]],[[77,11],[77,16]],["t"],["union"]],[[["x",[[77,38],[77,43]],[[77,42],[77,43]],["t","#AnonymousStructUnion77"],["struct_union_member"]],["y",[[77,45],[77,50]],[[77,49],[77,50]],["t","#AnonymousStructUnion77"],["struct_union_member"]]]]],[["#AnonymousStructUnion78",[[78,11],[78,67]],[[78,11],[78,16]],["t"],["union"]],[[["x",[[78,38],[78,50]],[[78,49],[78,50]],["t","#AnonymousStructUnion78"],["struct_union_member"]],["y",[[78,52],[78,64]],[[78,63],[78,64]],["t","#AnonymousStructUnion78"],["struct_union_member"]]]]],[["#AnonymousStructUnion79",[[79,11],[79,67]],[[79,11],[79,16]],["t"],["union"]],[[["x",[[79,38],[79,50]],[[79,49],[79,50]],["t","#AnonymousStructUnion79"],["struct_union_member"]],["y",[[79,52],[79,64]],[[79,63],[79,64]],["t","#AnonymousStructUnion79"],["struct_union_member"]]]]],[["#AnonymousStructUnion80",[[80,11],[80,67]],[[80,11],[80,16]],["t"],["union"]],[[["x",[[80,38],[80,50]],[[80,49],[80,50]],["t","#AnonymousStructUnion80"],["struct_union_member"]],["y",[[80,52],[80,64]],[[80,63],[80,64]],["t","#AnonymousStructUnion80"],["struct_union_member"]]]]],[["#AnonymousStructUnion81",[[81,11],[81,67]],[[81,11],[81,16]],["t"],["union"]],[[["x",[[81,38],[81,50]],[[81,49],[81,50]],["t","#AnonymousStructUnion81"],["struct_union_member"]],["y",[[81,52],[81,64]],[[81,63],[81,64]],["t","#AnonymousStructUnion81"],["struct_union_member"]]]]],[["#AnonymousStructUnion82",[[82,11],[82,69]],[[82,11],[82,16]],["t"],["union"]],[[["x",[[82,38],[82,51]],[[82,50],[82,51]],["t","#AnonymousStructUnion82"],["struct_union_member"]],["y",[[82,53],[82,66]],[[82,65],[82,66]],["t","#AnonymousStructUnion82"],["struct_union_member"]]]]],[["#AnonymousStructUnion83",[[85,11],[85,48]],[[85,11],[85,17]],["t"],["struct"]],[[["x",[[85,38],[85,45]],[[85,44],[85,45]],["t","#AnonymousStructUnion83"],["struct_union_member"]]]]],[["#AnonymousStructUnion84",[[86,11],[86,69]],[[86,11],[86,17]],["t"],["struct"]],[[["x",[[86,38],[86,52]],[[86,51],[86,52]],["t","#AnonymousStructUnion84"],["struct_union_member"]],["y",[[86,54],[86,66]],[[86,65],[86,66]],["t","#AnonymousStructUnion84"],["struct_union_member"]]]]],[["#AnonymousStructUnion85",[[87,11],[87,69]],[[87,11],[87,17]],["t"],["struct"]],[[["x",[[87,38],[87,52]],[[87,51],[87,52]],["t","#AnonymousStructUnion85"],["struct_union_member"]],["y",[[87,54],[87,66]],[[87,65],[87,66]],["t","#AnonymousStructUnion85"],["struct_union_member"]]]]],[["#AnonymousStructUnion86",[[88,11],[88,69]],[[88,11],[88,17]],["t"],["struct"]],[[["x",[[88,38],[88,52]],[[88,51],[88,52]],["t","#AnonymousStructUnion86"],["struct_union_member"]],["y",[[88,54],[88,66]],[[88,65],[88,66]],["t","#AnonymousStructUnion86"],["struct_union_member"]]]]],[["#AnonymousStructUnion87",[[89,11],[89,69]],[[89,11],[89,17]],["t"],["struct"]],[[["x",[[89,38],[89,52]],[[89,51],[89,52]],["t","#AnonymousStructUnion87"],["struct_union_member"]],["y",[[89,54],[89,66]],[[89,65],[89,66]],["t","#AnonymousStructUnion87"],["struct_union_member"]]]]],[["#AnonymousStructUnion88",[[90,11],[90,69]],[[90,11],[90,17]],["t"],["struct"]],[[["x",[[90,38],[90,52]],[[90,51],[90,52]],["t","#AnonymousStructUnion88"],["struct_union_member"]],["y",[[90,54],[90,66]],[[90,65],[90,66]],["t","#AnonymousStructUnion88"],["struct_union_member"]]]]],[["#AnonymousStructUnion89",[[93,11],[93,55]],[[93,11],[93,16]],["t"],["union"]],[[["x",[[93,38],[93,45]],[[93,44],[93,45]],["t","#AnonymousStructUnion89"],["struct_union_member"]],["y",[[93,47],[93,52]],[[93,51],[93,52]],["t","#AnonymousStructUnion89"],["struct_union_member"]]]]],[["#AnonymousStructUnion90",[[94,11],[94,69]],[[94,11],[94,16]],["t"],["union"]],[[["x",[[94,38],[94,52]],[[94,51],[94,52]],["t","#AnonymousStructUnion90"],["struct_union_member"]],["y",[[94,54],[94,66]],[[94,65],[94,66]],["t","#AnonymousStructUnion90"],["struct_union_member"]]]]],[["#AnonymousStructUnion91",[[95,11],[95,69]],[[95,11],[95,16]],["t"],["union"]],[[["x",[[95,38],[95,52]],[[95,51],[95,52]],["t","#AnonymousStructUnion91"],["struct_union_member"]],["y",[[95,54],[95,66]],[[95,65],[95,66]],["t","#AnonymousStructUnion91"],["struct_union_member"]]]]],[["#AnonymousStructUnion92",[[96,11],[96,69]],[[96,11],[96,16]],["t"],["union"]],[[["x",[[96,38],[96,52]],[[96,51],[96,52]],["t","#AnonymousStructUnion92"],["struct_union_member"]],["y",[[96,54],[96,66]],[[96,65],[96,66]],["t","#AnonymousStructUnion92"],["struct_union_member"]]]]],[["#AnonymousStructUnion93",[[97,11],[97,69]],[[97,11],[97,16]],["t"],["union"]],[[["x",[[97,38],[97,52]],[[97,51],[97,52]],["t","#AnonymousStructUnion93"],["struct_union_member"]],["y",[[97,54],[97,66]],[[97,65],[97,66]],["t","#AnonymousStructUnion93"],["struct_union_member"]]]]],[["#AnonymousStructUnion94",[[98,11],[98,71]],[[98,11],[98,16]],["t"],["union"]],[[["x",[[98,38],[98,53]],[[98,52],[98,53]],["t","#AnonymousStructUnion94"],["struct_union_member"]],["y",[[98,55],[98,68]],[[98,67],[98,68]],["t","#AnonymousStructUnion94"],["struct_union_member"]]]]],[["e_byte",[[606,3],[606,60]],[[606,17],[606,34]],["t"],["function"]],[[["o",[[606,35],[606,59]],[[606,58],[606,59]],["t","e_byte"],["port","byte"]]]]],[["e_byte_unsigned",[[613,3],[614,15]],[[613,17],[613,35]],["t"],["function"]],[[["o",[[613,36],[614,14]],[[614,7],[614,14]],["t","e_byte_unsigned"],["port","unsigned"]]]]],[["e_shortint",[[620,42],[622,9]],[[621,7],[621,38]],["t"],["function"]],[[["o",[[621,39],[622,8]],[[622,7],[622,8]],["t","e_shortint"],["port","shortint"]]]]],[["e_shortint_unsigned",[[629,6],[634,16]],[[629,38],[630,24]],["t"],["function"]],[[["o",[[630,26],[634,12]],[[634,11],[634,12]],["t","e_shortint_unsigned"],["port","unsigned"]]]]],[["e_int",[[641,3],[641,64]],[[641,17],[641,36]],["t"],["function"]],[[["o",[[641,37],[641,63]],[[641,62],[641,63]],["t","e_int"],["port","int"]]]]],[["e_int_unsigned",[[648,51],[650,6]],[[649,17],[649,34]],["t"],["function"]],[[["o",[[649,35],[649,58]],[[649,57],[649,58]],["t","e_int_unsigned"],["port","unsigned"]]]]],[["e_longint",[[656,42],[657,41]],[[656,57],[657,6]],["t"],["function"]],[[["o",[[657,7],[657,40]],[[657,39],[657,40]],["t","e_longint"],["port","longint"]]]]],[["e_longint_unsigned",[[663,48],[665,20]],[[664,7],[664,38]],["t"],["function"]],[[["o",[[664,39],[665,19]],[[665,17],[665,19]],["t","e_longint_unsigned"],["port","unsigned"]]]]],[["e_time",[[672,13],[676,50]],[[673,24],[674,3]],["t"],["function"]],[[["o",[[674,14],[676,49]],[[676,48],[676,49]],["t","e_time"],["port","time"]]]]],[["e_integer",[[683,29],[684,51]],[[684,3],[684,12]],["t"],["function"]],[[["o",[[684,16],[684,50]],[[684,49],[684,50]],["t","e_integer"],["port","integer"]]]]],[["e_real",[[692,3],[692,62]],[[692,17],[692,35]],["t"],["function"]],[[["o",[[692,36],[692,61]],[[692,60],[692,61]],["t","e_real"],["port","real"]]]]],[["e_shortreal",[[700,14],[702,25]],[[700,62],[701,9]],["t"],["function"]],[[["o",[[701,10],[702,6]],[[701,40],[702,6]],["t","e_shortreal"],["port","shortreal"]]]]],[["e_chandle",[[712,29],[713,63]],[[713,3],[713,12]],["t"],["function"]],[[["o",[[713,16],[713,62]],[[713,61],[713,62]],["t","e_chandle"],["port","chandle"]]]]],[["e_string",[[720,3],[720,64]],[[720,17],[720,36]],["t"],["function"]],[[["o",[[720,37],[720,63]],[[720,62],[720,63]],["t","e_string"],["port","string"]]]]],[["e_bit",[[733,3],[735,35]],[[734,46],[734,51]],["t"],["function"]],[[["o",[[735,3],[735,34]],[[735,17],[735,34]],["t","e_bit"],["port","bit"]]]]],[["e_logic",[[742,3],[742,62]],[[742,17],[742,35]],["t"],["function"]],[[["o",[[742,36],[742,61]],[[742,60],[742,61]],["t","e_logic"],["port","logic"]]]]],[["e_byte_t",[[750,59],[755,6]],[[751,13],[751,38]],["t"],["function"]],[[["o",[[751,39],[755,3]],[[753,14],[755,3]],["t","e_byte_t"],["port","byte_t"]]]]],[["e_byte_unsigned_t",[[762,29],[763,62]],[[763,3],[763,35]],["t"],["function"]],[[["o",[[763,36],[763,61]],[[763,60],[763,61]],["t","e_byte_unsigned_t"],["port","byte_unsigned_t"]]]]],[["e_shortint_t",[[771,6],[772,21]],[[771,40],[771,61]],["t"],["function"]],[[["o",[[771,62],[772,20]],[[772,18],[772,20]],["t","e_shortint_t"],["port","shortint_t"]]]]],[["e_shortint_unsigned_t",[[786,27],[789,27]],[[787,27],[788,9]],["t"],["function"]],[[["o",[[788,17],[789,26]],[[789,18],[789,26]],["t","e_shortint_unsigned_t"],["port","shortint_unsigned_t"]]]]],[["e_int_t",[[800,9],[805,9]],[[802,18],[802,27]],["t"],["function"]],[[["o",[[802,38],[804,37]],[[804,36],[804,37]],["t","e_int_t"],["port","int_t"]]]]],[["e_int_unsigned_t",[[814,29],[817,15]],[[815,18],[815,40]],["t"],["function"]],[[["o",[[815,41],[817,0]],[[816,50],[817,0]],["t","e_int_unsigned_t"],["port","int_unsigned_t"]]]]],[["e_longint_t",[[829,36],[833,12]],[[830,38],[832,9]],["t"],["function"]],[[["o",[[832,12],[833,9]],[[832,35],[833,9]],["t","e_longint_t"],["port","longint_t"]]]]],[["e_longint_unsigned_t",[[840,48],[843,49]],[[841,49],[842,26]],["t"],["function"]],[[["o",[[842,29],[843,48]],[[843,29],[843,48]],["t","e_longint_unsigned_t"],["port","longint_unsigned_t"]]]]],[["e_time_t",[[853,20],[855,16]],[[854,14],[854,22]],["t"],["function"]],[[["o",[[854,27],[855,15]],[[855,14],[855,15]],["t","e_time_t"],["port","time_t"]]]]],[["e_integer_t",[[862,26],[865,27]],[[863,26],[863,48]],["t"],["function"]],[[["o",[[863,49],[865,9]],[[864,49],[865,9]],["t","e_integer_t"],["port","integer"]]]]],[["e_real_t",[[875,22],[876,24]],[[875,75],[875,85]],["t"],["function"]],[[["o",[[875,86],[876,9]],[[875,102],[876,9]],["t","e_real_t"],["port","real_t"]]]]],[["e_shortreal_t",[[878,55],[879,21]],[[878,81],[878,94]],["t"],["function"]],[[["o",[[878,95],[879,20]],[[879,15],[879,20]],["t","e_shortreal_t"],["port","shortreal_t"]]]]],[["e_chandle_t",[[881,86],[882,79]],[[881,102],[882,27]],["t"],["function"]],[[["o",[[882,28],[882,78]],[[882,75],[882,78]],["t","e_chandle_t"],["port","chandle_t"]]]]],[["e_string_t",[[887,101],[889,86]],[[889,23],[889,51]],["t"],["function"]],[[["o",[[889,53],[889,85]],[[889,84],[889,85]],["t","e_string_t"],["port","string_t"]]]]],[["e_bit_t",[[897,12],[898,20]],[[897,32],[897,47]],["t"],["function"]],[[["o",[[897,48],[898,12]],[[897,65],[898,12]],["t","e_bit_t"],["port","bit_t"]]]]],[["e_logic_t",[[904,55],[905,44]],[[904,87],[904,96]],["t"],["function"]],[[["o",[[904,97],[905,27]],[[905,26],[905,27]],["t","e_logic_t"],["port","logic_t"]]]]],[["e_array_2_state_1",[[908,59],[909,85]],[[908,91],[908,109]],["t"],["function"]],[[["o",[[908,110],[909,84]],[[909,81],[909,84]],["t","e_array_2_state_1"],["port","bit"]]]]],[["e_array_2_state_32",[[913,59],[916,84]],[[913,87],[913,105]],["t"],["function"]],[[["o",[[913,109],[916,81]],[[916,70],[916,81]],["t","e_array_2_state_32"],["port","bit"]]]]],[["e_array_2_state_33",[[923,41],[924,63]],[[923,63],[924,12]],["t"],["function"]],[[["o",[[924,22],[924,62]],[[924,57],[924,62]],["t","e_array_2_state_33"],["port","bit"]]]]],[["e_array_2_state_64",[[930,44],[933,58]],[[930,58],[933,0]],["t"],["function"]],[[["o",[[933,9],[933,55]],[[933,52],[933,55]],["t","e_array_2_state_64"],["port","bit"]]]]],[["e_array_2_state_65",[[937,45],[938,59]],[[937,60],[937,78]],["t"],["function"]],[[["o",[[938,9],[938,58]],[[938,55],[938,58]],["t","e_array_2_state_65"],["port","bit"]]]]],[["e_array_2_state_128",[[943,90],[944,94]],[[944,28],[944,48]],["t"],["function"]],[[["o",[[944,49],[944,93]],[[944,92],[944,93]],["t","e_array_2_state_128"],["port","bit"]]]]],[["e_struct_2_state_1",[[950,51],[951,51]],[[950,80],[950,98]],["t"],["function"]],[[["o",[[951,9],[951,48]],[[951,47],[951,48]],["t","e_struct_2_state_1"],["port","struct_2_state_1"]]]]],[["e_struct_2_state_32",[[954,88],[957,63]],[[957,0],[957,26]],["t"],["function"]],[[["o",[[957,27],[957,62]],[[957,59],[957,62]],["t","e_struct_2_state_32"],["port","struct_2_state_32"]]]]],[["e_struct_2_state_33",[[961,70],[965,27]],[[962,28],[962,47]],["t"],["function"]],[[["o",[[962,58],[965,9]],[[965,0],[965,9]],["t","e_struct_2_state_33"],["port","struct_2_state_33"]]]]],[["e_struct_2_state_64",[[968,57],[969,83]],[[968,84],[969,9]],["t"],["function"]],[[["o",[[969,28],[969,82]],[[969,79],[969,82]],["t","e_struct_2_state_64"],["port","struct_2_state_64"]]]]],[["e_struct_2_state_65",[[974,86],[975,79]],[[975,27],[975,46]],["t"],["function"]],[[["o",[[975,47],[975,78]],[[975,75],[975,78]],["t","e_struct_2_state_65"],["port","struct_2_state_65"]]]]],[["e_struct_2_state_128",[[978,88],[984,37]],[[981,0],[981,22]],["t"],["function"]],[[["o",[[981,23],[984,36]],[[984,35],[984,36]],["t","e_struct_2_state_128"],["port","struct_2_state_128"]]]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]],[null,[[null]]]]]]],null,null,null,[["NULL",[[25,1],[26,0]],[[25,9],[25,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_arg_output_unpack.v",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_context.v",[[[[["t",[[8,0],[8,12]],[[8,7],[8,8]],[],["module"]],[[["a",[[10,3],[10,19]],[[10,7],[10,8]],["t"],["instance","sub"]],["b",[[11,3],[11,19]],[[11,7],[11,8]],["t"],["instance","sub"]]]]],[["sub",[[30,11],[31,18]],[[30,18],[30,25]],[],["module"]],[[["inst",[[30,34],[31,16]],[[31,9],[31,16]],["sub"],["port","integer"]],["result",[[49,6],[49,24]],[[49,13],[49,24]],["sub"],["variable","int"]],null,null],null,[[["dpix_void",[[62,22],[63,10]],[[62,36],[63,3]],["sub"],["function"]],[]],[["dpix_result",[[70,5],[72,14]],[[72,0],[72,13]],["sub"],["function"]],[]],[["test1",[[75,25],[78,0]],[[75,33],[76,6]],["sub"],["task"]],[]],[null,[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_display.v",[[[[["t",[[8,0],[8,12]],[[8,7],[8,8]],[],["module"]],[[["a",[[11,10],[23,19]],[[23,7],[23,19]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_dup_bad.v",[[[[["t",[[8,0],[8,12]],[[8,7],[8,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_export_bad.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_export_context_bad.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[null,null,[[["dpix_task",[[11,6],[11,27]],[[11,13],[11,25]],["t"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_export_context2_bad.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[[["sub",[[11,3],[11,20]],[[11,8],[11,17]],["t"],["instance","sub"]]],null,[[["dpix_task",[[12,12],[14,9]],[[12,26],[13,10]],["t"],["task"]],[]]]]],[null,[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_export_scope_bad.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[[["s",[[9,3],[9,8]],[[9,5],[9,6]],["t"],["instance","s"]]]]],[["s",[[17,3],[17,20]],[[17,18],[17,19]],[],["module"]],[null,null,[[null,[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_export.v",[[[[["t",[[15,0],[15,9]],[[15,7],[15,8]],[],["module"]],[[["a",[[17,3],[17,19]],[[17,7],[17,8]],["t"],["instance","sub"]],["b",[[18,3],[18,19]],[[18,7],[18,8]],["t"],["instance","sub"]],null],null,[[["dpix_t_int",[[24,54],[27,29]],[[26,3],[26,16]],["t"],["task"]],[[["i",[[26,17],[26,50]],[[26,40],[26,50]],["t","dpix_t_int"],["port","int"]],["o",[[27,3],[27,28]],[[27,25],[27,28]],["t","dpix_t_int"],["port","int"]]]]],[["dpix_t_ren",[[30,48],[33,11]],[[30,54],[30,68]],["t"],["task"]],[[["i",[[32,3],[32,18]],[[32,17],[32,18]],["t","dpix_t_ren"],["port","int"]],["o",[[32,27],[33,10]],[[33,9],[33,10]],["t","dpix_t_ren"],["port","int"]]]]],[["dpix_int123",[[36,16],[37,16]],[[36,43],[37,10]],["t"],["function"]],[]],[["dpix_f_bit",[[46,38],[48,35]],[[46,69],[46,86]],["t"],["function"]],[[["i",[[48,9],[48,23]],[[48,22],[48,23]],["t","dpix_f_bit"],["port","bit"]]]]],[["dpix_f_bit15",[[49,51],[51,27]],[[49,79],[50,11]],["t"],["function"]],[[["i",[[50,17],[51,26]],[[51,21],[51,26]],["t","dpix_f_bit15"],["port","bit"]]]]],[["dpix_f_int",[[51,72],[53,35]],[[52,35],[53,8]],["t"],["function"]],[[["i",[[53,21],[53,34]],[[53,32],[53,34]],["t","dpix_f_int"],["port","int"]]]]],[["dpix_f_byte",[[53,79],[56,42]],[[55,33],[56,18]],["t"],["function"]],[[["i",[[56,25],[56,39]],[[56,38],[56,39]],["t","dpix_f_byte"],["port","byte"]]]]],[["dpix_f_shortint",[[58,3],[58,64]],[[58,34],[58,51]],["t"],["function"]],[[["i",[[58,52],[58,62]],[[58,61],[58,62]],["t","dpix_f_shortint"],["port","shortint"]]]]],[["dpix_f_longint",[[60,3],[60,65]],[[60,35],[60,51]],["t"],["function"]],[[["i",[[60,53],[60,64]],[[60,62],[60,64]],["t","dpix_f_longint"],["port","longint"]]]]],[["dpix_f_chandle",[[62,3],[64,9]],[[62,46],[62,60]],["t"],["function"]],[[["i",[[62,62],[64,3]],[[63,15],[64,3]],["t","dpix_f_chandle"],["port","chandle"]]]]],[["dpix_t_bit48",[[68,7],[73,19]],[[68,14],[70,10]],["t"],["task"]],[[["i",[[70,11],[72,8]],[[72,6],[72,8]],["t","dpix_t_bit48"],["port","bit"]],["o",[[72,10],[73,18]],[[73,17],[73,18]],["t","dpix_t_bit48"],["port","bit"]]]]],[["dpix_t_bit95",[[81,9],[87,40]],[[83,7],[83,21]],["t"],["task"]],[[["i",[[83,22],[85,40]],[[85,27],[85,40]],["t","dpix_t_bit95"],["port","bit"]],["o",[[87,3],[87,38]],[[87,37],[87,38]],["t","dpix_t_bit95"],["port","bit"]]]]],[null,[[null,null]]],[null,[[null,null]]],[null,[[null,null]]],[null,[[null,null]]],[null,[[null,null]]],[null,[[null,null]]]]]],[null,[[null],null,[[null,[[null]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_imp_gen.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["BLKS",[[14,3],[14,30]],[[14,21],[14,25]],["t"],["parameter","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_import.v",[[[[["t",[[20,0],[23,5]],[[20,7],[20,8]],[],["module"]],[[["clk",[[24,9],[24,12]],[[24,9],[24,12]],["t"],["port"]],["str_t",[[26,3],[26,65]],[[26,59],[26,64]],["t"],["typedef","#AnonymousStructUnion95"]],["substr_t",[[27,3],[27,52]],[[27,43],[27,51]],["t"],["typedef","#AnonymousStructUnion96"]],["i_b",[[194,36],[195,6]],[[194,48],[195,6]],["t"],["variable","bit"]],["o_b",[[194,36],[195,24]],[[195,9],[195,24]],["t"],["variable","i_b"]],["i_b8",[[195,30],[196,6]],[[195,47],[196,6]],["t"],["variable","bit"]],["i_b9",[[196,24],[196,46]],[[196,40],[196,46]],["t"],["variable","bit"]],["i_b16",[[197,6],[197,38]],[[197,32],[197,38]],["t"],["variable","bit"]],["i_b17",[[197,45],[198,39]],[[198,34],[198,39]],["t"],["variable","bit"]],["i_b32",[[198,44],[200,31]],[[200,26],[200,31]],["t"],["variable","bit"]],["i_b33",[[200,38],[203,6]],[[201,6],[203,6]],["t"],["variable","bit"]],["o_b33",[[200,38],[203,27]],[[203,22],[203,27]],["t"],["variable","i_b33"]],["i_b64",[[203,35],[203,57]],[[203,52],[203,57]],["t"],["variable","bit"]],["o_b64",[[203,35],[204,22]],[[204,16],[204,22]],["t"],["variable","i_b64"]],["i_b95",[[204,27],[204,46]],[[204,41],[204,46]],["t"],["variable","bit"]],["o_b95",[[204,27],[204,56]],[[204,50],[204,56]],["t"],["variable","i_b95"]],["i_b96",[[205,6],[205,37]],[[205,32],[205,37]],["t"],["variable","bit"]],["o_b96",[[205,6],[205,46]],[[205,41],[205,46]],["t"],["variable","i_b96"]],["i_i",[[205,56],[206,26]],[[206,21],[206,26]],["t"],["variable","int"]],["o_i",[[205,56],[206,33]],[[206,30],[206,33]],["t"],["variable","i_i"]],["i_y",[[206,40],[206,49]],[[206,46],[206,49]],["t"],["variable","byte"]],["o_y",[[206,40],[206,56]],[[206,51],[206,56]],["t"],["variable","i_y"]],["i_s",[[207,6],[207,26]],[[207,22],[207,26]],["t"],["variable","shortint"]],["o_s",[[207,6],[207,33]],[[207,30],[207,33]],["t"],["variable","i_s"]],["i_l",[[207,40],[207,56]],[[207,50],[207,56]],["t"],["variable","longint"]],["o_l",[[207,40],[208,17]],[[208,6],[208,17]],["t"],["variable","i_l"]],["i_t",[[208,27],[208,47]],[[208,43],[208,47]],["t"],["variable","str_t"]],["o_t",[[208,27],[208,56]],[[208,53],[208,56]],["t"],["variable","i_t"]],["i_ss",[[209,6],[209,32]],[[209,27],[209,32]],["t"],["variable","substr_t"]],["o_ss",[[209,37],[209,53]],[[209,47],[209,53]],["t"],["variable","int"]],["i_iu",[[209,60],[210,37]],[[210,32],[210,37]],["t"],["variable","unsigned"]],["o_iu",[[209,60],[210,43]],[[210,39],[210,43]],["t"],["variable","i_iu"]],["i_su",[[210,48],[211,23]],[[211,19],[211,23]],["t"],["variable","unsigned"]],["o_su",[[210,48],[211,31]],[[211,27],[211,31]],["t"],["variable","i_su"]],["i_lu",[[211,36],[212,6]],[[211,57],[212,6]],["t"],["variable","unsigned"]],["o_lu",[[211,36],[212,27]],[[212,23],[212,27]],["t"],["variable","i_lu"]],["i_c",[[212,66],[213,23]],[[213,20],[213,23]],["t"],["variable","chandle"]],["o_c",[[212,66],[213,30]],[[213,27],[213,30]],["t"],["variable","i_c"]],["i_n",[[213,35],[213,48]],[[213,44],[213,48]],["t"],["variable","string"]],["o_n",[[213,35],[213,55]],[[213,50],[213,55]],["t"],["variable","i_n"]],["i_d",[[214,40],[214,50]],[[214,47],[214,50]],["t"],["variable","real"]],["o_d",[[214,40],[215,6]],[[214,55],[215,6]],["t"],["variable","i_d"]],["i_f",[[215,23],[215,40]],[[215,35],[215,40]],["t"],["variable","shortreal"]],["o_f",[[215,23],[215,47]],[[215,43],[215,47]],["t"],["variable","i_f"]],["i_r",[[215,58],[217,26]],[[217,22],[217,26]],["t"],["variable","reg"]],["o_r",[[215,58],[217,33]],[[217,30],[217,33]],["t"],["variable","i_r"]],["i_r15",[[217,40],[219,6]],[[217,58],[219,6]],["t"],["variable","reg"]],["o_r15",[[217,40],[219,28]],[[219,22],[219,28]],["t"],["variable","i_r15"]],["i_r95",[[219,34],[219,64]],[[219,57],[219,64]],["t"],["variable","reg"]],["o_r95",[[219,34],[220,18]],[[220,6],[220,18]],["t"],["variable","i_r95"]],["i_in",[[220,28],[220,46]],[[220,41],[220,46]],["t"],["variable","integer"]],["o_in",[[220,28],[220,57]],[[220,50],[220,57]],["t"],["variable","i_in"]],["i_tm",[[220,64],[221,22]],[[221,18],[221,22]],["t"],["variable","time"]],["o_tm",[[220,64],[221,34]],[[221,28],[221,34]],["t"],["variable","i_tm"]],["wide",[[221,40],[221,64]],[[221,60],[221,64]],["t"],["variable","bit"]],["string6",[[223,6],[223,44]],[[223,35],[223,44]],["t"],["variable","bit"]]],null,[[["#AnonymousStructUnion95",[[26,11],[26,58]],[[26,11],[26,17]],["t"],["struct"]],[[["lo",[[26,27],[26,40]],[[26,38],[26,40]],["t","#AnonymousStructUnion95"],["struct_union_member"]],["hi",[[26,42],[26,55]],[[26,53],[26,55]],["t","#AnonymousStructUnion95"],["struct_union_member"]]]]],[["#AnonymousStructUnion96",[[27,11],[27,42]],[[27,11],[27,17]],["t"],["struct"]],[[["a",[[27,27],[27,32]],[[27,31],[27,32]],["t","#AnonymousStructUnion96"],["struct_union_member"]],["b",[[27,34],[27,39]],[[27,38],[27,39]],["t","#AnonymousStructUnion96"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_lib.v",[[[[["t",[[8,0],[8,23]],[[8,7],[8,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_name_bad.v",[[[[["t",[[8,0],[8,12]],[[8,7],[8,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_open_elem.v",[[[[["t",[[10,0],[10,23]],[[10,7],[10,8]],[],["module"]],[[["i_bit_p0_u1",[[12,3],[12,25]],[[12,7],[12,18]],["t"],["variable","bit"]],["o_bit_p0_u1",[[13,3],[13,25]],[[13,7],[13,18]],["t"],["variable","bit"]],["q_bit_p0_u1",[[14,3],[14,25]],[[14,7],[14,18]],["t"],["variable","bit"]],["i_bit_p0_u2",[[15,3],[15,32]],[[15,7],[15,18]],["t"],["variable","bit"]],["o_bit_p0_u2",[[16,3],[16,32]],[[16,7],[16,18]],["t"],["variable","bit"]],["q_bit_p0_u2",[[17,3],[17,32]],[[17,7],[17,18]],["t"],["variable","bit"]],["i_bit_p0_u3",[[18,3],[18,39]],[[18,7],[18,18]],["t"],["variable","bit"]],["o_bit_p0_u3",[[19,3],[19,39]],[[19,7],[19,18]],["t"],["variable","bit"]],["q_bit_p0_u3",[[20,3],[20,39]],[[20,7],[20,18]],["t"],["variable","bit"]],["i_logic_p0_u1",[[34,40],[35,29]],[[35,8],[35,22]],["t"],["variable","logic"]],["o_logic_p0_u1",[[35,34],[36,27]],[[35,40],[36,8]],["t"],["variable","logic"]],["q_logic_p0_u1",[[36,32],[37,27]],[[36,38],[37,9]],["t"],["variable","logic"]],["i_logic_p0_u2",[[37,53],[38,71]],[[37,59],[37,73]],["t"],["variable","logic"]],["o_logic_p0_u2",[[38,76],[39,58]],[[38,83],[39,3]],["t"],["variable","logic"]],["q_logic_p0_u2",[[39,64],[40,78]],[[39,74],[39,87]],["t"],["variable","logic"]],["i_logic_p0_u3",[[40,85],[41,67]],[[40,92],[41,3]],["t"],["variable","logic"]],["o_logic_p0_u3",[[41,73],[42,96]],[[41,80],[42,57]],["t"],["variable","logic"]],["q_logic_p0_u3",[[42,101],[46,17]],[[42,107],[44,11]],["t"],["variable","logic"]],["crc",[[67,12],[67,52]],[[67,12],[67,52]],["t"],["variable","reg"]]]]]],null,null,null,[["checkh",[[8,1],[10,0]],[[8,9],[8,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_open_oob_bad.v",[[[[["t",[[8,0],[8,23]],[[8,7],[8,8]],[],["module"]],[[["i_int_u3",[[14,26],[16,17]],[[14,32],[14,43]],["t"],["variable","int"]],["i_real_u1",[[20,3],[20,49]],[[20,10],[20,26]],["t"],["variable","real"]],["i_u6",[[23,26],[23,70]],[[23,32],[23,44]],["t"],["variable","bit"]],["i_real_u6",[[28,30],[33,22]],[[28,36],[30,18]],["t"],["variable","real"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_open_query.v",[[[[["t",[[37,0],[37,9]],[[37,7],[37,8]],[],["module"]],[[["a1",[[125,6],[125,35]],[[125,6],[125,35]],["t"],["variable","bit"]],["a2",[[125,6],[127,9]],[[125,6],[125,35]],["t"],["variable","bit"]],["a3",[[127,14],[128,9]],[[127,19],[127,21]],["t"],["variable","bit"]],["a4",[[128,19],[130,35]],[[128,24],[128,26]],["t"],["variable","bit"]],["b1",[[130,9],[130,35]],[[130,9],[130,35]],["t"],["variable","bit"]],["b2",[[130,9],[130,35]],[[130,9],[130,35]],["t"],["variable","bit"]],["b3",[[130,9],[131,36]],[[130,9],[130,35]],["t"],["variable","bit"]],["b4",[[131,9],[131,36]],[[131,9],[131,36]],["t"],["variable","bit"]],["c1",[[131,9],[131,36]],[[131,9],[131,36]],["t"],["variable","bit"]],["c2",[[131,9],[132,34]],[[132,9],[132,34]],["t"],["variable","bit"]],["c3",[[132,9],[132,34]],[[132,9],[132,34]],["t"],["variable","bit"]],["c4",[[132,9],[133,35]],[[132,9],[132,34]],["t"],["variable","bit"]],["d1",[[133,9],[133,35]],[[133,9],[133,35]],["t"],["variable","bit"]],["d2",[[133,9],[133,35]],[[133,9],[133,35]],["t"],["variable","bit"]],["d3",[[133,9],[134,58]],[[133,9],[133,35]],["t"],["variable","bit"]],["d4",[[134,9],[134,58]],[[134,9],[134,58]],["t"],["variable","bit"]],["e1",[[134,9],[134,58]],[[134,9],[134,58]],["t"],["variable","bit"]]]]]],null,null,null,[["check",[[8,0],[9,0]],[[8,8],[8,13]],["source.systemverilog"],["macro"]],["unless",[[9,0],[11,0]],[[9,8],[9,14]],["source.systemverilog"],["macro"]],["ONNC",[[28,1],[29,0]],[[28,9],[28,13]],["source.systemverilog"],["macro"]],["ONMS",[[34,1],[35,0]],[[34,9],[34,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_open_vecval.v",[[[[["t",[[10,0],[10,23]],[[10,7],[10,8]],[],["module"]],[[["i_bit_p1_u1",[[14,3],[14,31]],[[14,13],[14,24]],["t"],["variable","bit"]],["o_bit_p1_u1",[[15,3],[15,31]],[[15,13],[15,24]],["t"],["variable","bit"]],["q_bit_p1_u1",[[16,3],[16,31]],[[16,13],[16,24]],["t"],["variable","bit"]],["i_bit61_p1_u1",[[17,3],[17,34]],[[17,14],[17,27]],["t"],["variable","bit"]],["o_bit61_p1_u1",[[18,3],[18,34]],[[18,14],[18,27]],["t"],["variable","bit"]],["q_bit61_p1_u1",[[19,3],[19,34]],[[19,14],[19,27]],["t"],["variable","bit"]],["i_bit92_p1_u1",[[20,3],[20,34]],[[20,14],[20,27]],["t"],["variable","bit"]],["o_bit92_p1_u1",[[21,3],[21,34]],[[21,14],[21,27]],["t"],["variable","bit"]],["q_bit92_p1_u1",[[22,3],[22,34]],[[22,14],[22,27]],["t"],["variable","bit"]],["i_bit12_p1_u2",[[23,3],[23,41]],[[23,14],[23,27]],["t"],["variable","bit"]],["o_bit12_p1_u2",[[24,3],[24,41]],[[24,14],[24,27]],["t"],["variable","bit"]],["q_bit12_p1_u2",[[25,3],[25,41]],[[25,14],[25,27]],["t"],["variable","bit"]],["i_bit29_p1_u3",[[26,3],[26,48]],[[26,14],[26,27]],["t"],["variable","bit"]],["o_bit29_p1_u3",[[27,3],[27,48]],[[27,14],[27,27]],["t"],["variable","bit"]],["q_bit29_p1_u3",[[28,3],[28,48]],[[28,14],[28,27]],["t"],["variable","bit"]],["i_logic_p1_u1",[[51,31],[52,31]],[[51,43],[52,9]],["t"],["variable","logic"]],["o_logic_p1_u1",[[52,36],[53,16]],[[52,48],[53,8]],["t"],["variable","logic"]],["q_logic_p1_u1",[[53,35],[54,16]],[[53,47],[54,8]],["t"],["variable","logic"]],["i_logic61_p1_u1",[[54,35],[55,27]],[[54,48],[55,9]],["t"],["variable","logic"]],["o_logic61_p1_u1",[[55,55],[56,48]],[[56,22],[56,37]],["t"],["variable","logic"]],["q_logic61_p1_u1",[[56,53],[56,100]],[[56,74],[56,93]],["t"],["variable","logic"]],["i_logic92_p1_u1",[[56,105],[58,18]],[[57,27],[57,57]],["t"],["variable","logic"]],["o_logic92_p1_u1",[[58,25],[58,75]],[[58,45],[58,63]],["t"],["variable","logic"]],["q_logic92_p1_u1",[[58,80],[59,27]],[[58,102],[59,9]],["t"],["variable","logic"]],["i_logic12_p1_u2",[[59,57],[60,56]],[[60,22],[60,37]],["t"],["variable","logic"]],["o_logic12_p1_u2",[[60,63],[61,3]],[[60,77],[60,95]],["t"],["variable","logic"]],["q_logic12_p1_u2",[[61,16],[62,50]],[[62,10],[62,25]],["t"],["variable","logic"]],["i_logic29_p1_u3",[[62,55],[63,10]],[[62,77],[62,95]],["t"],["variable","logic"]],["o_logic29_p1_u3",[[63,16],[64,57]],[[64,10],[64,25]],["t"],["variable","logic"]],["q_logic29_p1_u3",[[64,62],[64,127]],[[64,82],[64,101]],["t"],["variable","logic"]],["crc",[[96,12],[96,56]],[[96,12],[96,56]],["t"],["variable","reg"]]]]]],null,null,null,[["checkh",[[8,1],[10,0]],[[8,9],[8,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_open.v",[[[[["t",[[14,0],[14,23]],[[14,7],[14,8]],[],["module"]],[[["i_rl_p0_u1",[[17,3],[17,31]],[[17,14],[17,24]],["t"],["variable","reg"]],["o_rl_p0_u1",[[18,3],[18,31]],[[18,14],[18,24]],["t"],["variable","reg"]],["i_rl_p1_u1",[[19,3],[19,31]],[[19,14],[19,24]],["t"],["variable","reg"]],["o_rl_p1_u1",[[20,3],[20,31]],[[20,14],[20,24]],["t"],["variable","reg"]],["i_rl_p1_u2",[[21,3],[21,38]],[[21,14],[21,24]],["t"],["variable","reg"]],["o_rl_p1_u2",[[22,3],[22,38]],[[22,14],[22,24]],["t"],["variable","reg"]],["i_rl_p1_u3",[[23,3],[23,45]],[[23,14],[23,24]],["t"],["variable","reg"]],["o_rl_p1_u3",[[24,3],[24,45]],[[24,14],[24,24]],["t"],["variable","reg"]],["i_rb_p0_u1",[[26,3],[26,31]],[[26,14],[26,24]],["t"],["variable","reg"]],["o_rb_p0_u1",[[27,3],[27,31]],[[27,14],[27,24]],["t"],["variable","reg"]],["i_rb_p1_u1",[[28,3],[28,31]],[[28,14],[28,24]],["t"],["variable","reg"]],["o_rb_p1_u1",[[29,3],[29,31]],[[29,14],[29,24]],["t"],["variable","reg"]],["i_rb_p1_u2",[[30,3],[30,38]],[[30,14],[30,24]],["t"],["variable","reg"]],["o_rb_p1_u2",[[31,3],[31,38]],[[31,14],[31,24]],["t"],["variable","reg"]],["i_rb_p1_u3",[[32,3],[32,45]],[[32,14],[32,24]],["t"],["variable","reg"]],["o_rb_p1_u3",[[33,3],[33,45]],[[33,14],[33,24]],["t"],["variable","reg"]],["i_rw_p0_u1",[[35,3],[35,31]],[[35,14],[35,24]],["t"],["variable","reg"]],["o_rw_p0_u1",[[36,3],[36,31]],[[36,14],[36,24]],["t"],["variable","reg"]],["i_rw_p1_u1",[[37,3],[37,31]],[[37,14],[37,24]],["t"],["variable","reg"]],["o_rw_p1_u1",[[38,3],[38,31]],[[38,14],[38,24]],["t"],["variable","reg"]],["i_rw_p1_u2",[[39,3],[39,38]],[[39,14],[39,24]],["t"],["variable","reg"]],["o_rw_p1_u2",[[40,3],[40,38]],[[40,14],[40,24]],["t"],["variable","reg"]],["i_rw_p1_u3",[[41,3],[41,45]],[[41,14],[41,24]],["t"],["variable","reg"]],["o_rw_p1_u3",[[42,3],[42,45]],[[42,14],[42,24]],["t"],["variable","reg"]],["i_bit",[[44,3],[44,25]],[[44,14],[44,19]],["t"],["variable","bit"]],["o_bit",[[45,3],[45,25]],[[45,14],[45,19]],["t"],["variable","bit"]],["i_logic",[[46,3],[46,27]],[[46,14],[46,21]],["t"],["variable","logic"]],["o_logic",[[47,3],[47,27]],[[47,14],[47,21]],["t"],["variable","logic"]],["i_byte",[[48,3],[48,26]],[[48,14],[48,20]],["t"],["variable","byte"]],["o_byte",[[49,3],[49,26]],[[49,14],[49,20]],["t"],["variable","byte"]],["i_integer",[[50,3],[50,29]],[[50,14],[50,23]],["t"],["variable","integer"]],["o_integer",[[51,3],[51,29]],[[51,14],[51,23]],["t"],["variable","integer"]],["i_int_u1",[[104,6],[104,32]],[[104,17],[104,25]],["t"],["variable","int"]],["o_int_u1",[[104,39],[106,20]],[[105,19],[105,28]],["t"],["variable","int"]],["i_int_u2",[[106,25],[108,20]],[[107,9],[107,19]],["t"],["variable","int"]],["o_int_u2",[[108,25],[110,9]],[[109,9],[109,19]],["t"],["variable","int"]],["i_int_u3",[[110,23],[112,20]],[[111,9],[111,17]],["t"],["variable","int"]],["o_int_u3",[[112,25],[114,24]],[[112,36],[113,12]],["t"],["variable","int"]],["crc",[[130,25],[131,21]],[[131,6],[131,21]],["t"],["variable","reg"]]]]]],null,null,null,[["checkh",[[9,1],[10,0]],[[9,9],[9,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_openfirst.v",[[[[["t",[[14,0],[14,23]],[[14,7],[14,8]],[],["module"]],[[["i_i",[[16,3],[16,16]],[[16,7],[16,10]],["t"],["variable","int"]],["o_i",[[17,3],[17,16]],[[17,7],[17,10]],["t"],["variable","int"]],["crc",[[27,21],[28,18]],[[28,13],[28,18]],["t"],["variable","reg"]]]]]],null,null,null,[["checkh",[[11,1],[12,0]],[[11,9],[11,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_qw.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[[["out",[[10,4],[10,19]],[[10,16],[10,19]],["t"],["variable","wire"]],["a",[[11,4],[11,22]],[[11,8],[11,9]],["t"],["instance","sub"]]]]],[["sub",[[40,4],[40,33]],[[40,11],[40,17]],[],["module"]],[[null,null,null],null,[[null,[[null]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_result_type_bad.v",[[[[["t_dpi_result_type_bad",[[8,0],[8,29]],[[8,7],[8,28]],[],["module"]],[[["array_2_state_33_t",[[17,3],[17,42]],[[17,23],[17,41]],["t_dpi_result_type_bad"],["typedef","bit"]],["array_2_state_64_t",[[18,3],[18,42]],[[18,23],[18,41]],["t_dpi_result_type_bad"],["typedef","bit"]],["array_2_state_65_t",[[19,3],[19,42]],[[19,23],[19,41]],["t_dpi_result_type_bad"],["typedef","bit"]],["array_2_state_128_t",[[20,3],[20,43]],[[20,23],[20,42]],["t_dpi_result_type_bad"],["typedef","bit"]],["struct_2_state_33",[[23,3],[23,80]],[[23,62],[23,79]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion97"]],["struct_2_state_64",[[24,3],[24,80]],[[24,62],[24,79]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion98"]],["struct_2_state_65",[[25,3],[25,80]],[[25,62],[25,79]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion99"]],["struct_2_state_128",[[26,3],[26,81]],[[26,62],[26,80]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion100"]],["union_2_state_33",[[29,3],[29,73]],[[29,56],[29,72]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion101"]],["union_2_state_64",[[30,3],[30,73]],[[30,56],[30,72]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion102"]],["union_2_state_65",[[31,3],[31,73]],[[31,56],[31,72]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion103"]],["union_2_state_128",[[32,3],[32,74]],[[32,56],[32,73]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion104"]],["array_4_state_1_t",[[35,3],[35,43]],[[35,25],[35,42]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_2_t",[[36,3],[36,43]],[[36,25],[36,42]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_8_t",[[37,3],[37,43]],[[37,25],[37,42]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_9_t",[[38,3],[38,43]],[[38,25],[38,42]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_16_t",[[39,3],[39,44]],[[39,25],[39,43]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_17_t",[[40,3],[40,44]],[[40,25],[40,43]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_32_t",[[41,3],[41,44]],[[41,25],[41,43]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_33_t",[[42,3],[42,44]],[[42,25],[42,43]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_64_t",[[43,3],[43,44]],[[43,25],[43,43]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_65_t",[[44,3],[44,44]],[[44,25],[44,43]],["t_dpi_result_type_bad"],["typedef","logic"]],["array_4_state_128_t",[[45,3],[45,45]],[[45,25],[45,44]],["t_dpi_result_type_bad"],["typedef","logic"]],["struct_4_state_1",[[48,3],[48,83]],[[48,66],[48,82]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion105"]],["struct_4_state_2",[[49,3],[49,83]],[[49,66],[49,82]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion106"]],["struct_4_state_8",[[50,3],[50,83]],[[50,66],[50,82]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion107"]],["struct_4_state_9",[[51,3],[51,83]],[[51,66],[51,82]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion108"]],["struct_4_state_16",[[52,3],[52,84]],[[52,66],[52,83]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion109"]],["struct_4_state_17",[[53,3],[53,84]],[[53,66],[53,83]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion110"]],["struct_4_state_32",[[54,3],[54,84]],[[54,66],[54,83]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion111"]],["struct_4_state_33",[[55,3],[55,84]],[[55,66],[55,83]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion112"]],["struct_4_state_64",[[56,3],[56,84]],[[56,66],[56,83]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion113"]],["struct_4_state_65",[[57,3],[57,84]],[[57,66],[57,83]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion114"]],["struct_4_state_128",[[58,3],[58,85]],[[58,66],[58,84]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion115"]],["union_4_state_1",[[61,3],[61,76]],[[61,60],[61,75]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion116"]],["union_4_state_2",[[62,3],[62,76]],[[62,60],[62,75]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion117"]],["union_4_state_8",[[63,3],[63,76]],[[63,60],[63,75]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion118"]],["union_4_state_9",[[64,3],[64,76]],[[64,60],[64,75]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion119"]],["union_4_state_16",[[65,3],[65,77]],[[65,60],[65,76]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion120"]],["union_4_state_17",[[66,3],[66,77]],[[66,60],[66,76]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion121"]],["union_4_state_32",[[67,3],[67,77]],[[67,60],[67,76]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion122"]],["union_4_state_33",[[68,3],[68,77]],[[68,60],[68,76]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion123"]],["union_4_state_64",[[69,3],[69,77]],[[69,60],[69,76]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion124"]],["union_4_state_65",[[70,3],[70,77]],[[70,60],[70,76]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion125"]],["union_4_state_128",[[71,3],[71,78]],[[71,60],[71,77]],["t_dpi_result_type_bad"],["typedef","#AnonymousStructUnion126"]]],null,[[["#AnonymousStructUnion97",[[23,11],[23,61]],[[23,11],[23,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[23,32],[23,44]],[[23,43],[23,44]],["t_dpi_result_type_bad","#AnonymousStructUnion97"],["struct_union_member"]],["y",[[23,46],[23,58]],[[23,57],[23,58]],["t_dpi_result_type_bad","#AnonymousStructUnion97"],["struct_union_member"]]]]],[["#AnonymousStructUnion98",[[24,11],[24,61]],[[24,11],[24,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[24,32],[24,44]],[[24,43],[24,44]],["t_dpi_result_type_bad","#AnonymousStructUnion98"],["struct_union_member"]],["y",[[24,46],[24,58]],[[24,57],[24,58]],["t_dpi_result_type_bad","#AnonymousStructUnion98"],["struct_union_member"]]]]],[["#AnonymousStructUnion99",[[25,11],[25,61]],[[25,11],[25,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[25,32],[25,44]],[[25,43],[25,44]],["t_dpi_result_type_bad","#AnonymousStructUnion99"],["struct_union_member"]],["y",[[25,46],[25,58]],[[25,57],[25,58]],["t_dpi_result_type_bad","#AnonymousStructUnion99"],["struct_union_member"]]]]],[["#AnonymousStructUnion100",[[26,11],[26,61]],[[26,11],[26,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[26,32],[26,44]],[[26,43],[26,44]],["t_dpi_result_type_bad","#AnonymousStructUnion100"],["struct_union_member"]],["y",[[26,46],[26,58]],[[26,57],[26,58]],["t_dpi_result_type_bad","#AnonymousStructUnion100"],["struct_union_member"]]]]],[["#AnonymousStructUnion101",[[29,11],[29,55]],[[29,11],[29,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[29,32],[29,45]],[[29,44],[29,45]],["t_dpi_result_type_bad","#AnonymousStructUnion101"],["struct_union_member"]],["y",[[29,47],[29,52]],[[29,51],[29,52]],["t_dpi_result_type_bad","#AnonymousStructUnion101"],["struct_union_member"]]]]],[["#AnonymousStructUnion102",[[30,11],[30,55]],[[30,11],[30,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[30,32],[30,45]],[[30,44],[30,45]],["t_dpi_result_type_bad","#AnonymousStructUnion102"],["struct_union_member"]],["y",[[30,47],[30,52]],[[30,51],[30,52]],["t_dpi_result_type_bad","#AnonymousStructUnion102"],["struct_union_member"]]]]],[["#AnonymousStructUnion103",[[31,11],[31,55]],[[31,11],[31,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[31,32],[31,45]],[[31,44],[31,45]],["t_dpi_result_type_bad","#AnonymousStructUnion103"],["struct_union_member"]],["y",[[31,47],[31,52]],[[31,51],[31,52]],["t_dpi_result_type_bad","#AnonymousStructUnion103"],["struct_union_member"]]]]],[["#AnonymousStructUnion104",[[32,11],[32,55]],[[32,11],[32,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[32,32],[32,45]],[[32,44],[32,45]],["t_dpi_result_type_bad","#AnonymousStructUnion104"],["struct_union_member"]],["y",[[32,47],[32,52]],[[32,51],[32,52]],["t_dpi_result_type_bad","#AnonymousStructUnion104"],["struct_union_member"]]]]],[["#AnonymousStructUnion105",[[48,11],[48,65]],[[48,11],[48,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[48,34],[48,48]],[[48,47],[48,48]],["t_dpi_result_type_bad","#AnonymousStructUnion105"],["struct_union_member"]]]]],[["#AnonymousStructUnion106",[[49,11],[49,65]],[[49,11],[49,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[49,34],[49,48]],[[49,47],[49,48]],["t_dpi_result_type_bad","#AnonymousStructUnion106"],["struct_union_member"]],["y",[[49,50],[49,62]],[[49,61],[49,62]],["t_dpi_result_type_bad","#AnonymousStructUnion106"],["struct_union_member"]]]]],[["#AnonymousStructUnion107",[[50,11],[50,65]],[[50,11],[50,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[50,34],[50,48]],[[50,47],[50,48]],["t_dpi_result_type_bad","#AnonymousStructUnion107"],["struct_union_member"]],["y",[[50,50],[50,62]],[[50,61],[50,62]],["t_dpi_result_type_bad","#AnonymousStructUnion107"],["struct_union_member"]]]]],[["#AnonymousStructUnion108",[[51,11],[51,65]],[[51,11],[51,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[51,34],[51,48]],[[51,47],[51,48]],["t_dpi_result_type_bad","#AnonymousStructUnion108"],["struct_union_member"]],["y",[[51,50],[51,62]],[[51,61],[51,62]],["t_dpi_result_type_bad","#AnonymousStructUnion108"],["struct_union_member"]]]]],[["#AnonymousStructUnion109",[[52,11],[52,65]],[[52,11],[52,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[52,34],[52,48]],[[52,47],[52,48]],["t_dpi_result_type_bad","#AnonymousStructUnion109"],["struct_union_member"]],["y",[[52,50],[52,62]],[[52,61],[52,62]],["t_dpi_result_type_bad","#AnonymousStructUnion109"],["struct_union_member"]]]]],[["#AnonymousStructUnion110",[[53,11],[53,65]],[[53,11],[53,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[53,34],[53,48]],[[53,47],[53,48]],["t_dpi_result_type_bad","#AnonymousStructUnion110"],["struct_union_member"]],["y",[[53,50],[53,62]],[[53,61],[53,62]],["t_dpi_result_type_bad","#AnonymousStructUnion110"],["struct_union_member"]]]]],[["#AnonymousStructUnion111",[[54,11],[54,65]],[[54,11],[54,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[54,34],[54,48]],[[54,47],[54,48]],["t_dpi_result_type_bad","#AnonymousStructUnion111"],["struct_union_member"]],["y",[[54,50],[54,62]],[[54,61],[54,62]],["t_dpi_result_type_bad","#AnonymousStructUnion111"],["struct_union_member"]]]]],[["#AnonymousStructUnion112",[[55,11],[55,65]],[[55,11],[55,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[55,34],[55,48]],[[55,47],[55,48]],["t_dpi_result_type_bad","#AnonymousStructUnion112"],["struct_union_member"]],["y",[[55,50],[55,62]],[[55,61],[55,62]],["t_dpi_result_type_bad","#AnonymousStructUnion112"],["struct_union_member"]]]]],[["#AnonymousStructUnion113",[[56,11],[56,65]],[[56,11],[56,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[56,34],[56,48]],[[56,47],[56,48]],["t_dpi_result_type_bad","#AnonymousStructUnion113"],["struct_union_member"]],["y",[[56,50],[56,62]],[[56,61],[56,62]],["t_dpi_result_type_bad","#AnonymousStructUnion113"],["struct_union_member"]]]]],[["#AnonymousStructUnion114",[[57,11],[57,65]],[[57,11],[57,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[57,34],[57,48]],[[57,47],[57,48]],["t_dpi_result_type_bad","#AnonymousStructUnion114"],["struct_union_member"]],["y",[[57,50],[57,62]],[[57,61],[57,62]],["t_dpi_result_type_bad","#AnonymousStructUnion114"],["struct_union_member"]]]]],[["#AnonymousStructUnion115",[[58,11],[58,65]],[[58,11],[58,17]],["t_dpi_result_type_bad"],["struct"]],[[["x",[[58,34],[58,48]],[[58,47],[58,48]],["t_dpi_result_type_bad","#AnonymousStructUnion115"],["struct_union_member"]],["y",[[58,50],[58,62]],[[58,61],[58,62]],["t_dpi_result_type_bad","#AnonymousStructUnion115"],["struct_union_member"]]]]],[["#AnonymousStructUnion116",[[61,11],[61,59]],[[61,11],[61,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[61,34],[61,49]],[[61,48],[61,49]],["t_dpi_result_type_bad","#AnonymousStructUnion116"],["struct_union_member"]],["y",[[61,51],[61,56]],[[61,55],[61,56]],["t_dpi_result_type_bad","#AnonymousStructUnion116"],["struct_union_member"]]]]],[["#AnonymousStructUnion117",[[62,11],[62,59]],[[62,11],[62,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[62,34],[62,49]],[[62,48],[62,49]],["t_dpi_result_type_bad","#AnonymousStructUnion117"],["struct_union_member"]],["y",[[62,51],[62,56]],[[62,55],[62,56]],["t_dpi_result_type_bad","#AnonymousStructUnion117"],["struct_union_member"]]]]],[["#AnonymousStructUnion118",[[63,11],[63,59]],[[63,11],[63,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[63,34],[63,49]],[[63,48],[63,49]],["t_dpi_result_type_bad","#AnonymousStructUnion118"],["struct_union_member"]],["y",[[63,51],[63,56]],[[63,55],[63,56]],["t_dpi_result_type_bad","#AnonymousStructUnion118"],["struct_union_member"]]]]],[["#AnonymousStructUnion119",[[64,11],[64,59]],[[64,11],[64,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[64,34],[64,49]],[[64,48],[64,49]],["t_dpi_result_type_bad","#AnonymousStructUnion119"],["struct_union_member"]],["y",[[64,51],[64,56]],[[64,55],[64,56]],["t_dpi_result_type_bad","#AnonymousStructUnion119"],["struct_union_member"]]]]],[["#AnonymousStructUnion120",[[65,11],[65,59]],[[65,11],[65,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[65,34],[65,49]],[[65,48],[65,49]],["t_dpi_result_type_bad","#AnonymousStructUnion120"],["struct_union_member"]],["y",[[65,51],[65,56]],[[65,55],[65,56]],["t_dpi_result_type_bad","#AnonymousStructUnion120"],["struct_union_member"]]]]],[["#AnonymousStructUnion121",[[66,11],[66,59]],[[66,11],[66,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[66,34],[66,49]],[[66,48],[66,49]],["t_dpi_result_type_bad","#AnonymousStructUnion121"],["struct_union_member"]],["y",[[66,51],[66,56]],[[66,55],[66,56]],["t_dpi_result_type_bad","#AnonymousStructUnion121"],["struct_union_member"]]]]],[["#AnonymousStructUnion122",[[67,11],[67,59]],[[67,11],[67,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[67,34],[67,49]],[[67,48],[67,49]],["t_dpi_result_type_bad","#AnonymousStructUnion122"],["struct_union_member"]],["y",[[67,51],[67,56]],[[67,55],[67,56]],["t_dpi_result_type_bad","#AnonymousStructUnion122"],["struct_union_member"]]]]],[["#AnonymousStructUnion123",[[68,11],[68,59]],[[68,11],[68,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[68,34],[68,49]],[[68,48],[68,49]],["t_dpi_result_type_bad","#AnonymousStructUnion123"],["struct_union_member"]],["y",[[68,51],[68,56]],[[68,55],[68,56]],["t_dpi_result_type_bad","#AnonymousStructUnion123"],["struct_union_member"]]]]],[["#AnonymousStructUnion124",[[69,11],[69,59]],[[69,11],[69,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[69,34],[69,49]],[[69,48],[69,49]],["t_dpi_result_type_bad","#AnonymousStructUnion124"],["struct_union_member"]],["y",[[69,51],[69,56]],[[69,55],[69,56]],["t_dpi_result_type_bad","#AnonymousStructUnion124"],["struct_union_member"]]]]],[["#AnonymousStructUnion125",[[70,11],[70,59]],[[70,11],[70,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[70,34],[70,49]],[[70,48],[70,49]],["t_dpi_result_type_bad","#AnonymousStructUnion125"],["struct_union_member"]],["y",[[70,51],[70,56]],[[70,55],[70,56]],["t_dpi_result_type_bad","#AnonymousStructUnion125"],["struct_union_member"]]]]],[["#AnonymousStructUnion126",[[71,11],[71,59]],[[71,11],[71,16]],["t_dpi_result_type_bad"],["union"]],[[["x",[[71,34],[71,49]],[[71,48],[71,49]],["t_dpi_result_type_bad","#AnonymousStructUnion126"],["struct_union_member"]],["y",[[71,51],[71,56]],[[71,55],[71,56]],["t_dpi_result_type_bad","#AnonymousStructUnion126"],["struct_union_member"]]]]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_result_type.v",[[[[["t",[[29,0],[32,5]],[[29,7],[29,8]],[],["module"]],[[["clk",[[33,9],[33,12]],[[33,9],[33,12]],["t"],["port"]],["byte_t",[[46,3],[46,23]],[[46,16],[46,22]],["t"],["typedef","byte"]],["byte_unsigned_t",[[47,3],[47,41]],[[47,25],[47,40]],["t"],["typedef","unsigned"]],["shortint_t",[[48,3],[48,36]],[[48,25],[48,35]],["t"],["typedef","shortint"]],["shortint_unsigned_t",[[49,3],[49,49]],[[49,29],[49,48]],["t"],["typedef","unsigned"]],["int_t",[[50,3],[50,35]],[[50,29],[50,34]],["t"],["typedef","int"]],["int_unsigned_t",[[51,3],[51,44]],[[51,29],[51,43]],["t"],["typedef","unsigned"]],["longint_t",[[52,3],[52,39]],[[52,29],[52,38]],["t"],["typedef","longint"]],["longint_unsigned_t",[[53,3],[53,48]],[[53,29],[53,47]],["t"],["typedef","unsigned"]],["real_t",[[54,3],[54,36]],[[54,29],[54,35]],["t"],["typedef","real"]],["shortreal_t",[[56,3],[56,41]],[[56,29],[56,40]],["t"],["typedef","shortreal"]],["chandle_t",[[58,3],[58,39]],[[58,29],[58,38]],["t"],["typedef","chandle"]],["string_t",[[59,3],[59,38]],[[59,29],[59,37]],["t"],["typedef","string"]],["bit_t",[[60,3],[60,35]],[[60,29],[60,34]],["t"],["typedef","bit"]],["logic_t",[[61,3],[61,37]],[[61,29],[61,36]],["t"],["typedef","logic"]],["struct_2_state_1",[[64,3],[64,85]],[[64,68],[64,84]],["t"],["typedef","#AnonymousStructUnion127"]],["struct_2_state_32",[[65,3],[65,86]],[[65,68],[65,85]],["t"],["typedef","#AnonymousStructUnion128"]],["union_2_state_1",[[68,3],[68,85]],[[68,69],[68,84]],["t"],["typedef","#AnonymousStructUnion129"]],["union_2_state_32",[[69,3],[69,86]],[[69,69],[69,85]],["t"],["typedef","#AnonymousStructUnion130"]],["n_void",[[365,20],[368,43]],[[368,29],[368,39]],["t"],["variable","int"]],["n_byte",[[371,46],[375,36]],[[372,19],[373,14]],["t"],["variable","byte"]],["n_byte_unsigned",[[382,3],[384,6]],[[383,11],[383,29]],["t"],["variable","byte"]],["n_shortint",[[393,14],[394,43]],[[393,57],[394,23]],["t"],["variable","shortint"]],["n_shortint_unsigned",[[401,55],[407,3]],[[402,24],[404,0]],["t"],["variable","shortint"]],["n_int",[[415,3],[415,52]],[[415,29],[415,48]],["t"],["variable","int"]],["n_int_unsigned",[[422,3],[423,50]],[[423,29],[423,46]],["t"],["variable","int"]],["n_longint",[[431,28],[432,59]],[[432,15],[432,38]],["t"],["variable","longint"]],["n_longint_unsigned",[[444,3],[446,9]],[[445,14],[445,33]],["t"],["variable","longint"]],["n_real",[[452,57],[453,45]],[[453,32],[453,38]],["t"],["variable","int"]],["n_shortreal",[[456,45],[457,38]],[[457,9],[457,31]],["t"],["variable","int"]],["n_chandle",[[463,25],[464,29]],[[464,12],[464,24]],["t"],["variable","int"]],["n_string",[[470,20],[473,13]],[[472,9],[473,0]],["t"],["variable","int"]],["n_bit",[[477,20],[478,12]],[[477,60],[477,65]],["t"],["variable","int"]],["n_logic",[[481,9],[481,48]],[[481,37],[481,44]],["t"],["variable","int"]],["n_byte_t",[[489,27],[490,15]],[[489,34],[489,46]],["t"],["variable","byte_t"]],["n_byte_unsigned_t",[[497,0],[497,57]],[[497,31],[497,50]],["t"],["variable","byte"]],["n_shortint_t",[[507,50],[508,38]],[[508,11],[508,31]],["t"],["variable","shortint_t"]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null],null,[[["#AnonymousStructUnion127",[[64,11],[64,46]],[[64,11],[64,17]],["t"],["struct"]],[[["x",[[64,38],[64,43]],[[64,42],[64,43]],["t","#AnonymousStructUnion127"],["struct_union_member"]]]]],[["#AnonymousStructUnion128",[[65,11],[65,67]],[[65,11],[65,17]],["t"],["struct"]],[[["x",[[65,38],[65,50]],[[65,49],[65,50]],["t","#AnonymousStructUnion128"],["struct_union_member"]],["y",[[65,52],[65,64]],[[65,63],[65,64]],["t","#AnonymousStructUnion128"],["struct_union_member"]]]]],[["#AnonymousStructUnion129",[[68,11],[68,53]],[[68,11],[68,16]],["t"],["union"]],[[["x",[[68,38],[68,43]],[[68,42],[68,43]],["t","#AnonymousStructUnion129"],["struct_union_member"]],["y",[[68,45],[68,50]],[[68,49],[68,50]],["t","#AnonymousStructUnion129"],["struct_union_member"]]]]],[["#AnonymousStructUnion130",[[69,11],[69,67]],[[69,11],[69,16]],["t"],["union"]],[[["x",[[69,38],[69,50]],[[69,49],[69,50]],["t","#AnonymousStructUnion130"],["struct_union_member"]],["y",[[69,52],[69,64]],[[69,63],[69,64]],["t","#AnonymousStructUnion130"],["struct_union_member"]]]]],[["e_void",[[369,3],[369,33]],[[369,21],[369,31]],["t"],["function"]],[]],[["e_byte",[[375,41],[376,27]],[[376,18],[376,25]],["t"],["function"]],[]],[["e_byte_unsigned",[[384,14],[385,32]],[[385,15],[385,30]],["t"],["function"]],[]],[["e_shortint",[[395,6],[398,48]],[[398,3],[398,29]],["t"],["function"]],[]],[["e_shortint_unsigned",[[408,6],[409,50]],[[409,29],[409,48]],["t"],["function"]],[]],[["e_int",[[416,3],[416,52]],[[416,31],[416,50]],["t"],["function"]],[]],[["e_int_unsigned",[[424,3],[425,16]],[[424,46],[425,14]],["t"],["function"]],[]],[["e_longint",[[433,6],[434,6]],[[433,34],[433,55]],["t"],["function"]],[]],[["e_longint_unsigned",[[448,9],[450,40]],[[450,11],[450,35]],["t"],["function"]],[]],[["e_real",[[453,50],[454,20]],[[454,11],[454,18]],["t"],["function"]],[]],[["e_shortreal",[[457,45],[458,39]],[[458,11],[458,35]],["t"],["function"]],[]],[["e_chandle",[[464,36],[466,14]],[[465,12],[465,23]],["t"],["function"]],[]],[["e_string",[[473,37],[474,9]],[[473,55],[473,65]],["t"],["function"]],[]],[["e_bit",[[478,29],[478,52]],[[478,44],[478,49]],["t"],["function"]],[]],[["e_logic",[[481,53],[483,28]],[[483,11],[483,26]],["t"],["function"]],[]],[["e_byte_t",[[490,26],[492,9]],[[490,47],[491,9]],["t"],["function"]],[]],[["e_byte_unsigned_t",[[498,9],[503,9]],[[498,49],[502,9]],["t"],["function"]],[]],[["e_shortint_t",[[508,43],[512,24]],[[512,0],[512,22]],["t"],["function"]],[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]],[null,[]]]]]],null,null,null,[["NULL",[[26,1],[27,0]],[[26,9],[26,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_shortcircuit.v",[[[[["t",[[18,0],[18,23]],[[18,7],[18,8]],[],["module"]],[[["i",[[37,10],[38,13]],[[38,8],[38,13]],["t"],["variable","integer"]],["j",[[38,21],[38,32]],[[38,31],[38,32]],["t"],["variable","integer"]],["b",[[38,40],[39,8]],[[39,6],[39,8]],["t"],["variable","bit"]],["errors",[[39,13],[40,2]],[[39,21],[40,2]],["t"],["variable","integer"]]],null,[[["check1",[[40,10],[48,6]],[[40,62],[40,68]],["t"],["task"]],[[["line",[[40,71],[42,6]],[[41,8],[42,6]],["t","check1"],["port","integer"]],["got",[[43,3],[46,0]],[[45,3],[46,0]],["t","check1"],["port","bit"]],["ex",[[46,10],[48,0]],[[47,6],[48,0]],["t","check1"],["port","bit"]]]]],[["check",[[53,54],[55,23]],[[53,60],[54,6]],["t"],["task"]],[[["line",[[54,12],[54,40]],[[54,35],[54,40]],["t","check"],["port","integer"]],["got",[[54,50],[54,57]],[[54,54],[54,57]],["t","check"],["port","int"]],["ex",[[54,60],[55,22]],[[55,12],[55,22]],["t","check"],["port","int"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_shortcircuit2.v",[[[[["t",[[18,0],[18,23]],[[18,7],[18,8]],[],["module"]],[[["i",[[36,8],[38,3]],[[37,9],[38,3]],["t"],["variable","integer"]],["j",[[39,3],[39,21]],[[39,14],[39,21]],["t"],["variable","integer"]],["k",[[39,26],[39,37]],[[39,36],[39,37]],["t"],["variable","integer"]],["b",[[39,44],[40,14]],[[40,13],[40,14]],["t"],["variable","bit"]],["errors",[[40,20],[41,10]],[[41,3],[41,10]],["t"],["variable","integer"]]],null,[[["check1",[[41,61],[49,6]],[[41,68],[41,74]],["t"],["task"]],[[["line",[[41,75],[43,6]],[[42,10],[43,6]],["t","check1"],["port","integer"]],["got",[[44,3],[47,0]],[[46,3],[47,0]],["t","check1"],["port","bit"]],["ex",[[47,10],[49,0]],[[48,6],[49,0]],["t","check1"],["port","bit"]]]]],[["check",[[61,11],[64,35]],[[61,24],[61,34]],["t"],["task"]],[[["line",[[61,35],[63,6]],[[61,43],[63,6]],["t","check"],["port","integer"]],["got",[[63,9],[63,24]],[[63,18],[63,24]],["t","check"],["port","int"]],["ex",[[64,6],[64,34]],[[64,13],[64,34]],["t","check"],["port","int"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_string.v",[[[[["t",[[8,0],[8,12]],[[8,7],[8,8]],[],["module"]],[[["SOME_STRING",[[19,14],[20,6]],[[19,31],[20,6]],["t"],["variable","string"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_sys.v",[[[[["t",[[20,20],[20,35]],[[20,27],[20,28]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_threads.v",[[[[["t",[[16,14],[20,0]],[[18,17],[19,3]],[],["module"]],[[["clk",[[22,10],[22,13]],[[22,10],[22,13]],["t"],["port"]],["cyc",[[22,24],[23,9]],[[23,6],[23,9]],["t"],["variable","integer"]],["failure",[[23,14],[24,16]],[[24,9],[24,16]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_type_bad.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_unpack_bad.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[[["sig0",[[10,3],[10,22]],[[10,15],[10,19]],["t"],["variable","logic"]],["sig1",[[11,3],[11,25]],[[11,15],[11,19]],["t"],["variable","logic"]],["sig2",[[12,3],[12,25]],[[12,15],[12,19]],["t"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_vams.v",[[[[["t",[[9,0],[14,5]],[[9,7],[9,8]],[],["module"]],[[["out",[[18,10],[18,13]],[[18,10],[18,13]],["t"],["port"]],["in",[[13,3],[13,5]],[[13,3],[13,5]],["t"],["port","out"]],["in",[[16,9],[16,11]],[[16,9],[16,11]],["t"],["port"]],["in",[[17,3],[17,11]],[[17,9],[17,11]],["t"],["variable","wreal"]],["out",[[19,3],[19,12]],[[19,9],[19,12]],["t"],["variable","wreal"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dpi_var.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["cyc",[[14,3],[14,18]],[[14,11],[14,14]],["t"],["variable","integer"]],["monclk",[[16,3],[16,24]],[[16,11],[16,17]],["t"],["variable","wire"]],["in",[[18,3],[18,13]],[[18,11],[18,13]],["t"],["variable","int"]],["fr_a",[[19,3],[19,15]],[[19,11],[19,15]],["t"],["variable","int"]],["fr_b",[[20,3],[20,15]],[[20,11],[20,15]],["t"],["variable","int"]],["fr_chk",[[21,3],[21,17]],[[21,11],[21,17]],["t"],["variable","int"]],["sub",[[22,3],[22,15]],[[22,7],[22,10]],["t"],["instance","sub"]]]]],[["sub",[[72,32],[84,10]],[[72,40],[72,45]],[],["module"]],[[["fr_a",[[80,3],[80,8]],[[80,3],[80,8]],["sub"],["port"]],["fr_b",[[80,12],[80,16]],[[80,12],[80,16]],["sub"],["port","fr_a"]],["fr_chk",[[81,9],[81,18]],[[81,9],[81,18]],["sub"],["port","fr_b"]],["in",[[82,18],[83,0]],[[82,18],[83,0]],["sub"],["port","fr_chk"]],["mon_class_name",[[86,12],[90,40]],[[86,20],[88,3]],["sub"],["instance","void"]],["mon_register_a",[[91,6],[94,36]],[[91,21],[93,0]],["sub"],["instance","void"]],["in",[[96,0],[96,22]],[[96,20],[96,22]],["sub"],["port","int"]],["fr_a",[[97,20],[97,31]],[[97,27],[97,31]],["sub"],["port","int"]],["fr_b",[[98,24],[101,9]],[[99,6],[101,9]],["sub"],["port","int"]],null]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dynarray_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["a",[[8,3],[8,14]],[[8,11],[8,12]],["t"],["variable","integer"]],["s",[[10,3],[10,12]],[[10,11],[10,12]],["t"],["variable","string"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dynarray_method.v",[[[[["t",[[12,0],[12,23]],[[12,7],[12,8]],[],["module"]],[[["s",[[14,3],[14,50]],[[14,10],[14,11]],["t"],["variable","string"]]]]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[8,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["checks",[[8,0],[10,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]],["checkg",[[10,0],[12,0]],[[10,8],[10,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dynarray_param.v",[[[[["t",[[9,0],[9,22]],[[9,7],[9,8]],[],["module"]],[[["SIZES",[[10,3],[10,43]],[[10,18],[10,23]],["t"],["localparam","int"]],["calc_sums_t",[[11,3],[11,36]],[[11,18],[11,29]],["t"],["typedef","int"]],["SUMS_ARRAY",[[13,3],[13,63]],[[13,18],[13,28]],["t"],["localparam","int"]],["SUMS_DYN",[[23,3],[23,59]],[[23,18],[23,26]],["t"],["localparam","int"]]],null,[[["calc_sums_array",[[14,3],[14,58]],[[14,24],[14,39]],["t"],["function"]],[[["s",[[14,40],[14,50]],[[14,44],[14,45]],["t","calc_sums_array"],["port","int"]],["n",[[14,52],[14,57]],[[14,56],[14,57]],["t","calc_sums_array"],["port","int"]]]]],[["calc_sums_dyn",[[25,3],[25,53]],[[25,24],[25,37]],["t"],["function"]],[[["s",[[25,38],[25,45]],[[25,42],[25,43]],["t","calc_sums_dyn"],["port","int"]],["n",[[25,47],[25,52]],[[25,51],[25,52]],["t","calc_sums_dyn"],["port","int"]]]]]]]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dynarray_unpacked.v",[[[[["t",[[9,0],[9,23]],[[9,7],[9,8]],[],["module"]],[[["dyn",[[11,3],[11,19]],[[11,8],[11,11]],["t"],["variable","byte"]]]]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_dynarray.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["cyc",[[16,3],[16,18]],[[16,11],[16,14]],["t"],["variable","integer"]],["i",[[18,3],[18,12]],[[18,11],[18,12]],["t"],["variable","integer"]],["v",[[19,3],[19,12]],[[19,11],[19,12]],["t"],["variable","string"]],["unused",[[22,3],[22,19]],[[22,11],[22,17]],["t"],["variable","integer"]],["byte_t",[[25,3],[25,28]],[[25,21],[25,27]],["t"],["typedef","bit"]],["a",[[26,3],[26,13]],[[26,10],[26,11]],["t"],["variable","byte_t"]],["b",[[27,3],[27,13]],[[27,10],[27,11]],["t"],["variable","byte_t"]],["pck256_t",[[30,3],[34,14]],[[34,5],[34,13]],["t"],["typedef","#AnonymousStructUnion131"]],["p256",[[36,3],[36,18]],[[36,12],[36,16]],["t"],["variable","pck256_t"]],["s",[[38,3],[38,52]],[[38,19],[38,20]],["t"],["variable","string"]]],null,[[["#AnonymousStructUnion131",[[30,11],[34,4]],[[30,11],[30,17]],["t"],["struct"]],[[["header",[[31,5],[31,25]],[[31,19],[31,25]],["t","#AnonymousStructUnion131"],["struct_union_member"]],["payload",[[32,5],[32,26]],[[32,19],[32,26]],["t","#AnonymousStructUnion131"],["struct_union_member"]],["checksum",[[33,5],[33,27]],[[33,19],[33,27]],["t","#AnonymousStructUnion131"],["struct_union_member"]]]]]]]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[8,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["checks",[[8,0],[10,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_embed1_child.v",[[[[["t_embed1_child",[[6,0],[11,5]],[[6,7],[6,21]],[],["module"]],[[["bit_out",[[15,10],[15,17]],[[15,10],[15,17]],["t_embed1_child"],["port"]],["vec_out",[[8,12],[8,19]],[[8,12],[8,19]],["t_embed1_child"],["port","bit_out"]],["wide_out",[[8,21],[8,29]],[[8,21],[8,29]],["t_embed1_child"],["port","vec_out"]],["did_init_out",[[8,31],[8,43]],[[8,31],[8,43]],["t_embed1_child"],["port","wide_out"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t_embed1_child"],["port","did_init_out"]],["bit_in",[[10,8],[10,14]],[[10,8],[10,14]],["t_embed1_child"],["port","clk"]],["vec_in",[[10,16],[10,22]],[[10,16],[10,22]],["t_embed1_child"],["port","bit_in"]],["wide_in",[[10,24],[10,31]],[[10,24],[10,31]],["t_embed1_child"],["port","vec_in"]],["is_ref",[[10,33],[10,39]],[[10,33],[10,39]],["t_embed1_child"],["port","wide_in"]],["clk",[[13,10],[13,13]],[[13,10],[13,13]],["t_embed1_child"],["port"]],["bit_in",[[14,10],[14,16]],[[14,10],[14,16]],["t_embed1_child"],["port"]],["vec_in",[[16,10],[16,23]],[[16,17],[16,23]],["t_embed1_child"],["port"]],["vec_out",[[17,10],[17,30]],[[17,23],[17,30]],["t_embed1_child"],["port","logic"]],["wide_in",[[18,10],[18,25]],[[18,18],[18,25]],["t_embed1_child"],["port"]],["wide_out",[[19,10],[19,32]],[[19,24],[19,32]],["t_embed1_child"],["port","logic"]],["did_init_out",[[20,13],[20,25]],[[20,13],[20,25]],["t_embed1_child"],["port"]],["is_ref",[[22,12],[22,18]],[[22,12],[22,18]],["t_embed1_child"],["port"]],["did_init",[[24,3],[24,15]],[[24,7],[24,15]],["t_embed1_child"],["variable","reg"]],["did_final",[[29,3],[29,16]],[[29,7],[29,16]],["t_embed1_child"],["variable","reg"]],["bit_out",[[37,3],[37,24]],[[37,8],[37,15]],["t_embed1_child"],["variable","wire"]],["did_init_out",[[38,3],[38,31]],[[38,8],[38,20]],["t_embed1_child"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_embed1_wrap.v",[[[[["t_embed1_wrap",[[6,0],[11,5]],[[6,7],[6,20]],[],["module"]],[[["bit_out",[[8,3],[8,10]],[[8,3],[8,10]],["t_embed1_wrap"],["port"]],["vec_out",[[8,12],[8,19]],[[8,12],[8,19]],["t_embed1_wrap"],["port","bit_out"]],["wide_out",[[8,21],[8,29]],[[8,21],[8,29]],["t_embed1_wrap"],["port","vec_out"]],["did_init_out",[[8,31],[8,43]],[[8,31],[8,43]],["t_embed1_wrap"],["port","wide_out"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t_embed1_wrap"],["port","did_init_out"]],["bit_in",[[10,8],[10,14]],[[10,8],[10,14]],["t_embed1_wrap"],["port","clk"]],["vec_in",[[10,16],[10,22]],[[10,16],[10,22]],["t_embed1_wrap"],["port","bit_in"]],["wide_in",[[10,24],[10,31]],[[10,24],[10,31]],["t_embed1_wrap"],["port","vec_in"]],["is_ref",[[10,33],[10,39]],[[10,33],[10,39]],["t_embed1_wrap"],["port","wide_in"]],["bit_out",[[15,10],[15,31]],[[15,24],[15,31]],["t_embed1_wrap"],["port","bit"]],["vec_out",[[16,10],[16,31]],[[16,24],[16,31]],["t_embed1_wrap"],["port","bit"]],["wide_out",[[17,10],[17,32]],[[17,24],[17,32]],["t_embed1_wrap"],["port","bit"]],["did_init_out",[[18,10],[18,36]],[[18,24],[18,36]],["t_embed1_wrap"],["port","bit"]],["clk",[[19,10],[19,13]],[[19,10],[19,13]],["t_embed1_wrap"],["port"]],["bit_in",[[20,10],[20,16]],[[20,10],[20,16]],["t_embed1_wrap"],["port"]],["vec_in",[[21,9],[21,23]],[[21,17],[21,23]],["t_embed1_wrap"],["port"]],["wide_in",[[22,9],[22,24]],[[22,17],[22,24]],["t_embed1_wrap"],["port"]],["is_ref",[[23,10],[23,16]],[[23,10],[23,16]],["t_embed1_wrap"],["port"]],null,null,null,null]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_embed1.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["bit_in",[[17,3],[17,25]],[[17,10],[17,16]],["t"],["variable","wire"]],["vec_in",[[18,3],[18,34]],[[18,16],[18,22]],["t"],["variable","wire"]],["wide_in",[[19,3],[19,48]],[[19,16],[19,23]],["t"],["variable","wire"]],["exp_bit_out",[[23,3],[23,21]],[[23,10],[23,21]],["t"],["variable","wire"]],["exp_did_init_out",[[24,3],[24,26]],[[24,10],[24,26]],["t"],["variable","wire"]],["exp_vec_out",[[25,3],[25,27]],[[25,16],[25,27]],["t"],["variable","wire"]],["exp_wide_out",[[26,3],[26,29]],[[26,17],[26,29]],["t"],["variable","wire"]],["got_bit_out",[[27,3],[27,21]],[[27,10],[27,21]],["t"],["variable","wire"]],["got_did_init_out",[[28,3],[28,26]],[[28,10],[28,26]],["t"],["variable","wire"]],["got_vec_out",[[29,3],[29,27]],[[29,16],[29,27]],["t"],["variable","wire"]],["got_wide_out",[[30,3],[30,29]],[[30,17],[30,29]],["t"],["variable","wire"]],["reference",[[39,3],[51,24]],[[39,18],[39,27]],["t"],["instance","t_embed1_child"]],["test",[[60,3],[72,24]],[[60,17],[60,21]],["t"],["instance","t_embed1_wrap"]],["result",[[75,3],[79,42]],[[75,15],[75,21]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_emit_constw.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["cyc",[[14,3],[14,19]],[[14,12],[14,15]],["t"],["variable","integer"]],["crc",[[15,3],[15,18]],[[15,15],[15,18]],["t"],["variable","reg"]],["sum",[[16,3],[16,18]],[[16,15],[16,18]],["t"],["variable","reg"]],["w4",[[18,3],[18,79]],[[18,18],[18,20]],["t"],["variable","bit"]],["w8m",[[20,3],[20,136]],[[20,18],[20,21]],["t"],["variable","bit"]],["w8",[[22,3],[22,135]],[[22,18],[22,20]],["t"],["variable","bit"]],["w8p",[[24,3],[24,142]],[[24,18],[24,21]],["t"],["variable","bit"]],["w9",[[26,3],[27,114]],[[26,18],[26,20]],["t"],["variable","bit"]],["w16m",[[29,3],[30,117]],[[29,19],[29,23]],["t"],["variable","bit"]],["w16",[[32,3],[33,116]],[[32,19],[32,22]],["t"],["variable","bit"]],["w16p",[[35,3],[36,117]],[[35,19],[35,23]],["t"],["variable","bit"]],["w17",[[38,3],[40,116]],[[38,19],[38,22]],["t"],["variable","bit"]],["result",[[53,3],[61,20]],[[53,15],[53,21]],["t"],["variable","wire"]]],null,[[["bytehash",[[42,3],[42,51]],[[42,18],[42,26]],["t"],["function"]],[[["data",[[42,28],[42,50]],[[42,46],[42,50]],["t","bytehash"],["port","input"]]]]]]]]],null,null,null,[["checkhw",[[6,0],[8,0]],[[6,8],[6,15]],["source.systemverilog"],["macro"]],["EXPECTED_SUM",[[64,0],[66,3]],[[64,8],[64,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_bad_circdecl.v",[[[[["t",[[6,0],[6,11]],[[6,7],[6,8]],[],["module"]],[[["VALUE",[[9,6],[9,11]],[[9,6],[9,11]],["t"],["enum_member","#AnonymousEnum9"]],["bad_redecl",[[8,3],[10,16]],[[10,5],[10,15]],["t"],["typedef","#AnonymousEnum9"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_bad_hide.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[[["HIDE_VALUE",[[10,18],[10,32]],[[10,18],[10,28]],["t"],["enum_member","#AnonymousEnum11"]],["hide_enum_t",[[10,3],[10,47]],[[10,35],[10,46]],["t"],["typedef","#AnonymousEnum11"]]]]]],null,null,null,[["HIDE_VALUE",[[6,15],[6,29]],[[6,15],[6,25]],[],["enum_member","#AnonymousEnum10"]],["hide_enum_t",[[6,0],[6,44]],[[6,32],[6,43]],[],["typedef","#AnonymousEnum10"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_func.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["a",[[28,3],[28,9]],[[28,8],[28,9]],["t"],["variable","En_t"]],["z",[[28,3],[28,12]],[[28,11],[28,12]],["t"],["variable","a"]],["sub",[[30,3],[34,15]],[[30,7],[30,10]],["t"],["instance","sub"]],["cyc",[[36,3],[36,17]],[[36,14],[36,17]],["t"],["variable","integer"]]],null,[[["f_enum_inv",[[17,3],[20,29]],[[20,8],[20,18]],["t"],["function"]],[[["a",[[20,21],[20,28]],[[20,27],[20,28]],["t","f_enum_inv"],["port","input"]]]]]]]],[["sub",[[59,0],[59,41]],[[59,7],[59,10]],[],["module"]],[[["a",[[59,12],[59,24]],[[59,23],[59,24]],["sub"],["port","En_t"]],["z",[[59,26],[59,39]],[[59,38],[59,39]],["sub"],["port","En_t"]]]]]],null,null,null,[["EN_ZERO",[[6,15],[6,22]],[[6,15],[6,22]],[],["enum_member","#AnonymousEnum12"]],["EN_ONE",[[7,8],[7,14]],[[7,8],[7,14]],[],["enum_member","#AnonymousEnum12"]],["En_t",[[6,0],[8,15]],[[8,10],[8,14]],[],["typedef","#AnonymousEnum12"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_int.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["EP_State_IDLE",[[15,7],[15,20]],[[15,7],[15,20]],["t"],["enum_member","#AnonymousEnum13"]],["EP_State_CMDSHIFT0",[[16,7],[16,25]],[[16,7],[16,25]],["t"],["enum_member","#AnonymousEnum13"]],["EP_State_CMDSHIFT13",[[17,7],[17,26]],[[17,7],[17,26]],["t"],["enum_member","#AnonymousEnum13"]],["EP_State_CMDSHIFT14",[[18,7],[18,26]],[[18,7],[18,26]],["t"],["enum_member","#AnonymousEnum13"]],["EP_State_CMDSHIFT15",[[19,7],[19,26]],[[19,7],[19,26]],["t"],["enum_member","#AnonymousEnum13"]],["EP_State_CMDSHIFT16",[[20,7],[20,26]],[[20,7],[20,26]],["t"],["enum_member","#AnonymousEnum13"]],["EP_State_DWAIT",[[21,7],[21,21]],[[21,7],[21,21]],["t"],["enum_member","#AnonymousEnum13"]],["EP_State_DSHIFT0",[[22,7],[22,23]],[[22,7],[22,23]],["t"],["enum_member","#AnonymousEnum13"]],["EP_State_DSHIFT1",[[23,7],[23,23]],[[23,7],[23,23]],["t"],["enum_member","#AnonymousEnum13"]],["EP_State_DSHIFT15",[[24,7],[24,24]],[[24,7],[24,24]],["t"],["enum_member","#AnonymousEnum13"]],["m_state_xr",[[13,3],[24,39]],[[24,29],[24,39]],["t"],["variable","#AnonymousEnum13"]],["m_state2_xr",[[13,3],[24,52]],[[24,41],[24,52]],["t"],["variable","#AnonymousEnum13"]],["m_stateAscii_xr",[[27,3],[27,30]],[[27,15],[27,30]],["t"],["variable","reg"]],["cyc",[[45,3],[45,17]],[[45,14],[45,17]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_large_methods.v",[[[[["t",[[9,0],[12,5]],[[9,7],[9,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["E01",[[16,3],[16,12]],[[16,3],[16,6]],["t"],["enum_member","#AnonymousEnum14"]],["ELARGE",[[17,3],[17,18]],[[17,3],[17,9]],["t"],["enum_member","#AnonymousEnum14"]],["my_t",[[15,3],[18,10]],[[18,5],[18,9]],["t"],["typedef","#AnonymousEnum14"]],["cyc",[[20,3],[20,19]],[[20,12],[20,15]],["t"],["variable","integer"]],["e",[[21,3],[21,9]],[[21,8],[21,9]],["t"],["variable","my_t"]],["all",[[23,3],[23,13]],[[23,10],[23,13]],["t"],["variable","string"]]]]]],null,null,null,[["checkh",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["checks",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_name2.v",[[[[["our_pkg",[[6,0],[6,16]],[[6,8],[6,15]],[],["package"]],[[["ADC_IN2IN",[[8,10],[8,27]],[[8,10],[8,19]],["our_pkg"],["enum_member","#AnonymousEnum15"]],["ADC_IMMED",[[9,10],[9,27]],[[9,10],[9,19]],["our_pkg"],["enum_member","#AnonymousEnum15"]],["ADC_INDIR",[[10,10],[10,27]],[[10,10],[10,19]],["our_pkg"],["enum_member","#AnonymousEnum15"]],["ADC_INIDX",[[11,10],[11,27]],[[11,10],[11,19]],["our_pkg"],["enum_member","#AnonymousEnum15"]],["T_Opcode",[[7,3],[12,21]],[[12,12],[12,20]],["our_pkg"],["typedef","#AnonymousEnum15"]]]]],[["t",[[15,0],[15,12]],[[15,7],[15,8]],[],["module"]],[[["our",[[16,3],[16,13]],[[16,7],[16,10]],["t"],["instance","our"]]]]],[["our",[[19,0],[21,6]],[[19,7],[19,10]],[],["module"]],[[["IR",[[23,3],[23,26]],[[23,12],[23,14]],["our"],["variable","T_Opcode"]]],[["our_pkg",["*"]]]]]]],["our_pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_name3.v",[[[[["our",[[7,0],[7,11]],[[7,7],[7,10]],[],["module"]],[[["n",[[9,23],[9,24]],[[9,23],[9,24]],["our"],["enum_member","#AnonymousEnum16"]],["N",[[9,25],[9,26]],[[9,25],[9,26]],["our"],["enum_member","#AnonymousEnum16"]],["T_Flg_N",[[9,3],[9,36]],[[9,28],[9,35]],["our"],["typedef","#AnonymousEnum16"]],["T_PS_Reg",[[11,3],[13,14]],[[13,5],[13,13]],["our"],["typedef","#AnonymousStructUnion132"]],["PS",[[15,3],[15,21]],[[15,12],[15,14]],["our"],["variable","T_PS_Reg"]]],null,[[["#AnonymousStructUnion132",[[11,11],[13,4]],[[11,11],[11,17]],["our"],["struct"]],[[["N",[[12,6],[12,15]],[[12,14],[12,15]],["our","#AnonymousStructUnion132"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_overlap_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["e0",[[8,10],[8,12]],[[8,10],[8,12]],["t"],["enum_member","#AnonymousEnum17"]],["e1",[[9,10],[9,12]],[[9,10],[9,12]],["t"],["enum_member","#AnonymousEnum17"]],["e2",[[10,10],[10,12]],[[10,10],[10,12]],["t"],["enum_member","#AnonymousEnum17"]],["e1b",[[11,10],[11,15]],[[11,10],[11,13]],["t"],["enum_member","#AnonymousEnum17"]],["BAD1",[[8,3],[12,16]],[[12,12],[12,16]],["t"],["variable","#AnonymousEnum17"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_public.v",[[[[["p3",[[6,0],[6,11]],[[6,8],[6,10]],[],["package"]],[[["ZERO",[[8,10],[8,21]],[[8,10],[8,14]],["p3"],["enum_member","#AnonymousEnum18"]],["ONE",[[9,10],[9,20]],[[9,10],[9,13]],["p3"],["enum_member","#AnonymousEnum18"]],["e3_t",[[7,3],[9,49]],[[9,23],[9,27]],["p3"],["typedef","#AnonymousEnum18"]]]]],[["p62",[[12,0],[12,12]],[[12,8],[12,11]],[],["package"]],[[["ZERO",[[14,10],[14,19]],[[14,10],[14,14]],["p62"],["enum_member","#AnonymousEnum19"]],["ALLONE",[[15,10],[15,21]],[[15,10],[15,16]],["p62"],["enum_member","#AnonymousEnum19"]],["e62_t",[[13,3],[15,51]],[[15,24],[15,29]],["p62"],["typedef","#AnonymousEnum19"]]]]],[["t",[[18,0],[18,23]],[[18,7],[18,8]],[],["module"]],[[["EI_A",[[21,3],[21,7]],[[21,3],[21,7]],["t"],["enum_member","#AnonymousEnum20"]],["EI_B",[[22,3],[22,7]],[[22,3],[22,7]],["t"],["enum_member","#AnonymousEnum20"]],["EI_C",[[23,3],[23,7]],[[23,3],[23,7]],["t"],["enum_member","#AnonymousEnum20"]],["m_state",[[20,3],[24,12]],[[24,5],[24,12]],["t"],["variable","#AnonymousEnum20"]]]]]]],[],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_recurse_bad.v",[[null,null,null,null,[["u",[[6,6],[6,9]],[[6,6],[6,7]],[],["enum_member","#AnonymousEnum21"]],["e_t",[[6,0],[6,14]],[[6,11],[6,14]],[],["variable","#AnonymousEnum21"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_recurse_bad2.v",[[null,null,null,null,[["A",[[6,21],[6,29]],[[6,21],[6,22]],[],["enum_member","#AnonymousEnum22"]],["B",[[6,31],[6,38]],[[6,31],[6,32]],[],["enum_member","#AnonymousEnum22"]],["foo_t",[[6,0],[6,47]],[[6,41],[6,46]],[],["typedef","#AnonymousEnum22"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_size.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["P",[[13,28],[13,31]],[[13,28],[13,29]],["t"],["enum_member","#AnonymousEnum23"]],["W",[[13,33],[13,39]],[[13,33],[13,34]],["t"],["enum_member","#AnonymousEnum23"]],["E",[[13,41],[13,42]],[[13,41],[13,42]],["t"],["enum_member","#AnonymousEnum23"]],["N",[[13,44],[13,45]],[[13,44],[13,45]],["t"],["enum_member","#AnonymousEnum23"]],["S",[[13,47],[13,48]],[[13,47],[13,48]],["t"],["enum_member","#AnonymousEnum23"]],["Dirs",[[13,3],[13,55]],[[13,50],[13,54]],["t"],["typedef","#AnonymousEnum23"]],["UP",[[15,25],[15,29]],[[15,25],[15,27]],["t"],["enum_member","#AnonymousEnum24"]],["UW",[[15,31],[15,38]],[[15,31],[15,33]],["t"],["enum_member","#AnonymousEnum24"]],["UNSIZED",[[15,3],[15,48]],[[15,40],[15,47]],["t"],["typedef","#AnonymousEnum24"]],["LEN",[[18,3],[18,22]],[[18,14],[18,17]],["t"],["localparam"]],["COL",[[19,3],[19,22]],[[19,14],[19,17]],["t"],["localparam"]],["SEQ",[[21,3],[25,65]],[[21,21],[21,24]],["t"],["localparam"]],["SE2",[[27,3],[31,33]],[[27,14],[27,17]],["t"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_type_methods_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["increment",[[8,8],[8,17]],[[8,8],[8,17]],["t"],["port","clk"]],["increment",[[11,9],[11,24]],[[11,15],[11,24]],["t"],["port"]],["E01",[[14,23],[14,30]],[[14,23],[14,26]],["t"],["enum_member","#AnonymousEnum25"]],["E03",[[15,23],[15,30]],[[15,23],[15,26]],["t"],["enum_member","#AnonymousEnum25"]],["E04",[[16,23],[16,30]],[[16,23],[16,26]],["t"],["enum_member","#AnonymousEnum25"]],["E05",[[17,23],[17,30]],[[17,23],[17,26]],["t"],["enum_member","#AnonymousEnum25"]],["my_t",[[13,3],[18,30]],[[18,25],[18,29]],["t"],["typedef","#AnonymousEnum25"]],["e",[[20,3],[20,9]],[[20,8],[20,9]],["t"],["variable","my_t"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_type_methods.v",[[[[["t",[[9,0],[12,5]],[[9,7],[9,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["E01",[[16,9],[16,16]],[[16,9],[16,12]],["t"],["enum_member","#AnonymousEnum26"]],["E03",[[17,9],[17,16]],[[17,9],[17,12]],["t"],["enum_member","#AnonymousEnum26"]],["E04",[[18,9],[18,16]],[[18,9],[18,12]],["t"],["enum_member","#AnonymousEnum26"]],["my_t",[[15,3],[19,16]],[[19,11],[19,15]],["t"],["typedef","#AnonymousEnum26"]],["cyc",[[21,3],[21,19]],[[21,12],[21,15]],["t"],["variable","integer"]],["e",[[22,3],[22,9]],[[22,8],[22,9]],["t"],["variable","my_t"]],["arrayfits",[[24,3],[24,24]],[[24,7],[24,16]],["t"],["variable","int"]],["all",[[26,3],[26,13]],[[26,10],[26,13]],["t"],["variable","string"]]]]]],null,null,null,[["checkh",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["checks",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_type_pins.v",[[[[["t",[[47,0],[50,5]],[[47,7],[47,8]],[],["module"]],[[["clk",[[51,9],[51,12]],[[51,9],[51,12]],["t"],["port"]],["a",[[53,3],[53,16]],[[53,9],[53,10]],["t"],["variable","wire"]],["b",[[54,3],[54,17]],[[54,9],[54,10]],["t"],["variable","wire"]],["c",[[55,3],[55,10]],[[55,9],[55,10]],["t"],["variable","reg"]],["test_i",[[57,3],[59,15]],[[57,8],[57,14]],["t"],["instance","test"]]]]],[["test",[[70,0],[73,5]],[[70,7],[70,11]],[],["module"]],[[["clk",[[74,9],[74,12]],[[74,9],[74,12]],["test"],["port"]],["e",[[77,3],[77,13]],[[77,12],[77,13]],["test"],["variable","t_pinid"]],["myarray1",[[78,3],[78,34]],[[78,9],[78,17]],["test"],["variable","int"]]]]]],null,null,null,[["PINID_A0",[[15,1],[15,17]],[[15,1],[15,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_A1",[[17,11],[17,19]],[[17,11],[17,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_A2",[[17,21],[17,29]],[[17,21],[17,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_A3",[[17,31],[17,39]],[[17,31],[17,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_A4",[[17,41],[17,49]],[[17,41],[17,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_A5",[[17,51],[17,59]],[[17,51],[17,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_A6",[[17,61],[17,69]],[[17,61],[17,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_A7",[[17,71],[17,79]],[[17,71],[17,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_B0",[[18,1],[18,9]],[[18,1],[18,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_B1",[[18,11],[18,19]],[[18,11],[18,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_B2",[[18,21],[18,29]],[[18,21],[18,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_B3",[[18,31],[18,39]],[[18,31],[18,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_B4",[[18,41],[18,49]],[[18,41],[18,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_B5",[[18,51],[18,59]],[[18,51],[18,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_B6",[[18,61],[18,69]],[[18,61],[18,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_B7",[[18,71],[18,79]],[[18,71],[18,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_C0",[[19,1],[19,9]],[[19,1],[19,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_C1",[[19,11],[19,19]],[[19,11],[19,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_C2",[[19,21],[19,29]],[[19,21],[19,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_C3",[[19,31],[19,39]],[[19,31],[19,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_C4",[[19,41],[19,49]],[[19,41],[19,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_C5",[[19,51],[19,59]],[[19,51],[19,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_C6",[[19,61],[19,69]],[[19,61],[19,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_C7",[[19,71],[19,79]],[[19,71],[19,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_D0",[[20,1],[20,9]],[[20,1],[20,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_D1",[[20,11],[20,19]],[[20,11],[20,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_D2",[[20,21],[20,29]],[[20,21],[20,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_D3",[[20,31],[20,39]],[[20,31],[20,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_D4",[[20,41],[20,49]],[[20,41],[20,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_D5",[[20,51],[20,59]],[[20,51],[20,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_D6",[[20,61],[20,69]],[[20,61],[20,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_D7",[[20,71],[20,79]],[[20,71],[20,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_E0",[[21,1],[21,9]],[[21,1],[21,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_E1",[[21,11],[21,19]],[[21,11],[21,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_E2",[[21,21],[21,29]],[[21,21],[21,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_E3",[[21,31],[21,39]],[[21,31],[21,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_E4",[[21,41],[21,49]],[[21,41],[21,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_E5",[[21,51],[21,59]],[[21,51],[21,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_E6",[[21,61],[21,69]],[[21,61],[21,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_E7",[[21,71],[21,79]],[[21,71],[21,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_F0",[[22,1],[22,9]],[[22,1],[22,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_F1",[[22,11],[22,19]],[[22,11],[22,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_F2",[[22,21],[22,29]],[[22,21],[22,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_F3",[[22,31],[22,39]],[[22,31],[22,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_F4",[[22,41],[22,49]],[[22,41],[22,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_F5",[[22,51],[22,59]],[[22,51],[22,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_F6",[[22,61],[22,69]],[[22,61],[22,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_F7",[[22,71],[22,79]],[[22,71],[22,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_G0",[[23,1],[23,9]],[[23,1],[23,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_G1",[[23,11],[23,19]],[[23,11],[23,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_G2",[[23,21],[23,29]],[[23,21],[23,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_G3",[[23,31],[23,39]],[[23,31],[23,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_G4",[[23,41],[23,49]],[[23,41],[23,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_G5",[[23,51],[23,59]],[[23,51],[23,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_G6",[[23,61],[23,69]],[[23,61],[23,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_G7",[[23,71],[23,79]],[[23,71],[23,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_H0",[[24,1],[24,9]],[[24,1],[24,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_H1",[[24,11],[24,19]],[[24,11],[24,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_H2",[[24,21],[24,29]],[[24,21],[24,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_H3",[[24,31],[24,39]],[[24,31],[24,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_H4",[[24,41],[24,49]],[[24,41],[24,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_H5",[[24,51],[24,59]],[[24,51],[24,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_H6",[[24,61],[24,69]],[[24,61],[24,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_H7",[[24,71],[24,79]],[[24,71],[24,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_J0",[[26,1],[26,9]],[[26,1],[26,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_J1",[[26,11],[26,19]],[[26,11],[26,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_J2",[[26,21],[26,29]],[[26,21],[26,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_J3",[[26,31],[26,39]],[[26,31],[26,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_J4",[[26,41],[26,49]],[[26,41],[26,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_J5",[[26,51],[26,59]],[[26,51],[26,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_J6",[[26,61],[26,69]],[[26,61],[26,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_J7",[[26,71],[26,79]],[[26,71],[26,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_K0",[[27,1],[27,9]],[[27,1],[27,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_K1",[[27,11],[27,19]],[[27,11],[27,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_K2",[[27,21],[27,29]],[[27,21],[27,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_K3",[[27,31],[27,39]],[[27,31],[27,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_K4",[[27,41],[27,49]],[[27,41],[27,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_K5",[[27,51],[27,59]],[[27,51],[27,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_K6",[[27,61],[27,69]],[[27,61],[27,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_K7",[[27,71],[27,79]],[[27,71],[27,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_L0",[[28,1],[28,9]],[[28,1],[28,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_L1",[[28,11],[28,19]],[[28,11],[28,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_L2",[[28,21],[28,29]],[[28,21],[28,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_L3",[[28,31],[28,39]],[[28,31],[28,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_L4",[[28,41],[28,49]],[[28,41],[28,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_L5",[[28,51],[28,59]],[[28,51],[28,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_L6",[[28,61],[28,69]],[[28,61],[28,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_L7",[[28,71],[28,79]],[[28,71],[28,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_M0",[[29,1],[29,9]],[[29,1],[29,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_M1",[[29,11],[29,19]],[[29,11],[29,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_M2",[[29,21],[29,29]],[[29,21],[29,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_M3",[[29,31],[29,39]],[[29,31],[29,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_M4",[[29,41],[29,49]],[[29,41],[29,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_M5",[[29,51],[29,59]],[[29,51],[29,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_M6",[[29,61],[29,69]],[[29,61],[29,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_M7",[[29,71],[29,79]],[[29,71],[29,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_N0",[[30,1],[30,9]],[[30,1],[30,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_N1",[[30,11],[30,19]],[[30,11],[30,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_N2",[[30,21],[30,29]],[[30,21],[30,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_N3",[[30,31],[30,39]],[[30,31],[30,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_N4",[[30,41],[30,49]],[[30,41],[30,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_N5",[[30,51],[30,59]],[[30,51],[30,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_N6",[[30,61],[30,69]],[[30,61],[30,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_N7",[[30,71],[30,79]],[[30,71],[30,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_P0",[[32,1],[32,9]],[[32,1],[32,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_P1",[[32,11],[32,19]],[[32,11],[32,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_P2",[[32,21],[32,29]],[[32,21],[32,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_P3",[[32,31],[32,39]],[[32,31],[32,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_P4",[[32,41],[32,49]],[[32,41],[32,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_P5",[[32,51],[32,59]],[[32,51],[32,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_P6",[[32,61],[32,69]],[[32,61],[32,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_P7",[[32,71],[32,79]],[[32,71],[32,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_Q0",[[33,1],[33,9]],[[33,1],[33,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_Q1",[[33,11],[33,19]],[[33,11],[33,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_Q2",[[33,21],[33,29]],[[33,21],[33,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_Q3",[[33,31],[33,39]],[[33,31],[33,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_Q4",[[33,41],[33,49]],[[33,41],[33,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_Q5",[[33,51],[33,59]],[[33,51],[33,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_Q6",[[33,61],[33,69]],[[33,61],[33,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_Q7",[[33,71],[33,79]],[[33,71],[33,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_R0",[[34,1],[34,9]],[[34,1],[34,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_R1",[[34,11],[34,19]],[[34,11],[34,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_R2",[[34,21],[34,29]],[[34,21],[34,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_R3",[[34,31],[34,39]],[[34,31],[34,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_R4",[[34,41],[34,49]],[[34,41],[34,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_R5",[[34,51],[34,59]],[[34,51],[34,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_R6",[[34,61],[34,69]],[[34,61],[34,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_R7",[[34,71],[34,79]],[[34,71],[34,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_X0",[[36,1],[36,9]],[[36,1],[36,9]],[],["enum_member","#AnonymousEnum27"]],["PINID_X1",[[36,11],[36,19]],[[36,11],[36,19]],[],["enum_member","#AnonymousEnum27"]],["PINID_X2",[[36,21],[36,29]],[[36,21],[36,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_X3",[[36,31],[36,39]],[[36,31],[36,39]],[],["enum_member","#AnonymousEnum27"]],["PINID_X4",[[36,41],[36,49]],[[36,41],[36,49]],[],["enum_member","#AnonymousEnum27"]],["PINID_X5",[[36,51],[36,59]],[[36,51],[36,59]],[],["enum_member","#AnonymousEnum27"]],["PINID_X6",[[36,61],[36,69]],[[36,61],[36,69]],[],["enum_member","#AnonymousEnum27"]],["PINID_X7",[[36,71],[36,79]],[[36,71],[36,79]],[],["enum_member","#AnonymousEnum27"]],["PINID_D2W_DAT",[[38,1],[38,14]],[[38,1],[38,14]],[],["enum_member","#AnonymousEnum27"]],["PINID_D2W_CLK",[[38,16],[38,29]],[[38,16],[38,29]],[],["enum_member","#AnonymousEnum27"]],["PINID_VDD0",[[40,1],[40,11]],[[40,1],[40,11]],[],["enum_member","#AnonymousEnum27"]],["PINID_VDD1",[[40,13],[40,23]],[[40,13],[40,23]],[],["enum_member","#AnonymousEnum27"]],["PINID_VDD2",[[40,25],[40,35]],[[40,25],[40,35]],[],["enum_member","#AnonymousEnum27"]],["PINID_VDD3",[[40,37],[40,47]],[[40,37],[40,47]],[],["enum_member","#AnonymousEnum27"]],["PINID_GND0",[[41,1],[41,11]],[[41,1],[41,11]],[],["enum_member","#AnonymousEnum27"]],["PINID_GND1",[[41,13],[41,23]],[[41,13],[41,23]],[],["enum_member","#AnonymousEnum27"]],["PINID_GND2",[[41,25],[41,35]],[[41,25],[41,35]],[],["enum_member","#AnonymousEnum27"]],["PINID_GND3",[[41,37],[41,47]],[[41,37],[41,47]],[],["enum_member","#AnonymousEnum27"]],["PINID_MAX",[[43,1],[43,10]],[[43,1],[43,10]],[],["enum_member","#AnonymousEnum27"]],["t_pinid",[[13,0],[44,11]],[[44,3],[44,10]],[],["typedef","#AnonymousEnum27"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum_x_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["BADX",[[8,20],[8,32]],[[8,20],[8,24]],["t"],["enum_member","#AnonymousEnum28"]],["BAD1",[[8,3],[8,39]],[[8,35],[8,39]],["t"],["variable","#AnonymousEnum28"]],["e0",[[10,22],[10,34]],[[10,22],[10,24]],["t"],["enum_member","#AnonymousEnum29"]],["e1",[[11,22],[11,24]],[[11,22],[11,24]],["t"],["enum_member","#AnonymousEnum29"]],["BAD2",[[10,3],[12,28]],[[12,24],[12,28]],["t"],["variable","#AnonymousEnum29"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enum.v",[[[[["t",[[13,0],[13,23]],[[13,7],[13,8]],[],["module"]],[[["FIVE",[[15,3],[15,23]],[[15,14],[15,18]],["t"],["localparam"]],["e0",[[17,10],[17,12]],[[17,10],[17,12]],["t"],["enum_member","#AnonymousEnum31"]],["e1",[[18,3],[18,5]],[[18,3],[18,5]],["t"],["enum_member","#AnonymousEnum31"]],["e3",[[19,3],[19,7]],[[19,3],[19,5]],["t"],["enum_member","#AnonymousEnum31"]],["e5",[[20,3],[20,10]],[[20,3],[20,5]],["t"],["enum_member","#AnonymousEnum31"]],["e10_",[[21,3],[21,15]],[[21,3],[21,7]],["t"],["enum_member","#AnonymousEnum31"]],["e12",[[22,3],[22,6]],[[22,3],[22,6]],["t"],["enum_member","#AnonymousEnum31"]],["e20_",[[23,3],[23,17]],[[23,3],[23,7]],["t"],["enum_member","#AnonymousEnum31"]],["e20_z",[[24,3],[24,8]],[[24,3],[24,8]],["t"],["enum_member","#AnonymousEnum31"]],["e30_",[[25,3],[25,17]],[[25,3],[25,7]],["t"],["enum_member","#AnonymousEnum31"]],["e30_z",[[26,3],[26,8]],[[26,3],[26,8]],["t"],["enum_member","#AnonymousEnum31"]],["EN",[[17,3],[27,7]],[[27,5],[27,7]],["t"],["variable","#AnonymousEnum31"]],["z5",[[30,2],[30,9]],[[30,2],[30,4]],["t"],["enum_member","#AnonymousEnum32"]],["ZN",[[29,3],[31,6]],[[31,4],[31,6]],["t"],["variable","#AnonymousEnum32"]],["ONES",[[34,24],[34,31]],[[34,24],[34,28]],["t"],["enum_member","#AnonymousEnum33"]],["three_t",[[33,3],[34,42]],[[34,34],[34,41]],["t"],["typedef","#AnonymousEnum33"]],["three",[[35,3],[35,23]],[[35,11],[35,16]],["t"],["variable","three_t"]],["sized_based_on_enum",[[37,3],[37,41]],[[37,22],[37,41]],["t"],["variable","logic"]],["QINVALID",[[39,27],[39,38]],[[39,27],[39,35]],["t"],["enum_member","#AnonymousEnum34"]],["QSEND",[[39,40],[39,57]],[[39,40],[39,45]],["t"],["enum_member","#AnonymousEnum34"]],["QOP",[[39,59],[39,74]],[[39,59],[39,62]],["t"],["enum_member","#AnonymousEnum34"]],["QCL",[[39,76],[39,91]],[[39,76],[39,79]],["t"],["enum_member","#AnonymousEnum34"]],["QPR",[[40,6],[40,22]],[[40,6],[40,9]],["t"],["enum_member","#AnonymousEnum34"]],["QACK",[[40,24],[40,28]],[[40,24],[40,28]],["t"],["enum_member","#AnonymousEnum34"]],["QRSP",[[40,30],[40,34]],[[40,30],[40,34]],["t"],["enum_member","#AnonymousEnum34"]],["inv",[[39,3],[40,40]],[[40,37],[40,40]],["t"],["variable","#AnonymousEnum34"]]]]]],null,null,null,[["BIT0",[[8,6],[8,17]],[[8,6],[8,10]],[],["enum_member","#AnonymousEnum30"]],["BIT1",[[9,6],[9,17]],[[9,6],[9,10]],[],["enum_member","#AnonymousEnum30"]],["BIT2",[[10,6],[10,17]],[[10,6],[10,10]],[],["enum_member","#AnonymousEnum30"]],["three_t",[[6,0],[11,16]],[[11,8],[11,15]],[],["typedef","#AnonymousEnum30"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_enumeration.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cnt",[[13,3],[13,18]],[[13,11],[13,14]],["t"],["variable","integer"]],["mod",[[14,3],[14,18]],[[14,11],[14,14]],["t"],["variable","integer"]],["red",[[33,21],[33,26]],[[33,21],[33,24]],["t"],["enum_member","#AnonymousEnum35"]],["orange",[[33,28],[33,34]],[[33,28],[33,34]],["t"],["enum_member","#AnonymousEnum35"]],["yellow",[[33,36],[33,42]],[[33,36],[33,42]],["t"],["enum_member","#AnonymousEnum35"]],["green",[[33,44],[33,49]],[[33,44],[33,49]],["t"],["enum_member","#AnonymousEnum35"]],["blue",[[33,51],[33,55]],[[33,51],[33,55]],["t"],["enum_member","#AnonymousEnum35"]],["indigo",[[33,57],[33,63]],[[33,57],[33,63]],["t"],["enum_member","#AnonymousEnum35"]],["violet",[[33,65],[33,71]],[[33,65],[33,71]],["t"],["enum_member","#AnonymousEnum35"]],["rainbow7",[[33,3],[33,81]],[[33,73],[33,81]],["t"],["variable","#AnonymousEnum35"]],["OFF",[[36,23],[36,26]],[[36,23],[36,26]],["t"],["enum_member","#AnonymousEnum36"]],["ON",[[36,28],[36,30]],[[36,28],[36,30]],["t"],["enum_member","#AnonymousEnum36"]],["t_switch",[[36,3],[36,41]],[[36,32],[36,40]],["t"],["typedef","#AnonymousEnum36"]],["switch",[[37,3],[37,18]],[[37,12],[37,18]],["t"],["variable","t_switch"]],["father",[[40,17],[40,23]],[[40,17],[40,23]],["t"],["enum_member","#AnonymousEnum37"]],["mother",[[40,25],[40,31]],[[40,25],[40,31]],["t"],["enum_member","#AnonymousEnum37"]],["son",[[40,33],[40,39]],[[40,33],[40,36]],["t"],["enum_member","#AnonymousEnum37"]],["daughter",[[40,41],[40,49]],[[40,41],[40,49]],["t"],["enum_member","#AnonymousEnum37"]],["gerbil",[[40,51],[40,57]],[[40,51],[40,57]],["t"],["enum_member","#AnonymousEnum37"]],["dog",[[40,59],[40,68]],[[40,59],[40,62]],["t"],["enum_member","#AnonymousEnum37"]],["cat",[[40,70],[40,81]],[[40,70],[40,73]],["t"],["enum_member","#AnonymousEnum37"]],["car",[[40,83],[40,94]],[[40,83],[40,86]],["t"],["enum_member","#AnonymousEnum37"]],["family",[[40,3],[40,102]],[[40,96],[40,102]],["t"],["variable","#AnonymousEnum37"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_event_control_unsup.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_event_copy.v",[[[[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["e1",[[18,3],[18,11]],[[18,9],[18,11]],["t"],["variable","event"]],["e2",[[19,3],[19,11]],[[19,9],[19,11]],["t"],["variable","event"]],["e3",[[20,3],[20,11]],[[20,9],[20,11]],["t"],["variable","event"]],["e4",[[21,3],[21,11]],[[21,9],[21,11]],["t"],["variable","event"]],["ev",[[23,3],[23,17]],[[23,9],[23,11]],["t"],["variable","event"]],["cyc",[[26,3],[26,12]],[[26,9],[26,12]],["t"],["variable","int"]],["last_event",[[28,3],[28,17]],[[28,7],[28,17]],["t"],["variable","int"]]]]]],null,null,null,[["WRITE_VERBOSE",[[9,1],[10,0]],[[9,9],[9,22]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_event.v",[[[[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["e1",[[18,3],[18,11]],[[18,9],[18,11]],["t"],["variable","event"]],["e2",[[19,3],[19,11]],[[19,9],[19,11]],["t"],["variable","event"]],["ev",[[21,3],[21,17]],[[21,9],[21,11]],["t"],["variable","event"]],["cyc",[[24,3],[24,12]],[[24,9],[24,12]],["t"],["variable","int"]],["last_event",[[26,3],[26,17]],[[26,7],[26,17]],["t"],["variable","int"]]]]]],null,null,null,[["WRITE_VERBOSE",[[9,1],[10,0]],[[9,9],[9,22]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_EXAMPLE.v",[[[[["t",[[18,0],[21,5]],[[18,7],[18,8]],[],["module"]],[[["clk",[[22,9],[22,12]],[[22,9],[22,12]],["t"],["port"]],["cyc",[[24,3],[24,18]],[[24,11],[24,14]],["t"],["variable","integer"]],["crc",[[25,3],[25,17]],[[25,14],[25,17]],["t"],["variable","reg"]],["sum",[[26,3],[26,17]],[[26,14],[26,17]],["t"],["variable","reg"]],["in",[[29,3],[29,29]],[[29,15],[29,17]],["t"],["variable","wire"]],["out",[[33,3],[33,27]],[[33,24],[33,27]],["t"],["variable","wire"]],["test",[[36,3],[41,51]],[[36,8],[36,12]],["t"],["instance","Test"]],["result",[[44,3],[44,36]],[[44,15],[44,21]],["t"],["variable","wire"]]]]],[["Test",[[77,0],[82,5]],[[77,7],[77,11]],[],["module"]],[[["out",[[79,3],[79,6]],[[79,3],[79,6]],["Test"],["port"]],["clk",[[81,3],[81,6]],[[81,3],[81,6]],["Test"],["port","out"]],["in",[[81,8],[81,10]],[[81,8],[81,10]],["Test"],["port","clk"]],["clk",[[89,9],[89,12]],[[89,9],[89,12]],["Test"],["port"]],["in",[[90,9],[90,18]],[[90,16],[90,18]],["Test"],["port"]],["out",[[91,10],[91,24]],[[91,21],[91,24]],["Test"],["port","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[68,0],[69,9]],[[68,8],[68,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_exit.v",[[[[["t",[[6,0],[6,23]],[[6,8],[6,9]],[],["program"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_extend_class.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,16]],[[12,13],[12,16]],["t"],["variable","reg"]],["in",[[14,3],[14,16]],[[14,14],[14,16]],["t"],["variable","reg"]],["out",[[15,3],[15,18]],[[15,15],[15,18]],["t"],["variable","wire"]],["sub",[[16,3],[16,44]],[[16,20],[16,23]],["t"],["instance","t_extend_class_v"]]]]],[["t_extend_class_v",[[33,0],[38,5]],[[33,7],[33,23]],[],["module"]],[[["out",[[35,3],[35,6]],[[35,3],[35,6]],["t_extend_class_v"],["port"]],["in",[[37,3],[37,5]],[[37,3],[37,5]],["t_extend_class_v"],["port","out"]],["in",[[40,9],[40,19]],[[40,17],[40,19]],["t_extend_class_v"],["port"]],["out",[[41,10],[41,26]],[[41,23],[41,26]],["t_extend_class_v"],["port","logic"]],["m_myobjp",[[49,0],[51,29]],[[51,21],[51,29]],["t_extend_class_v"],["variable","t_extend_class_c"]],["m_myobjp",[[55,3],[55,18]],[[55,10],[55,18]],["t_extend_class_v"],["variable","delete"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_extend.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["cyc",[[15,3],[15,16]],[[15,13],[15,16]],["t"],["variable","reg"]],["c_worked",[[16,3],[16,18]],[[16,10],[16,18]],["t"],["variable","reg"]],["c_wider",[[17,3],[17,20]],[[17,13],[17,20]],["t"],["variable","reg"]],["one",[[19,3],[19,23]],[[19,13],[19,16]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_extract_static_const_multimodule.v",[[[[["a",[[10,0],[14,11]],[[10,7],[10,8]],[],["module"]],[[["clk",[[11,9],[11,23]],[[11,20],[11,23]],["a"],["port","wire"]],["trig_i",[[12,9],[12,26]],[[12,20],[12,26]],["a"],["port","wire"]],["trig_o",[[13,9],[13,26]],[[13,20],[13,26]],["a"],["port","reg"]],["C",[[18,3],[25,39]],[[18,20],[18,21]],["a"],["variable","wire"]]]]],[["b",[[42,0],[46,11]],[[42,7],[42,8]],[],["module"]],[[["clk",[[43,9],[43,23]],[[43,20],[43,23]],["b"],["port","wire"]],["trig_i",[[44,9],[44,26]],[[44,20],[44,26]],["b"],["port","wire"]],["trig_o",[[45,9],[45,26]],[[45,20],[45,26]],["b"],["port","reg"]],["C",[[50,3],[57,39]],[[50,20],[50,21]],["b"],["variable","wire"]]]]],[["t",[[74,0],[77,5]],[[74,7],[74,8]],[],["module"]],[[["clk",[[79,9],[79,12]],[[79,9],[79,12]],["t"],["port"]],["cyc",[[81,3],[81,18]],[[81,11],[81,14]],["t"],["variable","integer"]],["trig_i",[[83,3],[83,17]],[[83,11],[83,17]],["t"],["variable","reg"]],["trig_ab",[[84,3],[84,18]],[[84,11],[84,18]],["t"],["variable","wire"]],["trig_o",[[85,3],[85,17]],[[85,11],[85,17]],["t"],["variable","wire"]],["a_inst",[[87,3],[87,57]],[[87,5],[87,11]],["t"],["instance","a"]],["b_inst",[[88,3],[88,57]],[[88,5],[88,11]],["t"],["instance","b"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_extract_static_const.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["C",[[8,3],[15,41]],[[8,22],[8,23]],["t"],["variable","bit"]],["D",[[18,3],[25,41]],[[18,22],[18,23]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_final.v",[[[[["submodule",[[6,0],[6,20]],[[6,7],[6,16]],[],["module"]],[]],[["t",[[18,0],[18,12]],[[18,7],[18,8]],[],["module"]],[[["u_submodule",[[21,9],[21,32]],[[21,19],[21,30]],["t"],["instance","submodule"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_bboxsys.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["a",[[7,3],[7,8]],[[7,7],[7,8]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_comp_limit_parens.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["r",[[8,3],[8,4]],[[8,3],[8,4]],["t"],["port"]],["r",[[10,9],[10,15]],[[10,14],[10,15]],["t"],["port","real"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_compiler.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["in",[[14,3],[14,16]],[[14,14],[14,16]],["t"],["variable","reg"]],["out",[[18,3],[18,20]],[[18,17],[18,20]],["t"],["variable","wire"]],["line0",[[19,3],[19,22]],[[19,17],[19,22]],["t"],["variable","wire"]],["line1",[[20,3],[20,22]],[[20,17],[20,22]],["t"],["variable","wire"]],["test",[[23,3],[30,24]],[[23,8],[23,12]],["t"],["instance","Test"]]]]],[["Test",[[56,0],[61,5]],[[56,7],[56,11]],[],["module"]],[[["line0",[[58,3],[58,8]],[[58,3],[58,8]],["Test"],["port"]],["line1",[[58,10],[58,15]],[[58,10],[58,15]],["Test"],["port","line0"]],["out",[[58,17],[58,20]],[[58,17],[58,20]],["Test"],["port","line1"]],["clk",[[60,3],[60,6]],[[60,3],[60,6]],["Test"],["port","out"]],["in",[[60,8],[60,10]],[[60,8],[60,10]],["Test"],["port","clk"]],["clk",[[63,9],[63,12]],[[63,9],[63,12]],["Test"],["port"]],["in",[[64,9],[64,18]],[[64,16],[64,18]],["Test"],["port"]],["line0",[[66,10],[66,26]],[[66,21],[66,26]],["Test"],["port","reg"]],["line1",[[67,10],[67,26]],[[67,21],[67,26]],["Test"],["port","reg"]],["out",[[68,10],[68,24]],[[68,21],[68,24]],["Test"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_context_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["foo",[[8,3],[8,28]],[[8,14],[8,17]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_csplit_eval.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["cnt0",[[8,3],[8,7]],[[8,3],[8,7]],["t"],["port"]],["cnt1",[[8,9],[8,13]],[[8,9],[8,13]],["t"],["port","cnt0"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","cnt1"]],["clk1",[[10,8],[10,12]],[[10,8],[10,12]],["t"],["port","clk"]],["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["clk1",[[13,9],[13,13]],[[13,9],[13,13]],["t"],["port"]],["cnt0",[[15,10],[15,18]],[[15,14],[15,18]],["t"],["port","int"]],["cnt1",[[16,10],[16,18]],[[16,14],[16,18]],["t"],["port","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_csplit.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,18]],[[12,11],[12,14]],["t"],["variable","integer"]],["CNT",[[14,3],[14,21]],[[14,13],[14,16]],["t"],["parameter"]],["w",[[16,3],[16,25]],[[16,16],[16,17]],["t"],["variable","wire"]],["sub",[[20,8],[20,49]],[[20,12],[20,15]],["t"],["instance","sub"]],["w0",[[23,3],[23,18]],[[23,16],[23,18]],["t"],["variable","reg"]]]]],[["sub",[[48,0],[48,56]],[[48,7],[48,10]],[],["module"]],[[["clk",[[48,12],[48,21]],[[48,18],[48,21]],["sub"],["port","input"]],["i",[[48,23],[48,37]],[[48,36],[48,37]],["sub"],["port","input"]],["z",[[48,39],[48,54]],[[48,53],[48,54]],["sub"],["port","output"]],["z_tmp",[[49,3],[49,21]],[[49,16],[49,21]],["sub"],["variable","logic"]]]]]],null,null,null,[["EXPECTED_SUM",[[36,0],[37,0]],[[36,8],[36,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_debug_noleak.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_debugi9.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["o",[[8,3],[8,4]],[[8,3],[8,4]],["t"],["port"]],["i",[[10,3],[10,4]],[[10,3],[10,4]],["t"],["port","o"]],["i",[[14,9],[14,10]],[[14,9],[14,10]],["t"],["port"]],["o",[[15,10],[15,16]],[[15,15],[15,16]],["t"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_define.v",[[[[["t",[[24,0],[24,9]],[[24,7],[24,8]],[],["module"]],[]]],null,null,null,[["STRINGIFY",[[22,0],[24,0]],[[22,8],[22,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_errorlimit_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["u1",[[14,3],[14,9]],[[14,7],[14,9]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_expand_limit.v",[[[[["t",[[8,0],[17,6]],[[8,7],[8,8]],[],["module"]],[[["NV",[[8,11],[8,30]],[[8,21],[8,23]],["t"],["parameter-port","parameter"]],["a",[[10,4],[10,20]],[[10,19],[10,20]],["t"],["port","input"]],["w1",[[11,4],[11,21]],[[11,19],[11,21]],["t"],["port","input"]],["w2",[[12,4],[12,21]],[[12,19],[12,21]],["t"],["port","input"]],["o",[[13,4],[13,20]],[[13,19],[13,20]],["t"],["port","output"]],["bi",[[15,4],[15,21]],[[15,19],[15,21]],["t"],["port","input"]],["bo",[[16,4],[16,22]],[[16,20],[16,22]],["t"],["port","output"]],["d",[[20,3],[20,44]],[[20,19],[20,20]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_f__3.v",[[null,null,null,null,[["GOT_DEF3",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_f.v",[[[[["t",[[7,0],[7,9]],[[7,7],[7,8]],[],["module"]],[]]],["/home/mlefebvre/workspace/verilator/test_regress/t/tsub/t_flag_f_tsub_inc.v"]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_fi.v",[[[[["t",[[8,0],[8,12]],[[8,7],[8,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_future.v",[[[[["t",[[5,0],[5,9]],[[5,7],[5,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_getenv.v",[[null,null,null,null,[["EMPTY",[[6,0],[7,0]],[[6,8],[6,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_language.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["bit",[[10,3],[10,14]],[[10,11],[10,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_ldflags.v",[[[[null,[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_lib.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["a",[[8,3],[8,16]],[[8,12],[8,13]],["t"],["instance","liblib_a"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_libinc.v",[[[[["liblib_a",[[6,0],[6,30]],[[6,7],[6,15]],[],["module"]],[[["b",[[7,3],[7,16]],[[7,12],[7,13]],["liblib_a"],["instance","liblib_b"]]]]],[["liblib_b",[[10,0],[10,30]],[[10,7],[10,15]],[],["module"]],[]],[["liblib_c",[[17,0],[17,30]],[[17,7],[17,15]],[],["module"]],[[["d",[[20,3],[20,16]],[[20,12],[20,13]],["liblib_c"],["instance","liblib_d"]]]]],[["liblib_d",[[23,0],[23,30]],[[23,7],[23,15]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_main.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_make_cmake_sc.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_make_cmake.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_mmd.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_names.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["sub",[[7,3],[7,13]],[[7,7],[7,10]],["t"],["instance","sub"]]]]],[["sub",[[10,0],[10,11]],[[10,7],[10,10]],[],["module"]],[[["scope",[[12,3],[12,15]],[[12,10],[12,15]],["sub"],["variable","string"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_nomod_bad.v",[[null,null,null,null,[["EMPTY",[[6,0],[7,0]],[[6,8],[6,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_noop_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["u1",[[14,3],[14,9]],[[14,7],[14,9]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_parameter_hier.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["u",[[14,3],[14,9]],[[14,5],[14,6]],["t"],["instance","u"]],["x",[[15,3],[15,10]],[[15,6],[15,7]],["t"],["instance","tx"]],["PARAM",[[17,3],[17,23]],[[17,13],[17,18]],["t"],["parameter"]],["HIER",[[18,3],[18,22]],[[18,13],[18,17]],["t"],["parameter"]]]]],[["u",[[40,0],[40,9]],[[40,7],[40,8]],[],["module"]],[[["x",[[41,3],[41,9]],[[41,6],[41,7]],["u"],["instance","ux"]]]]],[["ux",[[44,0],[44,10]],[[44,7],[44,9]],[],["module"]],[[["PARAM",[[45,3],[45,23]],[[45,13],[45,18]],["ux"],["parameter"]],["HIER",[[46,3],[46,22]],[[46,13],[46,17]],["ux"],["parameter"]]]]],[["tx",[[62,0],[62,10]],[[62,7],[62,9]],[],["module"]],[[["PARAM",[[63,3],[63,23]],[[63,13],[63,18]],["tx"],["parameter"]],["HIER",[[64,3],[64,22]],[[64,13],[64,17]],["tx"],["parameter"]]]]]],null,null,null,[["check",[[6,0],[8,0]],[[6,8],[6,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_parameter.v",[[[[["t",[[24,0],[24,9]],[[24,7],[24,8]],[],["module"]],[[["string1",[[25,3],[25,41]],[[25,13],[25,20]],["t"],["parameter"]],["string2",[[26,3],[26,41]],[[26,13],[26,20]],["t"],["parameter"]],["string11",[[27,3],[27,42]],[[27,13],[27,21]],["t"],["parameter"]],["string12",[[28,3],[28,42]],[[28,13],[28,21]],["t"],["parameter"]],["string21",[[29,3],[29,42]],[[29,13],[29,21]],["t"],["parameter"]],["string22",[[30,3],[30,42]],[[30,13],[30,21]],["t"],["parameter"]],["real11",[[32,3],[32,26]],[[32,13],[32,19]],["t"],["parameter"]],["real12",[[33,3],[33,26]],[[33,13],[33,19]],["t"],["parameter"]],["real21",[[34,3],[34,26]],[[34,13],[34,19]],["t"],["parameter"]],["real22",[[35,3],[35,26]],[[35,13],[35,19]],["t"],["parameter"]],["real31",[[36,3],[36,26]],[[36,13],[36,19]],["t"],["parameter"]],["real32",[[37,3],[37,26]],[[37,13],[37,19]],["t"],["parameter"]],["real41",[[38,3],[38,26]],[[38,13],[38,19]],["t"],["parameter"]],["real42",[[39,3],[39,26]],[[39,13],[39,19]],["t"],["parameter"]],["real51",[[40,3],[40,26]],[[40,13],[40,19]],["t"],["parameter"]],["real52",[[41,3],[41,26]],[[41,13],[41,19]],["t"],["parameter"]],["int11",[[43,3],[43,23]],[[43,13],[43,18]],["t"],["parameter"]],["int12",[[44,3],[44,23]],[[44,13],[44,18]],["t"],["parameter"]],["int21",[[45,3],[45,23]],[[45,13],[45,18]],["t"],["parameter"]],["int22",[[46,3],[46,23]],[[46,13],[46,18]],["t"],["parameter"]],["int31",[[47,3],[47,23]],[[47,13],[47,18]],["t"],["parameter"]],["int32",[[48,3],[48,23]],[[48,13],[48,18]],["t"],["parameter"]],["int41",[[49,3],[49,23]],[[49,13],[49,18]],["t"],["parameter"]],["int42",[[50,3],[50,23]],[[50,13],[50,18]],["t"],["parameter"]],["int51",[[51,3],[51,23]],[[51,13],[51,18]],["t"],["parameter"]],["int52",[[52,3],[52,23]],[[52,13],[52,18]],["t"],["parameter"]],["int61",[[53,3],[53,23]],[[53,13],[53,18]],["t"],["parameter"]],["int62",[[54,3],[54,23]],[[54,13],[54,18]],["t"],["parameter"]],["int71",[[55,3],[55,23]],[[55,13],[55,18]],["t"],["parameter"]],["int72",[[56,3],[56,23]],[[56,13],[56,18]],["t"],["parameter"]]]]]],null,null,null,[["check",[[22,0],[24,0]],[[22,8],[22,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_relinc_dir/chip/t_flag_relinc_sub.v",[[[[["t_flag_relinc_sub",[[10,0],[10,28]],[[10,7],[10,24]],[],["module"]],[]]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_relinc_dir/include/t_flag_relinc.vh"]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_relinc_dir/include/t_flag_relinc.vh",[[null,null,null,null,[["all_finished",[[8,0],[9,0]],[[8,8],[8,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_relinc.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[[["sub",[[9,3],[9,27]],[[9,21],[9,24]],["t"],["instance","t_flag_relinc_sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_skipidentical.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_stats.v",[[[[["t",[[6,0],[6,17]],[[6,7],[6,8]],[],["module"]],[[["b",[[6,10],[6,11]],[[6,10],[6,11]],["t"],["port"]],["b2",[[6,13],[6,15]],[[6,13],[6,15]],["t"],["port","b"]],["b",[[7,10],[7,22]],[[7,21],[7,22]],["t"],["port","reg"]],["b2",[[8,10],[8,23]],[[8,21],[8,23]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_timescale_override.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[[["sub",[[9,3],[9,13]],[[9,7],[9,10]],["t"],["instance","sub"]]]]],[["sub",[[18,0],[18,11]],[[18,7],[18,10]],[],["module"]],[null,null,[[["pts",[[19,3],[19,12]],[[19,8],[19,11]],["sub"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_timescale.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["sub",[[7,3],[7,12]],[[7,7],[7,10]],["t"],["instance","sub"]]]]],[["sub",[[18,0],[18,11]],[[18,7],[18,10]],[],["module"]],[null,null,[[["pts",[[19,3],[19,12]],[[19,8],[19,11]],["sub"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_topmodule_inline.v",[[[[["a",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["a2",[[7,3],[7,21]],[[7,6],[7,8]],["a"],["instance","a2"]]]]],[["a2",[[14,0],[14,22]],[[14,7],[14,9]],[],["module"]],[[["tmp",[[14,11],[14,20]],[[14,17],[14,20]],["a2"],["port","input"]],["l3",[[15,3],[15,20]],[[15,6],[15,8]],["a2"],["instance","l3"]]]]],[["b",[[18,0],[18,9]],[[18,7],[18,8]],[],["module"]],[[["l3",[[19,3],[19,21]],[[19,6],[19,8]],["b"],["instance","l3"]]]]],[["l3",[[22,0],[22,22]],[[22,7],[22,9]],[],["module"]],[[["tmp",[[22,11],[22,20]],[[22,17],[22,20]],["l3"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_topmodule.v",[[[[["a",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["c",[[7,3],[7,9]],[[7,5],[7,6]],["a"],["instance","c"]]]]],[["a2",[[14,0],[14,10]],[[14,7],[14,9]],[],["module"]],[]],[["b",[[21,0],[21,9]],[[21,7],[21,8]],[],["module"]],[[["d",[[22,3],[22,9]],[[22,5],[22,6]],["b"],["instance","d"]]]]],[["c",[[25,0],[25,9]],[[25,7],[25,8]],[],["module"]],[]],[["d",[[32,0],[32,9]],[[32,7],[32,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_werror.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["foo",[[9,3],[9,25]],[[9,14],[9,17]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_wfatal.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["foo",[[9,3],[9,25]],[[9,14],[9,17]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_woff.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["A",[[9,3],[9,20]],[[9,8],[9,9]],["t"],["variable","wire"]],["B",[[13,3],[13,20]],[[13,8],[13,9]],["t"],["variable","wire"]],["C",[[17,3],[17,20]],[[17,8],[17,9]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_wpedantic_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["global",[[7,3],[7,13]],[[7,7],[7,13]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_xinitial_0.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["value",[[8,3],[8,8]],[[8,3],[8,8]],["t"],["port"]],["value",[[11,10],[11,26]],[[11,21],[11,26]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_flag_xinitial_unique.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["value",[[8,3],[8,8]],[[8,3],[8,8]],["t"],["port"]],["value2",[[8,10],[8,16]],[[8,10],[8,16]],["t"],["port","value"]],["value",[[11,10],[11,26]],[[11,21],[11,26]],["t"],["port","reg"]],["value2",[[12,10],[12,28]],[[12,22],[12,28]],["t"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_for_break.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["l_stop",[[17,3],[17,36]],[[17,15],[17,21]],["t"],["variable","wire"]],["l_break",[[18,3],[18,36]],[[18,15],[18,22]],["t"],["variable","wire"]],["l_continue",[[19,3],[19,37]],[[19,15],[19,25]],["t"],["variable","wire"]],["out0",[[23,3],[23,56]],[[23,15],[23,19]],["t"],["variable","wire"]],["out1",[[24,3],[24,56]],[[24,15],[24,19]],["t"],["variable","wire"]],["out2",[[25,3],[25,56]],[[25,15],[25,19]],["t"],["variable","wire"]],["out3",[[26,3],[26,56]],[[26,15],[26,19]],["t"],["variable","wire"]],["result",[[29,3],[29,45]],[[29,15],[29,21]],["t"],["variable","wire"]]],null,[[["Test0",[[63,3],[63,25]],[[63,19],[63,24]],["t"],["function"]],[]],[["Test1",[[89,3],[89,25]],[[89,19],[89,24]],["t"],["function"]],[]],[["Test2",[[108,3],[108,25]],[[108,19],[108,24]],["t"],["function"]],[]],[["Test3",[[125,3],[125,25]],[[125,19],[125,24]],["t"],["function"]],[]]]]]],null,null,null,[["EXPECTED_SUM",[[56,0],[57,2]],[[56,8],[56,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_for_comma_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["a",[[8,3],[8,12]],[[8,11],[8,12]],["t"],["variable","integer"]],["b",[[8,3],[8,15]],[[8,14],[8,15]],["t"],["variable","a"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_for_count.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["j",[[14,3],[14,12]],[[14,11],[14,12]],["t"],["variable","integer"]],["cam_lookup_hit_vector",[[15,3],[15,35]],[[15,14],[15,35]],["t"],["variable","reg"]],["hit_count",[[17,3],[17,20]],[[17,11],[17,20]],["t"],["variable","integer"]],["hit_count2",[[25,3],[25,21]],[[25,11],[25,21]],["t"],["variable","integer"]],["hit_count3",[[33,3],[33,21]],[[33,11],[33,21]],["t"],["variable","integer"]],["wide_for_index",[[41,3],[41,29]],[[41,15],[41,29]],["t"],["variable","reg"]],["wide_for_count",[[42,3],[42,29]],[[42,15],[42,29]],["t"],["variable","reg"]],["w",[[53,3],[53,12]],[[53,11],[53,12]],["t"],["variable","integer"]],["dw",[[63,3],[63,13]],[[63,11],[63,13]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_for_funcbound.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["j",[[13,3],[13,12]],[[13,11],[13,12]],["t"],["variable","integer"]],["hit_count",[[14,3],[14,20]],[[14,11],[14,20]],["t"],["variable","integer"]],["cam_lookup_hit_vector",[[15,3],[15,35]],[[15,14],[15,35]],["t"],["variable","reg"]],["strings",[[17,3],[17,21]],[[17,11],[17,18]],["t"],["instance","strings"]],["cyc",[[34,3],[34,14]],[[34,11],[34,14]],["t"],["variable","integer"]]],null,[[["show",[[19,3],[19,13]],[[19,8],[19,12]],["t"],["task"]],[]]]]],[["strings",[[53,0],[53,15]],[[53,7],[53,14]],[],["module"]],[[["index",[[55,3],[55,16]],[[55,11],[55,16]],["strings"],["variable","integer"]]],null,[[["stringStart",[[56,3],[56,20]],[[56,8],[56,19]],["strings"],["task"]],[]],[["isNull",[[63,3],[63,19]],[[63,12],[63,18]],["strings"],["function"]],[]],[["stringByte",[[68,3],[68,29]],[[68,18],[68,28]],["strings"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_for_init_bug.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["priority_mask",[[8,3],[8,16]],[[8,3],[8,16]],["t"],["port"]],["muxed_requests",[[10,3],[10,17]],[[10,3],[10,17]],["t"],["port","priority_mask"]],["ARW",[[13,3],[13,21]],[[13,13],[13,16]],["t"],["parameter"]],["i",[[16,3],[16,12]],[[16,11],[16,12]],["t"],["variable","integer"]],["j",[[16,3],[16,14]],[[16,13],[16,14]],["t"],["variable","i"]],["priority_mask",[[18,10],[18,37]],[[18,24],[18,37]],["t"],["port","reg"]],["muxed_requests",[[20,9],[20,33]],[[20,19],[20,33]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_for_local.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,16]],[[12,13],[12,16]],["t"],["variable","reg"]],["loops",[[14,3],[14,19]],[[14,14],[14,19]],["t"],["variable","reg"]],["loops2",[[15,3],[15,20]],[[15,14],[15,20]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_for_loop.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,16]],[[12,13],[12,16]],["t"],["variable","reg"]],["loops",[[14,3],[14,19]],[[14,14],[14,19]],["t"],["variable","reg"]],["loops2",[[15,3],[15,20]],[[15,14],[15,20]],["t"],["variable","reg"]],["i",[[16,3],[16,14]],[[16,13],[16,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_foreach_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["a",[[8,3],[8,12]],[[8,11],[8,12]],["t"],["variable","integer"]],["b",[[8,3],[8,15]],[[8,14],[8,15]],["t"],["variable","a"]],["array",[[10,3],[10,23]],[[10,18],[10,23]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_foreach.v",[[[[["t",[[8,0],[8,23]],[[8,7],[8,8]],[],["module"]],[[["sum",[[13,3],[13,17]],[[13,14],[13,17]],["t"],["variable","reg"]],["add",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["array",[[15,3],[15,36]],[[15,19],[15,24]],["t"],["variable","reg"]],["larray",[[16,3],[16,37]],[[16,19],[16,25]],["t"],["variable","reg"]],["depth1_array",[[17,3],[17,37]],[[17,19],[17,31]],["t"],["variable","bit"]],["str_t",[[19,3],[21,11]],[[21,5],[21,10]],["t"],["typedef","#AnonymousStructUnion133"]],["mid_t",[[22,3],[24,11]],[[24,5],[24,10]],["t"],["typedef","#AnonymousStructUnion134"]],["strarray",[[25,3],[25,20]],[[25,9],[25,17]],["t"],["variable","mid_t"]]],null,[[["#AnonymousStructUnion133",[[19,11],[21,4]],[[19,11],[19,17]],["t"],["struct"]],[[["subarray",[[20,6],[20,31]],[[20,23],[20,31]],["t","#AnonymousStructUnion133"],["struct_union_member"]]]]],[["#AnonymousStructUnion134",[[22,11],[24,4]],[[22,11],[22,17]],["t"],["struct"]],[[["mid",[[23,6],[23,15]],[[23,12],[23,15]],["t","#AnonymousStructUnion134"],["struct_union_member"]]]]],[["crc",[[27,3],[27,105]],[[27,19],[27,22]],["t"],["function"]],[[["sum",[[27,24],[27,40]],[[27,37],[27,40]],["t","crc"],["port","input"]],["a",[[27,42],[27,56]],[[27,55],[27,56]],["t","crc"],["port","input"]],["b",[[27,58],[27,72]],[[27,71],[27,72]],["t","crc"],["port","input"]],["c",[[27,74],[27,88]],[[27,87],[27,88]],["t","crc"],["port","input"]],["d",[[27,90],[27,104]],[[27,103],[27,104]],["t","crc"],["port","input"]]]]]]]]],null,null,null,[["checkh",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fork_bbox.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fork_disable.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[[["never",[[8,3],[8,14]],[[8,9],[8,14]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fork_func_bad.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[[["i",[[14,3],[14,8]],[[14,7],[14,8]],["t"],["variable","int"]]],null,[[["f",[[8,3],[8,18]],[[8,16],[8,17]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fork_func2_bad.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[[["i",[[14,3],[14,8]],[[14,7],[14,8]],["t"],["variable","int"]]],null,[[["f",[[8,3],[8,18]],[[8,16],[8,17]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fork_label.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fork.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_format_wide_decimal.v",[[[[["t_format_wide_decimal",[[8,0],[11,5]],[[8,7],[8,28]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t_format_wide_decimal"],["port"]],["cycle",[[14,3],[14,18]],[[14,9],[14,14]],["t_format_wide_decimal"],["variable","int"]],["x",[[15,3],[15,22]],[[15,16],[15,17]],["t_format_wide_decimal"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_bad_width.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["out",[[8,3],[8,16]],[[8,13],[8,16]],["t"],["variable","reg"]],["in",[[9,3],[9,16]],[[9,14],[9,16]],["t"],["variable","reg"]]],null,[[["MUX",[[16,3],[16,23]],[[16,19],[16,22]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[null,null,[[["add",[[18,3],[18,22]],[[18,18],[18,21]],["t"],["function"]],[]],[["x",[[26,3],[26,10]],[[26,8],[26,9]],["t"],["task"]],[]],[["hasout",[[31,3],[31,19]],[[31,12],[31,18]],["t"],["function"]],[]],[["f",[[36,3],[36,43]],[[36,16],[36,17]],["t"],["function"]],[[["j",[[36,19],[36,28]],[[36,23],[36,24]],["t","f"],["port","int"]],["dup",[[36,30],[36,41]],[[36,34],[36,37]],["t","f"],["port","int"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_bad2.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[null,null,[[["recurse",[[7,3],[7,20]],[[7,12],[7,19]],["t"],["function"]],[]],[["recurse2",[[12,3],[12,21]],[[12,12],[12,20]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_bad3.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[null,null,[[["recurse_self",[[8,3],[8,25]],[[8,12],[8,24]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_begin2.v",[[[[["init",[[6,0],[6,12]],[[6,7],[6,11]],[],["module"]],[null,null,[[["t1",[[8,3],[8,11]],[[8,8],[8,10]],["init"],["task"]],[]],[["t2",[[17,3],[17,11]],[[17,8],[17,10]],["init"],["task"]],[]]]]],[["test",[[25,0],[25,14]],[[25,7],[25,11]],[],["module"]],[[["u_ram1",[[26,3],[26,16]],[[26,8],[26,14]],["test"],["instance","init"]],["u_ram2",[[27,3],[27,16]],[[27,8],[27,14]],["test"],["instance","init"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_check.v",[[[[["t",[[8,0],[10,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["chk",[[15,3],[18,6]],[[15,7],[15,10]],["t"],["instance","chk"]]]]],[["chk",[[35,0],[35,48]],[[35,7],[35,10]],[],["module"]],[[["clk",[[35,12],[35,21]],[[35,18],[35,21]],["chk"],["port","input"]],["rst_l",[[35,23],[35,34]],[[35,29],[35,34]],["chk"],["port","input"]],["expr",[[35,36],[35,46]],[[35,42],[35,46]],["chk"],["port","input"]],["errors",[[37,3],[37,17]],[[37,11],[37,17]],["chk"],["variable","integer"]],["noxs",[[56,3],[56,38]],[[56,8],[56,12]],["chk"],["variable","wire"]],["hasx",[[58,3],[58,14]],[[58,10],[58,14]],["chk"],["variable","reg"]]],null,[[["printerr",[[39,3],[39,17]],[[39,8],[39,16]],["chk"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_complex.v",[[[[["t",[[6,0],[6,11]],[[6,7],[6,8]],[],["module"]],[[["q_t",[[7,3],[7,26]],[[7,19],[7,22]],["t"],["typedef","integer"]]],null,[[["queue_set",[[9,3],[9,37]],[[9,17],[9,26]],["t"],["function"]],[[["q",[[9,27],[9,36]],[[9,35],[9,36]],["t","queue_set"],["port","q_t"]]]]],[["queue_check_nref",[[16,3],[16,40]],[[16,17],[16,33]],["t"],["function"]],[[["q",[[16,34],[16,39]],[[16,38],[16,39]],["t","queue_check_nref"],["port","q_t"]]]]],[["queue_check_ref",[[24,3],[24,49]],[[24,17],[24,32]],["t"],["function"]],[[["q",[[24,33],[24,48]],[[24,47],[24,48]],["t","queue_check_ref"],["port","q_t"]]]]],[["queue_ret",[[31,3],[31,27]],[[31,16],[31,25]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_const_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["B1",[[11,3],[11,37]],[[11,14],[11,16]],["t"],["localparam"]],["EIGHT",[[19,3],[19,24]],[[19,14],[19,19]],["t"],["localparam"]],["B2",[[20,3],[20,35]],[[20,14],[20,16]],["t"],["localparam"]],["modvar",[[26,3],[26,17]],[[26,11],[26,17]],["t"],["variable","integer"]],["B3",[[27,3],[27,37]],[[27,14],[27,16]],["t"],["localparam"]],["B4",[[35,3],[35,37]],[[35,14],[35,16]],["t"],["localparam"]],["BSTOP",[[43,3],[43,36]],[[43,14],[43,19]],["t"],["localparam"]],["BFATAL",[[49,3],[49,38]],[[49,14],[49,20]],["t"],["localparam"]]],null,[[["f_bad_output",[[12,3],[12,65]],[[12,20],[12,32]],["t"],["function"]],[[["a",[[12,33],[12,47]],[[12,46],[12,47]],["t","f_bad_output"],["port","input"]],["o",[[12,49],[12,64]],[[12,63],[12,64]],["t","f_bad_output"],["port","output"]]]]],[["f_bad_dotted",[[21,3],[21,48]],[[21,20],[21,32]],["t"],["function"]],[[["a",[[21,33],[21,47]],[[21,46],[21,47]],["t","f_bad_dotted"],["port","input"]]]]],[["f_bad_nonparam",[[28,3],[28,50]],[[28,20],[28,34]],["t"],["function"]],[[["a",[[28,35],[28,49]],[[28,48],[28,49]],["t","f_bad_nonparam"],["port","input"]]]]],[["f_bad_infinite",[[36,3],[36,50]],[[36,20],[36,34]],["t"],["function"]],[[["a",[[36,35],[36,49]],[[36,48],[36,49]],["t","f_bad_infinite"],["port","input"]]]]],[["f_bad_stop",[[44,3],[44,46]],[[44,20],[44,30]],["t"],["function"]],[[["a",[[44,31],[44,45]],[[44,44],[44,45]],["t","f_bad_stop"],["port","input"]]]]],[["f_bad_fatal",[[50,3],[50,47]],[[50,20],[50,31]],["t"],["function"]],[[["a",[[50,32],[50,46]],[[50,45],[50,46]],["t","f_bad_fatal"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_const_packed_array_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["P",[[8,3],[8,54]],[[8,35],[8,36]],["t"],["localparam"]],["P6",[[9,3],[9,28]],[[9,14],[9,16]],["t"],["localparam"]],["P14",[[10,3],[10,43]],[[10,14],[10,17]],["t"],["localparam"]],["P24",[[11,3],[11,36]],[[11,14],[11,17]],["t"],["localparam"]]],null,[[["f_add",[[19,3],[19,60]],[[19,20],[19,25]],["t"],["function"]],[[["params",[[19,26],[19,59]],[[19,53],[19,59]],["t","f_add"],["port","input"]]]]],[["f_add2",[[26,3],[26,74]],[[26,20],[26,26]],["t"],["function"]],[[["a",[[26,27],[26,41]],[[26,40],[26,41]],["t","f_add2"],["port","input"]],["b",[[26,43],[26,57]],[[26,56],[26,57]],["t","f_add2"],["port","input"]],["c",[[26,59],[26,73]],[[26,72],[26,73]],["t","f_add2"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_const_packed_struct_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["params_t",[[8,3],[11,14]],[[11,5],[11,13]],["t"],["typedef","#AnonymousStructUnion135"]],["P24",[[13,3],[13,36]],[[13,14],[13,17]],["t"],["localparam"]]],null,[[["#AnonymousStructUnion135",[[8,11],[11,4]],[[8,11],[8,17]],["t"],["struct"]],[[["a",[[9,6],[9,24]],[[9,23],[9,24]],["t","#AnonymousStructUnion135"],["struct_union_member"]],["b",[[10,6],[10,24]],[[10,23],[10,24]],["t","#AnonymousStructUnion135"],["struct_union_member"]]]]],[["f_add",[[21,3],[21,58]],[[21,20],[21,25]],["t"],["function"]],[[["params",[[21,26],[21,57]],[[21,51],[21,57]],["t","f_add"],["port","params_t"]]]]],[["f_add2",[[28,3],[28,74]],[[28,20],[28,26]],["t"],["function"]],[[["a",[[28,27],[28,41]],[[28,40],[28,41]],["t","f_add2"],["port","input"]],["b",[[28,43],[28,57]],[[28,56],[28,57]],["t","f_add2"],["port","input"]],["c",[[28,59],[28,73]],[[28,72],[28,73]],["t","f_add2"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_const_packed_struct_bad2.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["sub_params_t",[[8,3],[11,18]],[[11,5],[11,17]],["t"],["typedef","#AnonymousStructUnion136"]],["params_t",[[13,3],[17,14]],[[17,5],[17,13]],["t"],["typedef","#AnonymousStructUnion137"]],["P24",[[19,3],[19,36]],[[19,14],[19,17]],["t"],["localparam"]]],null,[[["#AnonymousStructUnion136",[[8,11],[11,4]],[[8,11],[8,17]],["t"],["struct"]],[[["b",[[9,6],[9,24]],[[9,23],[9,24]],["t","#AnonymousStructUnion136"],["struct_union_member"]],["bar",[[10,6],[10,26]],[[10,23],[10,26]],["t","#AnonymousStructUnion136"],["struct_union_member"]]]]],[["#AnonymousStructUnion137",[[13,11],[17,4]],[[13,11],[13,17]],["t"],["struct"]],[[["a",[[14,6],[14,24]],[[14,23],[14,24]],["t","#AnonymousStructUnion137"],["struct_union_member"]],["foo",[[15,6],[15,26]],[[15,23],[15,26]],["t","#AnonymousStructUnion137"],["struct_union_member"]],["sub_params",[[16,6],[16,29]],[[16,19],[16,29]],["t","#AnonymousStructUnion137"],["struct_union_member"]]]]],[["f_add",[[27,3],[27,58]],[[27,20],[27,25]],["t"],["function"]],[[["params",[[27,26],[27,57]],[[27,51],[27,57]],["t","f_add"],["port","params_t"]]]]],[["f_add2",[[34,3],[34,74]],[[34,20],[34,26]],["t"],["function"]],[[["a",[[34,27],[34,41]],[[34,40],[34,41]],["t","f_add2"],["port","input"]],["b",[[34,43],[34,57]],[[34,56],[34,57]],["t","f_add2"],["port","input"]],["c",[[34,59],[34,73]],[[34,72],[34,73]],["t","f_add2"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_const_struct_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["params_t",[[8,3],[11,14]],[[11,5],[11,13]],["t"],["typedef","#AnonymousStructUnion138"]],["P",[[13,3],[13,39]],[[13,23],[13,24]],["t"],["localparam","params_t"]],["P6",[[14,3],[14,28]],[[14,14],[14,16]],["t"],["localparam"]],["P14",[[15,3],[15,43]],[[15,14],[15,17]],["t"],["localparam"]],["P24",[[16,3],[16,36]],[[16,14],[16,17]],["t"],["localparam"]]],null,[[["#AnonymousStructUnion138",[[8,11],[11,4]],[[8,11],[8,17]],["t"],["struct"]],[[["a",[[9,6],[9,24]],[[9,23],[9,24]],["t","#AnonymousStructUnion138"],["struct_union_member"]],["b",[[10,6],[10,24]],[[10,23],[10,24]],["t","#AnonymousStructUnion138"],["struct_union_member"]]]]],[["f_add",[[24,3],[24,48]],[[24,20],[24,25]],["t"],["function"]],[[["params",[[24,26],[24,47]],[[24,41],[24,47]],["t","f_add"],["port","params_t"]]]]],[["f_add2",[[31,3],[31,74]],[[31,20],[31,26]],["t"],["function"]],[[["a",[[31,27],[31,41]],[[31,40],[31,41]],["t","f_add2"],["port","input"]],["b",[[31,43],[31,57]],[[31,56],[31,57]],["t","f_add2"],["port","input"]],["c",[[31,59],[31,73]],[[31,72],[31,73]],["t","f_add2"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_const.v",[[[[["testpackage",[[6,0],[6,20]],[[6,8],[6,19]],[],["package"]],[[["PARAM",[[7,1],[7,30]],[[7,12],[7,17]],["testpackage"],["localparam"]]]]],[["t",[[11,0],[11,9]],[[11,7],[11,8]],[],["module"]],[[["P4",[[13,3],[13,31]],[[13,14],[13,16]],["t"],["localparam"]],["P8",[[14,3],[14,44]],[[14,14],[14,16]],["t"],["localparam"]],["P5",[[15,3],[15,30]],[[15,14],[15,16]],["t"],["localparam"]],["P16",[[16,3],[16,30]],[[16,14],[16,17]],["t"],["localparam"]],["P18",[[17,3],[17,31]],[[17,14],[17,17]],["t"],["localparam"]],["P6",[[18,3],[18,32]],[[18,14],[18,16]],["t"],["localparam"]],["P3",[[19,3],[19,21]],[[19,14],[19,16]],["t"],["localparam"]],["P128",[[20,3],[20,33]],[[20,14],[20,18]],["t"],["localparam"]],["type_t",[[22,3],[24,12]],[[24,5],[24,11]],["t"],["typedef","#AnonymousStructUnion139"]],["flist",[[25,3],[25,30]],[[25,24],[25,29]],["t"],["typedef","type_t"]],["PLIST",[[26,3],[26,40]],[[26,20],[26,25]],["t"],["localparam","flist"]],["PARR",[[27,3],[27,48]],[[27,20],[27,24]],["t"],["localparam","flist"]],["bigstruct_t",[[28,3],[32,17]],[[32,5],[32,16]],["t"],["typedef","#AnonymousStructUnion140"]],["bigparam",[[33,3],[33,79]],[[33,26],[33,34]],["t"],["localparam","bigstruct_t"]]],null,[[["#AnonymousStructUnion139",[[22,11],[24,4]],[[22,11],[22,17]],["t"],["struct"]],[[["data",[[23,6],[23,22]],[[23,18],[23,22]],["t","#AnonymousStructUnion139"],["struct_union_member"]]]]],[["#AnonymousStructUnion140",[[28,11],[32,4]],[[28,11],[28,17]],["t"],["struct"]],[[["first",[[29,6],[29,17]],[[29,12],[29,17]],["t","#AnonymousStructUnion140"],["struct_union_member"]],["second",[[30,6],[30,18]],[[30,12],[30,18]],["t","#AnonymousStructUnion140"],["struct_union_member"]],["data",[[31,6],[31,23]],[[31,19],[31,23]],["t","#AnonymousStructUnion140"],["struct_union_member"]]]]],[["f_package",[[56,3],[56,31]],[[56,20],[56,29]],["t"],["function"]],[]],[["f_add",[[60,3],[60,57]],[[60,20],[60,25]],["t"],["function"]],[[["a",[[60,26],[60,40]],[[60,39],[60,40]],["t","f_add"],["port","input"]],["b",[[60,42],[60,56]],[[60,55],[60,56]],["t","f_add"],["port","input"]]]]],[["f_add2",[[65,3],[65,74]],[[65,20],[65,26]],["t"],["function"]],[[["a",[[65,27],[65,41]],[[65,40],[65,41]],["t","f_add2"],["port","input"]],["b",[[65,43],[65,57]],[[65,56],[65,57]],["t","f_add2"],["port","input"]],["c",[[65,59],[65,73]],[[65,72],[65,73]],["t","f_add2"],["port","input"]]]]],[["f_for",[[70,3],[70,41]],[[70,20],[70,25]],["t"],["function"]],[[["a",[[70,26],[70,40]],[[70,39],[70,40]],["t","f_for"],["port","input"]]]]],[["f_while",[[80,3],[80,43]],[[80,20],[80,27]],["t"],["function"]],[[["a",[[80,28],[80,42]],[[80,41],[80,42]],["t","f_while"],["port","input"]]]]],[["f_case",[[95,3],[95,42]],[[95,20],[95,26]],["t"],["function"]],[[["a",[[95,27],[95,41]],[[95,40],[95,41]],["t","f_case"],["port","input"]]]]],[["f_return",[[104,3],[104,44]],[[104,20],[104,28]],["t"],["function"]],[[["a",[[104,29],[104,43]],[[104,42],[104,43]],["t","f_return"],["port","input"]]]]],[["f_list_swap_2",[[117,3],[117,52]],[[117,18],[117,31]],["t"],["function"]],[[["in_list",[[117,32],[117,51]],[[117,44],[117,51]],["t","f_list_swap_2"],["port","flist"]]]]],[["f_return_struct",[[122,3],[122,85]],[[122,24],[122,39]],["t"],["function"]],[[["first",[[122,40],[122,51]],[[122,46],[122,51]],["t","f_return_struct"],["port","input"]],["second",[[122,53],[122,65]],[[122,59],[122,65]],["t","f_return_struct"],["port","input"]],["data",[[122,67],[122,84]],[[122,80],[122,84]],["t","f_return_struct"],["port","input"]]]]]]]]],null,[["testpackage",["*"]]]],["testpackage"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_const2_bad.v",[[[[["f_add",[[6,0],[6,54]],[[6,17],[6,22]],[],["function"]],[[["a",[[6,23],[6,37]],[[6,36],[6,37]],["f_add"],["port","input"]],["b",[[6,39],[6,53]],[[6,52],[6,53]],["f_add"],["port","input"]]]]],[["f_add2",[[13,0],[13,71]],[[13,17],[13,23]],[],["function"]],[[["a",[[13,24],[13,38]],[[13,37],[13,38]],["f_add2"],["port","input"]],["b",[[13,40],[13,54]],[[13,53],[13,54]],["f_add2"],["port","input"]],["c",[[13,56],[13,70]],[[13,69],[13,70]],["f_add2"],["port","input"]]]]],[["c9",[[17,0],[19,22]],[[17,7],[17,9]],[],["module"]],[[["A",[[18,5],[18,20]],[[18,15],[18,16]],["c9"],["parameter-port","parameter"]],["B",[[19,5],[19,20]],[[19,15],[19,16]],["c9"],["parameter-port","parameter"]],["SOMEP",[[21,3],[21,38]],[[21,14],[21,19]],["c9"],["localparam"]]]]],[["b8",[[25,0],[26,22]],[[25,7],[25,9]],[],["module"]],[[["A",[[26,5],[26,20]],[[26,15],[26,16]],["b8"],["parameter-port","parameter"]],["c9",[[28,3],[31,5]],[[31,3],[31,5]],["b8"],["variable","c9"]]]]],[["t",[[35,0],[35,9]],[[35,7],[35,8]],[],["module"]],[[["P6",[[37,3],[37,31]],[[37,14],[37,16]],["t"],["localparam"]],["P14",[[38,3],[38,46]],[[38,14],[38,17]],["t"],["localparam"]],["b8",[[41,3],[41,8]],[[41,6],[41,8]],["t"],["variable","b8"]],["b8_a6",[[42,3],[42,21]],[[42,16],[42,21]],["t"],["variable","b8"]],["b8_a7",[[43,3],[43,21]],[[43,16],[43,21]],["t"],["variable","b8"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_const3_bad.v",[[[[["c9",[[6,0],[8,22]],[[6,7],[6,9]],[],["module"]],[[["A",[[7,5],[7,20]],[[7,15],[7,16]],["c9"],["parameter-port","parameter"]],["B",[[8,5],[8,20]],[[8,15],[8,16]],["c9"],["parameter-port","parameter"]],["BITS",[[10,3],[10,25]],[[10,14],[10,18]],["c9"],["localparam"]],["SOMEP",[[11,3],[11,35]],[[11,14],[11,19]],["c9"],["localparam"]]]]],[["b9",[[15,0],[16,22]],[[15,7],[15,9]],[],["module"]],[[["A",[[16,5],[16,20]],[[16,15],[16,16]],["b9"],["parameter-port","parameter"]],["c9",[[18,3],[21,5]],[[21,3],[21,5]],["b9"],["variable","c9"]]]]],[["t",[[25,0],[25,9]],[[25,7],[25,8]],[],["module"]],[[["b9",[[27,3],[27,8]],[[27,6],[27,8]],["t"],["variable","b9"]],["b900",[[28,3],[28,22]],[[28,18],[28,22]],["t"],["variable","b9"]],["b9k",[[29,3],[29,22]],[[29,19],[29,22]],["t"],["variable","b9"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_crc.v",[[[[["t",[[5,0],[8,5]],[[5,7],[5,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["d",[[12,3],[12,15]],[[12,14],[12,15]],["t"],["variable","reg"]],["c",[[13,3],[13,15]],[[13,14],[13,15]],["t"],["variable","reg"]],["q",[[15,3],[15,29]],[[15,15],[15,16]],["t"],["variable","wire"]],["q_r",[[16,3],[16,18]],[[16,15],[16,18]],["t"],["variable","reg"]],["cyc",[[18,3],[18,14]],[[18,11],[18,14]],["t"],["variable","integer"]]],null,[[["crc",[[51,3],[51,23]],[[51,19],[51,22]],["t"],["function"]],[]],[["reverse",[[61,3],[61,27]],[[61,19],[61,26]],["t"],["function"]],[]],[["newcrc",[[70,3],[70,26]],[[70,19],[70,25]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_default_warn.v",[[[[["foo",[[7,0],[12,4]],[[7,15],[7,18]],[],["function"]],[[["x",[[11,3],[11,20]],[[11,15],[11,16]],["foo"],["port","logic"]]]]],[["t",[[16,0],[16,23]],[[16,7],[16,8]],[],["module"]],[[["foo_val",[[17,3],[17,16]],[[17,9],[17,16]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_defaults.v",[[[[["calc_y",[[9,0],[9,32]],[[9,25],[9,31]],[],["function"]],[]],[["foo",[[13,0],[17,4]],[[13,31],[13,34]],[],["function"]],[[["x",[[15,3],[15,22]],[[15,15],[15,16]],["foo"],["port","logic"]],["y",[[16,3],[16,27]],[[16,15],[16,16]],["foo"],["port","logic"]]]]],[["t",[[21,0],[21,23]],[[21,7],[21,8]],[],["module"]],[[["foo_val",[[22,3],[22,22]],[[22,15],[22,22]],["t"],["variable","logic"]]]]]],null,null,null,[["Bar",[[7,0],[7,27]],[[7,16],[7,19]],[],["parameter","logic"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_dotted.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[21,9],[21,12]],[[21,9],[21,12]],["t"],["port"]],["ma0",[[13,3],[13,12]],[[13,6],[13,9]],["t"],["instance","ma"]],["global_cell",[[18,3],[18,40]],[[18,26],[18,37]],["t"],["instance","global_mod"]],["global_cell2",[[19,3],[19,41]],[[19,26],[19,38]],["t"],["instance","global_mod"]],["cyc",[[22,3],[22,16]],[[22,11],[22,14]],["t"],["variable","integer"]]],null,[[["getName",[[24,3],[24,27]],[[24,19],[24,26]],["t"],["function"]],[]]]]],[["global_mod",[[73,0],[73,18]],[[73,7],[73,17]],[],["module"]],[[["INITVAL",[[75,3],[75,25]],[[75,13],[75,20]],["global_mod"],["parameter"]],["globali",[[76,3],[76,18]],[[76,11],[76,18]],["global_mod"],["variable","integer"]]],null,[[["getName",[[79,3],[79,27]],[[79,19],[79,26]],["global_mod"],["function"]],[]],[["getGlob",[[80,3],[80,27]],[[80,19],[80,26]],["global_mod"],["function"]],[]]]]],[["ma",[[83,0],[83,13]],[[83,7],[83,9]],[],["module"]],[[["mb0",[[86,3],[86,17]],[[86,11],[86,14]],["ma"],["instance","mb"]],["gName",[[87,3],[87,19]],[[87,14],[87,19]],["ma"],["variable","reg"]]],null,[[["getName",[[88,3],[88,27]],[[88,19],[88,26]],["ma"],["function"]],[]],[["checkName",[[89,3],[89,18]],[[89,8],[89,17]],["ma"],["task"]],[]]]]],[["mb",[[98,0],[98,13]],[[98,7],[98,9]],[],["module"]],[[["P2",[[100,3],[100,20]],[[100,13],[100,15]],["mb"],["parameter"]],["mc0",[[102,3],[102,20]],[[102,14],[102,17]],["mb"],["instance","mc"]],["mc1",[[103,3],[103,20]],[[103,14],[103,17]],["mb"],["instance","mc"]],["global_cell2",[[104,3],[104,41]],[[104,26],[104,38]],["mb"],["instance","global_mod"]],["gName",[[106,3],[106,19]],[[106,14],[106,19]],["mb"],["variable","reg"]]],null,[[["getName",[[107,3],[107,27]],[[107,19],[107,26]],["mb"],["function"]],[]],[["getP2",[[108,3],[108,27]],[[108,19],[108,24]],["mb"],["function"]],[]],[["checkName",[[109,3],[109,18]],[[109,8],[109,17]],["mb"],["task"]],[]]]]],[["mc",[[126,0],[126,13]],[[126,7],[126,9]],[],["module"]],[[["P2",[[128,4],[128,21]],[[128,14],[128,16]],["mc"],["parameter"]],["P3",[[129,4],[129,21]],[[129,14],[129,16]],["mc"],["parameter"]],["gName",[[131,3],[131,19]],[[131,14],[131,19]],["mc"],["variable","reg"]]],null,[[["getName",[[132,3],[132,27]],[[132,19],[132,26]],["mc"],["function"]],[]],[["getP3",[[133,3],[133,27]],[[133,19],[133,24]],["mc"],["function"]],[]],[["checkName",[[134,3],[134,18]],[[134,8],[134,17]],["mc"],["task"]],[]]]]],[["b",[[150,0],[150,9]],[[150,7],[150,8]],[],["module"]],[[["f",[[154,15],[154,18]],[[154,17],[154,18]],["b"],["variable",":"]]],null,[[["f",[[152,3],[152,25]],[[152,17],[152,18]],["b"],["function"]],[[["v",[[152,19],[152,24]],[[152,23],[152,24]],["b","f"],["port","bit"]]]]]]]]],null,null,null,[["INLINE_MODULE",[[69,1],[70,1]],[[69,9],[69,22]],["source.systemverilog"],["macro"]],["INLINE_MID_MODULE",[[70,1],[71,0]],[[70,9],[70,26]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_endian.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[17,30]],[[17,16],[17,18]],["t"],["variable","wire"]],["noswap",[[18,3],[18,26]],[[18,10],[18,16]],["t"],["variable","wire"]],["nibble",[[19,3],[19,25]],[[19,9],[19,15]],["t"],["variable","wire"]],["out",[[23,3],[23,20]],[[23,17],[23,20]],["t"],["variable","wire"]],["test",[[26,3],[33,24]],[[26,8],[26,12]],["t"],["instance","Test"]],["result",[[36,3],[36,36]],[[36,15],[36,21]],["t"],["variable","wire"]]]]],[["Test",[[66,0],[71,5]],[[66,7],[66,11]],[],["module"]],[[["out",[[78,10],[78,20]],[[78,17],[78,20]],["Test"],["port"]],["clk",[[70,3],[70,6]],[[70,3],[70,6]],["Test"],["port","out"]],["noswap",[[70,8],[70,14]],[[70,8],[70,14]],["Test"],["port","clk"]],["nibble",[[70,16],[70,22]],[[70,16],[70,22]],["Test"],["port","noswap"]],["in",[[70,24],[70,26]],[[70,24],[70,26]],["Test"],["port","nibble"]],["clk",[[72,9],[72,12]],[[72,9],[72,12]],["Test"],["port"]],["noswap",[[74,9],[74,15]],[[74,9],[74,15]],["Test"],["port"]],["nibble",[[75,9],[75,15]],[[75,9],[75,15]],["Test"],["port"]],["in",[[77,10],[77,19]],[[77,17],[77,19]],["Test"],["port"]]],null,[[["EndianSwap",[[80,3],[80,29]],[[80,18],[80,28]],["Test"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_first.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,16]],[[12,13],[12,16]],["t"],["variable","reg"]],["set_in_task",[[13,3],[13,24]],[[13,13],[13,24]],["t"],["variable","reg"]]],null,[[["ttask",[[32,3],[32,14]],[[32,8],[32,13]],["t"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_flip.v",[[[[["t",[[11,0],[11,15]],[[11,7],[11,8]],[],["module"]],[[["clk",[[19,14],[19,17]],[[19,14],[19,17]],["t"],["port"]],["WIDTH",[[15,3],[15,29]],[[15,13],[15,18]],["t"],["parameter"]],["WIDTH_LOG2",[[16,3],[16,28]],[[16,13],[16,23]],["t"],["parameter"]],["USE_BS",[[17,3],[17,28]],[[17,13],[17,19]],["t"],["parameter"]],["a",[[30,3],[30,24]],[[30,23],[30,24]],["t"],["variable","reg"]],["tree_left",[[31,3],[31,29]],[[31,20],[31,29]],["t"],["variable","reg"]],["cyc",[[36,3],[36,14]],[[36,11],[36,14]],["t"],["variable","integer"]]],null,[[["func_tree_left",[[21,3],[21,43]],[[21,28],[21,42]],["t"],["function"]],[]]]]]],null,null,null,[["INT_RANGE",[[7,0],[8,0]],[[7,8],[7,17]],["source.systemverilog"],["macro"]],["INT_RANGE_MAX",[[8,0],[9,0]],[[8,8],[8,21]],["source.systemverilog"],["macro"]],["VECTOR_RANGE",[[9,0],[11,0]],[[9,8],[9,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_gen.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["g",[[13,3],[13,11]],[[13,10],[13,11]],["t"],["variable","genvar"]],["mask",[[14,3],[14,23]],[[14,15],[14,19]],["t"],["variable","logic"]],["block_passed",[[18,4],[18,26]],[[18,10],[18,22]],["t"],["variable","logic"]]],null,[[["pick",[[19,4],[19,24]],[[19,19],[19,23]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_graphcirc.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["cyc",[[9,3],[9,14]],[[9,11],[9,14]],["t"],["variable","integer"]],["dindex",[[31,3],[31,17]],[[31,11],[31,17]],["t"],["variable","integer"]]],null,[[["ReadContDisps",[[25,3],[25,22]],[[25,8],[25,21]],["t"],["task"]],[]],[["DispContDisps",[[33,3],[33,22]],[[33,8],[33,21]],["t"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_grey.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["_mode",[[15,3],[15,16]],[[15,11],[15,16]],["t"],["variable","integer"]],["b3",[[17,3],[17,16]],[[17,14],[17,16]],["t"],["variable","wire"]],["g3",[[17,18],[17,30]],[[17,28],[17,30]],["t"],["variable","reg"]],["b6",[[18,3],[18,16]],[[18,14],[18,16]],["t"],["variable","wire"]],["g6",[[18,18],[18,30]],[[18,28],[18,30]],["t"],["variable","reg"]],["g2b3",[[20,3],[20,45]],[[20,24],[20,28]],["t"],["instance","t_func_grey2bin"]],["g2b6",[[21,3],[21,45]],[[21,24],[21,28]],["t"],["instance","t_func_grey2bin"]]]]],[["t_func_grey2bin",[[48,0],[53,5]],[[48,7],[48,22]],[],["module"]],[[["b",[[58,10],[58,20]],[[58,19],[58,20]],["t_func_grey2bin"],["port"]],["g",[[52,3],[52,4]],[[52,3],[52,4]],["t_func_grey2bin"],["port","b"]],["SZ",[[57,3],[57,20]],[[57,13],[57,15]],["t_func_grey2bin"],["parameter"]],["g",[[59,9],[59,20]],[[59,19],[59,20]],["t_func_grey2bin"],["port"]],["b",[[63,3],[63,18]],[[63,17],[63,18]],["t_func_grey2bin"],["variable","reg"]],["i",[[66,3],[66,16]],[[66,15],[66,16]],["t_func_grey2bin"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_impure_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["sig",[[8,3],[8,10]],[[8,7],[8,10]],["t"],["variable","int"]]],null,[[["foo",[[10,3],[10,12]],[[10,8],[10,11]],["t"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_inconly.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[null,null,[[["main",[[7,3],[7,13]],[[7,8],[7,12]],["t"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_lib_sub.v",[[[[["BreadAddrDP",[[8,0],[8,60]],[[8,7],[8,18]],[],["module"]],[[["zfghtn",[[9,6],[9,12]],[[9,6],[9,12]],["BreadAddrDP"],["port"]],["cjtmau",[[8,28],[8,34]],[[8,28],[8,34]],["BreadAddrDP"],["port","zfghtn"]],["vipmpg",[[8,36],[8,42]],[[8,36],[8,42]],["BreadAddrDP"],["port","cjtmau"]],["knquim",[[8,44],[8,50]],[[8,44],[8,50]],["BreadAddrDP"],["port","vipmpg"]],["kqxkkr",[[8,52],[8,58]],[[8,52],[8,58]],["BreadAddrDP"],["port","knquim"]],["cjtmau",[[10,6],[10,18]],[[10,12],[10,18]],["BreadAddrDP"],["port"]],["vipmpg",[[11,6],[11,12]],[[11,6],[11,12]],["BreadAddrDP"],["port"]],["knquim",[[12,6],[12,19]],[[12,13],[12,19]],["BreadAddrDP"],["port"]],["kqxkkr",[[13,6],[13,19]],[[13,13],[13,19]],["BreadAddrDP"],["port"]],["covfok",[[15,0],[15,10]],[[15,4],[15,10]],["BreadAddrDP"],["variable","reg"]],["xwieqw",[[17,0],[17,17]],[[17,11],[17,17]],["BreadAddrDP"],["variable","reg"]],["ofnjjt",[[18,0],[18,16]],[[18,10],[18,16]],["BreadAddrDP"],["variable","reg"]],["hdsejo",[[20,0],[20,22]],[[20,11],[20,17]],["BreadAddrDP"],["variable","reg"]],["wxxzgd",[[22,0],[22,10]],[[22,4],[22,10]],["BreadAddrDP"],["variable","reg"]],["tceppr",[[22,0],[22,18]],[[22,12],[22,18]],["BreadAddrDP"],["variable","wxxzgd"]],["ratebp",[[22,0],[22,26]],[[22,20],[22,26]],["BreadAddrDP"],["variable","tceppr"]],["fjizkr",[[22,0],[22,34]],[[22,28],[22,34]],["BreadAddrDP"],["variable","ratebp"]],["iwwrnq",[[22,0],[22,42]],[[22,36],[22,42]],["BreadAddrDP"],["variable","fjizkr"]],["vrqrih",[[23,0],[23,10]],[[23,4],[23,10]],["BreadAddrDP"],["variable","reg"]],["ryyjxy",[[23,0],[23,18]],[[23,12],[23,18]],["BreadAddrDP"],["variable","vrqrih"]],["fgzsox",[[24,0],[24,10]],[[24,4],[24,10]],["BreadAddrDP"],["variable","reg"]],["xdjikl",[[26,0],[26,50]],[[26,5],[26,11]],["BreadAddrDP"],["variable","wire"]],["iytyol",[[27,0],[27,65]],[[27,5],[27,11]],["BreadAddrDP"],["variable","wire"]],["dywooz",[[28,0],[28,64]],[[28,5],[28,11]],["BreadAddrDP"],["variable","wire"]],["qnpfus",[[29,0],[29,51]],[[29,5],[29,11]],["BreadAddrDP"],["variable","wire"]],["fqlkrg",[[30,0],[30,51]],[[30,5],[30,11]],["BreadAddrDP"],["variable","wire"]],["ktsveg",[[32,0],[32,55]],[[32,5],[32,11]],["BreadAddrDP"],["variable","wire"]],["smxixw",[[33,0],[33,40]],[[33,5],[33,11]],["BreadAddrDP"],["variable","wire"]],["grvsrs",[[35,0],[35,17]],[[35,11],[35,17]],["BreadAddrDP"],["variable","wire"]],["kyxrft",[[35,0],[35,25]],[[35,19],[35,25]],["BreadAddrDP"],["variable","grvsrs"]],["uxhkka",[[35,0],[35,33]],[[35,27],[35,33]],["BreadAddrDP"],["variable","kyxrft"]],["eianuv",[[37,0],[37,35]],[[37,11],[37,17]],["BreadAddrDP"],["variable","wire"]],["jvpnxn",[[38,0],[38,40]],[[38,11],[38,17]],["BreadAddrDP"],["variable","wire"]],["zlnzlj",[[39,0],[39,40]],[[39,11],[39,17]],["BreadAddrDP"],["variable","wire"]],["nahzat",[[40,0],[40,40]],[[40,11],[40,17]],["BreadAddrDP"],["variable","wire"]],["i",[[42,0],[42,8]],[[42,7],[42,8]],["BreadAddrDP"],["variable","genvar"]],["bzpytc",[[46,6],[47,43]],[[46,19],[46,25]],["BreadAddrDP"],["instance","DecCountReg4"]],["oghukp",[[48,6],[49,42]],[[48,19],[48,25]],["BreadAddrDP"],["instance","DecCountReg4"]],["ttvjoo",[[50,6],[51,37]],[[50,19],[50,25]],["BreadAddrDP"],["instance","DecCountReg4"]]]]],[["DecCountReg4",[[57,0],[57,66]],[[57,7],[57,19]],[],["module"]],[[["clk",[[58,6],[58,9]],[[58,6],[58,9]],["DecCountReg4"],["port"]],["fgzsox",[[58,9],[58,17]],[[58,11],[58,17]],["DecCountReg4"],["port","clk"]],["fckiyr",[[58,17],[58,25]],[[58,19],[58,25]],["DecCountReg4"],["port","fgzsox"]],["uezcjy",[[57,42],[57,48]],[[57,42],[57,48]],["DecCountReg4"],["port","fckiyr"]],["covfok",[[57,50],[57,56]],[[57,50],[57,56]],["DecCountReg4"],["port","uezcjy"]],["juvlsh",[[57,58],[57,64]],[[57,58],[57,64]],["DecCountReg4"],["port","covfok"]],["covfok",[[58,25],[58,33]],[[58,27],[58,33]],["DecCountReg4"],["port","fckiyr"]],["uezcjy",[[59,6],[59,18]],[[59,12],[59,18]],["DecCountReg4"],["port"]],["juvlsh",[[60,7],[60,13]],[[60,7],[60,13]],["DecCountReg4"],["port"]],["udbvtl",[[84,0],[84,16]],[[84,10],[84,16]],["DecCountReg4"],["variable","reg"]],["mppedc",[[87,0],[87,69]],[[87,11],[87,17]],["DecCountReg4"],["variable","wire"]],["qqibou",[[89,0],[89,52]],[[89,5],[89,11]],["DecCountReg4"],["variable","wire"]]],null,[[["Xinit",[[62,0],[62,11]],[[62,5],[62,10]],["DecCountReg4"],["task"]],[]],[["X",[[69,0],[69,11]],[[69,9],[69,10]],["DecCountReg4"],["function"]],[]],[["Xcheck",[[78,0],[78,12]],[[78,5],[78,11]],["DecCountReg4"],["task"]],[]]]]]],null,null,null,[["zednkw",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_lib.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_mlog2.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["cyc",[[9,3],[9,14]],[[9,11],[9,14]],["t"],["variable","integer"]],["sum",[[10,3],[10,14]],[[10,11],[10,14]],["t"],["variable","integer"]],["cpre",[[11,3],[11,15]],[[11,11],[11,15]],["t"],["variable","integer"]]],null,[[["mlog2",[[35,3],[35,26]],[[35,20],[35,25]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_named.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[null,null,[[["f",[[8,3],[8,41]],[[8,16],[8,17]],["t"],["function"]],[[["j",[[8,19],[8,28]],[[8,23],[8,24]],["t","f"],["port","int"]],["s",[[8,30],[8,39]],[[8,34],[8,35]],["t","f"],["port","int"]]]]]]]]],null,null,null,[["checkh",[[12,0],[14,3]],[[12,8],[12,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_noinl.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["inp",[[16,3],[16,31]],[[16,16],[16,19]],["t"],["variable","wire"]],["reset",[[17,3],[17,26]],[[17,9],[17,14]],["t"],["variable","wire"]],["outp",[[21,3],[21,20]],[[21,16],[21,20]],["t"],["variable","wire"]],["test",[[24,3],[30,26]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[33,3],[33,37]],[[33,15],[33,21]],["t"],["variable","wire"]]]]],[["Test",[[66,0],[71,5]],[[66,7],[66,11]],[],["module"]],[[["outp",[[76,10],[76,24]],[[76,20],[76,24]],["Test"],["port"]],["reset",[[70,3],[70,8]],[[70,3],[70,8]],["Test"],["port","outp"]],["clk",[[70,10],[70,13]],[[70,10],[70,13]],["Test"],["port","reset"]],["inp",[[70,15],[70,18]],[[70,15],[70,18]],["Test"],["port","clk"]],["reset",[[73,12],[73,17]],[[73,12],[73,17]],["Test"],["port"]],["clk",[[74,12],[74,15]],[[74,12],[74,15]],["Test"],["port"]],["inp",[[75,9],[75,22]],[[75,19],[75,22]],["Test"],["port"]],["outp",[[102,3],[102,18]],[[102,14],[102,18]],["Test"],["variable","reg"]],["inp_d",[[103,3],[103,19]],[[103,14],[103,19]],["Test"],["variable","reg"]]],null,[[["no_inline_function",[[78,3],[78,38]],[[78,19],[78,37]],["Test"],["function"]],[]]]]]],null,null,null,[["EXPECTED_SUM",[[36,0],[38,3]],[[36,8],[36,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_numones.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["r32",[[10,3],[10,17]],[[10,14],[10,17]],["t"],["variable","reg"]],["w4",[[11,3],[11,16]],[[11,14],[11,16]],["t"],["variable","wire"]],["w5",[[12,3],[12,16]],[[12,14],[12,16]],["t"],["variable","wire"]],["cyc",[[33,3],[33,14]],[[33,11],[33,14]],["t"],["variable","integer"]]],null,[[["NUMONES_8",[[17,3],[17,28]],[[17,18],[17,27]],["t"],["function"]],[]],[["NUMONES_16",[[25,3],[25,29]],[[25,18],[25,28]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_outfirst.v",[[[[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["cyc",[[18,3],[18,19]],[[18,12],[18,15]],["t"],["variable","integer"]],["crc",[[19,3],[19,18]],[[19,15],[19,18]],["t"],["variable","reg"]],["sum",[[20,3],[20,18]],[[20,15],[20,18]],["t"],["variable","reg"]],["DDIFF_B",[[23,3],[23,56]],[[23,26],[23,33]],["t"],["variable","wire"]],["reset",[[24,3],[24,23]],[[24,8],[24,13]],["t"],["variable","wire"]],["AOA_B",[[28,3],[28,29]],[[28,24],[28,29]],["t"],["variable","wire"]],["test",[[31,3],[37,20]],[[31,8],[31,12]],["t"],["instance","Test"]],["result",[[40,3],[40,38]],[[40,15],[40,21]],["t"],["variable","wire"]]]]],[["Test",[[73,0],[78,5]],[[73,7],[73,11]],[],["module"]],[[["AOA_B",[[75,3],[75,8]],[[75,3],[75,8]],["Test"],["port"]],["DDIFF_B",[[77,3],[77,10]],[[77,3],[77,10]],["Test"],["port","AOA_B"]],["reset",[[77,12],[77,17]],[[77,12],[77,17]],["Test"],["port","DDIFF_B"]],["clk",[[77,19],[77,22]],[[77,19],[77,22]],["Test"],["port","reset"]],["DDIFF_B",[[80,9],[80,34]],[[80,27],[80,34]],["Test"],["port"]],["reset",[[81,9],[81,14]],[[81,9],[81,14]],["Test"],["port"]],["clk",[[82,9],[82,12]],[[82,9],[82,12]],["Test"],["port"]],["AOA_B",[[83,10],[83,35]],[[83,30],[83,35]],["Test"],["port","reg"]],["AOA_NEXT_B",[[85,3],[85,33]],[[85,23],[85,33]],["Test"],["variable","reg"]],["tmp",[[86,3],[86,26]],[[86,23],[86,26]],["Test"],["variable","reg"]]],null,[[["t_aoa_update",[[104,3],[104,21]],[[104,8],[104,20]],["Test"],["task"]],[]]]]]],null,null,null,[["DDIFF_BITS",[[6,0],[7,0]],[[6,8],[6,18]],["source.systemverilog"],["macro"]],["AOA_BITS",[[7,0],[8,0]],[[7,8],[7,16]],["source.systemverilog"],["macro"]],["HALF_DDIFF",[[8,0],[9,0]],[[8,8],[8,18]],["source.systemverilog"],["macro"]],["MAX_AOA",[[9,0],[10,0]],[[9,8],[9,15]],["source.systemverilog"],["macro"]],["BURP_DIVIDER",[[10,0],[12,0]],[[10,8],[10,20]],["source.systemverilog"],["macro"]],["EXPECTED_SUM",[[64,0],[65,2]],[[64,8],[64,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_outp.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[8,9],[8,12]],[[8,9],[8,12]],["t"],["port"]],["a",[[10,3],[10,15]],[[10,14],[10,15]],["t"],["variable","reg"]],["b",[[10,3],[10,17]],[[10,16],[10,17]],["t"],["variable","a"]],["z",[[11,3],[11,16]],[[11,15],[11,16]],["t"],["variable","wire"]],["u0",[[13,3],[13,28]],[[13,9],[13,11]],["t"],["instance","mytop"]],["cyc",[[15,3],[15,14]],[[15,11],[15,14]],["t"],["variable","integer"]]]]],[["inv",[[48,0],[51,15]],[[48,7],[48,10]],[],["module"]],[[["a",[[49,13],[49,29]],[[49,28],[49,29]],["inv"],["port","input"]],["z",[[50,13],[50,35]],[[50,34],[50,35]],["inv"],["port","wire"]]]]],[["ftest",[[56,0],[61,15]],[[56,7],[56,12]],[],["module"]],[[["a",[[57,13],[57,29]],[[57,28],[57,29]],["ftest"],["port","input"]],["b",[[58,28],[58,29]],[[58,28],[58,29]],["ftest"],["port","a"]],["clk",[[59,13],[59,22]],[[59,19],[59,22]],["ftest"],["port","input"]],["z",[[60,13],[60,34]],[[60,33],[60,34]],["ftest"],["port","reg"]],["zi",[[63,3],[63,24]],[[63,22],[63,24]],["ftest"],["variable","wire"]],["u1",[[65,3],[66,11]],[[65,7],[65,9]],["ftest"],["instance","inv"]]],null,[[["myadd",[[73,3],[73,26]],[[73,20],[73,25]],["ftest"],["function"]],[]]]]],[["mytop",[[84,0],[89,13]],[[84,7],[84,12]],[],["module"]],[[["a",[[85,11],[85,27]],[[85,26],[85,27]],["mytop"],["port","input"]],["b",[[86,26],[86,27]],[[86,26],[86,27]],["mytop"],["port","a"]],["clk",[[87,11],[87,20]],[[87,17],[87,20]],["mytop"],["port","input"]],["z",[[88,11],[88,29]],[[88,28],[88,29]],["mytop"],["port","output"]],["u0",[[91,3],[91,27]],[[91,9],[91,11]],["mytop"],["instance","ftest"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_paramed.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["in_a",[[13,3],[13,18]],[[13,14],[13,18]],["t"],["variable","reg"]],["sel",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["out_x",[[15,3],[15,19]],[[15,14],[15,19]],["t"],["variable","wire"]],["extractor",[[17,3],[22,21]],[[17,20],[17,29]],["t"],["instance","extractor"]],["cyc",[[24,3],[24,14]],[[24,11],[24,14]],["t"],["variable","integer"]]]]],[["extractor",[[53,0],[58,5]],[[53,7],[53,16]],[],["module"]],[[["out",[[63,10],[63,37]],[[63,34],[63,37]],["extractor"],["port"]],["in",[[57,3],[57,5]],[[57,3],[57,5]],["extractor"],["port","out"]],["sel",[[57,7],[57,10]],[[57,7],[57,10]],["extractor"],["port","in"]],["IN_WIDTH",[[59,3],[59,24]],[[59,13],[59,21]],["extractor"],["parameter"]],["OUT_WIDTH",[[60,3],[60,25]],[[60,13],[60,22]],["extractor"],["parameter"]],["in",[[62,9],[62,36]],[[62,34],[62,36]],["extractor"],["port"]],["sel",[[64,9],[64,23]],[[64,20],[64,23]],["extractor"],["port"]],["out",[[66,3],[66,46]],[[66,24],[66,27]],["extractor"],["variable","wire"]]],null,[[["selector",[[68,3],[68,37]],[[68,28],[68,36]],["extractor"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_plog.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["rst_n",[[15,3],[15,14]],[[15,9],[15,14]],["t"],["variable","reg"]],["pos1",[[21,3],[21,19]],[[21,15],[21,19]],["t"],["variable","wire"]],["pos2",[[22,3],[22,19]],[[22,15],[22,19]],["t"],["variable","wire"]],["test",[[25,3],[32,24]],[[25,8],[25,12]],["t"],["instance","Test"]],["result",[[35,3],[35,37]],[[35,15],[35,21]],["t"],["variable","wire"]]]]],[["Test",[[72,0],[84,6]],[[72,7],[72,11]],[],["module"]],[[["SAMPLE_WIDTH",[[73,4],[73,30]],[[73,14],[73,26]],["Test"],["parameter-port","parameter"]],["pos1",[[78,4],[78,54]],[[78,50],[78,54]],["Test"],["port","reg"]],["pos2",[[80,4],[80,54]],[[80,50],[80,54]],["Test"],["port","reg"]],["clk",[[82,4],[82,14]],[[82,11],[82,14]],["Test"],["port","input"]],["rst_n",[[83,4],[83,16]],[[83,11],[83,16]],["Test"],["port","input"]]],null,[[["log2",[[86,3],[86,43]],[[86,20],[86,24]],["Test"],["function"]],[[["arg",[[86,25],[86,42]],[[86,39],[86,42]],["Test","log2"],["port","integer"]]]]]]]]],null,null,null,[["EXPECTED_SUM",[[38,0],[40,3]],[[38,8],[38,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_public.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["p1",[[9,3],[9,33]],[[9,8],[9,10]],["t"],["instance","tpub"]],["p2",[[10,3],[10,33]],[[10,8],[10,10]],["t"],["instance","tpub"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]]],null,[[["publicTop",[[28,3],[28,18]],[[28,8],[28,17]],["t"],["task"]],[]]]]],[["tpub",[[36,0],[38,22]],[[36,7],[36,11]],[],["module"]],[[["clk",[[37,6],[37,15]],[[37,12],[37,15]],["tpub"],["port","input"]],["i",[[38,6],[38,20]],[[38,19],[38,20]],["tpub"],["port","input"]],["var_long",[[40,3],[40,22]],[[40,14],[40,22]],["tpub"],["variable","reg"]],["var_quad",[[41,3],[41,22]],[[41,14],[41,22]],["tpub"],["variable","reg"]],["var_wide",[[42,3],[42,22]],[[42,14],[42,22]],["tpub"],["variable","reg"]],["var_bool",[[43,3],[43,22]],[[43,14],[43,22]],["tpub"],["variable","reg"]],["var_flop",[[46,3],[46,22]],[[46,14],[46,22]],["tpub"],["variable","reg"]],["got_long",[[49,3],[49,22]],[[49,14],[49,22]],["tpub"],["variable","reg"]],["got_quad",[[50,3],[50,22]],[[50,14],[50,22]],["tpub"],["variable","reg"]],["got_wide",[[51,3],[51,22]],[[51,14],[51,22]],["tpub"],["variable","reg"]],["got_bool",[[52,3],[52,22]],[[52,14],[52,22]],["tpub"],["variable","reg"]],["cyc",[[54,3],[54,14]],[[54,11],[54,14]],["tpub"],["variable","integer"]]],null,[[["publicEmpty",[[117,3],[117,20]],[[117,8],[117,19]],["tpub"],["task"]],[]],[["publicNoArgs",[[122,3],[122,21]],[[122,8],[122,20]],["tpub"],["task"]],[]],[["publicSetBool",[[127,3],[127,22]],[[127,8],[127,21]],["tpub"],["task"]],[]],[["publicSetLong",[[133,3],[133,22]],[[133,8],[133,21]],["tpub"],["task"]],[]],[["publicSetQuad",[[143,3],[143,22]],[[143,8],[143,21]],["tpub"],["task"]],[]],[["publicSetFlop",[[149,3],[149,22]],[[149,8],[149,21]],["tpub"],["task"]],[]],[["publicSetWide",[[155,3],[155,22]],[[155,8],[155,21]],["tpub"],["task"]],[]],[["publicGetBool",[[161,3],[161,22]],[[161,8],[161,21]],["tpub"],["task"]],[]],[["publicGetLong",[[167,3],[167,22]],[[167,8],[167,21]],["tpub"],["task"]],[]],[["publicGetQuad",[[173,3],[173,22]],[[173,8],[173,21]],["tpub"],["task"]],[]],[["publicGetWide",[[179,3],[179,22]],[[179,8],[179,21]],["tpub"],["task"]],[]],[["publicGetSetBool",[[185,3],[185,29]],[[185,12],[185,28]],["tpub"],["function"]],[]],[["publicGetSetLong",[[194,3],[194,36]],[[194,19],[194,35]],["tpub"],["function"]],[]],[["publicGetSetQuad",[[203,3],[203,36]],[[203,19],[203,35]],["tpub"],["function"]],[]],[["publicGetSetWide",[[212,3],[212,36]],[[212,19],[212,35]],["tpub"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_rand.v",[[[[["t",[[6,0],[6,21]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["Rand",[[6,15],[6,19]],[[6,15],[6,19]],["t"],["port","clk"]],["Rand",[[8,10],[8,25]],[[8,21],[8,25]],["t"],["port","reg"]]],null,[[["QxRand32",[[16,3],[16,28]],[[16,19],[16,27]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_range.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["stashb",[[15,3],[15,26]],[[15,20],[15,26]],["t"],["variable","reg"]],["stasha",[[15,3],[15,34]],[[15,28],[15,34]],["t"],["variable","stashb"]],["stashn",[[15,3],[15,42]],[[15,36],[15,42]],["t"],["variable","stasha"]],["stashm",[[15,3],[15,50]],[[15,44],[15,50]],["t"],["variable","stashn"]],["DATA_SIZE",[[35,3],[35,28]],[[35,13],[35,22]],["t"],["parameter"]],["NUM_OF_REGS",[[36,3],[36,30]],[[36,13],[36,24]],["t"],["parameter"]],["memread_rf",[[38,3],[38,47]],[[38,37],[38,47]],["t"],["variable","reg"]],["memread_rf_reg",[[39,3],[39,45]],[[39,31],[39,45]],["t"],["variable","reg"]],["cyc",[[45,3],[45,14]],[[45,11],[45,14]],["t"],["variable","integer"]]],null,[[["copy_range",[[17,3],[17,39]],[[17,28],[17,38]],["t"],["function"]],[]]]]]],null,null,null,[["INT_RANGE",[[11,0],[12,0]],[[11,8],[11,17]],["source.systemverilog"],["macro"]],["INT_RANGE_MAX",[[12,0],[13,0]],[[12,8],[12,21]],["source.systemverilog"],["macro"]],["VECTOR_RANGE",[[13,0],[15,3]],[[13,8],[13,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_real_abs.v",[[[[["t",[[8,0],[8,23]],[[8,7],[8,8]],[],["module"]],[null,null,[[["ABS",[[10,3],[10,31]],[[10,17],[10,20]],["t"],["function"]],[[["num",[[10,22],[10,30]],[[10,27],[10,30]],["t","ABS"],["port","real"]]]]],[["range_chk",[[14,3],[14,28]],[[14,18],[14,27]],["t"],["function"]],[]],[["ceil",[[26,3],[26,25]],[[26,20],[26,24]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_real_param.v",[[[[["t",[[8,0],[8,11]],[[8,7],[8,8]],[],["module"]],[[["R_PARAM",[[15,3],[15,43]],[[15,14],[15,21]],["t"],["localparam"]],["R_PARAM_2",[[16,3],[16,40]],[[16,14],[16,23]],["t"],["localparam"]]],null,[[["get_real_one",[[10,3],[10,30]],[[10,17],[10,29]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_redef.v",[[[[["min",[[6,0],[6,64]],[[6,27],[6,30]],[],["function"]],[[["a",[[6,31],[6,46]],[[6,45],[6,46]],["min"],["port","integer"]],["b",[[6,48],[6,63]],[[6,62],[6,63]],["min"],["port","integer"]]]]],[["t",[[10,0],[17,5]],[[10,7],[10,8]],[],["module"]],[[["A",[[11,4],[11,18]],[[11,14],[11,15]],["t"],["parameter-port","parameter"]],["B",[[11,20],[11,33]],[[11,30],[11,31]],["t"],["parameter-port","parameter"]],["c",[[14,3],[14,4]],[[14,3],[14,4]],["t"],["port"]],["a",[[16,3],[16,4]],[[16,3],[16,4]],["t"],["port","c"]],["b",[[16,6],[16,7]],[[16,6],[16,7]],["t"],["port","a"]],["a",[[19,9],[19,18]],[[19,17],[19,18]],["t"],["port"]],["b",[[20,9],[20,18]],[[20,17],[20,18]],["t"],["port"]],["c",[[21,10],[21,32]],[[21,31],[21,32]],["t"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_refio_bad.v",[[[[["t",[[6,0],[6,11]],[[6,7],[6,8]],[],["module"]],[[["q_t",[[7,3],[7,26]],[[7,19],[7,22]],["t"],["typedef","integer"]]],null,[[["queue_set",[[9,3],[9,37]],[[9,17],[9,26]],["t"],["function"]],[[["q",[[9,27],[9,36]],[[9,35],[9,36]],["t","queue_set"],["port","q_t"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_regfirst.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["a",[[9,3],[9,14]],[[9,13],[9,14]],["t"],["variable","reg"]],["b",[[10,3],[10,14]],[[10,13],[10,14]],["t"],["variable","reg"]],["q",[[11,3],[11,14]],[[11,13],[11,14]],["t"],["variable","reg"]],["f6",[[13,3],[19,17]],[[13,6],[13,8]],["t"],["instance","f6"]],["cyc",[[21,3],[21,14]],[[21,11],[21,14]],["t"],["variable","integer"]]]]],[["f6",[[49,0],[49,25]],[[49,7],[49,9]],[],["module"]],[[["a",[[50,10],[50,17]],[[50,16],[50,17]],["f6"],["port"]],["b",[[49,14],[49,15]],[[49,14],[49,15]],["f6"],["port","a"]],["clk",[[49,17],[49,20]],[[49,17],[49,20]],["f6"],["port","b"]],["q",[[49,22],[49,23]],[[49,22],[49,23]],["f6"],["port","clk"]],["b",[[51,9],[51,17]],[[51,16],[51,17]],["f6"],["port"]],["clk",[[52,10],[52,13]],[[52,10],[52,13]],["f6"],["port"]],["q",[[53,11],[53,12]],[[53,11],[53,12]],["f6"],["port"]],["out",[[54,3],[54,12]],[[54,9],[54,12]],["f6"],["variable","reg"]],["w6",[[70,3],[70,25]],[[70,14],[70,16]],["f6"],["variable","wire"]]],null,[[["func6",[[56,3],[56,18]],[[56,12],[56,17]],["f6"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_return_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[null,null,[[["t1",[[8,3],[8,11]],[[8,8],[8,10]],["t"],["task"]],[]],[["f1",[[11,3],[11,19]],[[11,16],[11,18]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_return.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["cyc",[[16,3],[16,19]],[[16,12],[16,15]],["t"],["variable","integer"]],["crc",[[17,3],[17,18]],[[17,15],[17,18]],["t"],["variable","reg"]],["sum",[[18,3],[18,18]],[[18,15],[18,18]],["t"],["variable","reg"]],["in",[[21,3],[21,30]],[[21,16],[21,18]],["t"],["variable","wire"]],["out",[[25,3],[25,42]],[[25,14],[25,17]],["t"],["variable","wire"]],["result",[[28,3],[28,36]],[[28,15],[28,21]],["t"],["variable","wire"]]],null,[[["line_wb_ind",[[59,3],[59,43]],[[59,21],[59,32]],["t"],["function"]],[[["id",[[59,34],[59,41]],[[59,39],[59,41]],["t","line_wb_ind"],["port","id_t"]]]]]]]]],null,null,null,[["EXPECTED_SUM",[[52,0],[53,2]],[[52,8],[52,20]],["source.systemverilog"],["macro"]],["wb_ind_t",[[7,0],[7,31]],[[7,22],[7,30]],[],["typedef","logic"]],["id_t",[[8,0],[8,27]],[[8,22],[8,26]],[],["typedef","logic"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_sum.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["I1",[[16,3],[16,28]],[[16,15],[16,17]],["t"],["variable","wire"]],["I2",[[17,3],[17,30]],[[17,15],[17,17]],["t"],["variable","wire"]],["S",[[21,3],[21,16]],[[21,15],[21,16]],["t"],["variable","wire"]],["test",[[24,3],[29,23]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[31,3],[31,41]],[[31,15],[31,21]],["t"],["variable","wire"]]]]],[["Test",[[63,0],[68,5]],[[63,7],[63,11]],[],["module"]],[[["S",[[65,3],[65,4]],[[65,3],[65,4]],["Test"],["port"]],["I1",[[67,3],[67,5]],[[67,3],[67,5]],["Test"],["port","S"]],["I2",[[67,7],[67,9]],[[67,7],[67,9]],["Test"],["port","I1"]],["I1",[[70,9],[70,17]],[[70,15],[70,17]],["Test"],["port"]],["I2",[[71,9],[71,17]],[[71,15],[71,17]],["Test"],["port"]],["S",[[72,10],[72,21]],[[72,20],[72,21]],["Test"],["port","reg"]]],null,[[["t1",[[77,3],[77,11]],[[77,8],[77,10]],["Test"],["task"]],[]],[["t2",[[83,3],[83,11]],[[83,8],[83,10]],["Test"],["task"]],[]]]]]],null,null,null,[["EXPECTED_SUM",[[33,0],[35,3]],[[33,8],[33,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_task_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[null,null,[[["task_as_func",[[12,3],[12,21]],[[12,8],[12,20]],["t"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_tasknsvar_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["bus_we_select_from",[[12,3],[12,31]],[[12,13],[12,31]],["t"],["variable","reg"]]],null,[[["foo",[[8,3],[8,22]],[[8,8],[8,11]],["t"],["task"]],[[["sig",[[8,12],[8,21]],[[8,18],[8,21]],["t","foo"],["port","inout"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_tie_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[null,null,[[["func",[[13,3],[16,20]],[[13,26],[13,30]],["t"],["function"]],[[["a",[[15,6],[15,17]],[[15,16],[15,17]],["t","func"],["port","int"]],["b",[[16,6],[16,18]],[[16,17],[16,18]],["t","func"],["port","bit"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_twocall.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["crc",[[9,3],[9,16]],[[9,13],[9,16]],["t"],["variable","reg"]],["ah",[[11,3],[11,29]],[[11,16],[11,18]],["t"],["variable","wire"]],["bh",[[12,3],[12,30]],[[12,16],[12,18]],["t"],["variable","wire"]],["al",[[13,3],[13,42]],[[13,16],[13,18]],["t"],["variable","wire"]],["bl",[[14,3],[14,77]],[[14,16],[14,18]],["t"],["variable","wire"]],["sel",[[15,3],[15,12]],[[15,9],[15,12]],["t"],["variable","reg"]],["q",[[17,3],[19,23]],[[17,16],[17,17]],["t"],["variable","wire"]],["cyc",[[35,3],[35,14]],[[35,11],[35,14]],["t"],["variable","integer"]]],null,[[["func",[[21,3],[21,25]],[[21,20],[21,24]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_types.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["c",[[25,3],[25,12]],[[25,11],[25,12]],["t"],["variable","chandle"]]],null,[[["int123",[[8,3],[8,24]],[[8,16],[8,22]],["t"],["function"]],[]],[["f_bit",[[10,3],[10,35]],[[10,24],[10,29]],["t"],["function"]],[]],[["f_int",[[11,3],[11,35]],[[11,24],[11,29]],["t"],["function"]],[]],[["f_byte",[[12,3],[12,35]],[[12,24],[12,30]],["t"],["function"]],[]],[["f_shortint",[[13,3],[13,35]],[[13,24],[13,34]],["t"],["function"]],[]],[["f_longint",[[14,3],[14,35]],[[14,24],[14,33]],["t"],["function"]],[]],[["f_chandle",[[15,3],[15,35]],[[15,24],[15,33]],["t"],["function"]],[]],[["g_bit",[[18,3],[18,46]],[[18,24],[18,29]],["t"],["function"]],[[["i",[[18,35],[18,45]],[[18,44],[18,45]],["t","g_bit"],["port","bit"]]]]],[["g_int",[[19,3],[19,46]],[[19,24],[19,29]],["t"],["function"]],[[["i",[[19,35],[19,45]],[[19,44],[19,45]],["t","g_int"],["port","int"]]]]],[["g_byte",[[20,3],[20,46]],[[20,24],[20,30]],["t"],["function"]],[[["i",[[20,35],[20,45]],[[20,44],[20,45]],["t","g_byte"],["port","byte"]]]]],[["g_shortint",[[21,3],[21,46]],[[21,24],[21,34]],["t"],["function"]],[[["i",[[21,35],[21,45]],[[21,44],[21,45]],["t","g_shortint"],["port","shortint"]]]]],[["g_longint",[[22,3],[22,46]],[[22,24],[22,33]],["t"],["function"]],[[["i",[[22,35],[22,45]],[[22,44],[22,45]],["t","g_longint"],["port","longint"]]]]],[["g_chandle",[[23,3],[23,46]],[[23,24],[23,33]],["t"],["function"]],[[["i",[[23,35],[23,45]],[[23,44],[23,45]],["t","g_chandle"],["port","chandle"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_under.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["counter",[[12,3],[12,24]],[[12,13],[12,20]],["t"],["variable","reg"]],["l2",[[13,3],[13,15]],[[13,13],[13,15]],["t"],["variable","integer"]]],null,[[["log2",[[14,3],[14,32]],[[14,12],[14,16]],["t"],["function"]],[[["x",[[14,18],[14,31]],[[14,30],[14,31]],["t","log2"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_under2.v",[[[[["t",[[8,0],[13,5]],[[8,7],[8,8]],[],["module"]],[[["val",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port"]],["clk",[[12,3],[12,6]],[[12,3],[12,6]],["t"],["port","val"]],["clk",[[15,13],[15,16]],[[15,13],[15,16]],["t"],["port"]],["val",[[16,10],[16,22]],[[16,19],[16,22]],["t"],["port","integer"]],["dbg_addr",[[17,3],[17,27]],[[17,15],[17,23]],["t"],["variable","integer"]]],null,[[["func1",[[19,3],[19,18]],[[19,12],[19,17]],["t"],["function"]],[]],[["func2",[[25,3],[25,18]],[[25,12],[25,17]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_uninit.v",[[[[["zeroed",[[6,0],[6,20]],[[6,13],[6,19]],[],["function"]],[]],[["what_bit",[[9,0],[9,36]],[[9,27],[9,35]],[],["function"]],[]],[["t",[[19,0],[19,22]],[[19,7],[19,8]],[],["module"]],[[["ZERO",[[21,3],[21,29]],[[21,13],[21,17]],["t"],["parameter"]],["PP",[[23,3],[23,30]],[[23,13],[23,15]],["t"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_unit.v",[[[[["tsk",[[6,0],[6,20]],[[6,5],[6,8]],[],["task"]],[[["tfo",[[6,9],[6,19]],[[6,16],[6,19]],["tsk"],["port","output"]]]]],[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["to",[[12,3],[12,5]],[[12,3],[12,5]],["t"],["port"]],["to",[[14,10],[14,21]],[[14,14],[14,16]],["t"],["port","reg"]],["i",[[16,3],[16,16]],[[16,11],[16,12]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_v.v",[[[[["t",[[8,0],[8,11]],[[8,7],[8,8]],[],["module"]],[[["ul1",[[12,3],[12,15]],[[12,10],[12,13]],["t"],["instance","level1"]]]]],[["level1",[[16,0],[16,16]],[[16,7],[16,13]],[],["module"]],[[["ul2",[[20,3],[20,15]],[[20,10],[20,13]],["level1"],["instance","level2"]]],null,[[["doit",[[22,3],[22,33]],[[22,8],[22,12]],["level1"],["task"]],[[["v",[[22,13],[22,32]],[[22,31],[22,32]],["level1","doit"],["port","logic"]]]]]]]],[["level2",[[29,0],[29,16]],[[29,7],[29,13]],[],["module"]],[[["mem",[[33,3],[33,18]],[[33,15],[33,18]],["level2"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_void_bad.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["side_effect",[[9,3],[9,18]],[[9,7],[9,18]],["t"],["variable","int"]]],null,[[["f1",[[11,3],[11,19]],[[11,16],[11,18]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_void.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["side_effect",[[9,3],[9,18]],[[9,7],[9,18]],["t"],["variable","int"]]],null,[[["f1",[[11,3],[11,19]],[[11,16],[11,18]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_while.v",[[[[["t",[[6,0],[10,6]],[[6,7],[6,8]],[],["module"]],[[["sz",[[6,11],[6,30]],[[6,21],[6,23]],["t"],["parameter-port","parameter"]],["clk",[[8,4],[8,38]],[[8,35],[8,38]],["t"],["port","wire"]],["data",[[9,4],[9,33]],[[9,29],[9,33]],["t"],["port","reg"]],["b",[[25,3],[25,12]],[[25,11],[25,12]],["t"],["variable","integer"]]],null,[[["clog2",[[13,3],[13,46]],[[13,20],[13,25]],["t"],["function"]],[[["value",[[13,26],[13,45]],[[13,40],[13,45]],["t","clog2"],["port","integer"]]]]],[["tdw",[[21,3],[21,41]],[[21,20],[21,23]],["t"],["function"]],[[["sz",[[21,24],[21,40]],[[21,38],[21,40]],["t","tdw"],["port","integer"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_wide_out_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["MSG_PORT_WIDTH",[[8,3],[8,35]],[[8,13],[8,27]],["t"],["parameter"]],["PAYLOAD_MAX_BITS",[[9,3],[9,38]],[[9,14],[9,30]],["t"],["localparam"]],["msg",[[11,3],[11,31]],[[11,28],[11,31]],["t"],["variable","reg"]]],null,[[["func",[[23,3],[23,65]],[[23,20],[23,24]],["t"],["function"]],[[["data",[[23,26],[23,64]],[[23,60],[23,64]],["t","func"],["port","bit"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func_wide.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["mi",[[9,3],[9,17]],[[9,15],[9,17]],["t"],["variable","reg"]],["mo",[[10,3],[10,18]],[[10,16],[10,18]],["t"],["variable","wire"]],["um",[[11,3],[11,22]],[[11,10],[11,12]],["t"],["instance","muxtop"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]]]]],[["muxtop",[[30,0],[33,5]],[[30,7],[30,13]],[],["module"]],[[["i",[[31,3],[31,19]],[[31,18],[31,19]],["muxtop"],["port","input"]],["o",[[32,3],[32,24]],[[32,23],[32,24]],["muxtop"],["port","reg"]]],null,[[["MUX",[[38,3],[38,23]],[[38,19],[38,22]],["muxtop"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_func.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["value",[[7,3],[7,18]],[[7,13],[7,18]],["t"],["variable","reg"]],["rglobal",[[8,3],[8,21]],[[8,14],[8,21]],["t"],["variable","reg"]],["vec",[[9,3],[9,23]],[[9,14],[9,17]],["t"],["variable","reg"]],["n",[[10,3],[10,15]],[[10,14],[10,15]],["t"],["variable","reg"]]],null,[[["add",[[67,3],[67,22]],[[67,18],[67,21]],["t"],["function"]],[]],[["munge4",[[79,3],[79,25]],[[79,18],[79,24]],["t"],["function"]],[]],[["setit",[[90,3],[90,14]],[[90,8],[90,13]],["t"],["task"]],[]],[["incr",[[98,3],[102,8]],[[98,8],[98,12]],["t"],["task"]],[[["z",[[100,4],[100,19]],[[100,18],[100,19]],["t","incr"],["port","output"]],["a",[[101,4],[101,19]],[[101,18],[101,19]],["t","incr"],["port","input"]],["inc",[[101,21],[101,24]],[[101,21],[101,24]],["t","incr"],["port","a"]]]]],[["nop",[[106,3],[106,12]],[[106,8],[106,11]],["t"],["task"]],[]],[["empty",[[112,3],[112,14]],[[112,8],[112,13]],["t"],["task"]],[]],[["flipupperbit",[[115,3],[115,21]],[[115,8],[115,20]],["t"],["task"]],[]],[["nil_task",[[125,3],[125,17]],[[125,8],[125,16]],["t"],["task"]],[]],[["nil",[[133,3],[133,21]],[[133,17],[133,20]],["t"],["function"]],[]],[["nil_func",[[137,3],[137,28]],[[137,19],[137,27]],["t"],["function"]],[]],[["toint",[[144,3],[144,26]],[[144,20],[144,25]],["t"],["function"]],[]],[["inc_and_return",[[149,3],[149,34]],[[149,19],[149,33]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fuzz_always_bad.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fuzz_eof_bad.v",[[[[["a",[[0,0],[0,9]],[[0,7],[0,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fuzz_eqne_bad.v",[[[[["t",[[7,0],[7,9]],[[7,7],[7,8]],[],["module"]],[[["a",[[8,3],[8,11]],[[8,7],[8,8]],["t"],["variable","reg"]],["b",[[9,3],[9,8]],[[9,7],[9,8]],["t"],["variable","reg"]],["c",[[10,3],[10,8]],[[10,7],[10,8]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fuzz_genintf_bad.v",[[[[["intf",[[7,0],[7,15]],[[7,10],[7,14]],[],["interface"]],[[["a",[[8,3],[8,10]],[[8,9],[8,10]],["intf"],["variable","logic"]]],null,[[["source",[[9,11],[9,27]],[[9,11],[9,17]],["intf"],["modport"]],[[["a",[[9,18],[9,26]],[[9,25],[9,26]],["intf","source"],["port","output"]]]]]]]],[["m1",[[12,0],[16,5]],[[12,7],[12,9]],[],["module"]],[[["value",[[14,3],[14,20]],[[14,15],[14,20]],["m1"],["port","logic"]],["b",[[15,3],[15,16]],[[15,15],[15,16]],["m1"],["port","intf.source"]]]]],[["t",[[19,0],[19,9]],[[19,7],[19,8]],[],["module"]],[[["ifs",[[20,3],[20,11]],[[20,8],[20,11]],["t"],["variable","intf"]],["m0",[[22,3],[25,10]],[[22,6],[22,8]],["t"],["instance","m1"]],["j",[[27,3],[27,11]],[[27,10],[27,11]],["t"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fuzz_negwidth_bad.v",[[null,null,null,null,[["a",[[6,0],[6,14]],[[6,4],[6,5]],[],["variable","int"]],["b",[[7,0],[7,16]],[[7,4],[7,5]],[],["variable","int"]],["c",[[8,0],[8,27]],[[8,4],[8,5]],[],["variable","int"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_fuzz_triand_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["g",[[7,3],[7,16]],[[7,7],[7,8]],["t"],["variable","tri"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_array.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["a",[[17,3],[17,27]],[[17,15],[17,16]],["t"],["variable","wire"]],["b",[[18,3],[18,28]],[[18,15],[18,16]],["t"],["variable","wire"]],["out",[[22,3],[22,19]],[[22,16],[22,19]],["t"],["variable","wire"]],["test",[[25,3],[31,21]],[[25,8],[25,12]],["t"],["instance","Test"]],["result",[[34,3],[34,29]],[[34,15],[34,21]],["t"],["variable","wire"]]]]],[["Test",[[67,0],[72,5]],[[67,7],[67,11]],[],["module"]],[[["out",[[69,3],[69,6]],[[69,3],[69,6]],["Test"],["port"]],["clk",[[71,3],[71,6]],[[71,3],[71,6]],["Test"],["port","out"]],["a",[[71,8],[71,9]],[[71,8],[71,9]],["Test"],["port","clk"]],["b",[[71,11],[71,12]],[[71,11],[71,12]],["Test"],["port","a"]],["clk",[[74,9],[74,12]],[[74,9],[74,12]],["Test"],["port"]],["a",[[75,9],[75,16]],[[75,15],[75,16]],["Test"],["port"]],["b",[[76,9],[76,16]],[[76,15],[76,16]],["Test"],["port"]],["out",[[77,10],[77,24]],[[77,21],[77,24]],["Test"],["port","reg"]],["u0",[[79,3],[79,44]],[[79,8],[79,10]],["Test"],["instance","and"]],["u1",[[80,3],[80,43]],[[80,8],[80,10]],["Test"],["instance","and"]],["u2",[[81,3],[81,41]],[[81,8],[81,10]],["Test"],["instance","and"]],["u3",[[82,3],[82,43]],[[82,8],[82,10]],["Test"],["instance","nand"]],["u4",[[83,3],[83,43]],[[83,8],[83,10]],["Test"],["instance","or"]],["u5",[[84,3],[84,43]],[[84,8],[84,10]],["Test"],["instance","nor"]],["u6",[[85,3],[85,43]],[[85,8],[85,10]],["Test"],["instance","xor"]],["u7",[[86,3],[86,43]],[[86,8],[86,10]],["Test"],["instance","xnor"]]]]]],null,null,null,[["EXPECTED_SUM",[[58,0],[59,2]],[[58,8],[58,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_basic.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["a",[[14,3],[14,15]],[[14,14],[14,15]],["t"],["variable","reg"]],["b",[[15,3],[15,15]],[[15,14],[15,15]],["t"],["variable","reg"]],["bf",[[17,3],[17,16]],[[17,14],[17,16]],["t"],["variable","wire"]],["BF0",[[17,19],[17,42]],[[17,25],[17,28]],["t"],["instance","buf"]],["BF1",[[17,19],[18,42]],[[18,25],[18,28]],["t"],["instance","BF0"]],["BF2",[[17,19],[19,42]],[[19,25],[19,28]],["t"],["instance","BF1"]],["NT0",[[22,3],[22,33]],[[22,18],[22,21]],["t"],["instance","not"]],["AN0",[[23,3],[23,39]],[[23,18],[23,21]],["t"],["instance","and"]],["ND0",[[24,3],[24,45]],[[24,18],[24,21]],["t"],["instance","nand"]],["OR0",[[25,3],[25,30]],[[25,9],[25,12]],["t"],["instance","or"]],["NR0",[[26,3],[26,36]],[[26,9],[26,12]],["t"],["instance","nor"]],["BITS",[[31,3],[31,21]],[[31,13],[31,17]],["t"],["parameter"]],["ba",[[32,3],[32,21]],[[32,19],[32,21]],["t"],["variable","wire"]],["BARRAY",[[33,3],[33,32]],[[33,7],[33,13]],["t"],["instance","buf"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_delref.v",[[[[["t",[[7,0],[12,5]],[[7,7],[7,8]],[],["module"]],[[["ID_45",[[9,3],[9,8]],[[9,3],[9,8]],["t"],["port"]],["IDa_f4c",[[9,10],[9,17]],[[9,10],[9,17]],["t"],["port","ID_45"]],["clk",[[11,3],[11,6]],[[11,3],[11,6]],["t"],["port","IDa_f4c"]],["ID_d9f",[[11,8],[11,14]],[[11,8],[11,14]],["t"],["port","clk"]],["IDa_657",[[11,16],[11,23]],[[11,16],[11,23]],["t"],["port","ID_d9f"]],["ID_477",[[11,25],[11,31]],[[11,25],[11,31]],["t"],["port","IDa_657"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["ID_45",[[14,10],[14,19]],[[14,14],[14,19]],["t"],["port","reg"]],["ID_d9f",[[15,14],[15,20]],[[15,14],[15,20]],["t"],["port"]],["IDa_657",[[16,14],[16,21]],[[16,14],[16,21]],["t"],["port"]],["IDa_f4c",[[17,10],[17,21]],[[17,14],[17,21]],["t"],["port","reg"]],["ID_13",[[19,3],[19,19]],[[19,14],[19,19]],["t"],["variable","reg"]],["ID_477",[[20,14],[20,20]],[[20,14],[20,20]],["t"],["port"]],["ID_489",[[21,3],[21,20]],[[21,14],[21,20]],["t"],["variable","reg"]],["ID_8d1",[[22,3],[22,20]],[[22,14],[22,20]],["t"],["variable","reg"]],["IDa_183",[[23,3],[23,21]],[[23,14],[23,21]],["t"],["variable","reg"]],["IDa_91c",[[24,3],[24,21]],[[24,14],[24,21]],["t"],["variable","reg"]],["IDa_a96",[[25,3],[25,21]],[[25,14],[25,21]],["t"],["variable","reg"]],["IDa_d6b",[[26,3],[26,21]],[[26,14],[26,21]],["t"],["variable","reg"]],["IDa_eb9",[[27,3],[27,21]],[[27,14],[27,21]],["t"],["variable","reg"]],["ID_fc8",[[28,3],[28,31]],[[28,8],[28,14]],["t"],["variable","wire"]],["ID_254",[[29,3],[29,31]],[[29,8],[29,14]],["t"],["variable","wire"]],["ID_f40",[[30,3],[30,36]],[[30,8],[30,14]],["t"],["variable","wire"]],["ID_f4c",[[31,3],[31,36]],[[31,8],[31,14]],["t"],["variable","wire"]],["ID_442",[[32,3],[32,24]],[[32,8],[32,14]],["t"],["variable","wire"]],["ID_825",[[33,3],[33,23]],[[33,8],[33,14]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_elim.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["b",[[14,3],[14,10]],[[14,9],[14,10]],["t"],["variable","reg"]],["vconst1",[[16,3],[16,23]],[[16,9],[16,16]],["t"],["variable","wire"]],["vconst2",[[17,3],[17,29]],[[17,9],[17,16]],["t"],["variable","wire"]],["vconst3",[[18,3],[18,27]],[[18,9],[18,16]],["t"],["variable","wire"]],["vconst",[[19,3],[19,25]],[[19,9],[19,15]],["t"],["variable","wire"]],["qa",[[21,3],[21,16]],[[21,14],[21,16]],["t"],["variable","wire"]],["qb",[[22,3],[22,16]],[[22,14],[22,16]],["t"],["variable","wire"]],["qc",[[23,3],[23,16]],[[23,14],[23,16]],["t"],["variable","wire"]],["qd",[[24,3],[24,16]],[[24,14],[24,16]],["t"],["variable","wire"]],["qe",[[25,3],[25,16]],[[25,14],[25,16]],["t"],["variable","wire"]],["ta",[[26,3],[26,41]],[[26,6],[26,8]],["t"],["instance","ta"]],["tb",[[27,3],[27,45]],[[27,6],[27,8]],["t"],["instance","tb"]],["tc",[[28,3],[28,41]],[[28,6],[28,8]],["t"],["instance","tc"]],["td",[[29,3],[29,41]],[[29,6],[29,8]],["t"],["instance","td"]],["te",[[30,3],[30,52]],[[30,6],[30,8]],["t"],["instance","te"]]]]],[["ta",[[69,0],[72,18]],[[69,7],[69,9]],[],["module"]],[[["vconst",[[70,4],[70,16]],[[70,10],[70,16]],["ta"],["port","input"]],["b",[[71,4],[71,11]],[[71,10],[71,11]],["ta"],["port","input"]],["q",[[72,4],[72,16]],[[72,15],[72,16]],["ta"],["port","reg"]]]]],[["tb",[[79,0],[82,18]],[[79,7],[79,9]],[],["module"]],[[["vconst",[[80,4],[80,16]],[[80,10],[80,16]],["tb"],["port","input"]],["clk",[[81,4],[81,13]],[[81,10],[81,13]],["tb"],["port","input"]],["q",[[82,4],[82,16]],[[82,15],[82,16]],["tb"],["port","reg"]]]]],[["tc",[[89,0],[92,18]],[[89,7],[89,9]],[],["module"]],[[["vconst",[[90,4],[90,16]],[[90,10],[90,16]],["tc"],["port","input"]],["b",[[91,4],[91,11]],[[91,10],[91,11]],["tc"],["port","input"]],["q",[[92,4],[92,16]],[[92,15],[92,16]],["tc"],["port","reg"]]]]],[["td",[[99,0],[102,18]],[[99,7],[99,9]],[],["module"]],[[["vconst",[[100,4],[100,16]],[[100,10],[100,16]],["td"],["port","input"]],["b",[[101,4],[101,11]],[[101,10],[101,11]],["td"],["port","input"]],["q",[[102,4],[102,16]],[[102,15],[102,16]],["td"],["port","reg"]]]]],[["te",[[109,0],[113,18]],[[109,7],[109,9]],[],["module"]],[[["clk",[[110,4],[110,13]],[[110,10],[110,13]],["te"],["port","input"]],["vconst",[[111,4],[111,16]],[[111,10],[111,16]],["te"],["port","input"]],["b",[[112,4],[112,11]],[[112,10],[112,11]],["te"],["port","input"]],["q",[[113,4],[113,16]],[[113,15],[113,16]],["te"],["port","reg"]],["qmid",[[114,3],[114,15]],[[114,11],[114,15]],["te"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_fdup.v",[[[[["fnor2",[[6,0],[6,22]],[[6,7],[6,12]],[],["module"]],[[["f",[[9,10],[9,18]],[[9,17],[9,18]],["fnor2"],["port"]],["a",[[6,16],[6,17]],[[6,16],[6,17]],["fnor2"],["port","f"]],["b",[[10,18],[10,21]],[[10,20],[10,21]],["fnor2"],["port","a"]],["W",[[7,3],[7,19]],[[7,13],[7,14]],["fnor2"],["parameter"]],["a",[[10,9],[10,18]],[[10,17],[10,18]],["fnor2"],["port"]],["gnd",[[12,3],[12,20]],[[12,17],[12,20]],["fnor2"],["variable","supply0"]],["vcc",[[13,3],[13,20]],[[13,17],[13,20]],["fnor2"],["variable","supply1"]],["i",[[16,6],[16,18]],[[16,17],[16,18]],["fnor2"],["variable","genvar"]],["w",[[18,9],[18,15]],[[18,14],[18,15]],["fnor2"],["variable","wire"]]]]],[["t",[[27,0],[27,18]],[[27,7],[27,8]],[],["module"]],[[["f",[[28,10],[28,17]],[[28,16],[28,17]],["t"],["port"]],["a",[[27,12],[27,13]],[[27,12],[27,13]],["t"],["port","f"]],["b",[[29,17],[29,20]],[[29,19],[29,20]],["t"],["port","a"]],["a",[[29,9],[29,17]],[[29,16],[29,17]],["t"],["port"]],["n",[[31,3],[31,24]],[[31,14],[31,15]],["t"],["instance","fnor2"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_implicit.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["RBL2",[[18,3],[18,14]],[[18,10],[18,14]],["t"],["variable","wire"]],["RWL1",[[21,3],[21,23]],[[21,10],[21,14]],["t"],["variable","wire"]],["RWL2",[[22,3],[22,23]],[[22,10],[22,14]],["t"],["variable","wire"]],["t",[[24,3],[29,19]],[[24,8],[24,9]],["t"],["instance","Test"]],["result",[[32,3],[32,37]],[[32,15],[32,21]],["t"],["variable","wire"]]]]],[["Test",[[65,0],[67,22]],[[65,7],[65,11]],[],["module"]],[[["RBL2",[[66,3],[66,14]],[[66,10],[66,14]],["Test"],["port","output"]],["RWL1",[[67,3],[67,14]],[[67,10],[67,14]],["Test"],["port","input"]],["RWL2",[[67,16],[67,20]],[[67,16],[67,20]],["Test"],["port","RWL1"]],["I1",[[70,3],[70,27]],[[70,10],[70,12]],["Test"],["instance","not"]],["I2",[[71,3],[71,29]],[[71,10],[71,12]],["Test"],["instance","bufif1"]],["I3",[[72,3],[72,31]],[[72,10],[72,12]],["Test"],["instance","Mxor"]]]]],[["Mxor",[[77,0],[77,37]],[[77,7],[77,11]],[],["module"]],[[["out",[[77,13],[77,23]],[[77,20],[77,23]],["Mxor"],["port","output"]],["a",[[77,25],[77,32]],[[77,31],[77,32]],["Mxor"],["port","input"]],["b",[[77,34],[77,35]],[[77,34],[77,35]],["Mxor"],["port","a"]]]]]],null,null,null,[["EXPECTED_SUM",[[56,0],[57,2]],[[56,8],[56,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_lvalue_const.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["rst",[[8,8],[8,11]],[[8,8],[8,11]],["t"],["port","clk"]],["rst",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["ctrl_inc_single",[[14,3],[14,30]],[[14,15],[14,30]],["t"],["variable","logic"]],["ctrl_inc_double",[[15,3],[15,30]],[[15,15],[15,30]],["t"],["variable","logic"]],["cnt_single",[[17,3],[17,25]],[[17,15],[17,25]],["t"],["variable","logic"]],["cnt_double",[[27,3],[27,25]],[[27,15],[27,25]],["t"],["variable","logic"]],["test_i",[[40,3],[40,39]],[[40,11],[40,17]],["t"],["instance","testMod"]],["test_j",[[41,3],[41,39]],[[41,11],[41,17]],["t"],["instance","testMod"]]]]],[["testMod",[[50,0],[51,29]],[[50,7],[50,14]],[],["module"]],[[["data_i",[[51,4],[51,27]],[[51,21],[51,27]],["testMod"],["port","wire"]],["time_t",[[53,3],[53,34]],[[53,27],[53,33]],["testMod"],["typedef","logic"]],["last_transition",[[54,3],[54,31]],[[54,16],[54,31]],["testMod"],["variable","time_t"]],["b",[[55,3],[55,11]],[[55,10],[55,11]],["testMod"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_ormux.v",[[[[["t",[[7,0],[10,5]],[[7,7],[7,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,23]],[[13,16],[13,19]],["t"],["variable","integer"]],["crc",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["sum",[[15,3],[15,19]],[[15,16],[15,19]],["t"],["variable","reg"]],["rdata",[[17,3],[17,21]],[[17,16],[17,21]],["t"],["variable","logic"]],["rdata2",[[18,3],[18,22]],[[18,16],[18,22]],["t"],["variable","logic"]],["wdata",[[19,3],[19,33]],[[19,16],[19,21]],["t"],["variable","wire"]],["sel",[[20,3],[20,41]],[[20,16],[20,19]],["t"],["variable","wire"]],["we",[[21,3],[21,28]],[[21,16],[21,18]],["t"],["variable","wire"]],["test",[[23,3],[31,54]],[[23,8],[23,12]],["t"],["instance","Test"]],["result",[[34,3],[34,39]],[[34,15],[34,21]],["t"],["variable","wire"]]]]],[["Test",[[68,0],[73,5]],[[68,7],[68,11]],[],["module"]],[[["rdata",[[70,3],[70,8]],[[70,3],[70,8]],["Test"],["port"]],["rdata2",[[70,10],[70,16]],[[70,10],[70,16]],["Test"],["port","rdata"]],["clk",[[72,3],[72,6]],[[72,3],[72,6]],["Test"],["port","rdata2"]],["we",[[72,8],[72,10]],[[72,8],[72,10]],["Test"],["port","clk"]],["sel",[[72,12],[72,15]],[[72,12],[72,15]],["Test"],["port","we"]],["wdata",[[72,17],[72,22]],[[72,17],[72,22]],["Test"],["port","sel"]],["clk",[[74,9],[74,12]],[[74,9],[74,12]],["Test"],["port"]],["we",[[75,9],[75,11]],[[75,9],[75,11]],["Test"],["port"]],["sel",[[76,9],[76,19]],[[76,16],[76,19]],["Test"],["port"]],["wdata",[[77,9],[77,21]],[[77,16],[77,21]],["Test"],["port"]],["rdata",[[78,10],[78,28]],[[78,23],[78,28]],["Test"],["port","logic"]],["rdata2",[[79,10],[79,29]],[[79,23],[79,29]],["Test"],["port","logic"]],["we_d1r",[[81,3],[81,29]],[[81,23],[81,29]],["Test"],["variable","logic"]],["sel_d1r",[[82,3],[82,30]],[[82,23],[82,30]],["Test"],["variable","logic"]],["wdata_d1r",[[83,3],[83,32]],[[83,23],[83,32]],["Test"],["variable","logic"]],["csr0000",[[90,3],[90,21]],[[90,14],[90,21]],["Test"],["variable","reg"]],["csr0001",[[91,3],[91,21]],[[91,14],[91,21]],["Test"],["variable","reg"]],["csr0002",[[92,3],[92,21]],[[92,14],[92,21]],["Test"],["variable","reg"]],["csr0003",[[93,3],[93,21]],[[93,14],[93,21]],["Test"],["variable","reg"]],["csr0004",[[94,3],[94,21]],[[94,14],[94,21]],["Test"],["variable","reg"]],["csr0005",[[95,3],[95,21]],[[95,14],[95,21]],["Test"],["variable","reg"]],["csr0006",[[96,3],[96,21]],[[96,14],[96,21]],["Test"],["variable","reg"]],["csr0007",[[97,3],[97,21]],[[97,14],[97,21]],["Test"],["variable","reg"]],["csr0008",[[98,3],[98,21]],[[98,14],[98,21]],["Test"],["variable","reg"]],["csr0009",[[99,3],[99,21]],[[99,14],[99,21]],["Test"],["variable","reg"]],["csr000a",[[100,3],[100,21]],[[100,14],[100,21]],["Test"],["variable","reg"]],["csr000b",[[101,3],[101,21]],[[101,14],[101,21]],["Test"],["variable","reg"]],["csr000c",[[102,3],[102,21]],[[102,14],[102,21]],["Test"],["variable","reg"]],["csr000d",[[103,3],[103,21]],[[103,14],[103,21]],["Test"],["variable","reg"]],["csr000e",[[104,3],[104,21]],[[104,14],[104,21]],["Test"],["variable","reg"]],["csr000f",[[105,3],[105,21]],[[105,14],[105,21]],["Test"],["variable","reg"]],["csr0010",[[106,3],[106,37]],[[106,15],[106,22]],["Test"],["variable","wire"]],["csr0011",[[107,3],[107,37]],[[107,15],[107,22]],["Test"],["variable","wire"]],["csr0012",[[108,3],[108,37]],[[108,15],[108,22]],["Test"],["variable","wire"]],["csr0013",[[109,3],[109,37]],[[109,15],[109,22]],["Test"],["variable","wire"]],["csr0014",[[110,3],[110,37]],[[110,15],[110,22]],["Test"],["variable","wire"]],["csr0015",[[111,3],[111,37]],[[111,15],[111,22]],["Test"],["variable","wire"]],["csr0016",[[112,3],[112,37]],[[112,15],[112,22]],["Test"],["variable","wire"]],["csr0017",[[113,3],[113,37]],[[113,15],[113,22]],["Test"],["variable","wire"]],["csr0018",[[114,3],[114,37]],[[114,15],[114,22]],["Test"],["variable","wire"]],["csr0019",[[115,3],[115,37]],[[115,15],[115,22]],["Test"],["variable","wire"]],["csr001a",[[116,3],[116,37]],[[116,15],[116,22]],["Test"],["variable","wire"]],["csr001b",[[117,3],[117,37]],[[117,15],[117,22]],["Test"],["variable","wire"]],["csr001c",[[118,3],[118,37]],[[118,15],[118,22]],["Test"],["variable","wire"]],["csr001d",[[119,3],[119,37]],[[119,15],[119,22]],["Test"],["variable","wire"]],["csr001e",[[120,3],[120,37]],[[120,15],[120,22]],["Test"],["variable","wire"]],["csr001f",[[121,3],[121,37]],[[121,15],[121,22]],["Test"],["variable","wire"]],["dec0000",[[160,3],[160,126]],[[160,8],[160,15]],["Test"],["variable","wire"]],["dec0001",[[161,3],[161,126]],[[161,8],[161,15]],["Test"],["variable","wire"]],["dec0002",[[162,3],[162,126]],[[162,8],[162,15]],["Test"],["variable","wire"]],["dec0003",[[163,3],[163,126]],[[163,8],[163,15]],["Test"],["variable","wire"]],["dec0004",[[164,3],[164,126]],[[164,8],[164,15]],["Test"],["variable","wire"]],["dec0005",[[165,3],[165,126]],[[165,8],[165,15]],["Test"],["variable","wire"]],["dec0006",[[166,3],[166,126]],[[166,8],[166,15]],["Test"],["variable","wire"]],["dec0007",[[167,3],[167,126]],[[167,8],[167,15]],["Test"],["variable","wire"]],["dec0008",[[168,3],[168,126]],[[168,8],[168,15]],["Test"],["variable","wire"]],["dec0009",[[169,3],[169,126]],[[169,8],[169,15]],["Test"],["variable","wire"]],["dec000a",[[170,3],[170,126]],[[170,8],[170,15]],["Test"],["variable","wire"]],["dec000b",[[171,3],[171,126]],[[171,8],[171,15]],["Test"],["variable","wire"]],["dec000c",[[172,3],[172,126]],[[172,8],[172,15]],["Test"],["variable","wire"]],["dec000d",[[173,3],[173,126]],[[173,8],[173,15]],["Test"],["variable","wire"]],["dec000e",[[174,3],[174,126]],[[174,8],[174,15]],["Test"],["variable","wire"]],["dec000f",[[175,3],[175,126]],[[175,8],[175,15]],["Test"],["variable","wire"]],["dec0010",[[176,3],[176,126]],[[176,8],[176,15]],["Test"],["variable","wire"]],["dec0011",[[177,3],[177,126]],[[177,8],[177,15]],["Test"],["variable","wire"]],["dec0012",[[178,3],[178,126]],[[178,8],[178,15]],["Test"],["variable","wire"]],["dec0013",[[179,3],[179,126]],[[179,8],[179,15]],["Test"],["variable","wire"]],["dec0014",[[180,3],[180,126]],[[180,8],[180,15]],["Test"],["variable","wire"]],["dec0015",[[181,3],[181,126]],[[181,8],[181,15]],["Test"],["variable","wire"]],["dec0016",[[182,3],[182,126]],[[182,8],[182,15]],["Test"],["variable","wire"]],["dec0017",[[183,3],[183,126]],[[183,8],[183,15]],["Test"],["variable","wire"]],["dec0018",[[184,3],[184,126]],[[184,8],[184,15]],["Test"],["variable","wire"]],["dec0019",[[185,3],[185,126]],[[185,8],[185,15]],["Test"],["variable","wire"]],["dec001a",[[186,3],[186,126]],[[186,8],[186,15]],["Test"],["variable","wire"]],["dec001b",[[187,3],[187,126]],[[187,8],[187,15]],["Test"],["variable","wire"]],["dec001c",[[188,3],[188,126]],[[188,8],[188,15]],["Test"],["variable","wire"]],["dec001d",[[189,3],[189,126]],[[189,8],[189,15]],["Test"],["variable","wire"]],["dec001e",[[190,3],[190,126]],[[190,8],[190,15]],["Test"],["variable","wire"]],["dec001f",[[191,3],[191,126]],[[191,8],[191,15]],["Test"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[56,0],[57,9]],[[56,8],[56,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_strength.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["a",[[14,3],[14,17]],[[14,16],[14,17]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gate_unsup.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["d",[[8,3],[8,9]],[[8,8],[8,9]],["t"],["variable","wire"]],["en",[[8,3],[8,13]],[[8,11],[8,13]],["t"],["variable","d"]],["nc",[[8,3],[8,17]],[[8,15],[8,17]],["t"],["variable","en"]],["pc",[[8,3],[8,21]],[[8,19],[8,21]],["t"],["variable","nc"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gated_clk_1.v",[[[[["t",[[20,0],[23,5]],[[20,7],[20,8]],[],["module"]],[[["clk",[[24,9],[24,12]],[[24,9],[24,12]],["t"],["port"]],["gated_clk_en",[[26,3],[26,26]],[[26,7],[26,19]],["t"],["variable","reg"]],["pc",[[27,3],[27,22]],[[27,13],[27,15]],["t"],["variable","reg"]],["res",[[28,3],[28,23]],[[28,13],[28,16]],["t"],["variable","reg"]],["gated_clk",[[30,3],[30,38]],[[30,8],[30,17]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_alw.v",[[[[["t",[[5,0],[8,5]],[[5,7],[5,8]],[],["module"]],[[["clk",[[9,9],[9,12]],[[9,9],[9,12]],["t"],["port"]],["cyc",[[11,3],[11,19]],[[11,12],[11,15]],["t"],["variable","integer"]],["crc",[[12,3],[12,18]],[[12,15],[12,18]],["t"],["variable","reg"]],["sum",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["in",[[16,3],[16,28]],[[16,15],[16,17]],["t"],["variable","wire"]],["test",[[20,3],[23,23]],[[20,8],[20,12]],["t"],["instance","Test"]],["result",[[26,3],[26,31]],[[26,15],[26,21]],["t"],["variable","wire"]]]]],[["Test",[[58,0],[61,5]],[[58,7],[58,11]],[],["module"]],[[["clk",[[62,9],[62,12]],[[62,9],[62,12]],["Test"],["port"]],["in",[[60,8],[60,10]],[[60,8],[60,10]],["Test"],["port","clk"]],["in",[[63,9],[63,17]],[[63,15],[63,17]],["Test"],["port"]],["a",[[65,3],[65,14]],[[65,7],[65,8]],["Test"],["variable","reg"]],["ai",[[66,3],[66,13]],[[66,11],[66,13]],["Test"],["variable","integer"]],["b",[[73,3],[73,20]],[[73,13],[73,14]],["Test"],["variable","reg"]],["j",[[74,3],[74,14]],[[74,13],[74,14]],["Test"],["variable","integer"]],["i",[[77,6],[77,14]],[[77,13],[77,14]],["Test"],["variable","genvar"]]]]]],null,null,null,[["EXPECTED_SUM",[[49,0],[50,2]],[[49,8],[49,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_assign.v",[[[[["t",[[7,0],[10,5]],[[7,7],[7,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["cyc",[[14,3],[14,14]],[[14,11],[14,14]],["t"],["variable","integer"]],["crc",[[15,3],[15,17]],[[15,14],[15,17]],["t"],["variable","reg"]],["sum",[[16,3],[16,17]],[[16,14],[16,17]],["t"],["variable","reg"]],["Output",[[18,3],[18,21]],[[18,15],[18,21]],["t"],["variable","wire"]],["Input",[[19,3],[19,32]],[[19,16],[19,21]],["t"],["variable","wire"]],["assigns",[[21,3],[25,27]],[[21,11],[21,18]],["t"],["instance","assigns"]]]]],[["assigns",[[50,0],[50,30]],[[50,7],[50,14]],[],["module"]],[[["Input",[[51,10],[51,21]],[[51,16],[51,21]],["assigns"],["port"]],["Output",[[50,22],[50,28]],[[50,22],[50,28]],["assigns"],["port","Input"]],["Output",[[52,10],[52,22]],[[52,16],[52,22]],["assigns"],["port"]],["i",[[54,3],[54,12]],[[54,11],[54,12]],["assigns"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_cond_bitrange_bad.v",[[[[["t",[[15,0],[18,5]],[[15,7],[15,8]],[],["module"]],[[["clk",[[19,9],[19,12]],[[19,9],[19,12]],["t"],["port"]],["i_test_gen",[[22,3],[25,28]],[[25,5],[25,15]],["t"],["instance","test_gen"]]]]],[["test_gen",[[36,0],[45,5]],[[36,7],[36,15]],[],["module"]],[[["SIZE",[[38,5],[39,21]],[[39,5],[39,9]],["test_gen"],["parameter-port","parameter"]],["MASK",[[40,5],[40,24]],[[40,5],[40,9]],["test_gen"],["parameter-port","SIZE"]],["clk",[[47,9],[47,12]],[[47,9],[47,12]],["test_gen"],["port"]],["g",[[54,6],[54,14]],[[54,13],[54,14]],["test_gen"],["variable","genvar"]]]]]],null,null,null,[["MAX_SIZE",[[12,0],[15,0]],[[12,8],[12,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_cond_bitrange.v",[[[[["t",[[13,0],[16,5]],[[13,7],[13,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["i_test_gen",[[20,3],[23,28]],[[23,5],[23,15]],["t"],["instance","test_gen"]],["count",[[27,3],[27,16]],[[27,11],[27,16]],["t"],["variable","integer"]]]]],[["test_gen",[[46,0],[55,5]],[[46,7],[46,15]],[],["module"]],[[["SIZE",[[48,5],[49,21]],[[49,5],[49,9]],["test_gen"],["parameter-port","parameter"]],["MASK",[[50,5],[50,24]],[[50,5],[50,9]],["test_gen"],["parameter-port","SIZE"]],["clk",[[57,9],[57,12]],[[57,9],[57,12]],["test_gen"],["port"]],["g",[[61,6],[61,14]],[[61,13],[61,14]],["test_gen"],["variable","genvar"]]]]]],null,null,null,[["MAX_SIZE",[[10,0],[13,0]],[[10,8],[10,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_cond_const.v",[[[[["t",[[13,0],[16,5]],[[13,7],[13,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["i_test_gen",[[20,3],[23,28]],[[23,5],[23,15]],["t"],["instance","test_gen"]],["count",[[27,3],[27,16]],[[27,11],[27,16]],["t"],["variable","integer"]]]]],[["test_gen",[[46,0],[55,5]],[[46,7],[46,15]],[],["module"]],[[["SIZE",[[48,5],[49,21]],[[49,5],[49,9]],["test_gen"],["parameter-port","parameter"]],["MASK",[[50,5],[50,24]],[[50,5],[50,9]],["test_gen"],["parameter-port","SIZE"]],["clk",[[57,9],[57,12]],[[57,9],[57,12]],["test_gen"],["port"]]]]]],null,null,null,[["MAX_SIZE",[[10,0],[13,0]],[[10,8],[10,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_defparam_unsup_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["a",[[7,3],[7,9]],[[7,5],[7,6]],["t"],["instance","a"]]]]],[["a",[[11,0],[11,9]],[[11,7],[11,8]],[],["module"]],[[["b",[[12,3],[12,8]],[[12,5],[12,6]],["a"],["instance","b"]]]]],[["b",[[15,0],[15,9]],[[15,7],[15,8]],[],["module"]],[[["W",[[16,3],[16,19]],[[16,13],[16,14]],["b"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_defparam.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["PAR",[[11,3],[11,21]],[[11,13],[11,16]],["t"],["parameter"]],["o1a",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","wire"]],["o1b",[[13,3],[13,22]],[[13,19],[13,22]],["t"],["variable","o1a"]],["m1a",[[15,3],[15,23]],[[15,11],[15,14]],["t"],["instance","m1"]],["m1b",[[16,3],[16,23]],[[16,11],[16,14]],["t"],["instance","m1"]]]]],[["m1",[[26,0],[26,33]],[[26,7],[26,9]],[],["module"]],[[["o",[[26,11],[26,31]],[[26,30],[26,31]],["m1"],["port","wire"]],["W",[[27,3],[27,19]],[[27,13],[27,14]],["m1"],["parameter"]],["m2",[[34,9],[34,22]],[[34,12],[34,14]],["m1"],["instance","m2"]]]]],[["m2",[[40,0],[40,33]],[[40,7],[40,9]],[],["module"]],[[["o",[[40,11],[40,31]],[[40,30],[40,31]],["m2"],["port","wire"]],["PAR2",[[41,3],[41,23]],[[41,13],[41,17]],["m2"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_div0.v",[[[[["t",[[6,0],[6,24]],[[6,7],[6,8]],[],["module"]],[[["u_test_inst",[[8,3],[13,16]],[[13,3],[13,14]],["t"],["instance","Test"]]]]],[["Test",[[22,0],[22,15]],[[22,7],[22,11]],[],["module"]],[[["BIT_WIDTH",[[24,3],[24,30]],[[24,13],[24,22]],["Test"],["parameter"]],["BYTE_WIDTH",[[25,3],[25,30]],[[25,13],[25,23]],["Test"],["parameter"]],["BYTES",[[27,3],[27,45]],[[27,14],[27,19]],["Test"],["localparam"]],["i",[[29,3],[29,23]],[[29,22],[29,23]],["Test"],["variable","wire"]],["o",[[30,3],[30,23]],[[30,22],[30,23]],["Test"],["variable","wire"]],["g",[[32,3],[32,11]],[[32,10],[32,11]],["Test"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_for_interface.v",[[[[["intf",[[8,0],[8,15]],[[8,10],[8,14]],[],["interface"]],[[["data",[[9,3],[9,21]],[[9,17],[9,21]],["intf"],["variable","logic"]]]]],[["t",[[12,0],[14,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["port","logic"]],["localinterface",[[15,3],[15,32]],[[15,8],[15,22]],["t"],["instance","intf"]],["i",[[18,6],[18,16]],[[18,15],[18,16]],["t"],["variable","genvar"]],["j",[[18,6],[18,18]],[[18,17],[18,18]],["t"],["variable","i"]],["dummy",[[20,9],[20,28]],[[20,23],[20,28]],["t"],["variable","logic"]]]]]],null,null,null,[["N",[[6,0],[6,16]],[[6,10],[6,11]],[],["parameter"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_for_overlap.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["g",[[14,3],[14,11]],[[14,10],[14,11]],["t"],["variable","genvar"]],["u",[[16,6],[16,25]],[[16,21],[16,22]],["t"],["instance","sub2"]],["u",[[20,3],[20,22]],[[20,18],[20,19]],["t"],["instance","sub1"]]]]],[["sub1",[[35,0],[35,26]],[[35,7],[35,11]],[],["module"]],[[["IN",[[36,3],[36,28]],[[36,20],[36,22]],["sub1"],["parameter"]],["FLAVOR",[[37,3],[37,24]],[[37,13],[37,19]],["sub1"],["parameter"]]]]],[["sub2",[[43,0],[43,26]],[[43,7],[43,11]],[],["module"]],[[["IN",[[44,3],[44,28]],[[44,20],[44,22]],["sub2"],["parameter"]],["FLAVOR",[[45,3],[45,24]],[[45,13],[45,19]],["sub2"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_for_shuffle.v",[[[[["t",[[5,0],[8,5]],[[5,7],[5,8]],[],["module"]],[[["clk",[[9,9],[9,12]],[[9,9],[9,12]],["t"],["port"]],["cyc",[[11,3],[11,19]],[[11,12],[11,15]],["t"],["variable","integer"]],["crc",[[12,3],[12,18]],[[12,15],[12,18]],["t"],["variable","reg"]],["sum",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["in",[[16,3],[16,30]],[[16,16],[16,18]],["t"],["variable","wire"]],["out",[[20,3],[20,19]],[[20,16],[20,19]],["t"],["variable","wire"]],["test",[[23,3],[27,24]],[[23,8],[23,12]],["t"],["instance","Test"]],["result",[[30,3],[30,36]],[[30,15],[30,21]],["t"],["variable","wire"]]]]],[["Test",[[63,0],[68,5]],[[63,7],[63,11]],[],["module"]],[[["out",[[71,10],[71,20]],[[71,17],[71,20]],["Test"],["port"]],["in",[[67,3],[67,5]],[[67,3],[67,5]],["Test"],["port","out"]],["in",[[70,9],[70,18]],[[70,16],[70,18]],["Test"],["port"]],["i",[[73,3],[73,13]],[[73,12],[73,13]],["Test"],["variable","genvar"]]]]]],null,null,null,[["EXPECTED_SUM",[[54,0],[55,2]],[[54,8],[54,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_for.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[11,3],[11,19]],[[11,12],[11,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,16]],[[13,13],[13,16]],["t"],["variable","reg"]],["g",[[14,3],[14,11]],[[14,10],[14,11]],["t"],["variable","genvar"]],["out_p1",[[16,3],[16,21]],[[16,15],[16,21]],["t"],["variable","wire"]],["out_p2",[[17,3],[17,22]],[[17,16],[17,22]],["t"],["variable","wire"]],["out_p3",[[18,3],[18,21]],[[18,15],[18,21]],["t"],["variable","wire"]],["out_p4",[[19,3],[19,21]],[[19,15],[19,21]],["t"],["variable","wire"]],["p1",[[21,3],[21,62]],[[21,35],[21,37]],["t"],["instance","paramed"]],["p2",[[22,3],[22,68]],[[22,35],[22,37]],["t"],["instance","paramed"]],["p3",[[23,3],[23,62]],[[23,35],[23,37]],["t"],["instance","paramed"]],["p4",[[24,3],[24,55]],[[24,28],[24,30]],["t"],["instance","gencase"]],["out_ef",[[26,3],[26,21]],[[26,15],[26,21]],["t"],["variable","wire"]],["enf",[[27,3],[27,85]],[[27,35],[27,38]],["t"],["instance","enflop"]]]]],[["gencase",[[54,0],[59,5]],[[54,7],[54,14]],[],["module"]],[[["out",[[62,10],[62,19]],[[62,16],[62,19]],["gencase"],["port"]],["in",[[58,3],[58,5]],[[58,3],[58,5]],["gencase"],["port","out"]],["MODE",[[60,3],[60,22]],[[60,13],[60,17]],["gencase"],["parameter"]],["in",[[61,9],[61,17]],[[61,15],[61,17]],["gencase"],["port"]],["mc",[[67,13],[67,64]],[[67,18],[67,20]],["gencase"],["instance","mbuf"]]]]],[["paramed",[[74,0],[79,5]],[[74,7],[74,14]],[],["module"]],[[["out",[[83,10],[83,25]],[[83,22],[83,25]],["paramed"],["port"]],["in",[[78,3],[78,5]],[[78,3],[78,5]],["paramed"],["port","out"]],["WIDTH",[[80,3],[80,23]],[[80,13],[80,18]],["paramed"],["parameter"]],["MODE",[[81,3],[81,22]],[[81,13],[81,17]],["paramed"],["parameter"]],["in",[[82,9],[82,23]],[[82,21],[82,23]],["paramed"],["port"]],["i",[[104,3],[104,18]],[[104,17],[104,18]],["paramed"],["variable","genvar"]],["from",[[115,5],[115,29]],[[115,13],[115,17]],["paramed"],["variable","integer"]],["m0",[[117,8],[117,42]],[[117,13],[117,15]],["paramed"],["instance","mbuf"]],["ma",[[126,5],[126,38]],[[126,10],[126,12]],["paramed"],["instance","mbuf"]]]]],[["mbuf",[[133,0],[136,6]],[[133,7],[133,11]],[],["module"]],[[["a",[[134,4],[134,11]],[[134,10],[134,11]],["mbuf"],["port","input"]],["q",[[135,4],[135,12]],[[135,11],[135,12]],["mbuf"],["port","output"]]]]],[["enflop",[[140,0],[140,32]],[[140,7],[140,13]],[],["module"]],[[["clk",[[143,13],[143,16]],[[143,13],[143,16]],["enflop"],["port"]],["oe_e1",[[140,20],[140,25]],[[140,20],[140,25]],["enflop"],["port","clk"]],["a",[[140,27],[140,28]],[[140,27],[140,28]],["enflop"],["port","oe_e1"]],["q",[[140,29],[140,30]],[[140,29],[140,30]],["enflop"],["port","a"]],["WIDTH",[[141,3],[141,21]],[[141,13],[141,18]],["enflop"],["parameter"]],["oe_e1",[[144,13],[144,18]],[[144,13],[144,18]],["enflop"],["port"]],["a",[[145,10],[145,23]],[[145,22],[145,23]],["enflop"],["port"]],["q",[[146,10],[146,23]],[[146,22],[146,23]],["enflop"],["port"]],["oe_r",[[148,3],[148,26]],[[148,22],[148,26]],["enflop"],["variable","reg"]],["q_r",[[149,3],[149,25]],[[149,22],[149,25]],["enflop"],["variable","reg"]],["i",[[150,3],[150,18]],[[150,17],[150,18]],["enflop"],["variable","genvar"]],["enflop_one",[[154,9],[157,19]],[[154,20],[154,30]],["enflop"],["instance","enflop_one"]]]]],[["enflop_one",[[166,0],[170,7]],[[166,7],[166,17]],[],["module"]],[[["clk",[[167,5],[167,14]],[[167,11],[167,14]],["enflop_one"],["port","input"]],["d",[[168,5],[168,12]],[[168,11],[168,12]],["enflop_one"],["port","input"]],["q_r",[[169,5],[169,19]],[[169,16],[169,19]],["enflop_one"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_for0.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["testit",[[14,3],[16,17]],[[14,10],[14,16]],["t"],["instance","Testit"]]]]],[["Testit",[[34,0],[34,20]],[[34,7],[34,13]],[],["module"]],[[["clk",[[35,9],[35,12]],[[35,9],[35,12]],["Testit"],["port"]],["igen",[[37,3],[37,14]],[[37,10],[37,14]],["Testit"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_for1.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["b",[[12,3],[12,10]],[[12,9],[12,10]],["t"],["variable","wire"]],["reset",[[13,3],[13,14]],[[13,9],[13,14]],["t"],["variable","reg"]],["cyc",[[14,3],[14,19]],[[14,12],[14,15]],["t"],["variable","integer"]],["testit",[[16,3],[21,20]],[[16,10],[16,16]],["t"],["instance","Testit"]]]]],[["Testit",[[42,0],[42,30]],[[42,7],[42,13]],[],["module"]],[[["clk",[[43,26],[43,29]],[[43,26],[43,29]],["Testit"],["port"]],["reset",[[42,20],[42,25]],[[42,20],[42,25]],["Testit"],["port","clk"]],["b",[[42,27],[42,28]],[[42,27],[42,28]],["Testit"],["port","reset"]],["reset",[[44,13],[44,18]],[[44,13],[44,18]],["Testit"],["port"]],["b",[[45,14],[45,15]],[[45,14],[45,15]],["Testit"],["port"]],["c",[[47,3],[47,19]],[[47,18],[47,19]],["Testit"],["variable","wire"]],["my_sig",[[48,3],[48,18]],[[48,12],[48,18]],["Testit"],["variable","wire"]],["d",[[49,3],[49,19]],[[49,18],[49,19]],["Testit"],["variable","wire"]],["i",[[51,3],[51,18]],[[51,17],[51,18]],["Testit"],["variable","genvar"]],["fnxtclk1",[[54,2],[58,15]],[[54,10],[54,18]],["Testit"],["instance","fnxtclk"]]]]],[["fnxtclk",[[68,0],[68,35]],[[68,7],[68,14]],[],["module"]],[[["u",[[69,28],[69,29]],[[69,28],[69,29]],["fnxtclk"],["port"]],["reset",[[68,19],[68,24]],[[68,19],[68,24]],["fnxtclk"],["port","u"]],["clk",[[68,26],[68,29]],[[68,26],[68,29]],["fnxtclk"],["port","reset"]],["w",[[68,31],[68,32]],[[68,31],[68,32]],["fnxtclk"],["port","clk"]],["reset",[[70,15],[70,20]],[[70,15],[70,20]],["fnxtclk"],["port"]],["clk",[[71,15],[71,18]],[[71,15],[71,18]],["fnxtclk"],["port"]],["w",[[72,10],[72,21]],[[72,20],[72,21]],["fnxtclk"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_forif.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,17]],[[13,14],[13,17]],["t"],["variable","reg"]],["sum",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["Value",[[16,3],[16,30]],[[16,14],[16,19]],["t"],["variable","wire"]],["Result",[[18,3],[18,20]],[[18,14],[18,20]],["t"],["variable","wire"]],["Result2",[[19,3],[19,21]],[[19,14],[19,21]],["t"],["variable","wire"]],["testit",[[21,3],[27,25]],[[21,10],[21,16]],["t"],["instance","Testit"]]]]],[["Test",[[57,0],[57,33]],[[57,7],[57,11]],[],["module"]],[[["clk",[[58,9],[58,12]],[[58,9],[58,12]],["Test"],["port"]],["Value",[[57,18],[57,23]],[[57,18],[57,23]],["Test"],["port","clk"]],["Result",[[57,25],[57,31]],[[57,25],[57,31]],["Test"],["port","Value"]],["Value",[[59,9],[59,14]],[[59,9],[59,14]],["Test"],["port"]],["Result",[[60,10],[60,16]],[[60,10],[60,16]],["Test"],["port"]],["Internal",[[62,3],[62,15]],[[62,7],[62,15]],["Test"],["variable","reg"]]]]],[["Test_wrap1",[[70,0],[70,39]],[[70,7],[70,17]],[],["module"]],[[["clk",[[71,9],[71,12]],[[71,9],[71,12]],["Test_wrap1"],["port"]],["Value",[[70,24],[70,29]],[[70,24],[70,29]],["Test_wrap1"],["port","clk"]],["Result",[[70,31],[70,37]],[[70,31],[70,37]],["Test_wrap1"],["port","Value"]],["Value",[[72,9],[72,14]],[[72,9],[72,14]],["Test_wrap1"],["port"]],["Result",[[73,10],[73,16]],[[73,10],[73,16]],["Test_wrap1"],["port"]],["t",[[75,3],[75,30]],[[75,8],[75,9]],["Test_wrap1"],["instance","Test"]]]]],[["Test_wrap2",[[78,0],[78,39]],[[78,7],[78,17]],[],["module"]],[[["clk",[[79,9],[79,12]],[[79,9],[79,12]],["Test_wrap2"],["port"]],["Value",[[78,24],[78,29]],[[78,24],[78,29]],["Test_wrap2"],["port","clk"]],["Result",[[78,31],[78,37]],[[78,31],[78,37]],["Test_wrap2"],["port","Value"]],["Value",[[80,9],[80,14]],[[80,9],[80,14]],["Test_wrap2"],["port"]],["Result",[[81,10],[81,16]],[[81,10],[81,16]],["Test_wrap2"],["port"]],["t",[[83,3],[83,30]],[[83,8],[83,9]],["Test_wrap2"],["instance","Test"]]]]],[["Testit",[[86,0],[86,44]],[[86,7],[86,13]],[],["module"]],[[["clk",[[87,9],[87,12]],[[87,9],[87,12]],["Testit"],["port"]],["Value",[[86,20],[86,25]],[[86,20],[86,25]],["Testit"],["port","clk"]],["Result",[[86,27],[86,33]],[[86,27],[86,33]],["Testit"],["port","Value"]],["Result2",[[86,35],[86,42]],[[86,35],[86,42]],["Testit"],["port","Result"]],["Value",[[88,9],[88,20]],[[88,15],[88,20]],["Testit"],["port"]],["Result",[[89,10],[89,22]],[[89,16],[89,22]],["Testit"],["port"]],["Result2",[[90,10],[90,23]],[[90,16],[90,23]],["Testit"],["port"]],["i",[[92,3],[92,11]],[[92,10],[92,11]],["Testit"],["variable","genvar"]],["test",[[97,6],[97,49]],[[97,17],[97,21]],["Testit"],["instance","Test_wrap1"]],["test",[[100,6],[100,48]],[[100,17],[100,21]],["Testit"],["instance","Test_wrap2"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_genblk.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[15,16],[15,19]],[[15,16],[15,19]],["t"],["port"]],["reset_l",[[12,8],[12,15]],[[12,8],[12,15]],["t"],["port","clk"]],["reset_l",[[16,16],[16,23]],[[16,16],[16,23]],["t"],["port"]],["show1",[[161,32],[161,57]],[[161,50],[161,55]],["t"],["instance","show"]],["show2",[[165,22],[165,51]],[[165,44],[165,49]],["t"],["instance","check"]],["show1_NOT",[[87,30],[87,59]],[[87,48],[87,57]],["t"],["instance","show"]],["show1s",[[77,15],[77,41]],[[77,33],[77,39]],["t"],["instance","show"]],["show1a_NOT",[[160,32],[160,62]],[[160,50],[160,60]],["t"],["instance","show"]],["show1c_NOT",[[162,32],[162,62]],[[162,50],[162,60]],["t"],["instance","show"]],["cyc",[[170,3],[170,10]],[[170,7],[170,10]],["t"],["variable","int"]]]]],[["show",[[183,0],[183,35]],[[183,7],[183,11]],[],["module"]],[[["LINE",[[183,14],[183,30]],[[183,24],[183,28]],["show"],["parameter-port","parameter"]]]]],[["check",[[193,0],[193,53]],[[193,7],[193,12]],[],["module"]],[[["LINE",[[193,15],[193,31]],[[193,25],[193,29]],["check"],["parameter-port","parameter"]],["EXP",[[193,33],[193,48]],[[193,43],[193,46]],["check"],["parameter-port","parameter"]],["mod",[[194,3],[194,13]],[[194,10],[194,13]],["check"],["variable","string"]],["gennum",[[195,3],[195,16]],[[195,10],[195,16]],["check"],["variable","int"]],["pos",[[196,3],[196,13]],[[196,10],[196,13]],["check"],["variable","int"]]]]]],null,null,null,[["CONCAT",[[5,0],[6,0]],[[5,8],[5,14]],["source.systemverilog"],["macro"]],["SHOW_LINED",[[6,0],[8,0]],[[6,8],[6,18]],["source.systemverilog"],["macro"]],["fails",[[8,0],[8,9]],[[8,4],[8,9]],[],["variable","bit"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_if.v",[[[[["t",[[10,0],[10,33]],[[10,7],[10,8]],[],["module"]],[[["data_i",[[12,9],[12,30]],[[12,24],[12,30]],["t"],["port"]],["data_o",[[10,17],[10,23]],[[10,17],[10,23]],["t"],["port","data_i"]],["single",[[10,25],[10,31]],[[10,25],[10,31]],["t"],["port","data_o"]],["op_bits",[[11,3],[11,26]],[[11,13],[11,20]],["t"],["parameter"]],["data_o",[[13,10],[13,23]],[[13,17],[13,23]],["t"],["port"]],["single",[[14,9],[14,15]],[[14,9],[14,15]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_ifelse.v",[[[[["s",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["A",[[7,3],[7,19]],[[7,13],[7,14]],["s"],["parameter"]],["i",[[22,11],[22,16]],[[22,15],[22,16]],["s"],["variable","int"]]]]],[["t",[[26,0],[26,9]],[[26,7],[26,8]],[],["module"]],[[["s0",[[27,3],[27,14]],[[27,10],[27,12]],["t"],["instance","s"]],["s1",[[28,3],[28,14]],[[28,10],[28,12]],["t"],["instance","s"]],["s2",[[29,3],[29,14]],[[29,10],[29,12]],["t"],["instance","s"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_inc.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[11,3],[11,19]],[[11,12],[11,15]],["t"],["variable","integer"]],["g",[[13,3],[13,12]],[[13,11],[13,12]],["t"],["variable","genvar"]],["i",[[14,3],[14,13]],[[14,12],[14,13]],["t"],["variable","integer"]],["v",[[16,3],[16,15]],[[16,14],[16,15]],["t"],["variable","reg"]],["gen_pre_PLUSPLUS",[[18,3],[18,38]],[[18,14],[18,30]],["t"],["variable","reg"]],["gen_pre_MINUSMINUS",[[19,3],[19,40]],[[19,14],[19,32]],["t"],["variable","reg"]],["gen_post_PLUSPLUS",[[20,3],[20,39]],[[20,14],[20,31]],["t"],["variable","reg"]],["gen_post_MINUSMINUS",[[21,3],[21,41]],[[21,14],[21,33]],["t"],["variable","reg"]],["gen_PLUSEQ",[[22,3],[22,32]],[[22,14],[22,24]],["t"],["variable","reg"]],["gen_MINUSEQ",[[23,3],[23,33]],[[23,14],[23,25]],["t"],["variable","reg"]],["gen_TIMESEQ",[[24,3],[24,33]],[[24,14],[24,25]],["t"],["variable","reg"]],["gen_DIVEQ",[[25,3],[25,31]],[[25,14],[25,23]],["t"],["variable","reg"]],["gen_MODEQ",[[26,3],[26,31]],[[26,14],[26,23]],["t"],["variable","reg"]],["gen_ANDEQ",[[27,3],[27,31]],[[27,14],[27,23]],["t"],["variable","reg"]],["gen_OREQ",[[28,3],[28,30]],[[28,14],[28,22]],["t"],["variable","reg"]],["gen_XOREQ",[[29,3],[29,31]],[[29,14],[29,23]],["t"],["variable","reg"]],["gen_SLEFTEQ",[[30,3],[30,33]],[[30,14],[30,25]],["t"],["variable","reg"]],["gen_SRIGHTEQ",[[31,3],[31,34]],[[31,14],[31,26]],["t"],["variable","reg"]],["gen_SSRIGHTEQ",[[32,3],[32,35]],[[32,14],[32,27]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_index.v",[[[[["t",[[18,0],[21,5]],[[18,7],[18,8]],[],["module"]],[[["clk",[[22,9],[22,12]],[[22,9],[22,12]],["t"],["port"]],["y",[[24,3],[24,21]],[[24,20],[24,21]],["t"],["variable","reg"]],["x",[[25,3],[25,21]],[[25,20],[25,21]],["t"],["variable","wire"]],["foo_i",[[27,3],[29,18]],[[27,7],[27,12]],["t"],["instance","foo"]]]]],[["foo",[[39,0],[41,23]],[[39,7],[39,10]],[],["module"]],[[["y",[[39,11],[39,35]],[[39,34],[39,35]],["foo"],["port","wire"]],["x",[[40,4],[40,27]],[[40,26],[40,27]],["foo"],["port","wire"]],["clk",[[41,4],[41,21]],[[41,18],[41,21]],["foo"],["port","wire"]],["g",[[48,3],[48,11]],[[48,10],[48,11]],["foo"],["variable","genvar"]],["i_bar",[[51,9],[53,16]],[[51,13],[51,18]],["foo"],["instance","bar"]]],null,[[["peek_bar",[[43,3],[43,21]],[[43,12],[43,20]],["foo"],["function"]],[]]]]],[["bar",[[60,0],[62,20]],[[60,7],[60,10]],[],["module"]],[[["y",[[60,11],[60,24]],[[60,23],[60,24]],["bar"],["port","wire"]],["x",[[61,4],[61,16]],[[61,15],[61,16]],["bar"],["port","wire"]],["clk",[[62,4],[62,18]],[[62,15],[62,18]],["bar"],["port","wire"]],["r",[[64,3],[64,12]],[[64,7],[64,8]],["bar"],["variable","reg"]]]]]],null,null,null,[["START",[[14,0],[15,0]],[[14,8],[14,13]],["source.systemverilog"],["macro"]],["SIZE",[[15,0],[16,0]],[[15,8],[15,12]],["source.systemverilog"],["macro"]],["END",[[16,0],[18,0]],[[16,8],[16,11]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_intdot.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["cyc",[[13,3],[13,19]],[[13,12],[13,15]],["t"],["variable","integer"]],["out",[[15,3],[15,12]],[[15,9],[15,12]],["t"],["variable","wire"]],["in",[[16,3],[16,11]],[[16,9],[16,11]],["t"],["variable","reg"]],["g",[[18,3],[18,48]],[[18,9],[18,10]],["t"],["instance","Genit"]]]]],[["Generate",[[52,0],[52,37]],[[52,7],[52,15]],[],["module"]],[[["clk",[[53,9],[53,12]],[[53,9],[53,12]],["Generate"],["port"]],["value",[[52,22],[52,27]],[[52,22],[52,27]],["Generate"],["port","clk"]],["result",[[52,29],[52,35]],[[52,29],[52,35]],["Generate"],["port","value"]],["value",[[54,9],[54,14]],[[54,9],[54,14]],["Generate"],["port"]],["result",[[55,10],[55,16]],[[55,10],[55,16]],["Generate"],["port"]],["Internal",[[57,3],[57,15]],[[57,7],[57,15]],["Generate"],["variable","reg"]]]]],[["Checker",[[65,0],[65,28]],[[65,7],[65,14]],[],["module"]],[[["clk",[[66,8],[66,11]],[[66,8],[66,11]],["Checker"],["port"]],["value",[[66,11],[66,18]],[[66,13],[66,18]],["Checker"],["port","clk"]]]]],[["Test",[[74,0],[74,33]],[[74,7],[74,11]],[],["module"]],[[["clk",[[75,9],[75,12]],[[75,9],[75,12]],["Test"],["port"]],["value",[[74,18],[74,23]],[[74,18],[74,23]],["Test"],["port","clk"]],["result",[[74,25],[74,31]],[[74,25],[74,31]],["Test"],["port","value"]],["value",[[76,9],[76,14]],[[76,9],[76,14]],["Test"],["port"]],["result",[[77,10],[77,16]],[[77,10],[77,16]],["Test"],["port"]],["gen",[[79,3],[79,36]],[[79,12],[79,15]],["Test"],["instance","Generate"]],["chk",[[80,3],[80,35]],[[80,12],[80,15]],["Test"],["instance","Checker"]]]]],[["Genit",[[84,0],[84,34]],[[84,7],[84,12]],[],["module"]],[[["clk",[[85,9],[85,12]],[[85,9],[85,12]],["Genit"],["port"]],["value",[[84,19],[84,24]],[[84,19],[84,24]],["Genit"],["port","clk"]],["result",[[84,26],[84,32]],[[84,26],[84,32]],["Genit"],["port","value"]],["value",[[86,9],[86,14]],[[86,9],[86,14]],["Genit"],["port"]],["result",[[87,10],[87,16]],[[87,10],[87,16]],["Genit"],["port"]],["tt",[[107,4],[107,32]],[[107,9],[107,11]],["Genit"],["instance","Test"]],["Result2",[[114,3],[114,44]],[[114,8],[114,15]],["Genit"],["variable","wire"]]]]]],null,null,null,[["STRINGIFY",[[6,0],[8,0]],[[6,8],[6,17]],["source.systemverilog"],["macro"]],["WITH_FOR_GENVAR",[[91,2],[92,1]],[[91,10],[91,25]],["source.systemverilog"],["macro"]],["WITH_GENERATE",[[95,0],[96,0]],[[95,8],[95,21]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_intdot2.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["cyc",[[13,3],[13,19]],[[13,12],[13,15]],["t"],["variable","integer"]],["check",[[15,3],[15,14]],[[15,9],[15,14]],["t"],["variable","reg"]],["g",[[17,3],[17,37]],[[17,9],[17,10]],["t"],["instance","Genit"]]]]],[["One",[[45,0],[45,11]],[[45,7],[45,10]],[],["module"]],[[["one",[[46,3],[46,18]],[[46,8],[46,11]],["One"],["variable","wire"]]]]],[["Genit",[[49,0],[51,17]],[[49,7],[49,12]],[],["module"]],[[["clk",[[50,4],[50,13]],[[50,10],[50,13]],["Genit"],["port","input"]],["check",[[51,4],[51,15]],[[51,10],[51,15]],["Genit"],["port","input"]],["cellarray1",[[54,3],[54,25]],[[54,7],[54,17]],["Genit"],["instance","One"]],["ifcell1",[[64,1],[64,14]],[[64,5],[64,12]],["Genit"],["instance","One"]],["ifcell2",[[72,4],[72,17]],[[72,8],[72,15]],["Genit"],["instance","One"]],["ifcell3",[[81,4],[81,17]],[[81,8],[81,15]],["Genit"],["instance","One"]],["casecell10",[[91,6],[91,22]],[[91,10],[91,20]],["Genit"],["instance","One"]],["casecell11",[[101,3],[101,19]],[[101,7],[101,17]],["Genit"],["instance","One"]],["i",[[107,3],[107,11]],[[107,10],[107,11]],["Genit"],["variable","genvar"]],["j",[[108,3],[108,11]],[[108,10],[108,11]],["Genit"],["variable","genvar"]],["cellfor20",[[113,4],[113,20]],[[113,8],[113,17]],["Genit"],["instance","One"]],["cellfor21",[[124,4],[124,20]],[[124,8],[124,17]],["Genit"],["instance","One"]],["cellfor30a",[[137,7],[137,24]],[[137,11],[137,21]],["Genit"],["instance","One"]],["cellfor30b",[[145,7],[145,24]],[[145,11],[145,21]],["Genit"],["instance","One"]]]]]],null,null,null,[["STRINGIFY",[[6,0],[8,0]],[[6,8],[6,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_local.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[11,3],[11,19]],[[11,12],[11,15]],["t"],["variable","integer"]],["N",[[13,3],[13,21]],[[13,14],[13,15]],["t"],["localparam"]],["vec",[[15,3],[15,19]],[[15,16],[15,19]],["t"],["variable","wire"]],["g",[[18,6],[18,15]],[[18,14],[18,15]],["t"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_lsb.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["datai",[[17,3],[17,32]],[[17,16],[17,21]],["t"],["variable","wire"]],["datao",[[21,3],[21,21]],[[21,16],[21,21]],["t"],["variable","logic"]],["test",[[24,3],[29,29]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[32,3],[32,38]],[[32,15],[32,21]],["t"],["variable","wire"]]]]],[["Test",[[65,0],[70,2]],[[65,7],[65,11]],[],["module"]],[[["clk",[[67,3],[67,25]],[[67,22],[67,25]],["Test"],["port","logic"]],["datai",[[68,3],[68,27]],[[68,22],[68,27]],["Test"],["port","logic"]],["datao",[[69,3],[69,27]],[[69,22],[69,27]],["Test"],["port","logic"]],["i",[[71,3],[71,18]],[[71,17],[71,18]],["Test"],["variable","genvar"]],["SIZE",[[73,3],[73,22]],[[73,13],[73,17]],["Test"],["parameter"]],["delay",[[75,3],[75,29]],[[75,24],[75,29]],["Test"],["variable","logic"]]]]]],null,null,null,[["EXPECTED_SUM",[[56,0],[57,2]],[[56,8],[56,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_mislevel.v",[[[[["d",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[]],[["b",[[11,0],[11,9]],[[11,7],[11,8]],[],["module"]],[[["c1",[[13,6],[13,13]],[[13,8],[13,10]],["b"],["instance","c"]],["c2",[[14,6],[14,13]],[[14,8],[14,10]],["b"],["instance","c"]]]]],[["c",[[19,0],[19,9]],[[19,7],[19,8]],[],["module"]],[[["d1",[[21,6],[21,13]],[[21,8],[21,10]],["c"],["instance","d"]],["d2",[[22,6],[22,13]],[[22,8],[22,10]],["c"],["instance","d"]]]]],[["a",[[27,0],[27,9]],[[27,7],[27,8]],[],["module"]],[[["b1",[[29,6],[29,13]],[[29,8],[29,10]],["a"],["instance","b"]],["b2",[[30,6],[30,13]],[[30,8],[30,10]],["a"],["instance","b"]]]]],[["t",[[35,0],[35,23]],[[35,7],[35,8]],[],["module"]],[[["a1",[[37,3],[37,10]],[[37,5],[37,7]],["t"],["instance","a"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_missing.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[]],[["foobar",[[18,0],[26,34]],[[18,7],[18,13]],[],["module"]],[[["FOO_START",[[19,5],[20,18]],[[20,5],[20,14]],["foobar"],["parameter-port","parameter"]],["FOO_NUM",[[21,5],[21,16]],[[21,5],[21,12]],["foobar"],["parameter-port","FOO_START"]],["FOO_TYPE",[[22,5],[22,17]],[[22,5],[22,13]],["foobar"],["parameter-port","FOO_NUM"]],["foo",[[25,4],[25,31]],[[25,28],[25,31]],["foobar"],["port","wire"]],["bar",[[26,4],[26,32]],[[26,29],[26,32]],["foobar"],["port","wire"]],["j",[[31,9],[31,17]],[[31,16],[31,17]],["foobar"],["variable","genvar"]],["i_foo",[[37,19],[37,53]],[[37,24],[37,29]],["foobar"],["instance","foo0"]],["i_foo",[[42,19],[42,63]],[[42,34],[42,39]],["foobar"],["instance","foo_not_needed"]]]]],[["foo0",[[51,0],[51,41]],[[51,7],[51,11]],[],["module"]],[[["x",[[51,12],[51,24]],[[51,23],[51,24]],["foo0"],["port","wire"]],["y",[[51,26],[51,39]],[[51,38],[51,39]],["foo0"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_self_return.v",[[[[["dut",[[6,0],[14,6]],[[6,7],[6,10]],[],["module"]],[[["DEPTH",[[8,4],[8,24]],[[8,14],[8,19]],["dut"],["parameter-port","parameter"]],["WIDTH",[[9,4],[9,24]],[[9,14],[9,19]],["dut"],["parameter-port","parameter"]],["RAM_SPLIT_WIDTH",[[10,4],[10,34]],[[10,14],[10,29]],["dut"],["parameter-port","parameter"]],["ram_dataout",[[13,4],[13,40]],[[13,29],[13,40]],["dut"],["port","logic"]],["RAM_ADDR_WIDTH",[[16,3],[16,45]],[[16,14],[16,28]],["dut"],["localparam"]],["NUM_RAM_BLOCKS",[[17,3],[17,98]],[[17,14],[17,28]],["dut"],["localparam"]],["block_index_t",[[18,3],[18,56]],[[18,42],[18,55]],["dut"],["typedef","logic"]],["RAM_BLOCK_INDEX",[[28,3],[28,80]],[[28,28],[28,43]],["dut"],["localparam","block_index_t"]]],null,[[["index_calc",[[20,3],[20,79]],[[20,36],[20,46]],["dut"],["function"]],[[["WIDTH",[[20,47],[20,62]],[[20,57],[20,62]],["dut","index_calc"],["port","int"]],["NUM_RAM_BLOCKS",[[20,64],[20,78]],[[20,64],[20,78]],["dut","index_calc"],["port","WIDTH"]]]]]]]],[["t",[[46,0],[50,5]],[[46,7],[46,8]],[],["module"]],[[["clk",[[48,3],[48,26]],[[48,23],[48,26]],["t"],["port","input"]],["ram_dataout",[[49,3],[49,34]],[[49,23],[49,34]],["t"],["port","logic"]],["dut0",[[52,3],[52,15]],[[52,7],[52,11]],["t"],["instance","dut"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_upscope.v",[[[[["t",[[33,0],[36,5]],[[33,7],[33,8]],[],["module"]],[[["clk",[[37,9],[37,12]],[[37,9],[37,12]],["t"],["port"]],["cyc",[[38,3],[38,23]],[[38,16],[38,19]],["t"],["variable","integer"]],["tag",[[40,3],[40,13]],[[40,7],[40,10]],["t"],["instance","tag"]],["b",[[41,3],[41,9]],[[41,5],[41,6]],["t"],["instance","b"]]]]],[["b",[[57,0],[57,12]],[[57,7],[57,8]],[],["module"]],[[["g",[[58,3],[58,11]],[[58,10],[58,11]],["b"],["variable","genvar"]],["tag",[[61,9],[61,19]],[[61,13],[61,16]],["b"],["instance","tag"]],["c",[[62,9],[62,15]],[[62,11],[62,12]],["b"],["instance","c"]]]]],[["c",[[71,0],[71,12]],[[71,7],[71,8]],[],["module"]],[]],[["tag",[[78,0],[78,14]],[[78,7],[78,10]],[],["module"]],[[["scope",[[79,3],[79,24]],[[79,19],[79,24]],["tag"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_gen_var_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["i",[[7,3],[7,12]],[[7,11],[7,12]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_generate_fatal_bad.v",[[[[["get_baz",[[6,0],[6,43]],[[6,17],[6,24]],[],["function"]],[[["bar",[[6,25],[6,42]],[[6,39],[6,42]],["get_baz"],["port","integer"]]]]],[["foo",[[11,0],[11,32]],[[11,7],[11,10]],[],["module"]],[[["BAR",[[11,13],[11,30]],[[11,23],[11,26]],["foo"],["parameter-port","parameter"]],["BAZ",[[12,3],[12,41]],[[12,22],[12,25]],["foo"],["localparam","integer"]]]]],[["foo2",[[15,0],[15,33]],[[15,7],[15,11]],[],["module"]],[[["QUX",[[15,14],[15,31]],[[15,24],[15,27]],["foo2"],["parameter-port","parameter"]],["x",[[16,3],[16,11]],[[16,10],[16,11]],["foo2"],["variable","genvar"]],["foo_in_foo2_inst",[[19,9],[19,49]],[[19,31],[19,47]],["foo2"],["instance","foo"]]]]],[["t",[[24,0],[24,9]],[[24,7],[24,8]],[],["module"]],[[["i",[[25,3],[25,11]],[[25,10],[25,11]],["t"],["variable","genvar"]],["j",[[25,3],[25,14]],[[25,13],[25,14]],["t"],["variable","i"]],["foo_inst",[[28,9],[28,35]],[[28,25],[28,33]],["t"],["instance","foo"]],["foo_inst2",[[32,12],[32,45]],[[32,34],[32,43]],["t"],["instance","foo"]],["foo_inst3",[[36,9],[36,36]],[[36,25],[36,34]],["t"],["instance","foo"]],["foo_inst4",[[39,9],[39,36]],[[39,25],[39,34]],["t"],["instance","foo"]],["foo2_inst",[[42,9],[42,37]],[[42,26],[42,35]],["t"],["instance","foo2"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_genfor_hier.v",[[[[["m1",[[7,0],[7,12]],[[7,7],[7,9]],[],["module"]],[[["v1",[[8,3],[8,11]],[[8,9],[8,11]],["m1"],["variable","logic"]]]]],[["t",[[11,0],[11,23]],[[11,7],[11,8]],[],["module"]],[[["m1_inst",[[13,6],[13,18]],[[13,9],[13,16]],["t"],["instance","m1"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_genfor_signed.v",[[[[["t",[[18,0],[24,5]],[[18,7],[18,8]],[],["module"]],[[["PIPE",[[20,3],[20,23]],[[20,15],[20,19]],["t"],["port","parameter"]],["clk",[[26,9],[26,12]],[[26,9],[26,12]],["t"],["port"]],["u_sub1",[[29,3],[31,20]],[[31,11],[31,17]],["t"],["instance","sub"]],["u_sub0",[[32,3],[34,20]],[[34,11],[34,17]],["t"],["instance","sub"]],["i",[[36,3],[36,19]],[[36,18],[36,19]],["t"],["variable","genvar"]],["u_sub",[[38,6],[40,22]],[[40,14],[40,19]],["t"],["instance","sub"]]]]],[["sub",[[50,0],[55,7]],[[50,7],[50,10]],[],["module"]],[[["P_START",[[52,3],[52,24]],[[52,13],[52,20]],["sub"],["port","parameter"]],["P_STOP",[[53,3],[53,24]],[[53,13],[53,19]],["sub"],["port","parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_genvar_for_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["ov",[[8,3],[8,5]],[[8,3],[8,5]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","ov"]],["iv",[[10,8],[10,10]],[[10,8],[10,10]],["t"],["port","clk"]],["N",[[13,3],[13,19]],[[13,13],[13,14]],["t"],["parameter"]],["clk",[[15,17],[15,20]],[[15,17],[15,20]],["t"],["port"]],["iv",[[16,9],[16,26]],[[16,17],[16,19]],["t"],["port"]],["ov",[[17,10],[17,32]],[[17,23],[17,25]],["t"],["port","logic"]],["i",[[19,3],[19,18]],[[19,17],[19,18]],["t"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_genvar_misuse_bad.v",[[[[["top",[[7,0],[12,5]],[[7,7],[7,10]],[],["module"]],[[["q",[[9,3],[9,23]],[[9,22],[9,23]],["top"],["port","logic"]],["d",[[10,3],[10,23]],[[10,22],[10,23]],["top"],["port","logic"]],["clk",[[11,3],[11,25]],[[11,22],[11,25]],["top"],["port","logic"]],["i",[[14,3],[14,23]],[[14,22],[14,23]],["top"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_hier_block_libmod.v",[[[[["t",[[5,0],[5,9]],[[5,7],[5,8]],[],["module"]],[[["i_t_flag_relinc_sub",[[6,3],[6,42]],[[6,21],[6,40]],["t"],["instance","t_flag_relinc_sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_hier_block.v",[[[[["byte_ifs",[[15,0],[15,30]],[[15,10],[15,18]],[],["interface"]],[[["clk",[[15,19],[15,28]],[[15,25],[15,28]],["byte_ifs"],["port","input"]],["data",[[16,3],[16,19]],[[16,15],[16,19]],["byte_ifs"],["variable","logic"]]],null,[[["sender",[[17,11],[17,41]],[[17,11],[17,17]],["byte_ifs"],["modport"]],[[["clk",[[17,18],[17,27]],[[17,24],[17,27]],["byte_ifs","sender"],["port","input"]],["data",[[17,29],[17,40]],[[17,36],[17,40]],["byte_ifs","sender"],["port","output"]]]]],[["receiver",[[18,11],[18,42]],[[18,11],[18,19]],["byte_ifs"],["modport"]],[[["clk",[[18,20],[18,29]],[[18,26],[18,29]],["byte_ifs","receiver"],["port","input"]],["data",[[18,31],[18,41]],[[18,37],[18,41]],["byte_ifs","receiver"],["port","input"]]]]]]]],[["t",[[26,0],[29,5]],[[26,7],[26,8]],[],["module"]],[[["clk",[[31,9],[31,12]],[[31,9],[31,12]],["t"],["port"]],["out0",[[36,3],[36,18]],[[36,14],[36,18]],["t"],["variable","wire"]],["out1",[[37,3],[37,18]],[[37,14],[37,18]],["t"],["variable","wire"]],["out2",[[38,3],[38,18]],[[38,14],[38,18]],["t"],["variable","wire"]],["out3",[[40,3],[40,18]],[[40,14],[40,18]],["t"],["variable","wire"]],["out3_2",[[41,3],[41,20]],[[41,14],[41,20]],["t"],["variable","wire"]],["out5",[[43,3],[43,18]],[[43,14],[43,18]],["t"],["variable","wire"]],["out6",[[44,3],[44,18]],[[44,14],[44,18]],["t"],["variable","wire"]],["count",[[45,3],[45,16]],[[45,7],[45,12]],["t"],["variable","int"]],["i_sub0",[[47,3],[47,57]],[[47,17],[47,23]],["t"],["instance","non_hier_sub0"]],["i_sub1",[[48,3],[48,48]],[[48,8],[48,14]],["t"],["instance","sub1"]],["i_sub2",[[49,3],[49,48]],[[49,8],[49,14]],["t"],["instance","sub2"]],["i_sub3",[[50,3],[50,58]],[[50,18],[50,24]],["t"],["instance","sub3"]],["i_sub3_2",[[52,3],[52,75]],[[52,31],[52,39]],["t"],["instance","sub3"]],["i_delay0",[[53,3],[53,46]],[[53,21],[53,29]],["t"],["instance","delay"]],["i_delay1",[[54,3],[54,46]],[[54,21],[54,29]],["t"],["instance","delay"]],["g_statically_initialized",[[79,0],[96,8]],[[95,6],[96,8]],["t"],["variable","namespace"]],["i_sub0",[[96,13],[111,3]],[[109,8],[109,14]],["t"],["instance","sub0"]]]]],[["sub0",[[111,26],[118,26]],[[111,34],[112,3]],[],["module"]],[[["clk",[[112,13],[115,6]],[[115,0],[115,6]],["sub0"],["port","wire"]],["in",[[115,11],[117,15]],[[117,13],[117,15]],["sub0"],["port","wire"]],["out",[[117,20],[118,24]],[[118,21],[118,24]],["sub0"],["port","wire"]],["ff",[[120,3],[120,17]],[[120,15],[120,17]],["sub0"],["variable","logic"]]]]],[["sub1",[[126,0],[129,26]],[[126,7],[126,11]],[],["module"]],[[["clk",[[127,3],[127,17]],[[127,14],[127,17]],["sub1"],["port","wire"]],["in",[[128,3],[128,22]],[[128,20],[128,22]],["sub1"],["port","wire"]],["out",[[129,3],[129,24]],[[129,21],[129,24]],["sub1"],["port","wire"]],["ff",[[131,3],[131,17]],[[131,15],[131,17]],["sub1"],["variable","logic"]]]]],[["sub2",[[138,13],[144,11]],[[138,20],[139,3]],[],["module"]],[[["clk",[[141,3],[141,26]],[[141,23],[141,26]],["sub2"],["port","wire"]],["in",[[141,31],[141,63]],[[141,61],[141,63]],["sub2"],["port","wire"]],["out",[[141,68],[143,30]],[[143,27],[143,30]],["sub2"],["port","wire"]],["ff",[[145,16],[146,13]],[[146,9],[146,13]],["sub2"],["variable","logic"]],["in_ifs",[[165,92],[167,21]],[[165,101],[167,0]],["sub2"],["instance","byte_ifs"]],["out_ifs",[[167,31],[167,69]],[[167,40],[167,47]],["sub2"],["instance","byte_ifs"]],["i_sub3",[[169,24],[175,18]],[[171,9],[171,18]],["sub2"],["instance","non_hier_sub3"]]],null,[[["dpi_export_func",[[159,18],[162,9]],[[161,11],[161,28]],["sub2"],["function"]],[[["v",[[161,29],[162,3]],[[161,36],[162,3]],["sub2","dpi_export_func"],["port","int"]]]]]]]],[["non_hier_sub3",[[184,3],[187,26]],[[184,11],[184,39]],[],["module"]],[[["in",[[184,44],[186,9]],[[186,7],[186,9]],["non_hier_sub3"],["port","byte_ifs.receiver"]],["out",[[186,14],[187,22]],[[187,13],[187,22]],["non_hier_sub3"],["port","byte_ifs.sender"]],["in_wire",[[187,31],[188,22]],[[188,12],[188,22]],["non_hier_sub3"],["variable","wire"]],["out_1",[[187,31],[188,31]],[[188,26],[188,31]],["non_hier_sub3"],["variable","in_wire"]],["out_2",[[187,31],[188,46]],[[188,36],[188,46]],["non_hier_sub3"],["variable","out_1"]],["sparam",[[191,20],[194,48]],[[192,20],[193,35]],["non_hier_sub3"],["localparam","string"]],["i_sub3",[[195,31],[203,9]],[[199,14],[200,12]],["non_hier_sub3"],["instance","sub3"]],["i_sub3_2",[[205,37],[216,3]],[[211,9],[214,3]],["non_hier_sub3"],["instance","sub3"]]]]],[["sub3",[[222,12],[237,16]],[[223,9],[223,19]],[],["module"]],[[["P0",[[223,30],[225,25]],[[225,9],[225,16]],["sub3"],["parameter-port","logic"]],["TYPE",[[225,30],[226,29]],[[226,16],[226,20]],["sub3"],["parameter-port","type"]],["UNPACKED_ARRAY",[[227,9],[228,32]],[[227,23],[228,9]],["sub3"],["parameter-port","int"]],["UNUSED",[[229,9],[231,6]],[[230,20],[230,26]],["sub3"],["parameter-port","signed"]],["STR",[[231,14],[233,16]],[[232,23],[232,26]],["sub3"],["parameter-port","string"]],["clk",[[233,23],[234,19]],[[234,16],[234,19]],["sub3"],["port","wire"]],["in",[[234,25],[235,25]],[[235,22],[235,25]],["sub3"],["port","wire"]],["out",[[235,30],[236,33]],[[236,30],[236,33]],["sub3"],["port","wire"]],["ff",[[243,26],[244,22]],[[244,20],[244,22]],["sub3"],["variable","TYPE"]],["out4",[[246,80],[247,33]],[[247,29],[247,33]],["sub3"],["variable","wire"]],["out4_2",[[247,38],[248,53]],[[248,29],[248,53]],["sub3"],["variable","wire"]],["i_sub4_0",[[252,9],[259,6]],[[257,44],[257,52]],["sub3"],["instance","sub4"]],["i_sub4_1",[[260,12],[264,22]],[[262,26],[263,9]],["sub3"],["instance","sub4"]]]]],[["sub4",[[265,35],[277,9]],[[265,42],[265,48]],[],["module"]],[[["P0",[[265,57],[265,81]],[[265,71],[265,73]],["sub4"],["parameter-port","int"]],["P1",[[266,15],[266,34]],[[266,25],[266,27]],["sub4"],["parameter-port","parameter"]],["P3",[[266,41],[267,55]],[[267,26],[267,51]],["sub4"],["parameter-port","real"]],["clk",[[267,62],[268,17]],[[267,74],[268,17]],["sub4"],["port","wire"]],["in",[[268,22],[275,3]],[[273,6],[275,3]],["sub4"],["port","wire"]],["out",[[275,19],[276,20]],[[276,17],[276,20]],["sub4"],["port","wire"]],["ff",[[284,24],[285,19]],[[285,17],[285,19]],["sub4"],["variable","reg"]],["sub5_in",[[289,21],[294,3]],[[293,7],[293,14]],["sub4"],["variable","logic"]],["sub5_out",[[294,11],[296,7]],[[295,8],[295,18]],["sub4"],["variable","wire"]],["i_sub5",[[296,12],[298,44]],[[296,19],[297,3]],["sub4"],["instance","sub5"]],["count",[[299,0],[299,17]],[[299,7],[299,13]],["sub4"],["variable","int"]]]]],[null,[[null,null,null,null,null,null,null,null,null,null,null,null]]],[null,[[null,null,null]]],[null,[[null,null,null,null,null,null,null]]]],null,null,null,[["HIER_BLOCK",[[8,0],[9,0]],[[8,8],[8,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_hier_block0_bad.v",[[[[["t",[[7,0],[10,5]],[[7,7],[7,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["out0",[[13,3],[13,18]],[[13,14],[13,18]],["t"],["variable","wire"]],["out1",[[14,3],[14,18]],[[14,14],[14,18]],["t"],["variable","wire"]],["count",[[15,3],[15,16]],[[15,7],[15,12]],["t"],["variable","int"]],["UNPACKED",[[18,3],[18,50]],[[18,20],[18,28]],["t"],["localparam","logic"]],["i_sub0",[[19,3],[19,65]],[[19,20],[19,26]],["t"],["instance","sub0"]],["i_sub1",[[21,3],[21,55]],[[21,26],[21,32]],["t"],["instance","sub1"]]]]],[["sub0",[[40,0],[45,26]],[[40,7],[40,11]],[],["module"]],[[["UNPACKED",[[41,3],[41,48]],[[41,19],[41,27]],["sub0"],["parameter-port","logic"]],["clk",[[43,3],[43,17]],[[43,14],[43,17]],["sub0"],["port","wire"]],["in",[[44,3],[44,22]],[[44,20],[44,22]],["sub0"],["port","wire"]],["out",[[45,3],[45,24]],[[45,21],[45,24]],["sub0"],["port","wire"]],["ff",[[47,3],[47,17]],[[47,15],[47,17]],["sub0"],["variable","logic"]]]]],[["sub1",[[53,0],[56,40]],[[53,7],[53,11]],[],["module"]],[[["T",[[54,3],[54,27]],[[54,18],[54,19]],["sub1"],["parameter-port","#Unknown"]],["in",[[56,4],[56,19]],[[56,17],[56,19]],["sub1"],["port","T"]],["out",[[56,21],[56,38]],[[56,35],[56,38]],["sub1"],["port","T"]]]]]],null,null,null,[["HIER_BLOCK",[[5,0],[7,0]],[[5,8],[5,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_hier_block1_bad.v",[[[[["byte_ifs",[[7,0],[7,30]],[[7,10],[7,18]],[],["interface"]],[[["clk",[[7,19],[7,28]],[[7,25],[7,28]],["byte_ifs"],["port","input"]],["data",[[8,3],[8,19]],[[8,15],[8,19]],["byte_ifs"],["variable","logic"]]],null,[[["sender",[[9,11],[9,41]],[[9,11],[9,17]],["byte_ifs"],["modport"]],[[["clk",[[9,18],[9,27]],[[9,24],[9,27]],["byte_ifs","sender"],["port","input"]],["data",[[9,29],[9,40]],[[9,36],[9,40]],["byte_ifs","sender"],["port","output"]]]]],[["receiver",[[10,11],[10,42]],[[10,11],[10,19]],["byte_ifs"],["modport"]],[[["clk",[[10,20],[10,29]],[[10,26],[10,29]],["byte_ifs","receiver"],["port","input"]],["data",[[10,31],[10,41]],[[10,37],[10,41]],["byte_ifs","receiver"],["port","input"]]]]]]]],[["t",[[14,0],[17,5]],[[14,7],[14,8]],[],["module"]],[[["clk",[[16,3],[16,6]],[[16,3],[16,6]],["t"],["port"]],["clk",[[18,9],[18,17]],[[18,14],[18,17]],["t"],["port","wire"]],["out0",[[20,3],[20,18]],[[20,14],[20,18]],["t"],["variable","wire"]],["count",[[21,3],[21,16]],[[21,7],[21,12]],["t"],["variable","int"]],["in_ifs",[[23,3],[23,29]],[[23,12],[23,18]],["t"],["instance","byte_ifs"]],["out_ifs",[[24,3],[24,30]],[[24,12],[24,19]],["t"],["instance","byte_ifs"]],["i_sub0",[[27,3],[27,49]],[[27,8],[27,14]],["t"],["instance","sub0"]],["i_sub1",[[28,3],[28,42]],[[28,8],[28,14]],["t"],["instance","sub1"]]]]],[["sub0",[[32,0],[35,26]],[[32,7],[32,11]],[],["module"]],[[["clk",[[33,3],[33,17]],[[33,14],[33,17]],["sub0"],["port","wire"]],["in",[[34,3],[34,22]],[[34,20],[34,22]],["sub0"],["port","wire"]],["out",[[35,3],[35,24]],[[35,21],[35,24]],["sub0"],["port","wire"]],["ff",[[37,3],[37,17]],[[37,15],[37,17]],["sub0"],["variable","logic"]]]]],[["sub1",[[43,0],[43,56]],[[43,7],[43,11]],[],["module"]],[[["in",[[43,13],[43,33]],[[43,31],[43,33]],["sub1"],["port","byte_ifs.receiver"]],["out",[[43,35],[43,54]],[[43,51],[43,54]],["sub1"],["port","byte_ifs.sender"]]]]]],null,null,null,[["HIER_BLOCK",[[5,0],[7,0]],[[5,8],[5,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_hier_task.v",[[[[["mod_a",[[6,0],[6,13]],[[6,7],[6,12]],[],["module"]],[[["u_inner",[[7,3],[7,20]],[[7,13],[7,20]],["mod_a"],["variable","mod_inner"]],["u_a_mon",[[8,3],[8,20]],[[8,13],[8,20]],["mod_a"],["variable","mod_a_mon"]]]]],[["mod_inner",[[35,0],[35,17]],[[35,7],[35,16]],[],["module"]],[[["x",[[36,3],[36,10]],[[36,9],[36,10]],["mod_inner"],["variable","logic"]]]]],[["mod_a_mon",[[39,0],[39,17]],[[39,7],[39,16]],[],["module"]],[[["y",[[40,3],[40,8]],[[40,7],[40,8]],["mod_a_mon"],["variable","bit"]]],null,[[["accessor",[[41,3],[41,26]],[[41,17],[41,25]],["mod_a_mon"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_hierarchy_identifier_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["SIZE",[[13,3],[13,22]],[[13,13],[13,17]],["t"],["parameter"]],["cnt",[[15,3],[15,18]],[[15,11],[15,14]],["t"],["variable","integer"]],["vld_for",[[17,3],[17,27]],[[17,20],[17,27]],["t"],["variable","logic"]],["vld_if",[[18,3],[18,35]],[[18,20],[18,26]],["t"],["variable","logic"]],["vld_else",[[19,3],[19,35]],[[19,20],[19,28]],["t"],["variable","logic"]],["i",[[21,3],[21,11]],[[21,10],[21,11]],["t"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_hierarchy_identifier.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["SIZE",[[13,3],[13,22]],[[13,13],[13,17]],["t"],["parameter"]],["cnt",[[15,3],[15,18]],[[15,11],[15,14]],["t"],["variable","integer"]],["vld_for",[[17,3],[17,27]],[[17,20],[17,27]],["t"],["variable","logic"]],["vld_if",[[18,3],[18,35]],[[18,20],[18,26]],["t"],["variable","logic"]],["vld_else",[[19,3],[19,35]],[[19,20],[19,28]],["t"],["variable","logic"]],["i",[[21,3],[21,11]],[[21,10],[21,11]],["t"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_hierarchy_unnamed.v",[[[[["sub",[[6,0],[6,13]],[[6,7],[6,10]],[],["module"]],[]],[["t",[[9,0],[10,41]],[[9,7],[9,8]],[],["module"]],[[["a",[[9,9],[9,22]],[[9,21],[9,22]],["t"],["port","logic"]],["b",[[9,24],[9,37]],[[9,36],[9,37]],["t"],["port","logic"]],["x",[[10,9],[10,23]],[[10,22],[10,23]],["t"],["port","logic"]],["y",[[10,25],[10,39]],[[10,38],[10,39]],["t"],["port","logic"]],["u0",[[17,3],[17,11]],[[17,7],[17,9]],["t"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_if_deep.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[17,30]],[[17,16],[17,18]],["t"],["variable","wire"]],["out",[[21,3],[21,19]],[[21,16],[21,19]],["t"],["variable","wire"]],["test",[[24,3],[29,24]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[32,3],[32,36]],[[32,15],[32,21]],["t"],["variable","wire"]]]]],[["Test",[[65,0],[70,5]],[[65,7],[65,11]],[],["module"]],[[["out",[[74,10],[74,20]],[[74,17],[74,20]],["Test"],["port"]],["clk",[[69,3],[69,6]],[[69,3],[69,6]],["Test"],["port","out"]],["in",[[69,8],[69,10]],[[69,8],[69,10]],["Test"],["port","clk"]],["clk",[[72,9],[72,12]],[[72,9],[72,12]],["Test"],["port"]],["in",[[73,10],[73,19]],[[73,17],[73,19]],["Test"],["port"]],["out",[[78,3],[78,18]],[[78,15],[78,18]],["Test"],["variable","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[35,0],[37,3]],[[35,8],[35,20]],["source.systemverilog"],["macro"]],["dontOptimize",[[84,1],[85,0]],[[84,9],[84,21]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_if_swap.v",[[[[["t",[[0,0],[4,5]],[[0,7],[0,8]],[],["module"]],[[["clk",[[6,9],[6,12]],[[6,9],[6,12]],["t"],["port"]],["f",[[7,3],[7,12]],[[7,11],[7,12]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_iff.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,23]],[[12,16],[12,19]],["t"],["variable","integer"]],["crc",[[13,3],[13,19]],[[13,16],[13,19]],["t"],["variable","reg"]],["sum",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["result",[[18,3],[18,30]],[[18,24],[18,30]],["t"],["variable","wire"]],["test",[[20,3],[20,17]],[[20,8],[20,12]],["t"],["instance","Test"]]]]],[["Test",[[53,0],[58,30]],[[53,7],[53,11]],[],["module"]],[[["clk",[[55,3],[55,25]],[[55,22],[55,25]],["Test"],["port","input"]],["crc",[[56,3],[56,25]],[[56,22],[56,25]],["Test"],["port","input"]],["cyc",[[57,3],[57,25]],[[57,22],[57,25]],["Test"],["port","input"]],["result",[[58,3],[58,28]],[[58,22],[58,28]],["Test"],["port","wire"]],["enable",[[60,3],[60,32]],[[60,16],[60,22]],["Test"],["variable","wire"]],["d",[[61,3],[61,29]],[[61,16],[61,17]],["Test"],["variable","wire"]],["y",[[62,3],[62,17]],[[62,16],[62,17]],["Test"],["variable","logic"]],["reset",[[67,3],[67,26]],[[67,8],[67,13]],["Test"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[44,0],[45,9]],[[44,8],[44,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_increment_bad.v",[[[[["t",[[0,0],[3,5]],[[0,7],[0,8]],[],["module"]],[[["clk",[[4,9],[4,12]],[[4,9],[4,12]],["t"],["port"]],["pos",[[6,3],[6,10]],[[6,7],[6,10]],["t"],["variable","int"]],["a",[[7,3],[7,8]],[[7,7],[7,8]],["t"],["variable","int"]],["b",[[8,3],[8,8]],[[8,7],[8,8]],["t"],["variable","int"]],["array",[[9,3],[9,41]],[[9,7],[9,12]],["t"],["variable","int"]],["test_string",[[11,3],[11,30]],[[11,10],[11,21]],["t"],["variable","string"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_init_concat.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["wr_data",[[14,3],[14,22]],[[14,15],[14,22]],["t"],["variable","reg"]],["wr_en",[[15,3],[15,20]],[[15,15],[15,20]],["t"],["variable","reg"]],["rd_data",[[16,3],[16,22]],[[16,15],[16,22]],["t"],["variable","wire"]],["rd_guards",[[17,3],[17,24]],[[17,15],[17,24]],["t"],["variable","wire"]],["rd_guardsok",[[18,3],[18,26]],[[18,15],[18,26]],["t"],["variable","wire"]],["regfile",[[20,3],[28,18]],[[20,11],[20,18]],["t"],["instance","regfile"]]]]],[["regfile",[[59,0],[66,4]],[[59,7],[59,14]],[],["module"]],[[["wr_data",[[60,2],[60,33]],[[60,26],[60,33]],["regfile"],["port","input"]],["wr_en",[[61,2],[61,31]],[[61,26],[61,31]],["regfile"],["port","input"]],["rd_data",[[62,2],[62,28]],[[62,21],[62,28]],["regfile"],["port","reg"]],["rd_guards",[[63,2],[63,35]],[[63,26],[63,35]],["regfile"],["port","output"]],["rd_guardsok",[[64,2],[64,37]],[[64,26],[64,37]],["regfile"],["port","output"]],["clk",[[65,2],[65,29]],[[65,26],[65,29]],["regfile"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_initarray_nonarray.v",[[[[["t",[[15,0],[18,5]],[[15,7],[15,8]],[],["module"]],[[["clk",[[19,9],[19,12]],[[19,9],[19,12]],["t"],["port"]],["a",[[21,3],[21,11]],[[21,10],[21,11]],["t"],["variable","mask_t"]]]]]],null,null,null,[["mask_t",[[9,0],[9,34]],[[9,21],[9,27]],[],["typedef","logic"]],["IMP_MASK",[[13,0],[13,86]],[[13,17],[13,25]],[],["parameter","mask_t"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_initial_dlyass.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["a",[[13,3],[13,12]],[[13,11],[13,12]],["t"],["variable","integer"]],["b",[[14,3],[14,12]],[[14,11],[14,12]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_initial_edge.v",[[[[["t",[[27,0],[30,5]],[[27,7],[27,8]],[],["module"]],[[["clk",[[31,9],[31,12]],[[31,9],[31,12]],["t"],["port"]],["res",[[33,3],[33,12]],[[33,9],[33,12]],["t"],["variable","wire"]],["res_n",[[34,3],[34,14]],[[34,9],[34,14]],["t"],["variable","wire"]],["rst",[[35,3],[35,12]],[[35,9],[35,12]],["t"],["variable","reg"]],["rst_n",[[36,3],[36,14]],[[36,9],[36,14]],["t"],["variable","reg"]],["count",[[38,3],[38,20]],[[38,11],[38,16]],["t"],["variable","integer"]],["i_edge",[[40,3],[41,14]],[[40,16],[40,22]],["t"],["instance","initial_edge"]],["i_edge_n",[[43,3],[44,22]],[[43,18],[43,26]],["t"],["instance","initial_edge_n"]]]]],[["initial_edge_n",[[72,0],[73,16]],[[72,7],[72,21]],[],["module"]],[[["res_n",[[74,11],[74,16]],[[74,11],[74,16]],["initial_edge_n"],["port"]],["rst_n",[[73,9],[73,14]],[[73,9],[73,14]],["initial_edge_n"],["port","res_n"]],["rst_n",[[75,11],[75,16]],[[75,11],[75,16]],["initial_edge_n"],["port"]],["res_n",[[77,3],[77,23]],[[77,11],[77,16]],["initial_edge_n"],["variable","reg"]]]]],[["initial_edge",[[88,0],[89,12]],[[88,7],[88,19]],[],["module"]],[[["res",[[90,11],[90,14]],[[90,11],[90,14]],["initial_edge"],["port"]],["rst",[[89,7],[89,10]],[[89,7],[89,10]],["initial_edge"],["port","res"]],["rst",[[91,11],[91,14]],[[91,11],[91,14]],["initial_edge"],["port"]],["res",[[93,3],[93,21]],[[93,11],[93,14]],["initial_edge"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_initial_inc.vh",[[null,null,null,null,[["foo",[[6,0],[7,0]],[[6,8],[6,11]],["source.systemverilog"],["macro"]],["user_loaded_value",[[10,3],[10,28]],[[10,11],[10,28]],[],["variable","integer"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_initial.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["_ranit",[[11,3],[11,15]],[[11,9],[11,15]],["t"],["variable","reg"]],["user_loaded_value",["file:///home/mlefebvre/workspace/verilator/test_regress/t/t_initial_inc.vh",[[10,3],[10,28]]],["file:///home/mlefebvre/workspace/verilator/test_regress/t/t_initial_inc.vh",[[10,11],[10,28]]],["t"],["variable","integer"]]]]]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_initial_inc.vh"]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inside_queue_bad.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[[["q",[[8,3],[8,11]],[[8,7],[8,8]],["t"],["variable","int"]],["assoc",[[9,3],[9,17]],[[9,7],[9,12]],["t"],["variable","int"]],["dyn",[[10,3],[10,12]],[[10,7],[10,10]],["t"],["variable","int"]],["m",[[11,3],[11,8]],[[11,7],[11,8]],["t"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inside_unpacked.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["CHECKLIST_P",[[12,3],[12,49]],[[12,18],[12,29]],["t"],["localparam","int"]],["HIT_LP",[[14,3],[14,25]],[[14,14],[14,20]],["t"],["localparam"]],["MISS_LP",[[15,3],[15,26]],[[15,14],[15,21]],["t"],["localparam"]],["HIT_INSIDE",[[16,3],[16,55]],[[16,14],[16,24]],["t"],["localparam"]],["MISS_INSIDE",[[17,3],[17,57]],[[17,14],[17,25]],["t"],["localparam"]],["cyc",[[24,3],[24,18]],[[24,11],[24,14]],["t"],["variable","integer"]],["array",[[26,3],[26,21]],[[26,11],[26,16]],["t"],["variable","int"]],["l",[[27,3],[27,12]],[[27,11],[27,12]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inside_wild.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[16,3],[16,27]],[[16,14],[16,16]],["t"],["variable","wire"]],["out",[[20,3],[20,13]],[[20,10],[20,13]],["t"],["variable","logic"]],["test",[[23,3],[28,23]],[[23,8],[23,12]],["t"],["instance","Test"]],["result",[[31,3],[31,36]],[[31,15],[31,21]],["t"],["variable","wire"]]]]],[["Test",[[64,0],[69,5]],[[64,7],[64,11]],[],["module"]],[[["out",[[66,3],[66,6]],[[66,3],[66,6]],["Test"],["port"]],["clk",[[68,3],[68,6]],[[68,3],[68,6]],["Test"],["port","out"]],["in",[[68,8],[68,10]],[[68,8],[68,10]],["Test"],["port","clk"]],["clk",[[73,9],[73,12]],[[73,9],[73,12]],["Test"],["port"]],["in",[[75,9],[75,23]],[[75,21],[75,23]],["Test"],["port","logic"]],["out",[[77,10],[77,19]],[[77,16],[77,19]],["Test"],["port","logic"]]]]]],null,null,null,[["EXPECTED_SUM",[[55,0],[56,2]],[[55,8],[55,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inside.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["ZERO",[[11,4],[11,16]],[[11,4],[11,8]],["t"],["enum_member","#AnonymousEnum38"]],["ONE",[[12,4],[12,16]],[[12,4],[12,7]],["t"],["enum_member","#AnonymousEnum38"]],["TWO",[[13,4],[13,16]],[[13,4],[13,7]],["t"],["enum_member","#AnonymousEnum38"]],["THREE",[[14,4],[14,16]],[[14,4],[14,9]],["t"],["enum_member","#AnonymousEnum38"]],["XXX",[[15,4],[15,16]],[[15,4],[15,7]],["t"],["enum_member","#AnonymousEnum38"]],["num_t",[[10,3],[16,12]],[[16,6],[16,11]],["t"],["typedef","#AnonymousEnum38"]]],null,[[["is_odd",[[18,3],[18,35]],[[18,28],[18,34]],["t"],["function"]],[]],[["is_00_to_04",[[35,3],[35,56]],[[35,26],[35,37]],["t"],["function"]],[[["value",[[35,39],[35,55]],[[35,50],[35,55]],["t","is_00_to_04"],["port","byte"]]]]],[["is_fe_to_ff",[[38,3],[38,56]],[[38,26],[38,37]],["t"],["function"]],[[["value",[[38,39],[38,55]],[[38,50],[38,55]],["t","is_fe_to_ff"],["port","byte"]]]]]]]]],null,null,null,[["checkh",[[8,0],[10,3]],[[8,8],[8,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_aport.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[17,30]],[[17,16],[17,18]],["t"],["variable","wire"]],["out",[[21,3],[21,19]],[[21,16],[21,19]],["t"],["variable","wire"]],["test",[[24,3],[28,24]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[31,3],[31,36]],[[31,15],[31,21]],["t"],["variable","wire"]]]]],[["callee",[[64,0],[64,55]],[[64,7],[64,13]],[],["module"]],[[["port",[[64,15],[64,37]],[[64,27],[64,31]],["callee"],["port","input"]],["o",[[64,39],[64,53]],[[64,52],[64,53]],["callee"],["port","output"]]]]],[["Test",[[69,0],[74,5]],[[69,7],[69,11]],[],["module"]],[[["out",[[71,3],[71,6]],[[71,3],[71,6]],["Test"],["port"]],["in",[[73,3],[73,5]],[[73,3],[73,5]],["Test"],["port","out"]],["in",[[76,9],[76,18]],[[76,16],[76,18]],["Test"],["port"]],["out",[[77,10],[77,24]],[[77,21],[77,24]],["Test"],["port","reg"]],["port",[[79,3],[79,25]],[[79,14],[79,18]],["Test"],["variable","wire"]],["goodport",[[80,3],[80,28]],[[80,14],[80,22]],["Test"],["variable","wire"]],["good",[[104,3],[104,46]],[[104,10],[104,14]],["Test"],["instance","callee"]],["bad",[[107,3],[107,47]],[[107,10],[107,13]],["Test"],["instance","callee"]]]]]],null,null,null,[["EXPECTED_SUM",[[55,0],[56,2]],[[55,8],[55,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_array_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["bitout",[[13,3],[13,20]],[[13,14],[13,20]],["t"],["variable","wire"]],["allbits",[[14,3],[14,21]],[[14,14],[14,21]],["t"],["variable","reg"]],["onebit",[[15,3],[15,21]],[[15,15],[15,21]],["t"],["variable","reg"]],["onebitbad",[[16,3],[16,23]],[[16,14],[16,23]],["t"],["variable","reg"]],["sub",[[18,3],[18,45]],[[18,7],[18,10]],["t"],["instance","sub"]],["b",[[21,3],[21,15]],[[21,14],[21,15]],["t"],["variable","wire"]],["c",[[22,3],[22,15]],[[22,14],[22,15]],["t"],["variable","wire"]],["sub2",[[23,3],[23,31]],[[23,7],[23,11]],["t"],["instance","sub"]]]]],[["sub",[[27,0],[27,62]],[[27,7],[27,10]],[],["module"]],[[["allbits",[[27,12],[27,31]],[[27,24],[27,31]],["sub"],["port","input"]],["onebit",[[27,33],[27,45]],[[27,39],[27,45]],["sub"],["port","input"]],["bitout",[[27,47],[27,60]],[[27,54],[27,60]],["sub"],["port","output"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_array_connect.v",[[[[["t",[[6,0],[8,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[9,9],[9,12]],[[9,9],[9,12]],["t"],["port"]],["N",[[11,3],[11,20]],[[11,14],[11,15]],["t"],["localparam"]],["cval1",[[13,3],[13,26]],[[13,14],[13,19]],["t"],["variable","wire"]],["cval2",[[14,3],[14,26]],[[14,14],[14,19]],["t"],["variable","wire"]],["cval3",[[15,3],[15,26]],[[15,14],[15,19]],["t"],["variable","wire"]],["cval4",[[16,3],[16,26]],[[16,14],[16,19]],["t"],["variable","wire"]],["inc",[[18,3],[18,17]],[[18,14],[18,17]],["t"],["variable","wire"]],["UCOUNTER1",[[24,3],[29,7]],[[24,11],[24,20]],["t"],["instance","COUNTER"]],["UCOUNTER2",[[31,3],[36,7]],[[31,11],[31,20]],["t"],["instance","COUNTER"]],["UCOUNTER3",[[38,3],[43,7]],[[38,11],[38,20]],["t"],["instance","COUNTER"]],["UCOUNTER4",[[45,3],[50,7]],[[45,11],[45,20]],["t"],["instance","COUNTER"]]]]],[["COUNTER",[[74,0],[79,5]],[[74,7],[74,14]],[],["module"]],[[["clk",[[76,3],[76,23]],[[76,20],[76,23]],["COUNTER"],["port","input"]],["inc",[[77,3],[77,23]],[[77,20],[77,23]],["COUNTER"],["port","input"]],["o",[[78,3],[78,21]],[[78,20],[78,21]],["COUNTER"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_array_partial.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["bitout",[[12,3],[12,22]],[[12,16],[12,22]],["t"],["variable","wire"]],["short_bitout",[[13,3],[13,28]],[[13,16],[13,28]],["t"],["variable","wire"]],["allbits",[[14,3],[14,22]],[[14,15],[14,22]],["t"],["variable","wire"]],["twobits",[[15,3],[15,23]],[[15,16],[15,23]],["t"],["variable","wire"]],["i_sub1",[[17,3],[20,29]],[[18,5],[18,11]],["t"],["instance","sub"]],["i_sub2",[[17,3],[23,29]],[[21,5],[21,11]],["t"],["instance","i_sub1"]],["i_sub3",[[25,3],[28,29]],[[26,5],[26,11]],["t"],["instance","sub"]],["i_sub4",[[30,3],[33,35]],[[31,5],[31,11]],["t"],["instance","sub"]],["i_sub5",[[35,3],[38,29]],[[36,5],[36,11]],["t"],["instance","sub"]],["i_sub6",[[40,3],[43,51]],[[41,5],[41,11]],["t"],["instance","sub"]],["cyc",[[45,3],[45,19]],[[45,12],[45,15]],["t"],["variable","integer"]],["crc",[[46,3],[46,18]],[[46,15],[46,18]],["t"],["variable","reg"]],["sum",[[47,3],[47,18]],[[47,15],[47,18]],["t"],["variable","reg"]],["result",[[52,3],[52,53]],[[52,15],[52,21]],["t"],["variable","wire"]]]]],[["sub",[[86,0],[89,30]],[[86,7],[86,10]],[],["module"]],[[["allbits",[[87,4],[87,29]],[[87,22],[87,29]],["sub"],["port","wire"]],["twobits",[[88,4],[88,29]],[[88,22],[88,29]],["sub"],["port","wire"]],["bitout",[[89,4],[89,28]],[[89,22],[89,28]],["sub"],["port","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[76,0],[77,2]],[[76,8],[76,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_array.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["ONE",[[13,3],[13,21]],[[13,13],[13,16]],["t"],["parameter"]],["bitout",[[15,3],[15,22]],[[15,16],[15,22]],["t"],["variable","wire"]],["allbits",[[16,3],[16,21]],[[16,14],[16,21]],["t"],["variable","reg"]],["onebit",[[17,3],[17,21]],[[17,15],[17,21]],["t"],["variable","reg"]],["sub",[[19,3],[19,42]],[[19,7],[19,10]],["t"],["instance","sub"]],["x",[[21,3],[21,16]],[[21,15],[21,16]],["t"],["variable","integer"]]]]],[["sub",[[56,0],[56,68]],[[56,7],[56,10]],[],["module"]],[[["allbits",[[56,12],[56,31]],[[56,24],[56,31]],["sub"],["port","input"]],["onebit",[[56,33],[56,51]],[[56,45],[56,51]],["sub"],["port","input"]],["bitout",[[56,53],[56,66]],[[56,60],[56,66]],["sub"],["port","output"]]]]]],null,null,null,[["INLINE_MODULE",[[53,1],[54,0]],[[53,9],[53,22]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_ccall.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["long",[[15,3],[15,18]],[[15,14],[15,18]],["t"],["variable","reg"]],["quad",[[16,3],[16,18]],[[16,14],[16,18]],["t"],["variable","reg"]],["longout",[[17,3],[17,22]],[[17,15],[17,22]],["t"],["variable","wire"]],["quadout",[[18,3],[18,22]],[[18,15],[18,22]],["t"],["variable","wire"]],["narrow",[[19,3],[19,32]],[[19,14],[19,20]],["t"],["variable","wire"]],["sub",[[20,3],[26,26]],[[20,7],[20,10]],["t"],["instance","sub"]]]]],[["sub",[[45,0],[45,97]],[[45,7],[45,10]],[],["module"]],[[["narrow",[[45,12],[45,30]],[[45,24],[45,30]],["sub"],["port","input"]],["quad",[[45,32],[45,49]],[[45,45],[45,49]],["sub"],["port","input"]],["longout",[[45,51],[45,72]],[[45,65],[45,72]],["sub"],["port","output"]],["quadout",[[45,74],[45,95]],[[45,88],[45,95]],["sub"],["port","output"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_comma.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["ONE",[[13,3],[13,21]],[[13,13],[13,16]],["t"],["parameter"]],["bitout",[[15,3],[15,22]],[[15,16],[15,22]],["t"],["variable","wire"]],["allbits",[[16,3],[16,21]],[[16,14],[16,21]],["t"],["variable","reg"]],["onebit",[[17,3],[17,21]],[[17,15],[17,21]],["t"],["variable","reg"]],["sub0",[[19,3],[20,44]],[[20,5],[20,9]],["t"],["instance","sub"]],["sub1",[[19,3],[21,44]],[[21,5],[21,9]],["t"],["instance","sub0"]],["sub2",[[19,3],[22,44]],[[22,5],[22,9]],["t"],["instance","sub1"]],["sub3",[[19,3],[23,44]],[[23,5],[23,9]],["t"],["instance","sub2"]],["sub4",[[19,3],[24,44]],[[24,5],[24,9]],["t"],["instance","sub3"]],["sub5",[[19,3],[25,46]],[[25,5],[25,9]],["t"],["instance","sub4"]],["sub6",[[19,3],[26,46]],[[26,5],[26,9]],["t"],["instance","sub5"]],["sub7",[[19,3],[27,46]],[[27,5],[27,9]],["t"],["instance","sub6"]],["x",[[29,3],[29,16]],[[29,15],[29,16]],["t"],["variable","integer"]]]]],[["sub",[[61,0],[61,68]],[[61,7],[61,10]],[],["module"]],[[["allbits",[[61,12],[61,31]],[[61,24],[61,31]],["sub"],["port","input"]],["onebit",[[61,33],[61,51]],[[61,45],[61,51]],["sub"],["port","input"]],["bitout",[[61,53],[61,66]],[[61,60],[61,66]],["sub"],["port","output"]],["P",[[63,5],[63,29]],[[63,23],[63,24]],["sub"],["parameter","integer"]]]]]],null,null,null,[["INLINE_MODULE",[[58,1],[59,0]],[[58,9],[58,22]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_darray.v",[[[[["the_intf",[[9,0],[9,38]],[[9,10],[9,18]],[],["interface"]],[[["M",[[9,21],[9,36]],[[9,31],[9,32]],["the_intf"],["parameter-port","parameter"]],["valid",[[10,3],[10,20]],[[10,15],[10,20]],["the_intf"],["variable","logic"]],["uid",[[11,3],[11,22]],[[11,19],[11,22]],["the_intf"],["variable","uid_t"]],["values",[[12,3],[12,25]],[[12,19],[12,25]],["the_intf"],["variable","value_t"]]],null,[[["i",[[14,11],[18,7]],[[14,11],[14,12]],["the_intf"],["modport"]],[[["valid",[[15,6],[15,18]],[[15,13],[15,18]],["the_intf","i"],["port","output"]],["uid",[[16,6],[16,16]],[[16,13],[16,16]],["the_intf","i"],["port","output"]],["values",[[17,6],[17,19]],[[17,13],[17,19]],["the_intf","i"],["port","output"]]]]],[["t",[[19,11],[23,7]],[[19,11],[19,12]],["the_intf"],["modport"]],[[["valid",[[20,6],[20,17]],[[20,12],[20,17]],["the_intf","t"],["port","input"]],["uid",[[21,6],[21,15]],[[21,12],[21,15]],["the_intf","t"],["port","input"]],["values",[[22,6],[22,18]],[[22,12],[22,18]],["the_intf","t"],["port","input"]]]]]]]],[["Contemplator",[[26,0],[33,6]],[[26,7],[26,19]],[],["module"]],[[["IMPL",[[27,8],[27,26]],[[27,18],[27,22]],["Contemplator"],["parameter-port","parameter"]],["M",[[28,8],[28,26]],[[28,18],[28,19]],["Contemplator"],["parameter-port","parameter"]],["N",[[29,8],[29,26]],[[29,18],[29,19]],["Contemplator"],["parameter-port","parameter"]],["clk",[[31,4],[31,19]],[[31,16],[31,19]],["Contemplator"],["port","logic"]],["out",[[32,4],[32,26]],[[32,15],[32,18]],["Contemplator"],["port","the_intf.i"]],["inp",[[35,3],[35,34]],[[35,21],[35,24]],["Contemplator"],["instance","the_intf"]],["ultimateAnswerer",[[37,3],[41,20]],[[39,3],[39,19]],["Contemplator"],["instance","DeepThought"]]]]],[["DeepThought",[[44,0],[49,6]],[[44,7],[44,18]],[],["module"]],[[["N",[[45,7],[45,22]],[[45,17],[45,18]],["DeepThought"],["parameter-port","parameter"]],["src",[[47,4],[47,25]],[[47,15],[47,18]],["DeepThought"],["port","the_intf.t"]],["dst",[[48,4],[48,25]],[[48,15],[48,18]],["DeepThought"],["port","the_intf.i"]]]]],[["t",[[53,0],[56,5]],[[53,7],[53,8]],[],["module"]],[[["clk",[[57,9],[57,12]],[[57,9],[57,12]],["t"],["port"]],["M",[[59,3],[59,21]],[[59,15],[59,16]],["t"],["localparam"]],["N",[[60,3],[60,21]],[[60,15],[60,16]],["t"],["localparam"]],["out0",[[62,3],[62,36]],[[62,21],[62,25]],["t"],["instance","the_intf"]],["out1",[[63,3],[63,36]],[[63,21],[63,25]],["t"],["instance","the_intf"]],["contemplatorOfTheZerothKind",[[65,3],[71,25]],[[69,3],[69,30]],["t"],["instance","Contemplator"]],["contemplatorOfTheFirstKind",[[73,3],[79,24]],[[77,3],[77,29]],["t"],["instance","Contemplator"]]]]]],null,null,null,[["uid_t",[[6,0],[6,27]],[[6,21],[6,26]],[],["typedef","logic"]],["value_t",[[7,0],[7,29]],[[7,21],[7,28]],[],["typedef","logic"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_dearray_slice.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["in",[[12,3],[12,21]],[[12,15],[12,17]],["t"],["variable","wire"]],["out",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","wire"]],["test",[[15,3],[19,14]],[[15,8],[15,12]],["t"],["instance","Test"]]]]],[["Intf",[[28,0],[28,18]],[[28,10],[28,14]],[],["interface"]],[]],[["Select",[[31,0],[38,6]],[[31,7],[31,13]],[],["module"]],[[["NUM_MASTER",[[33,4],[33,32]],[[33,18],[33,28]],["Select"],["parameter-port","int"]],["Upstream",[[36,4],[36,17]],[[36,9],[36,17]],["Select"],["port","Intf"]],["Downstream",[[37,4],[37,31]],[[37,9],[37,19]],["Select"],["port","Intf"]]]]],[["Crossbar",[[41,0],[48,4]],[[41,7],[41,15]],[],["module"]],[[["NUM_MASTER",[[43,3],[43,31]],[[43,17],[43,27]],["Crossbar"],["parameter-port","int"]],["NUM_SLAVE",[[44,3],[44,30]],[[44,17],[44,26]],["Crossbar"],["parameter-port","int"]],["Masters",[[47,2],[47,26]],[[47,7],[47,14]],["Crossbar"],["port","Intf"]],["selectOut",[[50,3],[50,55]],[[50,8],[50,17]],["Crossbar"],["instance","Intf"]],["i",[[53,3],[53,11]],[[53,10],[53,11]],["Crossbar"],["variable","genvar"]],["select_inst",[[56,6],[63,20]],[[59,6],[59,17]],["Crossbar"],["instance","Select"]]]]],[["Test",[[68,0],[73,5]],[[68,7],[68,11]],[],["module"]],[[["clk",[[70,3],[70,24]],[[70,21],[70,24]],["Test"],["port","input"]],["in",[[71,3],[71,23]],[[71,21],[71,23]],["Test"],["port","input"]],["out",[[72,3],[72,24]],[[72,21],[72,24]],["Test"],["port","reg"]],["MST",[[79,3],[79,16]],[[79,8],[79,11]],["Test"],["instance","Intf"]],["xbar_inst",[[81,3],[87,15]],[[85,3],[85,12]],["Test"],["instance","Crossbar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_dff.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[17,30]],[[17,16],[17,18]],["t"],["variable","wire"]],["WIDTH",[[19,3],[19,25]],[[19,14],[19,19]],["t"],["localparam"]],["b",[[23,3],[23,21]],[[23,20],[23,21]],["t"],["variable","wire"]],["c",[[24,3],[24,21]],[[24,20],[24,21]],["t"],["variable","wire"]],["rst_l",[[26,3],[26,15]],[[26,10],[26,15]],["t"],["variable","reg"]],["test",[[28,3],[36,25]],[[29,3],[29,7]],["t"],["instance","Test"]],["result",[[39,3],[39,42]],[[39,15],[39,21]],["t"],["variable","wire"]]]]],[["Test",[[78,0],[83,5]],[[78,7],[78,11]],[],["module"]],[[["b",[[80,3],[80,4]],[[80,3],[80,4]],["Test"],["port"]],["c",[[80,6],[80,7]],[[80,6],[80,7]],["Test"],["port","b"]],["clk",[[82,3],[82,6]],[[82,3],[82,6]],["Test"],["port","c"]],["rst_l",[[82,8],[82,13]],[[82,8],[82,13]],["Test"],["port","clk"]],["in",[[82,15],[82,17]],[[82,15],[82,17]],["Test"],["port","rst_l"]],["WIDTH",[[85,3],[85,26]],[[85,16],[85,21]],["Test"],["parameter"]],["clk",[[87,25],[87,28]],[[87,25],[87,28]],["Test"],["port"]],["rst_l",[[88,12],[88,17]],[[88,12],[88,17]],["Test"],["port"]],["in",[[90,9],[90,25]],[[90,23],[90,25]],["Test"],["port"]],["b",[[91,10],[91,29]],[[91,28],[91,29]],["Test"],["port","wire"]],["c",[[92,10],[92,29]],[[92,28],[92,29]],["Test"],["port","wire"]],["sub1",[[94,3],[98,48]],[[97,3],[97,7]],["Test"],["instance","dff"]],["sub2",[[100,3],[104,48]],[[103,3],[103,7]],["Test"],["instance","dff"]]]]],[["dff",[[108,0],[113,5]],[[108,7],[108,10]],[],["module"]],[[["q",[[110,3],[110,4]],[[110,3],[110,4]],["dff"],["port"]],["clk",[[112,3],[112,6]],[[112,3],[112,6]],["dff"],["port","q"]],["rst_l",[[112,8],[112,13]],[[112,8],[112,13]],["dff"],["port","clk"]],["d",[[112,15],[112,16]],[[112,15],[112,16]],["dff"],["port","rst_l"]],["WIDTH",[[115,3],[115,23]],[[115,13],[115,18]],["dff"],["parameter"]],["RESET",[[116,3],[116,35]],[[116,13],[116,18]],["dff"],["parameter"]],["RESET_WIDTH",[[117,3],[117,33]],[[117,13],[117,24]],["dff"],["parameter"]],["clk",[[119,11],[119,14]],[[119,11],[119,14]],["dff"],["port"]],["rst_l",[[120,11],[120,16]],[[120,11],[120,16]],["dff"],["port"]],["d",[[121,9],[121,22]],[[121,21],[121,22]],["dff"],["port"]],["q",[[122,10],[122,27]],[[122,26],[122,27]],["dff"],["port","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[69,0],[70,2]],[[69,8],[69,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_dtree.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["bsub3",[[16,3],[16,27]],[[16,8],[16,13]],["t"],["instance","bmod"]],["bsub2",[[17,3],[17,27]],[[17,8],[17,13]],["t"],["instance","bmod"]],["bsub1",[[18,3],[18,27]],[[18,8],[18,13]],["t"],["instance","bmod"]],["bsub0",[[19,3],[19,27]],[[19,8],[19,13]],["t"],["instance","bmod"]]]]],[["bmod",[[22,0],[24,19]],[[22,7],[22,11]],[],["module"]],[[["clk",[[23,3],[23,13]],[[23,10],[23,13]],["bmod"],["port","input"]],["n",[[24,3],[24,17]],[[24,16],[24,17]],["bmod"],["port","input"]],["csub",[[30,3],[30,23]],[[30,8],[30,12]],["bmod"],["instance","cmod"]]]]],[["cmod",[[34,0],[35,32]],[[34,7],[34,11]],[],["module"]],[[["clk",[[35,3],[35,14]],[[35,11],[35,14]],["cmod"],["port","input"]],["n",[[35,16],[35,30]],[[35,29],[35,30]],["cmod"],["port","input"]],["clocal",[[41,3],[41,20]],[[41,14],[41,20]],["cmod"],["variable","reg"]],["dsub",[[44,3],[44,23]],[[44,8],[44,12]],["cmod"],["instance","dmod"]]]]],[["dmod",[[47,0],[47,40]],[[47,7],[47,11]],[],["module"]],[[["clk",[[47,13],[47,22]],[[47,19],[47,22]],["dmod"],["port","input"]],["n",[[47,24],[47,38]],[[47,37],[47,38]],["dmod"],["port","input"]],["dlocal",[[53,3],[53,20]],[[53,14],[53,20]],["dmod"],["variable","reg"]],["cyc",[[56,3],[56,12]],[[56,9],[56,12]],["dmod"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_first_a.v",[[[[["t_inst_first_a",[[6,0],[11,5]],[[6,7],[6,21]],[],["module"]],[[["o_w5",[[16,10],[16,21]],[[16,17],[16,21]],["t_inst_first_a"],["port"]],["o_w5_d1r",[[8,9],[8,17]],[[8,9],[8,17]],["t_inst_first_a"],["port","o_w5"]],["o_w40",[[8,19],[8,24]],[[8,19],[8,24]],["t_inst_first_a"],["port","o_w5_d1r"]],["o_w104",[[8,26],[8,32]],[[8,26],[8,32]],["t_inst_first_a"],["port","o_w40"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t_inst_first_a"],["port","o_w104"]],["i_w5",[[10,8],[10,12]],[[10,8],[10,12]],["t_inst_first_a"],["port","clk"]],["i_w40",[[10,14],[10,19]],[[10,14],[10,19]],["t_inst_first_a"],["port","i_w5"]],["i_w104",[[10,21],[10,27]],[[10,21],[10,27]],["t_inst_first_a"],["port","i_w40"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t_inst_first_a"],["port"]],["i_w5",[[15,9],[15,21]],[[15,17],[15,21]],["t_inst_first_a"],["port"]],["o_w5_d1r",[[17,10],[17,25]],[[17,17],[17,25]],["t_inst_first_a"],["port"]],["i_w40",[[18,9],[18,22]],[[18,17],[18,22]],["t_inst_first_a"],["port"]],["o_w40",[[19,10],[19,23]],[[19,18],[19,23]],["t_inst_first_a"],["port"]],["i_w104",[[20,9],[20,24]],[[20,18],[20,24]],["t_inst_first_a"],["port"]],["o_w104",[[21,10],[21,25]],[[21,19],[21,25]],["t_inst_first_a"],["port"]],["o_w5",[[23,3],[23,26]],[[23,15],[23,19]],["t_inst_first_a"],["variable","wire"]],["o_w40",[[24,3],[24,28]],[[24,15],[24,20]],["t_inst_first_a"],["variable","wire"]],["o_w104",[[25,3],[25,31]],[[25,16],[25,22]],["t_inst_first_a"],["variable","wire"]],["o_w5_d1r",[[29,3],[29,22]],[[29,14],[29,22]],["t_inst_first_a"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_first_b.v",[[[[["t_inst_first_b",[[6,0],[11,5]],[[6,7],[6,21]],[],["module"]],[[["o_seq_d1r",[[17,10],[17,19]],[[17,10],[17,19]],["t_inst_first_b"],["port"]],["o_com",[[8,14],[8,19]],[[8,14],[8,19]],["t_inst_first_b"],["port","o_seq_d1r"]],["o2_com",[[8,21],[8,27]],[[8,21],[8,27]],["t_inst_first_b"],["port","o_com"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t_inst_first_b"],["port","o2_com"]],["i_seq",[[10,8],[10,13]],[[10,8],[10,13]],["t_inst_first_b"],["port","clk"]],["i_com",[[10,15],[10,20]],[[10,15],[10,20]],["t_inst_first_b"],["port","i_seq"]],["i2_com",[[10,22],[10,28]],[[10,22],[10,28]],["t_inst_first_b"],["port","i_com"]],["wide_for_trace",[[10,30],[10,44]],[[10,30],[10,44]],["t_inst_first_b"],["port","i2_com"]],["wide_for_trace_2",[[10,46],[10,62]],[[10,46],[10,62]],["t_inst_first_b"],["port","wide_for_trace"]],["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t_inst_first_b"],["port"]],["i_seq",[[16,11],[16,16]],[[16,11],[16,16]],["t_inst_first_b"],["port"]],["i_com",[[18,11],[18,16]],[[18,11],[18,16]],["t_inst_first_b"],["port"]],["o_com",[[19,10],[19,15]],[[19,10],[19,15]],["t_inst_first_b"],["port"]],["i2_com",[[20,9],[20,22]],[[20,16],[20,22]],["t_inst_first_b"],["port"]],["o2_com",[[21,10],[21,22]],[[21,16],[21,22]],["t_inst_first_b"],["port"]],["wide_for_trace",[[22,9],[22,31]],[[22,17],[22,31]],["t_inst_first_b"],["port"]],["wide_for_trace_2",[[23,9],[23,33]],[[23,17],[23,33]],["t_inst_first_b"],["port"]],["o_seq_d1r",[[29,3],[29,19]],[[29,10],[29,19]],["t_inst_first_b"],["variable","reg"]],["o2_com",[[34,3],[34,30]],[[34,14],[34,20]],["t_inst_first_b"],["variable","wire"]],["o_com",[[35,3],[35,28]],[[35,14],[35,19]],["t_inst_first_b"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_first.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["fastclk",[[8,8],[8,15]],[[8,8],[8,15]],["t"],["port","clk"]],["fastclk",[[12,9],[12,16]],[[12,9],[12,16]],["t"],["port"]],["unused",[[14,3],[14,16]],[[14,10],[14,16]],["t"],["variable","genvar"]],["o_com",[[18,3],[18,15]],[[18,10],[18,15]],["t"],["variable","wire"]],["o_seq_d1r",[[19,3],[19,19]],[[19,10],[19,19]],["t"],["variable","wire"]],["_mode",[[22,3],[22,16]],[[22,11],[22,16]],["t"],["variable","integer"]],["na",[[23,3],[23,16]],[[23,14],[23,16]],["t"],["variable","reg"]],["nb",[[23,3],[23,19]],[[23,17],[23,19]],["t"],["variable","na"]],["nc",[[23,3],[23,22]],[[23,20],[23,22]],["t"],["variable","nb"]],["nd",[[23,3],[23,25]],[[23,23],[23,25]],["t"],["variable","nc"]],["ne",[[23,3],[23,28]],[[23,26],[23,28]],["t"],["variable","nd"]],["ma",[[24,3],[24,16]],[[24,14],[24,16]],["t"],["variable","wire"]],["mb",[[24,3],[24,19]],[[24,17],[24,19]],["t"],["variable","ma"]],["mc",[[24,3],[24,22]],[[24,20],[24,22]],["t"],["variable","mb"]],["md",[[24,3],[24,25]],[[24,23],[24,25]],["t"],["variable","mc"]],["me",[[24,3],[24,28]],[[24,26],[24,28]],["t"],["variable","md"]],["da",[[25,3],[25,16]],[[25,14],[25,16]],["t"],["variable","wire"]],["db",[[25,3],[25,19]],[[25,17],[25,19]],["t"],["variable","da"]],["dc",[[25,3],[25,22]],[[25,20],[25,22]],["t"],["variable","db"]],["dd",[[25,3],[25,25]],[[25,23],[25,25]],["t"],["variable","dc"]],["de",[[25,3],[25,28]],[[25,26],[25,28]],["t"],["variable","dd"]],["wa",[[26,3],[26,15]],[[26,13],[26,15]],["t"],["variable","reg"]],["wb",[[26,3],[26,18]],[[26,16],[26,18]],["t"],["variable","wa"]],["wc",[[26,3],[26,21]],[[26,19],[26,21]],["t"],["variable","wb"]],["wd",[[26,3],[26,24]],[[26,22],[26,24]],["t"],["variable","wc"]],["we",[[26,3],[26,27]],[[26,25],[26,27]],["t"],["variable","wd"]],["qa",[[27,3],[27,16]],[[27,14],[27,16]],["t"],["variable","wire"]],["qb",[[27,3],[27,19]],[[27,17],[27,19]],["t"],["variable","qa"]],["qc",[[27,3],[27,22]],[[27,20],[27,22]],["t"],["variable","qb"]],["qd",[[27,3],[27,25]],[[27,23],[27,25]],["t"],["variable","qc"]],["qe",[[27,3],[27,28]],[[27,26],[27,28]],["t"],["variable","qd"]],["ra",[[29,3],[29,17]],[[29,15],[29,17]],["t"],["variable","wire"]],["rb",[[30,3],[30,17]],[[30,15],[30,17]],["t"],["variable","wire"]],["rc",[[31,3],[31,17]],[[31,15],[31,17]],["t"],["variable","wire"]],["rd",[[32,3],[32,17]],[[32,15],[32,17]],["t"],["variable","wire"]],["sa",[[33,3],[33,19]],[[33,17],[33,19]],["t"],["variable","reg"]],["sb",[[34,3],[34,19]],[[34,17],[34,19]],["t"],["variable","reg"]],["sc",[[35,3],[35,19]],[[35,17],[35,19]],["t"],["variable","reg"]],["sd",[[36,3],[36,19]],[[36,17],[36,19]],["t"],["variable","reg"]],["_guard1",[[38,3],[38,16]],[[38,9],[38,16]],["t"],["variable","reg"]],["r_wide",[[39,3],[39,38]],[[39,16],[39,22]],["t"],["variable","wire"]],["_guard2",[[40,3],[40,16]],[[40,9],[40,16]],["t"],["variable","reg"]],["r_wide0",[[41,3],[41,36]],[[41,16],[41,23]],["t"],["variable","wire"]],["_guard3",[[42,3],[42,16]],[[42,9],[42,16]],["t"],["variable","reg"]],["r_wide1",[[43,3],[43,33]],[[43,16],[43,23]],["t"],["variable","wire"]],["_guard4",[[44,3],[44,16]],[[44,9],[44,16]],["t"],["variable","reg"]],["r_wide2",[[45,3],[45,30]],[[45,16],[45,23]],["t"],["variable","wire"]],["_guard5",[[46,3],[46,16]],[[46,9],[46,16]],["t"],["variable","reg"]],["r_wide3",[[47,3],[47,42]],[[47,16],[47,23]],["t"],["variable","wire"]],["_guard6",[[48,3],[48,22]],[[48,15],[48,22]],["t"],["variable","reg"]],["a",[[50,3],[61,9]],[[50,18],[50,19]],["t"],["instance","t_inst_first_a"]],["i_seq",[[63,3],[63,14]],[[63,9],[63,14]],["t"],["variable","reg"]],["i_com",[[64,3],[64,13]],[[64,8],[64,13]],["t"],["variable","reg"]],["o2_comhigh",[[65,3],[65,26]],[[65,16],[65,26]],["t"],["variable","wire"]],["b",[[67,3],[79,23]],[[67,18],[67,19]],["t"],["instance","t_inst_first_b"]],["_unused_ok",[[126,3],[126,69]],[[126,8],[126,18]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_implicit.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["o",[[12,3],[12,16]],[[12,15],[12,16]],["t"],["variable","wire"]],["oe",[[13,3],[13,17]],[[13,15],[13,17]],["t"],["variable","wire"]],["test",[[15,3],[18,24]],[[15,8],[15,12]],["t"],["instance","Test"]]]]],[["subimp",[[30,0],[30,20]],[[30,7],[30,13]],[],["module"]],[[["o",[[31,10],[31,18]],[[31,17],[31,18]],["subimp"],["port"]],["oe",[[30,16],[30,18]],[[30,16],[30,18]],["subimp"],["port","o"]],["oe",[[33,10],[33,19]],[[33,17],[33,19]],["subimp"],["port"]]]]],[["Test",[[37,0],[37,18]],[[37,7],[37,11]],[],["module"]],[[["o",[[38,10],[38,18]],[[38,17],[38,18]],["Test"],["port"]],["oe",[[37,14],[37,16]],[[37,14],[37,16]],["Test"],["port","o"]],["oe",[[39,10],[39,19]],[[39,17],[39,19]],["Test"],["port"]],["xe",[[40,3],[40,19]],[[40,17],[40,19]],["Test"],["variable","wire"]],["subimp",[[44,3],[45,9]],[[44,10],[44,16]],["Test"],["instance","subimp"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_misarray_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["foo",[[12,3],[12,12]],[[12,9],[12,12]],["t"],["variable","logic"]],["udut",[[15,3],[16,31]],[[15,16],[15,20]],["t"],["instance","dut"]]]]],[["dut",[[20,0],[23,29]],[[20,7],[20,10]],[],["module"]],[[["W",[[21,6],[21,21]],[[21,16],[21,17]],["dut"],["parameter-port","parameter"]],["clk",[[22,5],[22,20]],[[22,17],[22,20]],["dut"],["port","logic"]],["foo",[[23,5],[23,27]],[[23,17],[23,20]],["dut"],["port","logic"]],["i",[[25,4],[25,12]],[[25,11],[25,12]],["dut"],["variable","genvar"]],["ua",[[28,10],[28,42]],[[28,15],[28,17]],["dut"],["instance","suba"]]]]],[["suba",[[33,0],[35,20]],[[33,7],[33,11]],[],["module"]],[[["clk",[[34,3],[34,18]],[[34,15],[34,18]],["suba"],["port","logic"]],["foo",[[35,3],[35,18]],[[35,15],[35,18]],["suba"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_misarray2_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["fft_oQ",[[7,3],[7,34]],[[7,22],[7,28]],["t"],["variable","signed"]],["round",[[8,3],[10,16]],[[8,9],[8,14]],["t"],["instance","round"]]]]],[["round",[[12,0],[14,15]],[[12,7],[12,12]],[],["module"]],[[["i_data",[[13,13],[13,44]],[[13,38],[13,44]],["round"],["port","signed"]],["w_convergent",[[15,3],[15,61]],[[15,22],[15,34]],["round"],["variable","signed"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_mism.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["foo",[[14,3],[14,20]],[[14,17],[14,20]],["t"],["variable","logic"]],["udut",[[16,3],[17,34]],[[16,16],[16,20]],["t"],["instance","dut"]]]]],[["dut",[[20,0],[23,30]],[[20,7],[20,10]],[],["module"]],[[["W",[[21,6],[21,21]],[[21,16],[21,17]],["dut"],["parameter-port","parameter"]],["clk",[[22,5],[22,20]],[[22,17],[22,20]],["dut"],["port","logic"]],["foo",[[23,5],[23,28]],[[23,25],[23,28]],["dut"],["port","logic"]],["i",[[25,4],[25,12]],[[25,11],[25,12]],["dut"],["variable","genvar"]],["ua",[[28,10],[28,42]],[[28,15],[28,17]],["dut"],["instance","suba"]]]]],[["suba",[[33,0],[35,20]],[[33,7],[33,11]],[],["module"]],[[["clk",[[34,3],[34,18]],[[34,15],[34,18]],["suba"],["port","logic"]],["foo",[[35,3],[35,18]],[[35,15],[35,18]],["suba"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_missing_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["ok",[[7,3],[7,17]],[[7,8],[7,10]],["t"],["variable","wire"]],["sub",[[8,3],[8,29]],[[8,7],[8,10]],["t"],["instance","sub"]]]]],[["sub",[[11,0],[11,59]],[[11,7],[11,10]],[],["module"]],[[["ok",[[11,12],[11,20]],[[11,18],[11,20]],["sub"],["port","input"]],["none",[[11,22],[11,32]],[[11,28],[11,32]],["sub"],["port","input"]],["nc",[[11,34],[11,42]],[[11,40],[11,42]],["sub"],["port","input"]],["missing",[[11,44],[11,57]],[[11,50],[11,57]],["sub"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_missing_dot_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["missing",[[10,3],[10,20]],[[10,11],[10,18]],["t"],["instance","missing"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_missing.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["ok",[[7,3],[7,17]],[[7,8],[7,10]],["t"],["variable","wire"]],["sub",[[10,3],[10,29]],[[10,7],[10,10]],["t"],["instance","sub"]]]]],[["sub",[[15,0],[15,44]],[[15,7],[15,10]],[],["module"]],[[["ok",[[15,12],[15,20]],[[15,18],[15,20]],["sub"],["port","input"]],["none",[[15,22],[15,32]],[[15,28],[15,32]],["sub"],["port","input"]],["nc",[[15,34],[15,42]],[[15,40],[15,42]],["sub"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_mnpipe.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["crc",[[14,3],[14,16]],[[14,13],[14,16]],["t"],["variable","reg"]],["sum",[[15,3],[15,16]],[[15,13],[15,16]],["t"],["variable","reg"]],["in",[[16,3],[16,27]],[[16,14],[16,16]],["t"],["variable","wire"]],["out",[[17,3],[17,17]],[[17,14],[17,17]],["t"],["variable","wire"]],["pipe",[[19,3],[19,35]],[[19,16],[19,20]],["t"],["instance","MxN_pipeline"]]]]],[["dffn",[[42,0],[42,22]],[[42,7],[42,11]],[],["module"]],[[["q",[[42,13],[42,14]],[[42,13],[42,14]],["dffn"],["port"]],["d",[[42,15],[42,16]],[[42,15],[42,16]],["dffn"],["port","q"]],["clk",[[42,17],[42,20]],[[42,17],[42,20]],["dffn"],["port","d"]],["BITS",[[43,3],[43,22]],[[43,13],[43,17]],["dffn"],["parameter"]],["d",[[45,9],[45,22]],[[45,21],[45,22]],["dffn"],["port"]],["q",[[46,10],[46,26]],[[46,25],[46,26]],["dffn"],["port","reg"]],["clk",[[47,15],[47,18]],[[47,15],[47,18]],["dffn"],["port"]]]]],[["MxN_pipeline",[[55,0],[55,35]],[[55,7],[55,19]],[],["module"]],[[["in",[[58,9],[58,19]],[[58,17],[58,19]],["MxN_pipeline"],["port"]],["out",[[55,25],[55,28]],[[55,25],[55,28]],["MxN_pipeline"],["port","in"]],["clk",[[55,30],[55,33]],[[55,30],[55,33]],["MxN_pipeline"],["port","out"]],["M",[[56,3],[56,22]],[[56,13],[56,14]],["MxN_pipeline"],["parameter"]],["out",[[59,10],[59,21]],[[59,18],[59,21]],["MxN_pipeline"],["port"]],["clk",[[60,12],[60,15]],[[60,12],[60,15]],["MxN_pipeline"],["port"]],["w",[[66,3],[66,21]],[[66,20],[66,21]],["MxN_pipeline"],["variable","wire"]],["q",[[67,3],[67,17]],[[67,16],[67,17]],["MxN_pipeline"],["variable","wire"]],["p",[[68,3],[68,34]],[[68,13],[68,14]],["MxN_pipeline"],["instance","dffn"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_notunsized.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[17,30]],[[17,16],[17,18]],["t"],["variable","wire"]],["muxed",[[21,3],[21,21]],[[21,16],[21,21]],["t"],["variable","wire"]],["test",[[24,3],[29,24]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[32,3],[32,37]],[[32,15],[32,21]],["t"],["variable","wire"]],["width_check",[[34,3],[34,41]],[[34,15],[34,26]],["t"],["variable","wire"]]]]],[["Test",[[67,0],[72,5]],[[67,7],[67,11]],[],["module"]],[[["muxed",[[75,10],[75,22]],[[75,17],[75,22]],["Test"],["port"]],["clk",[[71,3],[71,6]],[[71,3],[71,6]],["Test"],["port","muxed"]],["in",[[71,8],[71,10]],[[71,8],[71,10]],["Test"],["port","clk"]],["clk",[[73,9],[73,12]],[[73,9],[73,12]],["Test"],["port"]],["in",[[74,9],[74,18]],[[74,16],[74,18]],["Test"],["port"]],["a",[[77,3],[77,53]],[[77,21],[77,22]],["Test"],["variable","wire"]],["b",[[78,3],[78,54]],[[78,21],[78,22]],["Test"],["variable","wire"]],["muxer",[[81,3],[89,17]],[[81,9],[81,14]],["Test"],["instance","Muxer"]]]]],[["Muxer",[[92,0],[97,5]],[[92,7],[92,12]],[],["module"]],[[["muxed",[[94,3],[94,8]],[[94,3],[94,8]],["Muxer"],["port"]],["sa",[[96,3],[96,5]],[[96,3],[96,5]],["Muxer"],["port","muxed"]],["sb",[[96,7],[96,9]],[[96,7],[96,9]],["Muxer"],["port","sa"]],["a",[[96,11],[96,12]],[[96,11],[96,12]],["Muxer"],["port","sb"]],["b",[[96,14],[96,15]],[[96,14],[96,15]],["Muxer"],["port","a"]],["sa",[[98,11],[98,13]],[[98,11],[98,13]],["Muxer"],["port"]],["sb",[[99,11],[99,13]],[[99,11],[99,13]],["Muxer"],["port"]],["muxed",[[101,10],[101,29]],[[101,24],[101,29]],["Muxer"],["port","wire"]],["a",[[102,9],[102,18]],[[102,17],[102,18]],["Muxer"],["port"]],["b",[[103,9],[103,18]],[[103,17],[103,18]],["Muxer"],["port"]]]]]],null,null,null,[["EXPECTED_SUM",[[58,0],[59,2]],[[58,8],[58,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_overwide.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["outc_w30",[[17,10],[17,25]],[[17,17],[17,25]],["t"],["port"]],["outd_w73",[[8,13],[8,21]],[[8,13],[8,21]],["t"],["port","outc_w30"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","outd_w73"]],["ina_w1",[[10,8],[10,14]],[[10,8],[10,14]],["t"],["port","clk"]],["inb_w61",[[10,16],[10,23]],[[10,16],[10,23]],["t"],["port","ina_w1"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["ina_w1",[[15,17],[15,23]],[[15,17],[15,23]],["t"],["port"]],["inb_w61",[[16,10],[16,24]],[[16,17],[16,24]],["t"],["port"]],["outd_w73",[[18,10],[18,25]],[[18,17],[18,25]],["t"],["port"]],["sub",[[20,3],[28,13]],[[20,7],[20,10]],["t"],["instance","sub"]]]]],[["sub",[[32,0],[37,5]],[[32,7],[32,10]],[],["module"]],[[["outy_w92",[[34,3],[34,11]],[[34,3],[34,11]],["sub"],["port"]],["outz_w22",[[34,13],[34,21]],[[34,13],[34,21]],["sub"],["port","outy_w92"]],["clk",[[36,3],[36,6]],[[36,3],[36,6]],["sub"],["port","outz_w22"]],["inw_w31",[[36,8],[36,15]],[[36,8],[36,15]],["sub"],["port","clk"]],["inx_w11",[[36,17],[36,24]],[[36,17],[36,24]],["sub"],["port","inw_w31"]],["clk",[[39,16],[39,19]],[[39,16],[39,19]],["sub"],["port"]],["inw_w31",[[40,9],[40,23]],[[40,16],[40,23]],["sub"],["port"]],["inx_w11",[[41,9],[41,23]],[[41,16],[41,23]],["sub"],["port"]],["outy_w92",[[42,10],[42,29]],[[42,21],[42,29]],["sub"],["port","reg"]],["outz_w22",[[43,10],[43,29]],[[43,21],[43,29]],["sub"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_pin_realnreal.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["gain",[[14,3],[14,22]],[[14,11],[14,15]],["t"],["variable","wire"]],["in",[[15,3],[15,13]],[[15,11],[15,13]],["t"],["variable","real"]],["cmp",[[17,3],[17,14]],[[17,11],[17,14]],["t"],["variable","wire"]],["netlist",[[19,3],[19,46]],[[19,15],[19,22]],["t"],["instance","adc_netlist"]]]]],[["adc_netlist",[[43,0],[43,39]],[[43,7],[43,18]],[],["module"]],[[["clk",[[44,9],[44,12]],[[44,9],[44,12]],["adc_netlist"],["port"]],["in",[[43,24],[43,26]],[[43,24],[43,26]],["adc_netlist"],["port","clk"]],["gain",[[43,28],[43,32]],[[43,28],[43,32]],["adc_netlist"],["port","in"]],["cmp",[[43,34],[43,37]],[[43,34],[43,37]],["adc_netlist"],["port","gain"]],["in",[[45,9],[45,16]],[[45,14],[45,16]],["adc_netlist"],["port","real"]],["gain",[[46,9],[46,13]],[[46,9],[46,13]],["adc_netlist"],["port"]],["cmp",[[47,10],[47,13]],[[47,10],[47,13]],["adc_netlist"],["port"]],["pga_out",[[49,3],[49,15]],[[49,8],[49,15]],["adc_netlist"],["variable","wire"]],["pga0",[[50,3],[50,44]],[[50,13],[50,17]],["adc_netlist"],["instance","pga_model"]],["cmp0",[[51,3],[51,50]],[[51,20],[51,24]],["adc_netlist"],["instance","comparator_model"]]]]],[["pga_model",[[55,0],[55,32]],[[55,7],[55,16]],[],["module"]],[[["in",[[55,17],[55,19]],[[55,17],[55,19]],["pga_model"],["port"]],["gain",[[55,21],[55,25]],[[55,21],[55,25]],["pga_model"],["port","in"]],["out",[[55,27],[55,30]],[[55,27],[55,30]],["pga_model"],["port","gain"]],["in",[[56,9],[56,16]],[[56,14],[56,16]],["pga_model"],["port","real"]],["gain",[[57,9],[57,13]],[[57,9],[57,13]],["pga_model"],["port"]],["out",[[58,10],[58,18]],[[58,15],[58,18]],["pga_model"],["port","real"]]]]],[["comparator_model",[[66,0],[66,38]],[[66,7],[66,23]],[],["module"]],[[["clk",[[67,9],[67,12]],[[67,9],[67,12]],["comparator_model"],["port"]],["in",[[66,29],[66,31]],[[66,29],[66,31]],["comparator_model"],["port","clk"]],["cmp",[[66,33],[66,36]],[[66,33],[66,36]],["comparator_model"],["port","in"]],["in",[[68,9],[68,16]],[[68,14],[68,16]],["comparator_model"],["port","real"]],["cmp",[[69,10],[69,19]],[[69,16],[69,19]],["comparator_model"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_port_array.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["foo",[[12,3],[12,27]],[[12,17],[12,20]],["t"],["variable","logic"]],["udut",[[19,3],[21,38]],[[20,16],[20,20]],["t"],["instance","dut"]]]]],[["dut",[[24,0],[28,37]],[[24,7],[24,10]],[],["module"]],[[["W",[[25,6],[25,21]],[[25,16],[25,17]],["dut"],["parameter-port","parameter"]],["D",[[26,6],[26,21]],[[26,16],[26,17]],["dut"],["parameter-port","parameter"]],["clk",[[27,5],[27,20]],[[27,17],[27,20]],["dut"],["port","logic"]],["foo",[[28,5],[28,35]],[[28,25],[28,28]],["dut"],["port","logic"]],["i",[[30,4],[30,12]],[[30,11],[30,12]],["dut"],["variable","genvar"]],["j",[[30,4],[30,15]],[[30,14],[30,15]],["dut"],["variable","i"]],["ua",[[34,13],[34,48]],[[34,18],[34,20]],["dut"],["instance","suba"]]]]],[["suba",[[40,0],[42,20]],[[40,7],[40,11]],[],["module"]],[[["clk",[[41,3],[41,18]],[[41,15],[41,18]],["suba"],["port","logic"]],["foo",[[42,3],[42,18]],[[42,15],[42,18]],["suba"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_prepost.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["sub",[[7,3],[7,28]],[[7,22],[7,25]],["t"],["instance","sub"]]]]],[["sub",[[11,0],[11,15]],[[11,8],[11,11]],[],["module"]],[[["A",[[12,3],[12,19]],[[12,13],[12,14]],["sub"],["parameter"]],["B",[[13,3],[13,19]],[[13,13],[13,14]],["sub"],["parameter"]],["ip",[[15,3],[15,10]],[[15,6],[15,8]],["sub"],["instance","ip"]],["C",[[17,3],[17,19]],[[17,13],[17,14]],["sub"],["parameter"]],["D",[[18,3],[18,19]],[[18,13],[18,14]],["sub"],["parameter"]]]]],[["ip",[[31,0],[31,10]],[[31,7],[31,9]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_recurse_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["looped",[[13,3],[13,19]],[[13,10],[13,16]],["t"],["instance","looped"]]]]],[["looped",[[17,0],[17,28]],[[17,7],[17,13]],[],["module"]],[[["looped2",[[18,3],[18,21]],[[18,11],[18,18]],["looped"],["instance","looped2"]]]]],[["looped2",[[21,0],[21,29]],[[21,7],[21,14]],[],["module"]],[[["looped",[[22,3],[22,19]],[[22,10],[22,16]],["looped2"],["instance","looped"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_recurse2_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["looped",[[13,3],[13,19]],[[13,10],[13,16]],["t"],["instance","looped"]]]]],[["looped",[[17,0],[17,28]],[[17,7],[17,13]],[],["module"]],[[["looped",[[18,3],[18,19]],[[18,10],[18,16]],["looped"],["instance","looped"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_signed.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["sgn_wide",[[15,3],[15,29]],[[15,21],[15,29]],["t"],["variable","signed"]],["unsgn_wide",[[16,3],[16,30]],[[16,20],[16,30]],["t"],["variable","wire"]],["sub",[[20,3],[23,29]],[[20,7],[20,10]],["t"],["instance","sub"]]]]],[["sub",[[45,0],[52,22]],[[45,7],[45,10]],[],["module"]],[[["clk",[[46,5],[46,14]],[[46,11],[46,14]],["sub"],["port","input"]],["sgn",[[47,5],[47,33]],[[47,30],[47,33]],["sub"],["port","signed"]],["unsgn",[[48,5],[48,28]],[[48,23],[48,28]],["sub"],["port","wire"]],["iss",[[49,5],[49,27]],[[49,24],[49,27]],["sub"],["port","signed"]],["isu",[[50,5],[50,27]],[[50,24],[50,27]],["sub"],["port","signed"]],["ius",[[51,5],[51,20]],[[51,17],[51,20]],["sub"],["port","input"]],["iuu",[[52,5],[52,20]],[[52,17],[52,20]],["sub"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_signed1.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["i",[[12,3],[12,15]],[[12,14],[12,15]],["t"],["variable","signed"]],["o1",[[13,3],[13,17]],[[13,15],[13,17]],["t"],["variable","signed"]],["o2",[[14,3],[14,17]],[[14,15],[14,17]],["t"],["variable","signed"]],["cyc",[[16,3],[16,14]],[[16,11],[16,14]],["t"],["variable","integer"]],["sub1",[[18,3],[18,28]],[[18,8],[18,12]],["t"],["instance","sub1"]],["sub2",[[19,3],[19,29]],[[19,8],[19,12]],["t"],["instance","sub2"]]]]],[["sub1",[[41,0],[43,35]],[[41,7],[41,11]],[],["module"]],[[["i",[[42,13],[42,28]],[[42,27],[42,28]],["sub1"],["port","signed"]],["o",[[43,13],[43,33]],[[43,32],[43,33]],["sub1"],["port","signed"]]]]],[["sub2",[[47,0],[47,18]],[[47,7],[47,11]],[],["module"]],[[["i",[[47,13],[47,14]],[[47,13],[47,14]],["sub2"],["port"]],["o",[[47,15],[47,16]],[[47,15],[47,16]],["sub2"],["port","i"]],["i",[[48,9],[48,18]],[[48,17],[48,18]],["sub2"],["port","signed"]],["o",[[49,10],[49,18]],[[49,17],[49,18]],["sub2"],["port","signed"]],["o",[[50,3],[50,21]],[[50,15],[50,16]],["sub2"],["variable","signed"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_slice_part_select.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["in",[[12,3],[12,21]],[[12,15],[12,17]],["t"],["variable","wire"]],["out",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","wire"]],["test",[[15,3],[19,14]],[[15,8],[15,12]],["t"],["instance","Test"]]]]],[["Intf",[[28,0],[28,18]],[[28,10],[28,14]],[],["interface"]],[]],[["Select",[[31,0],[38,6]],[[31,7],[31,13]],[],["module"]],[[["NUM_MASTER",[[33,4],[33,32]],[[33,18],[33,28]],["Select"],["parameter-port","int"]],["Upstream",[[36,4],[36,17]],[[36,9],[36,17]],["Select"],["port","Intf"]],["Downstream",[[37,4],[37,31]],[[37,9],[37,19]],["Select"],["port","Intf"]]]]],[["Crossbar",[[41,0],[48,4]],[[41,7],[41,15]],[],["module"]],[[["NUM_MASTER",[[43,3],[43,31]],[[43,17],[43,27]],["Crossbar"],["parameter-port","int"]],["NUM_SLAVE",[[44,3],[44,30]],[[44,17],[44,26]],["Crossbar"],["parameter-port","int"]],["Masters",[[47,2],[47,26]],[[47,7],[47,14]],["Crossbar"],["port","Intf"]],["selectOut",[[50,3],[50,53]],[[50,8],[50,17]],["Crossbar"],["instance","Intf"]],["i",[[53,3],[53,11]],[[53,10],[53,11]],["Crossbar"],["variable","genvar"]],["select_inst",[[56,6],[66,20]],[[59,6],[59,17]],["Crossbar"],["instance","Select"]]]]],[["Test",[[71,0],[76,5]],[[71,7],[71,11]],[],["module"]],[[["clk",[[73,3],[73,24]],[[73,21],[73,24]],["Test"],["port","input"]],["in",[[74,3],[74,23]],[[74,21],[74,23]],["Test"],["port","input"]],["out",[[75,3],[75,24]],[[75,21],[75,24]],["Test"],["port","reg"]],["MST",[[82,3],[82,17]],[[82,8],[82,11]],["Test"],["instance","Intf"]],["xbar_inst",[[84,3],[90,15]],[[88,3],[88,12]],["Test"],["instance","Crossbar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_slice.v",[[[[["t",[[7,0],[10,5]],[[7,7],[7,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,19]],[[13,12],[13,15]],["t"],["variable","integer"]],["crc",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["sum",[[15,3],[15,18]],[[15,15],[15,18]],["t"],["variable","reg"]],["i",[[18,3],[18,27]],[[18,15],[18,16]],["t"],["variable","wire"]],["o",[[19,3],[19,24]],[[19,15],[19,16]],["t"],["variable","logic"]],["test",[[21,3],[25,21]],[[21,8],[21,12]],["t"],["instance","Test"]],["result",[[28,3],[28,79]],[[28,15],[28,21]],["t"],["variable","wire"]]]]],[["Test",[[61,0],[66,19]],[[61,7],[61,11]],[],["module"]],[[["o",[[63,3],[63,29]],[[63,22],[63,23]],["Test"],["port","logic"]],["i",[[66,3],[66,17]],[[66,16],[66,17]],["Test"],["port","input"]],["N",[[68,3],[68,19]],[[68,13],[68,14]],["Test"],["parameter"]],["a",[[70,3],[70,29]],[[70,22],[70,23]],["Test"],["variable","logic"]],["sub",[[72,3],[74,13]],[[72,7],[72,10]],["Test"],["instance","sub"]]]]],[["sub",[[77,0],[82,5]],[[77,7],[77,10]],[],["module"]],[[["i",[[79,3],[79,23]],[[79,22],[79,23]],["sub"],["port","logic"]],["a",[[80,3],[80,23]],[[80,22],[80,23]],["sub"],["port","logic"]],["o",[[81,3],[81,23]],[[81,22],[81,23]],["sub"],["port","logic"]]]]]],null,null,null,[["EXPECTED_SUM",[[52,0],[53,2]],[[52,8],[52,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_sv.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["low",[[14,3],[14,20]],[[14,17],[14,20]],["t"],["variable","supply0"]],["high",[[15,3],[15,21]],[[15,17],[15,21]],["t"],["variable","supply1"]],["isizedwire",[[17,3],[17,23]],[[17,13],[17,23]],["t"],["variable","reg"]],["ionewire",[[18,3],[18,15]],[[18,7],[18,15]],["t"],["variable","reg"]],["oonewire",[[20,3],[20,16]],[[20,8],[20,16]],["t"],["variable","wire"]],["osizedreg",[[21,3],[21,24]],[[21,15],[21,24]],["t"],["variable","wire"]],["sub",[[23,3],[31,7]],[[23,10],[23,13]],["t"],["instance","t_inst"]]]]],[["t_inst",[[60,0],[66,5]],[[60,7],[60,13]],[],["module"]],[[["osizedreg",[[62,3],[62,29]],[[62,20],[62,29]],["t_inst"],["port","reg"]],["oonewire",[[63,3],[63,23]],[[63,15],[63,23]],["t_inst"],["port","wire"]],["isizedwire",[[64,3],[64,25]],[[64,15],[64,25]],["t_inst"],["port","input"]],["ionewire",[[65,3],[65,22]],[[65,14],[65,22]],["t_inst"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_tree.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["printclk",[[15,3],[15,19]],[[15,11],[15,19]],["t"],["variable","reg"]],["ps",[[17,3],[17,19]],[[17,6],[17,8]],["t"],["instance","ps"]],["a",[[19,3],[19,14]],[[19,13],[19,14]],["t"],["variable","reg"]],["z",[[20,3],[20,15]],[[20,14],[20,15]],["t"],["variable","wire"]],["u",[[22,3],[22,14]],[[22,6],[22,7]],["t"],["instance","l1"]]]]],[["ps",[[50,0],[50,27]],[[50,7],[50,9]],[],["module"]],[[["printclk",[[50,11],[50,25]],[[50,17],[50,25]],["ps"],["port","input"]]]]],[["l1",[[55,0],[55,42]],[[55,7],[55,9]],[],["module"]],[[["a",[[55,11],[55,24]],[[55,23],[55,24]],["l1"],["port","input"]],["z",[[55,26],[55,40]],[[55,39],[55,40]],["l1"],["port","output"]],["z0",[[56,3],[56,16]],[[56,14],[56,16]],["l1"],["variable","wire"]],["z1",[[56,18],[56,31]],[[56,29],[56,31]],["l1"],["variable","wire"]],["u0",[[58,3],[58,16]],[[58,6],[58,8]],["l1"],["instance","l2"]],["u1",[[58,20],[58,33]],[[58,23],[58,25]],["l1"],["instance","l2"]]]]],[["l2",[[61,0],[61,42]],[[61,7],[61,9]],[],["module"]],[[["a",[[61,11],[61,24]],[[61,23],[61,24]],["l2"],["port","input"]],["z",[[61,26],[61,40]],[[61,39],[61,40]],["l2"],["port","output"]],["z0",[[62,3],[62,16]],[[62,14],[62,16]],["l2"],["variable","wire"]],["z1",[[62,18],[62,31]],[[62,29],[62,31]],["l2"],["variable","wire"]],["a1",[[64,3],[64,25]],[[64,14],[64,16]],["l2"],["variable","wire"]],["u0",[[65,3],[65,16]],[[65,6],[65,8]],["l2"],["instance","l3"]],["u1",[[65,20],[65,34]],[[65,23],[65,25]],["l2"],["instance","l3"]]]]],[["l3",[[68,0],[68,42]],[[68,7],[68,9]],[],["module"]],[[["a",[[68,11],[68,24]],[[68,23],[68,24]],["l3"],["port","input"]],["z",[[68,26],[68,40]],[[68,39],[68,40]],["l3"],["port","output"]],["z0",[[69,3],[69,16]],[[69,14],[69,16]],["l3"],["variable","wire"]],["z1",[[69,18],[69,31]],[[69,29],[69,31]],["l3"],["variable","wire"]],["a1",[[71,3],[71,25]],[[71,14],[71,16]],["l3"],["variable","wire"]],["u0",[[72,3],[72,16]],[[72,6],[72,8]],["l3"],["instance","l4"]],["u1",[[72,20],[72,34]],[[72,23],[72,25]],["l3"],["instance","l4"]]]]],[["l4",[[75,0],[75,42]],[[75,7],[75,9]],[],["module"]],[[["a",[[75,11],[75,24]],[[75,23],[75,24]],["l4"],["port","input"]],["z",[[75,26],[75,40]],[[75,39],[75,40]],["l4"],["port","output"]],["z0",[[76,3],[76,16]],[[76,14],[76,16]],["l4"],["variable","wire"]],["z1",[[76,18],[76,31]],[[76,29],[76,31]],["l4"],["variable","wire"]],["a1",[[78,3],[78,25]],[[78,14],[78,16]],["l4"],["variable","wire"]],["u0",[[79,3],[79,21]],[[79,11],[79,13]],["l4"],["instance","l5"]],["u1",[[79,25],[79,44]],[[79,33],[79,35]],["l4"],["instance","l5"]]]]],[["l5",[[82,0],[82,42]],[[82,7],[82,9]],[],["module"]],[[["a",[[82,11],[82,24]],[[82,23],[82,24]],["l5"],["port","input"]],["z",[[82,26],[82,40]],[[82,39],[82,40]],["l5"],["port","output"]],["PARAM",[[83,3],[83,23]],[[83,13],[83,18]],["l5"],["parameter"]],["z0",[[84,3],[84,16]],[[84,14],[84,16]],["l5"],["variable","wire"]],["z1",[[84,18],[84,31]],[[84,29],[84,31]],["l5"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_v2k.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["low",[[14,3],[14,20]],[[14,17],[14,20]],["t"],["variable","supply0"]],["high",[[15,3],[15,21]],[[15,17],[15,21]],["t"],["variable","supply1"]],["isizedwire",[[17,3],[17,23]],[[17,13],[17,23]],["t"],["variable","reg"]],["ionewire",[[18,3],[18,15]],[[18,7],[18,15]],["t"],["variable","reg"]],["osizedreg",[[24,3],[24,24]],[[24,15],[24,24]],["t"],["variable","wire"]],["tied",[[25,3],[25,19]],[[25,15],[25,19]],["t"],["variable","wire"]],["tied_also",[[26,3],[26,24]],[[26,15],[26,24]],["t"],["variable","wire"]],["hsub",[[28,3],[28,26]],[[28,9],[28,13]],["t"],["instance","hello"]],["sub",[[31,3],[41,30]],[[31,19],[31,22]],["t"],["instance","t_inst_v2k__sub"]]]]],[["hello",[[65,0],[65,24]],[[65,7],[65,12]],[],["module"]],[[["tied_also",[[65,13],[65,22]],[[65,13],[65,22]],["hello"],["port"]],["tied_also",[[67,10],[67,39]],[[67,20],[67,29]],["hello"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_inst_wideconst.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["aaa",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["bbb",[[15,3],[15,20]],[[15,17],[15,20]],["t"],["variable","wire"]],["z_0",[[18,3],[18,20]],[[18,17],[18,20]],["t"],["variable","wire"]],["z_1",[[19,3],[19,20]],[[19,17],[19,20]],["t"],["variable","wire"]],["w_0",[[21,3],[25,6]],[[21,8],[21,11]],["t"],["instance","wide"]],["w_1",[[27,3],[31,6]],[[27,8],[27,11]],["t"],["instance","wide"]]]]],[["wide",[[59,0],[63,3]],[[59,7],[59,11]],[],["module"]],[[["xxx",[[60,1],[60,18]],[[60,15],[60,18]],["wide"],["port","input"]],["yyy",[[61,1],[61,18]],[[61,15],[61,18]],["wide"],["port","input"]],["zzz",[[62,1],[62,19]],[[62,16],[62,19]],["wide"],["port","output"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_ar2a.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["AHB_S",[[8,3],[8,28]],[[8,18],[8,23]],["t"],["instance","ahb_slave_intf"]],["uMEM",[[10,3],[10,36]],[[10,11],[10,15]],["t"],["instance","AHB_MEM"]]]]],[["AHB_MEM",[[15,0],[18,5]],[[15,7],[15,14]],[],["module"]],[[["S",[[17,3],[17,26]],[[17,25],[17,26]],["AHB_MEM"],["port","ahb_slave_intf.source"]]]]],[["ahb_slave_intf",[[22,0],[23,6]],[[22,10],[22,24]],[],["interface"]],[[["HADDR",[[25,3],[25,21]],[[25,16],[25,21]],["ahb_slave_intf"],["variable","logic"]]],null,[[["source",[[27,11],[27,31]],[[27,11],[27,17]],["ahb_slave_intf"],["modport"]],[[["HADDR",[[27,19],[27,30]],[[27,25],[27,30]],["ahb_slave_intf","source"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_ar2b.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["sub",[[8,3],[8,17]],[[8,7],[8,10]],["t"],["instance","sub"]],["AHB_S",[[10,3],[10,28]],[[10,18],[10,23]],["t"],["instance","ahb_slave_intf"]],["uMEM",[[12,3],[12,29]],[[12,11],[12,15]],["t"],["instance","AHB_MEM"]]]]],[["sub",[[17,0],[17,11]],[[17,7],[17,10]],[],["module"]],[]],[["AHB_MEM",[[20,0],[23,5]],[[20,7],[20,14]],[],["module"]],[[["S",[[22,3],[22,26]],[[22,25],[22,26]],["AHB_MEM"],["port","ahb_slave_intf.source"]]]]],[["ahb_slave_intf",[[27,0],[28,6]],[[27,10],[27,24]],[],["interface"]],[[["HADDR",[[30,3],[30,21]],[[30,16],[30,21]],["ahb_slave_intf"],["variable","logic"]]],null,[[["source",[[32,11],[32,31]],[[32,11],[32,17]],["ahb_slave_intf"],["modport"]],[[["HADDR",[[32,19],[32,30]],[[32,25],[32,30]],["ahb_slave_intf","source"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_ar3.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,3],[7,19]],[[7,16],[7,19]],["t"],["port","logic"]],["HRESETn",[[8,3],[8,23]],[[8,16],[8,23]],["t"],["port","logic"]],["primsig",[[11,3],[11,26]],[[11,16],[11,23]],["t"],["variable","int"]],["iinst",[[13,3],[13,41]],[[13,18],[13,23]],["t"],["instance","ahb_slave_intf"]],["sub01",[[15,3],[15,42]],[[15,7],[15,12]],["t"],["instance","sub"]],["sub2",[[16,3],[16,35]],[[16,7],[16,11]],["t"],["instance","sub"]],["cyc",[[27,3],[27,14]],[[27,7],[27,10]],["t"],["variable","int"]]]]],[["sub",[[46,0],[50,9]],[[46,7],[46,10]],[],["module"]],[[["clk",[[48,7],[48,22]],[[48,19],[48,22]],["sub"],["port","logic"]],["infc",[[49,7],[49,26]],[[49,22],[49,26]],["sub"],["port","ahb_slave_intf"]],["internal",[[52,3],[52,15]],[[52,7],[52,15]],["sub"],["variable","int"]]]]],[["ahb_slave_intf",[[58,0],[61,6]],[[58,10],[58,24]],[],["interface"]],[[["primsig",[[60,4],[60,21]],[[60,14],[60,21]],["ahb_slave_intf"],["port","int"]],["data",[[63,3],[63,20]],[[63,16],[63,20]],["ahb_slave_intf"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_array_bad.v",[[[[["foo_intf",[[6,0],[6,19]],[[6,10],[6,18]],[],["interface"]],[[["a",[[7,3],[7,10]],[[7,9],[7,10]],["foo_intf"],["variable","logic"]]]]],[["the_other_func",[[10,0],[10,51]],[[10,17],[10,31]],[],["function"]],[[["val",[[10,33],[10,50]],[[10,47],[10,50]],["the_other_func"],["port","integer"]]]]],[["t",[[14,0],[14,23]],[[14,7],[14,8]],[],["module"]],[[["N",[[16,3],[16,20]],[[16,14],[16,15]],["t"],["localparam"]],["foos",[[18,3],[18,27]],[[18,12],[18,16]],["t"],["instance","foo_intf"]],["bar",[[19,3],[19,22]],[[19,19],[19,22]],["t"],["variable","logic"]],["baz_inst",[[24,3],[24,18]],[[24,7],[24,15]],["t"],["instance","baz"]]]]],[["baz",[[45,0],[45,11]],[[45,7],[45,10]],[],["module"]],[[["qux_t",[[46,3],[46,25]],[[46,19],[46,24]],["baz"],["typedef","integer"]],["the_lp",[[52,3],[52,25]],[[52,14],[52,20]],["baz"],["localparam"]]],null,[[["the_func",[[48,3],[48,48]],[[48,20],[48,28]],["baz"],["function"]],[[["val",[[48,30],[48,47]],[[48,44],[48,47]],["baz","the_func"],["port","integer"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_array_modport.v",[[[[["foo_intf",[[6,0],[6,19]],[[6,10],[6,18]],[],["interface"]],[[["a",[[7,3],[7,10]],[[7,9],[7,10]],["foo_intf"],["variable","logic"]]],null,[[["m",[[9,11],[9,21]],[[9,11],[9,12]],["foo_intf"],["modport"]],[[["a",[[9,13],[9,20]],[[9,19],[9,20]],["foo_intf","m"],["port","input"]]]]]]]],[["foo_mod",[[12,0],[16,5]],[[12,7],[12,14]],[],["module"]],[[["foo",[[14,3],[14,15]],[[14,12],[14,15]],["foo_mod"],["port","foo_intf"]],["bars",[[15,3],[15,21]],[[15,14],[15,18]],["foo_mod"],["port","foo_intf.m"]]]]],[["t",[[19,0],[19,23]],[[19,7],[19,8]],[],["module"]],[[["N",[[21,3],[21,20]],[[21,14],[21,15]],["t"],["localparam"]],["foos",[[23,3],[23,27]],[[23,12],[23,16]],["t"],["instance","foo_intf"]],["bars",[[24,3],[24,23]],[[24,12],[24,16]],["t"],["instance","foo_intf"]],["foo_mod",[[27,3],[33,2]],[[28,5],[28,12]],["t"],["instance","foo_mod"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_array_nocolon_bad.v",[[[[["foo_intf",[[6,0],[9,5]],[[6,10],[6,18]],[],["interface"]],[[["x",[[8,3],[8,10]],[[8,9],[8,10]],["foo_intf"],["port","input"]]]]],[["foo_subm",[[12,0],[15,5]],[[12,7],[12,15]],[],["module"]],[[["x",[[14,3],[14,10]],[[14,9],[14,10]],["foo_subm"],["port","input"]]]]],[["t",[[18,0],[18,12]],[[18,7],[18,8]],[],["module"]],[[["N",[[20,3],[20,20]],[[20,14],[20,15]],["t"],["localparam"]],["X",[[22,3],[22,24]],[[22,14],[22,15]],["t"],["variable","wire"]],["foos",[[25,3],[25,28]],[[25,12],[25,16]],["t"],["instance","foo_intf"]],["fool",[[26,3],[26,30]],[[26,12],[26,16]],["t"],["instance","foo_intf"]],["foom",[[27,3],[27,30]],[[27,12],[27,16]],["t"],["instance","foo_intf"]],["subs",[[29,3],[29,28]],[[29,12],[29,16]],["t"],["instance","foo_subm"]],["subl",[[30,3],[30,30]],[[30,12],[30,16]],["t"],["instance","foo_subm"]],["subm",[[31,3],[31,30]],[[31,12],[31,16]],["t"],["instance","foo_subm"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_array_nocolon.v",[[[[["foo_intf",[[6,0],[9,5]],[[6,10],[6,18]],[],["interface"]],[[["x",[[8,3],[8,10]],[[8,9],[8,10]],["foo_intf"],["port","input"]]]]],[["foo_subm",[[12,0],[15,5]],[[12,7],[12,15]],[],["module"]],[[["x",[[14,3],[14,10]],[[14,9],[14,10]],["foo_subm"],["port","input"]]]]],[["t",[[18,0],[18,12]],[[18,7],[18,8]],[],["module"]],[[["N",[[20,3],[20,20]],[[20,14],[20,15]],["t"],["localparam"]],["X",[[22,3],[22,24]],[[22,14],[22,15]],["t"],["variable","wire"]],["foo1",[[26,3],[26,31]],[[26,12],[26,16]],["t"],["instance","foo_intf"]],["sub1",[[27,3],[27,31]],[[27,12],[27,16]],["t"],["instance","foo_subm"]],["foos",[[31,3],[31,28]],[[31,12],[31,16]],["t"],["instance","foo_intf"]],["fool",[[32,3],[32,30]],[[32,12],[32,16]],["t"],["instance","foo_intf"]],["foom",[[33,3],[33,30]],[[33,12],[33,16]],["t"],["instance","foo_intf"]],["subs",[[35,3],[35,28]],[[35,12],[35,16]],["t"],["instance","foo_subm"]],["subl",[[36,3],[36,30]],[[36,12],[36,16]],["t"],["instance","foo_subm"]],["subm",[[37,3],[37,30]],[[37,12],[37,16]],["t"],["instance","foo_subm"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_array.v",[[[[["foo_intf",[[6,0],[6,19]],[[6,10],[6,18]],[],["interface"]],[[["a",[[7,3],[7,10]],[[7,9],[7,10]],["foo_intf"],["variable","logic"]]],null,[[["source",[[9,11],[11,4]],[[9,11],[9,17]],["foo_intf"],["modport"]],[[["a",[[10,6],[10,14]],[[10,13],[10,14]],["foo_intf","source"],["port","output"]]]]],[["sink",[[13,11],[15,4]],[[13,11],[13,15]],["foo_intf"],["modport"]],[[["a",[[14,6],[14,13]],[[14,12],[14,13]],["foo_intf","sink"],["port","input"]]]]]]]],[["identity",[[18,0],[18,45]],[[18,17],[18,25]],[],["function"]],[[["val",[[18,27],[18,44]],[[18,41],[18,44]],["identity"],["port","integer"]]]]],[["t",[[22,0],[25,5]],[[22,7],[22,8]],[],["module"]],[[["clk",[[27,9],[27,12]],[[27,9],[27,12]],["t"],["port"]],["N",[[29,3],[29,20]],[[29,14],[29,15]],["t"],["localparam"]],["a_in",[[31,3],[31,21]],[[31,17],[31,21]],["t"],["variable","logic"]],["a_out",[[32,3],[32,22]],[[32,17],[32,22]],["t"],["variable","logic"]],["ack_out",[[33,3],[33,24]],[[33,17],[33,24]],["t"],["variable","logic"]],["foos",[[35,3],[35,27]],[[35,12],[35,16]],["t"],["instance","foo_intf"]],["i",[[39,6],[39,16]],[[39,15],[39,16]],["t"],["variable","genvar"]],["THE_LP",[[48,3],[48,27]],[[48,14],[48,20]],["t"],["localparam"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_array2.v",[[[[["intf",[[6,0],[6,15]],[[6,10],[6,14]],[],["interface"]],[[["logic_in_intf",[[7,4],[7,23]],[[7,10],[7,23]],["intf"],["variable","logic"]]],null,[[["source",[[8,12],[8,40]],[[8,12],[8,18]],["intf"],["modport"]],[[["logic_in_intf",[[8,19],[8,39]],[[8,26],[8,39]],["intf","source"],["port","output"]]]]],[["sink",[[9,12],[9,37]],[[9,12],[9,16]],["intf"],["modport"]],[[["logic_in_intf",[[9,17],[9,36]],[[9,23],[9,36]],["intf","sink"],["port","input"]]]]]]]],[["modify_interface",[[12,0],[16,2]],[[12,7],[12,23]],[],["module"]],[[["value",[[14,0],[14,17]],[[14,12],[14,17]],["modify_interface"],["port","logic"]],["intf_inst",[[15,0],[15,21]],[[15,12],[15,21]],["modify_interface"],["port","intf.source"]]]]],[["return_3",[[20,0],[20,27]],[[20,17],[20,25]],[],["function"]],[]],[["t",[[24,0],[27,4]],[[24,7],[24,8]],[],["module"]],[[["N",[[26,4],[26,19]],[[26,14],[26,15]],["t"],["parameter-port","parameter"]],["ifs",[[28,4],[28,22]],[[28,9],[28,12]],["t"],["instance","intf"]],["data",[[29,4],[29,22]],[[29,18],[29,22]],["t"],["variable","logic"]],["i",[[33,8],[33,16]],[[33,15],[33,16]],["t"],["variable","genvar"]],["m3",[[38,4],[40,36]],[[38,21],[38,23]],["t"],["instance","modify_interface"]],["m4",[[42,4],[44,24]],[[42,21],[42,23]],["t"],["instance","modify_interface"]],["m5",[[46,4],[48,24]],[[46,21],[46,23]],["t"],["instance","modify_interface"]],["j",[[51,8],[51,16]],[[51,15],[51,16]],["t"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_arraymux.v",[[[[["pkg",[[6,0],[6,12]],[[6,8],[6,11]],[],["package"]],[[["unique_id_t",[[7,3],[7,36]],[[7,24],[7,35]],["pkg"],["typedef","logic"]],["inner_thing_t",[[8,3],[10,19]],[[10,5],[10,18]],["pkg"],["typedef","#AnonymousStructUnion141"]],["outer_thing_t",[[11,3],[14,19]],[[14,5],[14,18]],["pkg"],["typedef","#AnonymousStructUnion142"]]],null,[[["#AnonymousStructUnion141",[[8,11],[10,4]],[[8,11],[8,17]],["pkg"],["struct"]],[[["foo",[[9,6],[9,21]],[[9,18],[9,21]],["pkg","#AnonymousStructUnion141"],["struct_union_member"]]]]],[["#AnonymousStructUnion142",[[11,11],[14,4]],[[11,11],[11,17]],["pkg"],["struct"]],[[["bar",[[12,6],[12,23]],[[12,20],[12,23]],["pkg","#AnonymousStructUnion142"],["struct_union_member"]],["baz",[[13,6],[13,23]],[[13,20],[13,23]],["pkg","#AnonymousStructUnion142"],["struct_union_member"]]]]]]]],[["the_intf",[[20,0],[21,19]],[[20,10],[20,18]],[],["interface"]],[[["M",[[21,4],[21,17]],[[21,14],[21,15]],["the_intf"],["parameter-port","parameter"]],["things",[[22,4],[22,32]],[[22,26],[22,32]],["the_intf"],["variable","outer_thing_t"]],["valid",[[23,4],[23,31]],[[23,26],[23,31]],["the_intf"],["variable","logic"]]],null,[[["i",[[24,12],[26,21]],[[24,12],[24,13]],["the_intf"],["modport"]],[[["things",[[25,8],[25,21]],[[25,15],[25,21]],["the_intf","i"],["port","output"]],["valid",[[26,8],[26,20]],[[26,15],[26,20]],["the_intf","i"],["port","output"]]]]],[["t",[[27,12],[29,20]],[[27,12],[27,13]],["the_intf"],["modport"]],[[["things",[[28,8],[28,20]],[[28,14],[28,20]],["the_intf","t"],["port","input"]],["valid",[[29,8],[29,19]],[[29,14],[29,19]],["the_intf","t"],["port","input"]]]]]]]],[["ThingMuxOH",[[32,0],[40,6]],[[32,7],[32,17]],[],["module"]],[[["NTHINGS",[[34,4],[34,25]],[[34,14],[34,21]],["ThingMuxOH"],["parameter-port","parameter"]],["M",[[35,4],[35,25]],[[35,20],[35,21]],["ThingMuxOH"],["parameter-port","parameter"]],["select_oh",[[37,4],[37,39]],[[37,30],[37,39]],["ThingMuxOH"],["port","logic"]],["things_in",[[38,4],[38,38]],[[38,15],[38,24]],["ThingMuxOH"],["port","the_intf.t"]],["thing_out",[[39,4],[39,24]],[[39,15],[39,24]],["ThingMuxOH"],["port","the_intf.i"]]]]],[["ThingMuxShort",[[44,0],[52,6]],[[44,7],[44,20]],[],["module"]],[[["NTHINGS",[[46,4],[46,25]],[[46,14],[46,21]],["ThingMuxShort"],["parameter-port","parameter"]],["M",[[47,4],[47,25]],[[47,20],[47,21]],["ThingMuxShort"],["parameter-port","parameter"]],["select_oh",[[49,4],[49,39]],[[49,30],[49,39]],["ThingMuxShort"],["port","logic"]],["things_in",[[50,4],[50,34]],[[50,15],[50,24]],["ThingMuxShort"],["port","the_intf.t"]],["thing_out",[[51,4],[51,24]],[[51,15],[51,24]],["ThingMuxShort"],["port","the_intf.i"]]]]],[["Thinker",[[56,0],[66,6]],[[56,7],[56,14]],[],["module"]],[[["M",[[58,4],[58,19]],[[58,14],[58,15]],["Thinker"],["parameter-port","parameter"]],["N",[[59,4],[59,19]],[[59,14],[59,15]],["Thinker"],["parameter-port","parameter"]],["clk",[[61,4],[61,19]],[[61,16],[61,19]],["Thinker"],["port","logic"]],["reset",[[62,4],[62,21]],[[62,16],[62,21]],["Thinker"],["port","logic"]],["uids",[[63,4],[63,34]],[[63,23],[63,27]],["Thinker"],["port","unique_id_t"]],["thing_inp",[[64,4],[64,24]],[[64,15],[64,24]],["Thinker"],["port","the_intf.t"]],["thing_out",[[65,4],[65,24]],[[65,15],[65,24]],["Thinker"],["port","the_intf.i"]],["curr_things",[[68,3],[68,43]],[[68,21],[68,32]],["Thinker"],["instance","the_intf"]],["prev_things",[[69,3],[69,43]],[[69,21],[69,32]],["Thinker"],["instance","the_intf"]],["s_things",[[70,3],[70,36]],[[70,21],[70,29]],["Thinker"],["instance","the_intf"]],["curr_thing",[[71,3],[71,34]],[[71,21],[71,31]],["Thinker"],["instance","the_intf"]],["prev_thing",[[72,3],[72,34]],[[72,21],[72,31]],["Thinker"],["instance","the_intf"]],["s_thing",[[73,3],[73,31]],[[73,21],[73,28]],["Thinker"],["instance","the_intf"]],["select_oh",[[75,3],[75,26]],[[75,17],[75,26]],["Thinker"],["variable","logic"]],["curr_thing_mux",[[78,3],[84,30]],[[81,3],[81,17]],["Thinker"],["instance","ThingMuxOH"]],["prev_thing_mux",[[87,3],[93,30]],[[90,3],[90,17]],["Thinker"],["instance","ThingMuxOH"]],["s_thing_mux",[[96,3],[102,27]],[[99,3],[99,14]],["Thinker"],["instance","ThingMuxShort"]]]]],[["t",[[106,0],[110,5]],[[106,7],[106,8]],[],["module"]],[[["clk",[[108,3],[108,18]],[[108,15],[108,18]],["t"],["port","logic"]],["reset",[[109,3],[109,20]],[[109,15],[109,20]],["t"],["port","logic"]],["M",[[112,3],[112,20]],[[112,14],[112,15]],["t"],["localparam"]],["N",[[113,3],[113,20]],[[113,14],[113,15]],["t"],["localparam"]],["uids",[[115,3],[115,26]],[[115,15],[115,19]],["t"],["variable","unique_id_t"]],["thing_inp",[[117,3],[117,32]],[[117,21],[117,30]],["t"],["instance","the_intf"]],["thing_out",[[118,3],[118,32]],[[118,21],[118,30]],["t"],["instance","the_intf"]],["thinker",[[120,3],[128,28]],[[123,3],[123,10]],["t"],["instance","Thinker"]],["K",[[131,3],[131,20]],[[131,14],[131,15]],["t"],["localparam"]],["thing_inp2",[[132,3],[132,33]],[[132,21],[132,31]],["t"],["instance","the_intf"]],["thing_out2",[[133,3],[133,33]],[[133,21],[133,31]],["t"],["instance","the_intf"]],["thinker2",[[135,3],[143,29]],[[138,3],[138,11]],["t"],["instance","Thinker"]]]]]],null,[["pkg",["*"]]]],["pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_asvar_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["iface",[[8,3],[8,21]],[[8,14],[8,19]],["t"],["instance","counter_if"]],["source",[[10,3],[12,4]],[[10,10],[10,16]],["t"],["instance","source"]]]]],[["counter_if",[[16,0],[16,21]],[[16,10],[16,20]],[],["interface"]],[[["value",[[17,3],[17,20]],[[17,15],[17,20]],["counter_if"],["variable","logic"]]]]],[["source",[[20,0],[23,5]],[[20,7],[20,13]],[],["module"]],[[["itf",[[22,3],[22,17]],[[22,14],[22,17]],["source"],["port","counter_if"]],["getter",[[25,3],[25,21]],[[25,15],[25,21]],["source"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_bind_public.v",[[[[["hex2ram_if",[[6,0],[9,5]],[[6,10],[6,20]],[],["interface"]],[[["trigger",[[8,3],[8,20]],[[8,13],[8,20]],["hex2ram_if"],["port","bit"]],["instance_path",[[11,3],[11,45]],[[11,13],[11,26]],["hex2ram_if"],["variable","string"]],["testfile",[[12,3],[12,32]],[[12,13],[12,21]],["hex2ram_if"],["variable","string"]],["has_testfile",[[13,3],[13,73]],[[13,13],[13,25]],["hex2ram_if"],["variable","bit"]],["armed",[[14,3],[14,34]],[[14,13],[14,18]],["hex2ram_if"],["variable","bit"]],["armed_trigger",[[15,3],[15,26]],[[15,13],[15,26]],["hex2ram_if"],["variable","bit"]]]]],[["t",[[30,0],[33,5]],[[30,7],[30,8]],[],["module"]],[[["clk",[[35,9],[35,12]],[[35,9],[35,12]],["t"],["port"]],["reset",[[36,3],[36,12]],[[36,7],[36,12]],["t"],["variable","bit"]],["success",[[38,3],[38,20]],[[38,13],[38,20]],["t"],["variable","wire"]],["testHarness",[[39,3],[44,7]],[[39,21],[39,32]],["t"],["instance","SimpleTestHarness"]],["cyc",[[46,3],[46,20]],[[46,13],[46,16]],["t"],["variable","integer"]]]]],[["testharness_ext",[[69,0],[80,5]],[[69,7],[69,22]],[],["module"]],[[["W0_clk",[[71,3],[71,24]],[[71,18],[71,24]],["testharness_ext"],["port","input"]],["W0_addr",[[72,3],[72,25]],[[72,18],[72,25]],["testharness_ext"],["port","input"]],["W0_en",[[73,3],[73,23]],[[73,18],[73,23]],["testharness_ext"],["port","input"]],["W0_data",[[74,3],[74,25]],[[74,18],[74,25]],["testharness_ext"],["port","input"]],["W0_mask",[[75,3],[75,25]],[[75,18],[75,25]],["testharness_ext"],["port","input"]],["R0_clk",[[76,3],[76,24]],[[76,18],[76,24]],["testharness_ext"],["port","input"]],["R0_addr",[[77,3],[77,25]],[[77,18],[77,25]],["testharness_ext"],["port","input"]],["R0_en",[[78,3],[78,23]],[[78,18],[78,23]],["testharness_ext"],["port","input"]],["R0_data",[[79,3],[79,25]],[[79,18],[79,25]],["testharness_ext"],["port","output"]],["reg_R0_addr",[[82,3],[82,29]],[[82,18],[82,29]],["testharness_ext"],["variable","reg"]],["R0_rdata_mask",[[83,3],[83,31]],[[83,18],[83,31]],["testharness_ext"],["variable","wire"]],["ram",[[84,3],[84,34]],[[84,18],[84,21]],["testharness_ext"],["variable","reg"]],["W0_wdata_mask",[[85,3],[85,31]],[[85,18],[85,31]],["testharness_ext"],["variable","wire"]]]]],[["SimpleTestHarness",[[100,0],[104,22]],[[100,7],[100,24]],[],["module"]],[[["clk",[[102,3],[102,13]],[[102,10],[102,13]],["SimpleTestHarness"],["port","input"]],["reset",[[103,3],[103,15]],[[103,10],[103,15]],["SimpleTestHarness"],["port","input"]],["io_success",[[104,3],[104,20]],[[104,10],[104,20]],["SimpleTestHarness"],["port","output"]],["testharness_ext_R0_addr",[[106,3],[106,38]],[[106,15],[106,38]],["SimpleTestHarness"],["variable","wire"]],["testharness_ext_R0_en",[[107,3],[107,36]],[[107,15],[107,36]],["SimpleTestHarness"],["variable","wire"]],["testharness_ext_R0_clk",[[108,3],[108,37]],[[108,15],[108,37]],["SimpleTestHarness"],["variable","wire"]],["testharness_ext_R0_data",[[109,3],[109,39]],[[109,16],[109,39]],["SimpleTestHarness"],["variable","wire"]],["testharness_ext_W0_addr",[[110,3],[110,39]],[[110,16],[110,39]],["SimpleTestHarness"],["variable","wire"]],["testharness_ext_W0_en",[[111,3],[111,37]],[[111,16],[111,37]],["SimpleTestHarness"],["variable","wire"]],["testharness_ext_W0_clk",[[112,3],[112,38]],[[112,16],[112,38]],["SimpleTestHarness"],["variable","wire"]],["testharness_ext_W0_data",[[113,3],[113,39]],[[113,16],[113,39]],["SimpleTestHarness"],["variable","wire"]],["testharness_ext_W0_mask",[[114,3],[114,38]],[[114,15],[114,38]],["SimpleTestHarness"],["variable","wire"]],["testharness_ext",[[116,3],[127,7]],[[116,19],[116,34]],["SimpleTestHarness"],["instance","testharness_ext"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_down_gen.v",[[[[["ifc",[[10,0],[10,14]],[[10,10],[10,13]],[],["interface"]],[[["MODE",[[11,3],[11,22]],[[11,13],[11,17]],["ifc"],["parameter"]],["value",[[15,2],[15,15]],[[15,10],[15,15]],["ifc"],["variable","integer"]],["value",[[18,2],[18,12]],[[18,7],[18,12]],["ifc"],["variable","real"]]]]],[["t",[[23,0],[26,5]],[[23,7],[23,8]],[],["module"]],[[["clk",[[28,9],[28,12]],[[28,9],[28,12]],["t"],["port"]],["cyc",[[29,3],[29,16]],[[29,11],[29,14]],["t"],["variable","integer"]],["itop1a",[[31,3],[31,20]],[[31,12],[31,18]],["t"],["instance","ifc"]],["itop1b",[[32,3],[32,20]],[[32,12],[32,18]],["t"],["instance","ifc"]],["itop2a",[[33,3],[33,20]],[[33,12],[33,18]],["t"],["instance","ifc"]],["itop2b",[[34,3],[34,20]],[[34,12],[34,18]],["t"],["instance","ifc"]],["c1",[[36,3],[39,18]],[[36,12],[36,14]],["t"],["instance","wrapper"]],["c2",[[40,3],[43,18]],[[40,12],[40,14]],["t"],["instance","wrapper"]]]]],[["wrapper",[[58,0],[64,5]],[[58,7],[58,14]],[],["module"]],[[["isuba",[[60,3],[60,12]],[[60,7],[60,12]],["wrapper"],["port","ifc"]],["isubb",[[61,3],[61,12]],[[61,7],[61,12]],["wrapper"],["port","ifc"]],["i_valuea",[[62,3],[62,22]],[[62,14],[62,22]],["wrapper"],["port","real"]],["i_valueb",[[63,3],[63,22]],[[63,14],[63,22]],["wrapper"],["port","real"]],["subsuba",[[65,3],[65,51]],[[65,9],[65,16]],["wrapper"],["instance","lower"]],["subsubb",[[66,3],[66,51]],[[66,9],[66,16]],["wrapper"],["instance","lower"]]]]],[["lower",[[69,0],[73,5]],[[69,7],[69,12]],[],["module"]],[[["isub",[[71,3],[71,11]],[[71,7],[71,11]],["lower"],["port","ifc"]],["i_value",[[72,3],[72,21]],[[72,14],[72,21]],["lower"],["port","real"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_down.v",[[[[["ifc",[[6,0],[6,14]],[[6,10],[6,13]],[],["interface"]],[[["value",[[7,3],[7,16]],[[7,11],[7,16]],["ifc"],["variable","integer"]]]]],[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["cyc",[[18,3],[18,16]],[[18,11],[18,14]],["t"],["variable","integer"]],["itop1a",[[20,3],[20,15]],[[20,7],[20,13]],["t"],["instance","ifc"]],["itop1b",[[21,3],[21,15]],[[21,7],[21,13]],["t"],["instance","ifc"]],["itop2a",[[22,3],[22,15]],[[22,7],[22,13]],["t"],["instance","ifc"]],["itop2b",[[23,3],[23,15]],[[23,7],[23,13]],["t"],["instance","ifc"]],["c1",[[25,3],[28,16]],[[25,12],[25,14]],["t"],["instance","wrapper"]],["c2",[[29,3],[32,16]],[[29,12],[29,14]],["t"],["instance","wrapper"]]]]],[["wrapper",[[47,0],[53,5]],[[47,7],[47,14]],[],["module"]],[[["isuba",[[49,3],[49,12]],[[49,7],[49,12]],["wrapper"],["port","ifc"]],["isubb",[[50,3],[50,12]],[[50,7],[50,12]],["wrapper"],["port","ifc"]],["i_valuea",[[51,3],[51,25]],[[51,17],[51,25]],["wrapper"],["port","integer"]],["i_valueb",[[52,3],[52,25]],[[52,17],[52,25]],["wrapper"],["port","integer"]],["subsuba",[[57,3],[57,51]],[[57,9],[57,16]],["wrapper"],["instance","lower"]],["subsubb",[[58,3],[58,51]],[[58,9],[58,16]],["wrapper"],["instance","lower"]]]]],[["lower",[[61,0],[65,5]],[[61,7],[61,12]],[],["module"]],[[["isub",[[63,3],[63,11]],[[63,7],[63,11]],["lower"],["port","ifc"]],["i_value",[[64,3],[64,24]],[[64,17],[64,24]],["lower"],["port","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_dups.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,23]],[[12,16],[12,19]],["t"],["variable","integer"]],["crc",[[13,3],[13,19]],[[13,16],[13,19]],["t"],["variable","reg"]],["sum",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["din_data",[[17,3],[17,34]],[[17,15],[17,23]],["t"],["variable","wire"]],["din_valid",[[18,3],[18,33]],[[18,15],[18,24]],["t"],["variable","wire"]],["dout0_ready",[[19,3],[19,36]],[[19,15],[19,26]],["t"],["variable","wire"]],["dout1_ready",[[20,3],[20,36]],[[20,15],[20,26]],["t"],["variable","wire"]],["dout2_ready",[[21,3],[21,36]],[[21,15],[21,26]],["t"],["variable","wire"]],["din_ready",[[25,3],[25,19]],[[25,10],[25,19]],["t"],["variable","logic"]],["dout0_data",[[26,3],[26,26]],[[26,16],[26,26]],["t"],["variable","logic"]],["dout0_valid",[[27,3],[27,21]],[[27,10],[27,21]],["t"],["variable","logic"]],["dout1_data",[[28,3],[28,26]],[[28,16],[28,26]],["t"],["variable","logic"]],["dout1_valid",[[29,3],[29,21]],[[29,10],[29,21]],["t"],["variable","logic"]],["dout2_data",[[30,3],[30,26]],[[30,16],[30,26]],["t"],["variable","logic"]],["dout2_valid",[[31,3],[31,21]],[[31,10],[31,21]],["t"],["variable","logic"]],["test",[[34,3],[48,35]],[[34,8],[34,12]],["t"],["instance","Test"]],["result",[[51,3],[54,55]],[[51,15],[51,21]],["t"],["variable","wire"]]]]],[["dti",[[87,0],[89,8]],[[87,10],[87,13]],[],["interface"]],[[["W_DATA",[[88,4],[88,15]],[[88,4],[88,10]],["dti"],["parameter-port"]],["data",[[91,3],[91,26]],[[91,22],[91,26]],["dti"],["variable","logic"]],["valid",[[92,3],[92,27]],[[92,22],[92,27]],["dti"],["variable","logic"]],["ready",[[93,3],[93,27]],[[93,22],[93,27]],["dti"],["variable","logic"]]],null,[[["producer",[[95,11],[97,34]],[[95,11],[95,19]],["dti"],["modport"]],[[["data",[[95,21],[95,32]],[[95,28],[95,32]],["dti","producer"],["port","output"]],["valid",[[96,21],[96,33]],[[96,28],[96,33]],["dti","producer"],["port","output"]],["ready",[[97,21],[97,33]],[[97,28],[97,33]],["dti","producer"],["port","input"]]]]],[["consumer",[[98,11],[100,34]],[[98,11],[98,19]],["dti"],["modport"]],[[["data",[[98,21],[98,32]],[[98,28],[98,32]],["dti","consumer"],["port","input"]],["valid",[[99,21],[99,33]],[[99,28],[99,33]],["dti","consumer"],["port","input"]],["ready",[[100,21],[100,33]],[[100,28],[100,33]],["dti","consumer"],["port","output"]]]]]]]],[["Test",[[103,0],[117,5]],[[103,7],[103,11]],[],["module"]],[[["din_ready",[[105,3],[105,31]],[[105,22],[105,31]],["Test"],["port","logic"]],["din_valid",[[106,3],[106,31]],[[106,22],[106,31]],["Test"],["port","logic"]],["din_data",[[107,3],[107,30]],[[107,22],[107,30]],["Test"],["port","logic"]],["dout0_ready",[[108,3],[108,33]],[[108,22],[108,33]],["Test"],["port","logic"]],["dout0_valid",[[109,3],[109,33]],[[109,22],[109,33]],["Test"],["port","logic"]],["dout0_data",[[110,3],[110,32]],[[110,22],[110,32]],["Test"],["port","logic"]],["dout1_ready",[[111,3],[111,33]],[[111,22],[111,33]],["Test"],["port","logic"]],["dout1_valid",[[112,3],[112,33]],[[112,22],[112,33]],["Test"],["port","logic"]],["dout1_data",[[113,3],[113,32]],[[113,22],[113,32]],["Test"],["port","logic"]],["dout2_ready",[[114,3],[114,33]],[[114,22],[114,33]],["Test"],["port","logic"]],["dout2_valid",[[115,3],[115,33]],[[115,22],[115,33]],["Test"],["port","logic"]],["dout2_data",[[116,3],[116,32]],[[116,22],[116,32]],["Test"],["port","logic"]],["din",[[120,3],[120,26]],[[120,21],[120,24]],["Test"],["instance","dti"]],["dout0",[[121,3],[121,28]],[[121,21],[121,26]],["Test"],["instance","dti"]],["dout1",[[122,3],[122,28]],[[122,21],[122,26]],["Test"],["instance","dti"]],["dout2",[[123,3],[123,28]],[[123,21],[123,26]],["Test"],["instance","dti"]],["din_t",[[147,3],[150,11]],[[150,5],[150,10]],["Test"],["typedef","#AnonymousStructUnion143"]],["din_s",[[152,3],[152,14]],[[152,9],[152,14]],["Test"],["variable","din_t"]]],null,[[["#AnonymousStructUnion143",[[147,11],[150,4]],[[147,11],[147,17]],["Test"],["struct"]],[[["ctrl",[[148,6],[148,27]],[[148,23],[148,27]],["Test","#AnonymousStructUnion143"],["struct_union_member"]],["data",[[149,6],[149,27]],[[149,23],[149,27]],["Test","#AnonymousStructUnion143"],["struct_union_member"]]]]]]]]],null,null,null,[["EXPECTED_SUM",[[78,0],[79,9]],[[78,8],[78,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen.v",[[[[["t",[[15,0],[18,5]],[[15,7],[15,8]],[],["module"]],[[["clk",[[20,9],[20,12]],[[20,9],[20,12]],["t"],["port"]],["cyc",[[21,3],[21,16]],[[21,11],[21,14]],["t"],["variable","integer"]],["itopa",[[23,3],[23,19]],[[23,12],[23,17]],["t"],["instance","ifc"]],["itopb",[[24,3],[24,19]],[[24,12],[24,17]],["t"],["instance","ifc"]],["ca",[[26,3],[27,14]],[[26,12],[26,14]],["t"],["instance","sub"]],["cb",[[28,3],[29,14]],[[28,12],[28,14]],["t"],["instance","sub"]]]]],[["sub",[[46,0],[51,5]],[[46,7],[46,10]],[],["module"]],[[["MODE",[[47,4],[47,22]],[[47,14],[47,18]],["sub"],["parameter-port","parameter"]],["isub",[[49,3],[49,23]],[[49,19],[49,23]],["sub"],["port","ifc.out_modport"]],["i_value",[[50,3],[50,24]],[[50,17],[50,24]],["sub"],["port","integer"]]]]],[["ifc",[[67,0],[67,14]],[[67,10],[67,13]],[],["interface"]],[[["MODE",[[68,3],[68,22]],[[68,13],[68,17]],["ifc"],["parameter"]],["valuea",[[76,6],[76,20]],[[76,14],[76,20]],["ifc"],["variable","integer"]],["valuea",[[77,6],[78,50]],[[78,44],[78,50]],["ifc"],["variable","return"]],["valueb",[[81,6],[81,20]],[[81,14],[81,20]],["ifc"],["variable","integer"]],["valueb",[[82,6],[83,50]],[[83,44],[83,50]],["ifc"],["variable","return"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen10.v",[[[[["intf",[[8,0],[10,6]],[[8,10],[8,14]],[],["interface"]],[[["PARAM",[[9,4],[9,23]],[[9,14],[9,19]],["intf"],["parameter-port","parameter"]],["val",[[11,3],[11,12]],[[11,9],[11,12]],["intf"],["variable","logic"]]],null,[[["func",[[12,3],[12,27]],[[12,20],[12,24]],["intf"],["function"]],[]]]]],[["t1",[[15,0],[15,25]],[[15,7],[15,9]],[],["module"]],[[["mod_intf",[[15,10],[15,23]],[[15,15],[15,23]],["t1"],["port","intf"]]]]],[["t",[[21,0],[21,11]],[[21,7],[21,8]],[],["module"]],[[["my_intf",[[24,9],[24,43]],[[24,27],[24,34]],["t"],["instance","intf"]],["t",[[25,9],[25,37]],[[25,12],[25,13]],["t"],["instance","t1"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen11.v",[[[[["intf",[[8,0],[10,6]],[[8,10],[8,14]],[],["interface"]],[[["PARAM",[[9,4],[9,23]],[[9,14],[9,19]],["intf"],["parameter-port","parameter"]],["val",[[11,3],[11,12]],[[11,9],[11,12]],["intf"],["variable","logic"]]],null,[[["func",[[12,3],[12,27]],[[12,20],[12,24]],["intf"],["function"]],[]]]]],[["t1",[[15,0],[15,25]],[[15,7],[15,9]],[],["module"]],[[["mod_intf",[[15,10],[15,23]],[[15,15],[15,23]],["t1"],["port","intf"]]]]],[["t2",[[21,0],[21,32]],[[21,7],[21,9]],[],["module"]],[[["mod_intfs",[[21,10],[21,30]],[[21,15],[21,24]],["t2"],["port","intf"]],["t",[[24,8],[24,37]],[[24,11],[24,12]],["t2"],["instance","t1"]]]]],[["t",[[29,0],[29,11]],[[29,7],[29,8]],[],["module"]],[[["my_intf",[[31,3],[31,37]],[[31,21],[31,28]],["t"],["instance","intf"]],["t2",[[33,3],[33,30]],[[33,6],[33,8]],["t"],["instance","t2"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen12.v",[[[[["foo_module",[[8,0],[8,18]],[[8,7],[8,17]],[],["module"]],[[["baz",[[11,2],[11,11]],[[11,8],[11,11]],["foo_module"],["variable","logic"]]]]],[["bar_module",[[16,0],[16,18]],[[16,7],[16,17]],[],["module"]],[[["foo",[[17,3],[17,19]],[[17,14],[17,17]],["bar_module"],["instance","foo_module"]]]]],[["t",[[20,0],[20,9]],[[20,7],[20,8]],[],["module"]],[[["bar",[[21,3],[21,19]],[[21,14],[21,17]],["t"],["instance","bar_module"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen2.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["cyc",[[14,3],[14,16]],[[14,11],[14,14]],["t"],["variable","integer"]],["itopa",[[16,3],[16,19]],[[16,12],[16,17]],["t"],["instance","ifc"]],["itopb",[[17,3],[17,19]],[[17,12],[17,17]],["t"],["instance","ifc"]],["ca",[[19,3],[20,9]],[[19,7],[19,9]],["t"],["instance","sub"]],["cb",[[21,3],[22,9]],[[21,7],[21,9]],["t"],["instance","sub"]]]]],[["ifc",[[54,0],[55,25]],[[54,10],[54,13]],[],["interface"]],[[["WIDTH",[[55,4],[55,23]],[[55,14],[55,19]],["ifc"],["parameter-port","parameter"]],["valuei",[[57,3],[57,27]],[[57,21],[57,27]],["ifc"],["variable","logic"]],["valueo",[[58,3],[58,27]],[[58,21],[58,27]],["ifc"],["variable","logic"]]],null,[[["out_modport",[[60,11],[60,52]],[[60,11],[60,22]],["ifc"],["modport"]],[[["valuei",[[60,24],[60,36]],[[60,30],[60,36]],["ifc","out_modport"],["port","input"]],["valueo",[[60,38],[60,51]],[[60,45],[60,51]],["ifc","out_modport"],["port","output"]]]]]]]],[["sub",[[64,0],[68,5]],[[64,7],[64,10]],[],["module"]],[[["isub",[[66,3],[66,23]],[[66,19],[66,23]],["sub"],["port","ifc.out_modport"]],["clk",[[67,3],[67,12]],[[67,9],[67,12]],["sub"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen3.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["cyc",[[14,3],[14,16]],[[14,11],[14,14]],["t"],["variable","integer"]],["itopa",[[16,3],[16,19]],[[16,12],[16,17]],["t"],["instance","ifc"]],["itopb",[[17,3],[17,19]],[[17,12],[17,17]],["t"],["instance","ifc"]],["ca",[[19,3],[20,9]],[[19,7],[19,9]],["t"],["instance","sub"]],["cb",[[21,3],[22,9]],[[21,7],[21,9]],["t"],["instance","sub"]]]]],[["ifc",[[54,0],[55,25]],[[54,10],[54,13]],[],["interface"]],[[["WIDTH",[[55,4],[55,23]],[[55,14],[55,19]],["ifc"],["parameter-port","parameter"]],["valuei",[[57,3],[57,27]],[[57,21],[57,27]],["ifc"],["variable","logic"]],["valueo",[[58,3],[58,27]],[[58,21],[58,27]],["ifc"],["variable","logic"]]],null,[[["out_modport",[[60,11],[60,52]],[[60,11],[60,22]],["ifc"],["modport"]],[[["valuei",[[60,24],[60,36]],[[60,30],[60,36]],["ifc","out_modport"],["port","input"]],["valueo",[[60,38],[60,51]],[[60,45],[60,51]],["ifc","out_modport"],["port","output"]]]]]]]],[["sub",[[64,0],[68,5]],[[64,7],[64,10]],[],["module"]],[[["isub",[[66,3],[66,23]],[[66,19],[66,23]],["sub"],["port","ifc.out_modport"]],["clk",[[67,3],[67,12]],[[67,9],[67,12]],["sub"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen4.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["cyc",[[14,3],[14,16]],[[14,11],[14,14]],["t"],["variable","integer"]],["itopa",[[16,3],[16,19]],[[16,12],[16,17]],["t"],["instance","ifc"]],["itopb",[[17,3],[17,19]],[[17,12],[17,17]],["t"],["instance","ifc"]],["ca",[[19,3],[20,14]],[[19,12],[19,14]],["t"],["instance","sub"]],["cb",[[21,3],[22,14]],[[21,12],[21,14]],["t"],["instance","sub"]]]]],[["sub",[[39,0],[44,5]],[[39,7],[39,10]],[],["module"]],[[["MODE",[[40,4],[40,22]],[[40,14],[40,18]],["sub"],["parameter-port","parameter"]],["isub",[[42,4],[42,12]],[[42,8],[42,12]],["sub"],["port","ifc"]],["i_value",[[43,4],[43,25]],[[43,18],[43,25]],["sub"],["port","integer"]]]]],[["ifc",[[52,0],[52,14]],[[52,10],[52,13]],[],["interface"]],[[["MODE",[[53,3],[53,22]],[[53,13],[53,17]],["ifc"],["parameter"]],["i",[[56,6],[56,18]],[[56,17],[56,18]],["ifc"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen5.v",[[[[["intf",[[8,0],[10,6]],[[8,10],[8,14]],[],["interface"]],[[["PARAM",[[9,4],[9,23]],[[9,14],[9,19]],["intf"],["parameter-port","parameter"]],["val",[[11,3],[11,12]],[[11,9],[11,12]],["intf"],["variable","logic"]]],null,[[["func",[[12,3],[12,27]],[[12,20],[12,24]],["intf"],["function"]],[]]]]],[["t1",[[15,0],[15,25]],[[15,7],[15,9]],[],["module"]],[[["mod_intf",[[15,10],[15,23]],[[15,15],[15,23]],["t1"],["port","intf"]]]]],[["t",[[21,0],[21,11]],[[21,7],[21,8]],[],["module"]],[[["my_intf",[[49,9],[49,37]],[[49,27],[49,34]],["t"],["instance","intf"]],["t",[[35,9],[35,34]],[[35,12],[35,13]],["t"],["instance","t1"]],["LP",[[40,3],[40,21]],[[40,14],[40,16]],["t"],["localparam"]],["val",[[41,3],[41,12]],[[41,9],[41,12]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen6.v",[[[[["intf",[[8,0],[10,6]],[[8,10],[8,14]],[],["interface"]],[[["PARAM",[[9,4],[9,23]],[[9,14],[9,19]],["intf"],["parameter-port","parameter"]],["val",[[11,3],[11,12]],[[11,9],[11,12]],["intf"],["variable","logic"]]]]],[["t",[[14,0],[14,11]],[[14,7],[14,8]],[],["module"]],[[["my_intf",[[45,15],[45,43]],[[45,33],[45,40]],["t"],["instance","intf"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen7.v",[[[[["intf",[[8,0],[10,6]],[[8,10],[8,14]],[],["interface"]],[[["PARAM",[[9,4],[9,23]],[[9,14],[9,19]],["intf"],["parameter-port","parameter"]],["val",[[11,3],[11,12]],[[11,9],[11,12]],["intf"],["variable","logic"]]],null,[[["func",[[12,3],[12,27]],[[12,20],[12,24]],["intf"],["function"]],[]]]]],[["t1",[[15,0],[15,25]],[[15,7],[15,9]],[],["module"]],[[["mod_intf",[[15,10],[15,23]],[[15,15],[15,23]],["t1"],["port","intf"]]]]],[["t",[[21,0],[21,11]],[[21,7],[21,8]],[],["module"]],[[["my_intf",[[55,8],[55,42]],[[55,26],[55,33]],["t"],["instance","intf"]],["the_genvar",[[26,6],[26,23]],[[26,13],[26,23]],["t"],["variable","genvar"]],["t",[[57,15],[57,58]],[[57,18],[57,19]],["t"],["instance","t1"]],["the_second_genvar",[[38,6],[38,30]],[[38,13],[38,30]],["t"],["variable","genvar"]],["the_third_genvar",[[51,6],[51,29]],[[51,13],[51,29]],["t"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen8.v",[[[[["intf",[[8,0],[10,6]],[[8,10],[8,14]],[],["interface"]],[[["PARAM",[[9,4],[9,23]],[[9,14],[9,19]],["intf"],["parameter-port","parameter"]],["val",[[11,3],[11,12]],[[11,9],[11,12]],["intf"],["variable","logic"]]],null,[[["func",[[12,3],[12,27]],[[12,20],[12,24]],["intf"],["function"]],[]]]]],[["t1",[[15,0],[15,25]],[[15,7],[15,9]],[],["module"]],[[["mod_intf",[[15,10],[15,23]],[[15,15],[15,23]],["t1"],["port","intf"]]]]],[["t",[[21,0],[21,11]],[[21,7],[21,8]],[],["module"]],[[["my_intf",[[24,3],[24,31]],[[24,21],[24,28]],["t"],["instance","intf"]],["the_genvar",[[27,6],[27,23]],[[27,13],[27,23]],["t"],["variable","genvar"]],["t",[[31,9],[31,34]],[[31,12],[31,13]],["t"],["instance","t1"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_gen9.v",[[[[["t1",[[8,0],[8,27]],[[8,7],[8,9]],[],["module"]],[[["foo",[[8,10],[8,25]],[[8,22],[8,25]],["t1"],["port","logic"]]]]],[["t",[[14,0],[14,11]],[[14,7],[14,8]],[],["module"]],[[["my_foo",[[16,3],[16,21]],[[16,15],[16,21]],["t"],["variable","logic"]],["the_genvar",[[19,6],[19,23]],[[19,13],[19,23]],["t"],["variable","genvar"]],["t",[[23,9],[23,40]],[[23,12],[23,13]],["t"],["instance","t1"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_import_param.v",[[[[["bus_pkg",[[9,0],[9,16]],[[9,8],[9,15]],[],["package"]],[[["WIDTH",[[10,2],[10,22]],[[10,12],[10,17]],["bus_pkg"],["parameter"]]]]],[["simple_bus",[[13,0],[16,21]],[[13,10],[13,20]],[],["interface"]],[[["p_width",[[15,4],[15,19]],[[15,4],[15,11]],["simple_bus"],["parameter-port"]],["clk",[[16,4],[16,19]],[[16,16],[16,19]],["simple_bus"],["port","logic"]],["req",[[18,3],[18,12]],[[18,9],[18,12]],["simple_bus"],["variable","logic"]],["gnt",[[18,3],[18,17]],[[18,14],[18,17]],["simple_bus"],["variable","req"]],["addr",[[19,3],[19,27]],[[19,23],[19,27]],["simple_bus"],["variable","logic"]],["data",[[20,3],[20,27]],[[20,23],[20,27]],["simple_bus"],["variable","logic"]]],[["bus_pkg",["*"]]],[[["slave",[[22,11],[24,29]],[[22,11],[22,16]],["simple_bus"],["modport"]],[[["req",[[22,17],[22,26]],[[22,23],[22,26]],["simple_bus","slave"],["port","input"]],["addr",[[22,28],[22,32]],[[22,28],[22,32]],["simple_bus","slave"],["port","req"]],["clk",[[22,34],[22,37]],[[22,34],[22,37]],["simple_bus","slave"],["port","addr"]],["gnt",[[23,17],[23,27]],[[23,24],[23,27]],["simple_bus","slave"],["port","output"]],["data",[[24,17],[24,28]],[[24,24],[24,28]],["simple_bus","slave"],["port","input"]]]]],[["master",[[26,11],[28,30]],[[26,11],[26,17]],["simple_bus"],["modport"]],[[["gnt",[[26,18],[26,27]],[[26,24],[26,27]],["simple_bus","master"],["port","input"]],["clk",[[26,29],[26,32]],[[26,29],[26,32]],["simple_bus","master"],["port","gnt"]],["req",[[27,18],[27,28]],[[27,25],[27,28]],["simple_bus","master"],["port","output"]],["addr",[[27,30],[27,34]],[[27,30],[27,34]],["simple_bus","master"],["port","req"]],["data",[[28,18],[28,29]],[[28,25],[28,29]],["simple_bus","master"],["port","output"]]]]]]]],[["mem",[[32,0],[32,25]],[[32,7],[32,10]],[],["module"]],[[["a",[[32,11],[32,23]],[[32,22],[32,23]],["mem"],["port","simple_bus"]],["avail",[[33,3],[33,14]],[[33,9],[33,14]],["mem"],["variable","logic"]]]]],[["t",[[43,0],[43,21]],[[43,7],[43,8]],[],["module"]],[[["clk",[[43,10],[43,19]],[[43,16],[43,19]],["t"],["port","input"]],["sb",[[44,3],[44,21]],[[44,14],[44,16]],["t"],["instance","simple_bus"]],["mem",[[45,3],[45,20]],[[45,7],[45,10]],["t"],["instance","mem"]]]]]]],["bus_pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_mismodport_bad.v",[[[[["ifc",[[6,0],[6,14]],[[6,10],[6,13]],[],["interface"]],[[["ok",[[7,3],[7,13]],[[7,11],[7,13]],["ifc"],["variable","integer"]],["bad",[[8,3],[8,14]],[[8,11],[8,14]],["ifc"],["variable","integer"]]],null,[[["out_modport",[[9,11],[9,34]],[[9,11],[9,22]],["ifc"],["modport"]],[[["ok",[[9,24],[9,33]],[[9,31],[9,33]],["ifc","out_modport"],["port","output"]]]]]]]],[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["cyc",[[18,3],[18,16]],[[18,11],[18,14]],["t"],["variable","integer"]],["itop",[[20,3],[20,13]],[[20,7],[20,11]],["t"],["instance","ifc"]],["c1",[[22,3],[23,36]],[[22,17],[22,19]],["t"],["instance","counter_ansi"]]]]],[["counter_ansi",[[27,0],[31,5]],[[27,7],[27,19]],[],["module"]],[[["isub",[[29,3],[29,23]],[[29,19],[29,23]],["counter_ansi"],["port","ifc.out_modport"]],["i_value",[[30,3],[30,28]],[[30,21],[30,28]],["counter_ansi"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_missing_bad.v",[[[[["foo_mod",[[11,0],[14,5]],[[11,7],[11,14]],[],["module"]],[[["foo",[[13,3],[13,15]],[[13,12],[13,15]],["foo_mod"],["port","foo_intf"]]]]],[["t",[[17,0],[17,23]],[[17,7],[17,8]],[],["module"]],[[["the_foo",[[19,3],[19,22]],[[19,12],[19,19]],["t"],["instance","foo_intf"]],["foo_mod",[[21,3],[25,9]],[[22,5],[22,12]],["t"],["instance","foo_mod"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_modport_bad.v",[[[[["ifc",[[6,0],[6,14]],[[6,10],[6,13]],[],["interface"]],[[["ok",[[7,3],[7,13]],[[7,11],[7,13]],["ifc"],["variable","integer"]]],null,[[["out_modport",[[8,11],[8,34]],[[8,11],[8,22]],["ifc"],["modport"]],[[["ok",[[8,24],[8,33]],[[8,31],[8,33]],["ifc","out_modport"],["port","output"]]]]]]]],[["t",[[11,0],[11,23]],[[11,7],[11,8]],[],["module"]],[[["itop",[[13,3],[13,13]],[[13,7],[13,11]],["t"],["instance","ifc"]],["c1",[[15,3],[16,35]],[[15,16],[15,18]],["t"],["instance","counter_ansi"]]]]],[["counter_ansi",[[20,0],[24,5]],[[20,7],[20,19]],[],["module"]],[[["isub",[[22,3],[22,23]],[[22,19],[22,23]],["counter_ansi"],["port","ifc.oop_modport"]],["i_value",[[23,3],[23,28]],[[23,21],[23,28]],["counter_ansi"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_modport_dir_bad.v",[[[[["validData",[[6,0],[10,5]],[[6,10],[6,19]],[],["interface"]],[[["clk",[[8,3],[8,17]],[[8,14],[8,17]],["validData"],["port","wire"]],["rst",[[9,3],[9,17]],[[9,14],[9,17]],["validData"],["port","wire"]],["data",[[12,3],[12,18]],[[12,14],[12,18]],["validData"],["variable","logic"]],["valid",[[13,3],[13,19]],[[13,14],[13,19]],["validData"],["variable","logic"]]],null,[[["sink",[[15,11],[18,7]],[[15,11],[15,15]],["validData"],["modport"]],[[["data",[[17,6],[17,16]],[[17,12],[17,16]],["validData","sink"],["port","input"]],["valid",[[17,18],[17,23]],[[17,18],[17,23]],["validData","sink"],["port","data"]],["clk",[[17,25],[17,28]],[[17,25],[17,28]],["validData","sink"],["port","valid"]],["rst",[[17,30],[17,33]],[[17,30],[17,33]],["validData","sink"],["port","clk"]]]]],[["source",[[20,11],[24,7]],[[20,11],[20,17]],["validData"],["modport"]],[[["clk",[[22,6],[22,16]],[[22,13],[22,16]],["validData","source"],["port","input"]],["rst",[[22,18],[22,21]],[[22,18],[22,21]],["validData","source"],["port","clk"]],["data",[[23,6],[23,17]],[[23,13],[23,17]],["validData","source"],["port","output"]],["valid",[[23,19],[23,24]],[[23,19],[23,24]],["validData","source"],["port","data"]]]]]]]],[["sinkMod",[[27,0],[31,5]],[[27,7],[27,14]],[],["module"]],[[["ctrl",[[29,3],[29,22]],[[29,18],[29,22]],["sinkMod"],["port","validData.sink"]],["valid_data",[[30,3],[30,26]],[[30,16],[30,26]],["sinkMod"],["port","logic"]]]]],[["sourceMod",[[37,0],[40,5]],[[37,7],[37,16]],[],["module"]],[[["ctrl",[[39,3],[39,24]],[[39,20],[39,24]],["sourceMod"],["port","validData.source"]]]]],[["parentSourceMod",[[47,0],[50,5]],[[47,7],[47,22]],[],["module"]],[[["ctrl",[[49,3],[49,22]],[[49,18],[49,22]],["parentSourceMod"],["port","validData.sink"]],["source_i",[[51,3],[51,29]],[[51,13],[51,21]],["parentSourceMod"],["instance","sourceMod"]]]]],[["t",[[55,0],[60,5]],[[55,7],[55,8]],[],["module"]],[[["data",[[57,3],[57,7]],[[57,3],[57,7]],["t"],["port"]],["clk",[[59,3],[59,6]],[[59,3],[59,6]],["t"],["port","data"]],["rst",[[59,8],[59,11]],[[59,8],[59,11]],["t"],["port","clk"]],["clk",[[61,9],[61,12]],[[61,9],[61,12]],["t"],["port"]],["rst",[[62,9],[62,12]],[[62,9],[62,12]],["t"],["port"]],["data",[[63,10],[63,20]],[[63,16],[63,20]],["t"],["port","logic"]],["ctrl",[[65,3],[65,29]],[[65,13],[65,17]],["t"],["instance","validData"]],["sink_i",[[66,3],[66,44]],[[66,11],[66,17]],["t"],["instance","sinkMod"]],["source_i",[[67,3],[67,35]],[[67,19],[67,27]],["t"],["instance","parentSourceMod"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_modport_export.v",[[[[["test_if",[[8,0],[8,18]],[[8,10],[8,17]],[],["interface"]],[[["data",[[14,3],[14,14]],[[14,10],[14,14]],["test_if"],["variable","logic"]]],null,[[["mp_e",[[17,11],[20,8]],[[17,11],[17,15]],["test_if"],["modport"]],[[["myfunc",[[18,14],[18,28]],[[18,22],[18,28]],["test_if","mp_e"],["port","export"]],["data",[[19,7],[19,19]],[[19,15],[19,19]],["test_if","mp_e"],["port","output"]]]]],[["mp_i",[[23,11],[26,8]],[[23,11],[23,15]],["test_if"],["modport"]],[[["myfunc",[[24,14],[24,28]],[[24,22],[24,28]],["test_if","mp_i"],["port","import"]],["data",[[25,7],[25,19]],[[25,15],[25,19]],["test_if","mp_i"],["port","output"]]]]]]]],[["t",[[31,0],[34,5]],[[31,7],[31,8]],[],["module"]],[[["clk",[[35,9],[35,12]],[[35,9],[35,12]],["t"],["port"]],["i",[[37,3],[37,15]],[[37,11],[37,12]],["t"],["instance","test_if"]],["testmod_callee_i",[[39,3],[39,49]],[[39,18],[39,34]],["t"],["instance","testmod_callee"]],["testmod_caller_i",[[40,3],[41,21]],[[40,18],[40,34]],["t"],["instance","testmod_caller"]]]]],[["testmod_callee",[[45,0],[48,5]],[[45,7],[45,21]],[],["module"]],[[["ie",[[47,3],[47,19]],[[47,17],[47,19]],["testmod_callee"],["port","test_if.mp_e"]]],null,[[["logic",[[50,3],[50,55]],[[50,22],[50,27]],["testmod_callee"],["function"]],[[["val",[[50,39],[50,54]],[[50,51],[50,54]],["testmod_callee","logic"],["port","logic"]]]]]]]],[["testmod_caller",[[58,0],[62,5]],[[58,7],[58,21]],[],["module"]],[[["clk",[[60,3],[60,12]],[[60,9],[60,12]],["testmod_caller"],["port","input"]],["ii",[[61,3],[61,19]],[[61,17],[61,19]],["testmod_caller"],["port","test_if.mp_i"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_modport_import.v",[[[[["test_if",[[8,0],[8,18]],[[8,10],[8,17]],[],["interface"]],[[["data",[[11,3],[11,14]],[[11,10],[11,14]],["test_if"],["variable","logic"]]],null,[[["mp",[[14,11],[17,8]],[[14,11],[14,13]],["test_if"],["modport"]],[[["myfunc",[[15,14],[15,28]],[[15,22],[15,28]],["test_if","mp"],["port","import"]],["data",[[16,7],[16,19]],[[16,15],[16,19]],["test_if","mp"],["port","output"]]]]],[["myfunc",[[19,3],[19,52]],[[19,28],[19,34]],["test_if"],["function"]],[[["val",[[19,36],[19,51]],[[19,48],[19,51]],["test_if","myfunc"],["port","logic"]]]]]]]],[["t",[[28,0],[31,5]],[[28,7],[28,8]],[],["module"]],[[["clk",[[32,9],[32,12]],[[32,9],[32,12]],["t"],["port"]],["i",[[34,3],[34,15]],[[34,11],[34,12]],["t"],["instance","test_if"]],["testmod_i",[[36,3],[37,18]],[[36,11],[36,20]],["t"],["instance","testmod"]]]]],[["testmod",[[42,0],[46,5]],[[42,7],[42,14]],[],["module"]],[[["clk",[[44,3],[44,12]],[[44,9],[44,12]],["testmod"],["port","input"]],["i",[[45,3],[45,16]],[[45,15],[45,16]],["testmod"],["port","test_if.mp"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_modport.v",[[[[["counter_if",[[6,0],[6,21]],[[6,10],[6,20]],[],["interface"]],[[["value",[[7,3],[7,20]],[[7,15],[7,20]],["counter_if"],["variable","logic"]],["reset",[[8,3],[8,20]],[[8,15],[8,20]],["counter_if"],["variable","logic"]]],null,[[["counter_mp",[[9,11],[9,49]],[[9,11],[9,21]],["counter_if"],["modport"]],[[["reset",[[9,23],[9,34]],[[9,29],[9,34]],["counter_if","counter_mp"],["port","input"]],["value",[[9,36],[9,48]],[[9,43],[9,48]],["counter_if","counter_mp"],["port","output"]]]]],[["core_mp",[[10,11],[10,46]],[[10,11],[10,18]],["counter_if"],["modport"]],[[["reset",[[10,20],[10,32]],[[10,27],[10,32]],["counter_if","core_mp"],["port","output"]],["value",[[10,34],[10,45]],[[10,40],[10,45]],["counter_if","core_mp"],["port","input"]]]]]]]],[["counter_ansi",[[14,0],[19,5]],[[14,7],[14,19]],[],["module"]],[[["clkm",[[16,3],[16,13]],[[16,9],[16,13]],["counter_ansi"],["port","input"]],["c_data",[[17,3],[17,20]],[[17,14],[17,20]],["counter_ansi"],["port","counter_if"]],["i_value",[[18,3],[18,28]],[[18,21],[18,28]],["counter_ansi"],["port","logic"]]]]],[["t",[[26,0],[29,5]],[[26,7],[26,8]],[],["module"]],[[["clk",[[31,9],[31,12]],[[31,9],[31,12]],["t"],["port"]],["cyc",[[32,3],[32,16]],[[32,11],[32,14]],["t"],["variable","integer"]],["c1_data",[[34,3],[34,23]],[[34,14],[34,21]],["t"],["instance","counter_if"]],["c2_data",[[35,3],[35,23]],[[35,14],[35,21]],["t"],["instance","counter_if"]],["c3_data",[[36,3],[36,23]],[[36,14],[36,21]],["t"],["instance","counter_if"]],["c4_data",[[37,3],[37,23]],[[37,14],[37,21]],["t"],["instance","counter_if"]],["c1",[[39,3],[41,24]],[[39,19],[39,21]],["t"],["instance","counter_ansi"]],["c2",[[42,36],[45,24]],[[43,19],[43,21]],["t"],["instance","counter_nansi"]],["c3",[[46,3],[48,24]],[[46,19],[46,21]],["t"],["instance","counter_ansi_m"]],["c4",[[49,38],[52,24]],[[50,19],[50,21]],["t"],["instance","counter_nansi_m"]]]]],[["counter_nansi",[[93,0],[94,26]],[[93,7],[93,20]],[],["module"]],[[["clkm",[[96,9],[96,13]],[[96,9],[96,13]],["counter_nansi"],["port"]],["c_data",[[94,9],[94,15]],[[94,9],[94,15]],["counter_nansi"],["port","clkm"]],["i_value",[[94,17],[94,24]],[[94,17],[94,24]],["counter_nansi"],["port","c_data"]],["c_data",[[97,3],[97,20]],[[97,14],[97,20]],["counter_nansi"],["variable","counter_if"]],["i_value",[[98,9],[98,28]],[[98,21],[98,28]],["counter_nansi"],["port","logic"]]]]],[["counter_ansi_m",[[106,0],[111,5]],[[106,7],[106,21]],[],["module"]],[[["clkm",[[108,3],[108,13]],[[108,9],[108,13]],["counter_ansi_m"],["port","input"]],["c_data",[[109,3],[109,31]],[[109,25],[109,31]],["counter_ansi_m"],["port","counter_if.counter_mp"]],["i_value",[[110,3],[110,28]],[[110,21],[110,28]],["counter_ansi_m"],["port","logic"]]]]],[["counter_nansi_m",[[120,0],[121,26]],[[120,7],[120,22]],[],["module"]],[[["clkm",[[123,9],[123,13]],[[123,9],[123,13]],["counter_nansi_m"],["port"]],["c_data",[[121,9],[121,15]],[[121,9],[121,15]],["counter_nansi_m"],["port","clkm"]],["i_value",[[121,17],[121,24]],[[121,17],[121,24]],["counter_nansi_m"],["port","c_data"]],["c_data",[[124,3],[124,31]],[[124,25],[124,31]],["counter_nansi_m"],["variable","counter_if.counter_mp"]],["i_value",[[125,9],[125,28]],[[125,21],[125,28]],["counter_nansi_m"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_modportlist.v",[[[[["t",[[8,0],[8,20]],[[8,7],[8,8]],[],["module"]],[[["clk",[[8,9],[8,18]],[[8,15],[8,18]],["t"],["port","input"]],["iface",[[9,3],[9,23]],[[9,16],[9,21]],["t"],["instance","my_interface"]],["m",[[10,3],[10,32]],[[10,13],[10,14]],["t"],["instance","my_module"]]]]],[["my_module",[[13,0],[13,56]],[[13,7],[13,16]],[],["module"]],[[["clk",[[13,17],[13,26]],[[13,23],[13,26]],["my_module"],["port","input"]],["iface",[[13,28],[13,54]],[[13,49],[13,54]],["my_module"],["port","my_interface.my_port"]]]]],[["my_interface",[[20,0],[20,23]],[[20,10],[20,22]],[],["interface"]],[[["a",[[21,3],[21,10]],[[21,9],[21,10]],["my_interface"],["variable","logic"]],["b",[[21,3],[21,13]],[[21,12],[21,13]],["my_interface"],["variable","a"]],["c",[[21,3],[21,16]],[[21,15],[21,16]],["my_interface"],["variable","b"]]],null,[[["my_port",[[22,11],[22,40]],[[22,11],[22,18]],["my_interface"],["modport"]],[[["a",[[22,19],[22,26]],[[22,25],[22,26]],["my_interface","my_port"],["port","input"]],["b",[[22,28],[22,36]],[[22,35],[22,36]],["my_interface","my_port"],["port","output"]],["c",[[22,38],[22,39]],[[22,38],[22,39]],["my_interface","my_port"],["port","b"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_mp_func.v",[[[[["pads_if",[[6,0],[6,20]],[[6,10],[6,17]],[],["interface"]],[[["exists",[[11,3],[11,20]],[[11,11],[11,17]],["pads_if"],["variable","integer"]]],null,[[["mp_dig",[[7,11],[9,38]],[[7,11],[7,17]],["pads_if"],["modport"]],[[["fIn",[[8,18],[8,35]],[[8,32],[8,35]],["pads_if","mp_dig"],["port","import"]],["fOut",[[9,18],[9,36]],[[9,32],[9,36]],["pads_if","mp_dig"],["port","import"]]]]],[["fIn",[[12,3],[12,45]],[[12,30],[12,33]],["pads_if"],["function"]],[[["i",[[12,35],[12,44]],[[12,43],[12,44]],["pads_if","fIn"],["port","integer"]]]]],[["fOut",[[15,3],[15,34]],[[15,18],[15,22]],["pads_if"],["task"]],[[["i",[[15,24],[15,33]],[[15,32],[15,33]],["pads_if","fOut"],["port","integer"]]]]]]]],[["t",[[20,0],[20,11]],[[20,7],[20,8]],[],["module"]],[[["padsif",[[21,3],[21,24]],[[21,11],[21,17]],["t"],["instance","pads_if"]],["padsif_arr",[[22,3],[22,28]],[[22,11],[22,21]],["t"],["instance","pads_if"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_nest.v",[[[[["if1",[[6,0],[6,14]],[[6,10],[6,13]],[],["interface"]],[[["var1",[[7,3],[7,15]],[[7,11],[7,15]],["if1"],["variable","integer"]]]]],[["if2",[[10,0],[10,14]],[[10,10],[10,13]],[],["interface"]],[[["i1",[[11,3],[11,12]],[[11,7],[11,9]],["if2"],["instance","if1"]],["var2",[[12,3],[12,15]],[[12,11],[12,15]],["if2"],["variable","integer"]]]]],[["mod1",[[15,0],[20,5]],[[15,7],[15,11]],[],["module"]],[[["clk",[[17,3],[17,12]],[[17,9],[17,12]],["mod1"],["port","input"]],["modnum",[[18,3],[18,23]],[[18,17],[18,23]],["mod1"],["port","integer"]],["foo",[[19,3],[19,10]],[[19,7],[19,10]],["mod1"],["port","if2"]],["l1",[[22,3],[22,11]],[[22,9],[22,11]],["mod1"],["variable","logic"]],["l2",[[22,3],[22,15]],[[22,13],[22,15]],["mod1"],["variable","l1"]]]]],[["t",[[37,0],[40,5]],[[37,7],[37,8]],[],["module"]],[[["clk",[[41,9],[41,12]],[[41,9],[41,12]],["t"],["port"]],["i2a",[[43,3],[43,13]],[[43,7],[43,10]],["t"],["instance","if2"]],["i2b",[[44,3],[44,13]],[[44,7],[44,10]],["t"],["instance","if2"]],["mod1a",[[51,3],[56,7]],[[51,8],[51,13]],["t"],["instance","mod1"]],["mod1b",[[58,3],[63,7]],[[58,8],[58,13]],["t"],["instance","mod1"]],["cyc",[[65,3],[65,18]],[[65,11],[65,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_param_acc_bits.v",[[[[["simple_bus",[[8,0],[8,38]],[[8,10],[8,20]],[],["interface"]],[[["PARAMETER",[[8,23],[8,36]],[[8,23],[8,32]],["simple_bus"],["parameter-port"]],["dummy",[[9,3],[9,30]],[[9,19],[9,24]],["simple_bus"],["parameter"]]]]],[["t",[[12,0],[12,12]],[[12,7],[12,8]],[],["module"]],[[["sb_intf",[[13,3],[13,23]],[[13,14],[13,21]],["t"],["instance","simple_bus"]],["simple",[[14,3],[14,58]],[[14,50],[14,56]],["t"],["instance","simple_bus"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_param_another_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["sb_intf",[[7,3],[7,23]],[[7,14],[7,21]],["t"],["instance","simple_bus"]],["simple",[[8,3],[8,58]],[[8,50],[8,56]],["t"],["instance","simple_bus"]]]]],[["simple_bus",[[15,0],[15,38]],[[15,10],[15,20]],[],["interface"]],[[["PARAMETER",[[15,23],[15,36]],[[15,23],[15,32]],["simple_bus"],["parameter-port"]],["dummy",[[16,3],[16,14]],[[16,9],[16,14]],["simple_bus"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_param_loop_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["sb_intf",[[7,3],[7,54]],[[7,45],[7,52]],["t"],["instance","simple_bus"]],["simple",[[8,3],[8,53]],[[8,45],[8,51]],["t"],["instance","simple_bus"]]]]],[["simple_bus",[[16,0],[16,48]],[[16,10],[16,20]],[],["interface"]],[[["WIDTH",[[16,23],[16,46]],[[16,37],[16,42]],["simple_bus"],["parameter-port","int"]],["data",[[17,3],[17,25]],[[17,21],[17,25]],["simple_bus"],["variable","logic"]]],null,[[["get_width",[[19,3],[19,37]],[[19,26],[19,35]],["simple_bus"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_param1.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port"]],["clk",[[12,10],[12,24]],[[12,21],[12,24]],["t"],["port","wire"]],["result",[[14,3],[14,27]],[[14,21],[14,27]],["t"],["variable","wire"]],["s",[[15,3],[15,25]],[[15,22],[15,23]],["t"],["instance","test_if"]],["U_SUB_TEST",[[16,3],[16,37]],[[16,12],[16,22]],["t"],["instance","sub_test"]]]]],[["sub_test",[[21,0],[25,5]],[[21,7],[21,15]],[],["module"]],[[["b",[[23,3],[23,18]],[[23,17],[23,18]],["sub_test"],["port","input"]],["c",[[24,3],[24,18]],[[24,17],[24,18]],["sub_test"],["port","output"]]]]],[["test_if",[[31,0],[33,6]],[[31,10],[31,17]],[],["interface"]],[[["id",[[32,4],[32,20]],[[32,14],[32,16]],["test_if"],["parameter-port","parameter"]],["aType",[[35,3],[38,11]],[[38,5],[38,10]],["test_if"],["typedef","#AnonymousStructUnion144"]],["a",[[40,3],[40,10]],[[40,9],[40,10]],["test_if"],["variable","aType"]],["bType",[[42,3],[45,11]],[[45,5],[45,10]],["test_if"],["typedef","#AnonymousStructUnion145"]],["b",[[47,3],[47,10]],[[47,9],[47,10]],["test_if"],["variable","bType"]]],null,[[["#AnonymousStructUnion144",[[35,11],[38,4]],[[35,11],[35,17]],["test_if"],["struct"]],[[["a",[[36,6],[36,20]],[[36,19],[36,20]],["test_if","#AnonymousStructUnion144"],["struct_union_member"]],["b",[[37,6],[37,23]],[[37,22],[37,23]],["test_if","#AnonymousStructUnion144"],["struct_union_member"]]]]],[["#AnonymousStructUnion145",[[42,11],[45,4]],[[42,11],[42,17]],["test_if"],["struct"]],[[["c",[[43,6],[43,20]],[[43,19],[43,20]],["test_if","#AnonymousStructUnion145"],["struct_union_member"]],["d",[[44,6],[44,23]],[[44,22],[44,23]],["test_if","#AnonymousStructUnion145"],["struct_union_member"]]]]],[["master",[[49,11],[49,37]],[[49,11],[49,17]],["test_if"],["modport"]],[[["a",[[49,19],[49,26]],[[49,25],[49,26]],["test_if","master"],["port","input"]],["b",[[49,28],[49,36]],[[49,35],[49,36]],["test_if","master"],["port","output"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_param2.v",[[[[["t",[[8,0],[8,21]],[[8,7],[8,8]],[],["module"]],[[["clk",[[8,10],[8,19]],[[8,16],[8,19]],["t"],["port","input"]],["sb_intf",[[9,3],[9,26]],[[9,14],[9,21]],["t"],["instance","simple_bus"]],["wide_intf",[[10,3],[10,43]],[[10,29],[10,38]],["t"],["instance","simple_bus"]],["mem",[[11,3],[11,25]],[[11,7],[11,10]],["t"],["instance","mem"]],["cpu",[[12,3],[12,26]],[[12,7],[12,10]],["t"],["instance","cpu"]],["memW",[[13,3],[13,28]],[[13,7],[13,11]],["t"],["instance","mem"]],["cpuW",[[14,3],[14,29]],[[14,7],[14,11]],["t"],["instance","cpu"]]]]],[["simple_bus",[[17,0],[18,21]],[[17,10],[17,20]],[],["interface"]],[[["AWIDTH",[[17,23],[17,33]],[[17,23],[17,29]],["simple_bus"],["parameter-port"]],["DWIDTH",[[17,35],[17,45]],[[17,35],[17,41]],["simple_bus"],["parameter-port","AWIDTH"]],["clk",[[18,4],[18,19]],[[18,16],[18,19]],["simple_bus"],["port","logic"]],["req",[[20,3],[20,12]],[[20,9],[20,12]],["simple_bus"],["variable","logic"]],["gnt",[[20,3],[20,17]],[[20,14],[20,17]],["simple_bus"],["variable","req"]],["addr",[[21,3],[21,26]],[[21,22],[21,26]],["simple_bus"],["variable","logic"]],["data",[[22,3],[22,26]],[[22,22],[22,26]],["simple_bus"],["variable","logic"]]],null,[[["slave",[[24,11],[26,30]],[[24,11],[24,16]],["simple_bus"],["modport"]],[[["req",[[24,18],[24,27]],[[24,24],[24,27]],["simple_bus","slave"],["port","input"]],["addr",[[24,29],[24,33]],[[24,29],[24,33]],["simple_bus","slave"],["port","req"]],["clk",[[24,35],[24,38]],[[24,35],[24,38]],["simple_bus","slave"],["port","addr"]],["gnt",[[25,18],[25,28]],[[25,25],[25,28]],["simple_bus","slave"],["port","output"]],["data",[[26,18],[26,29]],[[26,25],[26,29]],["simple_bus","slave"],["port","input"]]]]],[["master",[[28,11],[30,30]],[[28,11],[28,17]],["simple_bus"],["modport"]],[[["gnt",[[28,18],[28,27]],[[28,24],[28,27]],["simple_bus","master"],["port","input"]],["clk",[[28,29],[28,32]],[[28,29],[28,32]],["simple_bus","master"],["port","gnt"]],["req",[[29,18],[29,28]],[[29,25],[29,28]],["simple_bus","master"],["port","output"]],["addr",[[29,30],[29,34]],[[29,30],[29,34]],["simple_bus","master"],["port","req"]],["data",[[30,18],[30,29]],[[30,25],[30,29]],["simple_bus","master"],["port","output"]]]]]]]],[["mem",[[37,0],[37,24]],[[37,7],[37,10]],[],["module"]],[[["a",[[37,11],[37,22]],[[37,21],[37,22]],["mem"],["port","interface"]],["avail",[[38,3],[38,14]],[[38,9],[38,14]],["mem"],["variable","logic"]]]]],[["cpu",[[48,0],[48,24]],[[48,7],[48,10]],[],["module"]],[[["b",[[48,11],[48,22]],[[48,21],[48,22]],["cpu"],["port","interface"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_parameter_access.v",[[[[["test_if",[[8,0],[8,47]],[[8,10],[8,17]],[],["interface"]],[[["FOO",[[8,20],[8,45]],[[8,38],[8,41]],["test_if"],["parameter-port","integer"]],["data",[[11,3],[11,14]],[[11,10],[11,14]],["test_if"],["variable","logic"]],["BAR",[[13,3],[13,36]],[[13,22],[13,25]],["test_if"],["localparam","integer"]]],null,[[["mp",[[16,11],[19,8]],[[16,11],[16,13]],["test_if"],["modport"]],[[["getFoo",[[17,14],[17,28]],[[17,22],[17,28]],["test_if","mp"],["port","import"]],["data",[[18,7],[18,19]],[[18,15],[18,19]],["test_if","mp"],["port","output"]]]]],[["getFoo",[[21,3],[21,29]],[[21,20],[21,26]],["test_if"],["function"]],[]]]]],[["identity",[[27,0],[27,43]],[[27,17],[27,25]],[],["function"]],[[["x",[[27,27],[27,42]],[[27,41],[27,42]],["identity"],["port","integer"]]]]],[["t",[[32,0],[35,5]],[[32,7],[32,8]],[],["module"]],[[["clk",[[36,9],[36,12]],[[36,9],[36,12]],["t"],["port"]],["the_interface",[[38,3],[38,51]],[[38,35],[38,48]],["t"],["instance","test_if"]],["array_interface",[[39,3],[39,59]],[[39,35],[39,50]],["t"],["instance","test_if"]],["testmod_i",[[41,3],[45,23]],[[41,11],[41,20]],["t"],["instance","testmod"]],["THE_TOP_FOO",[[47,3],[47,46]],[[47,14],[47,25]],["t"],["localparam"]],["THE_TOP_FOO_BITS",[[48,3],[48,79]],[[48,14],[48,30]],["t"],["localparam"]],["THE_ARRAY_FOO",[[49,3],[49,53]],[[49,14],[49,27]],["t"],["localparam"]]]]],[["testmod",[[69,0],[75,5]],[[69,7],[69,14]],[],["module"]],[[["clk",[[71,3],[71,12]],[[71,9],[71,12]],["testmod"],["port","input"]],["intf",[[72,3],[72,18]],[[72,14],[72,18]],["testmod"],["port","test_if.mp"]],["intf_no_mp",[[73,3],[73,21]],[[73,11],[73,21]],["testmod"],["port","test_if"]],["intf_array",[[74,3],[74,30]],[[74,14],[74,24]],["testmod"],["port","test_if.mp"]],["THE_FOO",[[77,3],[77,33]],[[77,14],[77,21]],["testmod"],["localparam"]],["THE_OTHER_FOO",[[78,3],[78,45]],[[78,14],[78,27]],["testmod"],["localparam"]],["THE_ARRAY_FOO",[[79,3],[79,48]],[[79,14],[79,27]],["testmod"],["localparam"]],["THE_BAR",[[80,3],[80,33]],[[80,14],[80,21]],["testmod"],["localparam"]],["THE_OTHER_BAR",[[81,3],[81,45]],[[81,14],[81,27]],["testmod"],["localparam"]],["THE_ARRAY_BAR",[[82,3],[82,48]],[[82,14],[82,27]],["testmod"],["localparam"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_parent_scope_bad.v",[[[[["Foo",[[6,0],[6,16]],[[6,10],[6,13]],[],["interface"]],[[["quux",[[7,3],[7,13]],[[7,9],[7,13]],["Foo"],["variable","logic"]]]]],[["Bar",[[10,0],[10,13]],[[10,7],[10,10]],[],["module"]],[]],[["Baz",[[14,0],[14,13]],[[14,7],[14,10]],[],["module"]],[[["foo",[[15,3],[15,12]],[[15,7],[15,10]],["Baz"],["instance","Foo"]],["bar",[[16,3],[16,12]],[[16,7],[16,10]],["Baz"],["instance","Bar"]]]]],[["t",[[19,0],[22,5]],[[19,7],[19,8]],[],["module"]],[[["clk",[[24,9],[24,12]],[[24,9],[24,12]],["t"],["port"]],["baz",[[26,3],[26,12]],[[26,7],[26,10]],["t"],["instance","Baz"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_ref_trace.v",[[[[["#AnonymousStructUnion146",[[8,8],[11,1]],[[8,8],[8,14]],[],["struct"]],[[["val100",[[9,3],[9,21]],[[9,15],[9,21]],["#AnonymousStructUnion146"],["struct_union_member"]],["val200",[[10,3],[10,21]],[[10,15],[10,21]],["#AnonymousStructUnion146"],["struct_union_member"]]]]],[["ifc",[[13,0],[14,34]],[[13,10],[13,13]],[],["interface"]],[[["clk",[[13,15],[13,30]],[[13,27],[13,30]],["ifc"],["port","logic"]],["cyc",[[14,15],[14,32]],[[14,29],[14,32]],["ifc"],["port","integer"]],["value",[[15,3],[15,23]],[[15,18],[15,23]],["ifc"],["variable","integer"]],["the_struct",[[16,3],[16,22]],[[16,12],[16,22]],["ifc"],["variable","struct_t"]]]]],[["t",[[19,0],[22,5]],[[19,7],[19,8]],[],["module"]],[[["clk",[[24,9],[24,12]],[[24,9],[24,12]],["t"],["port"]],["cyc",[[25,3],[25,18]],[[25,11],[25,14]],["t"],["variable","integer"]],["intf_1",[[27,3],[27,17]],[[27,7],[27,13]],["t"],["instance","ifc"]],["intf_2",[[28,3],[28,17]],[[28,7],[28,13]],["t"],["instance","ifc"]],["s1",[[35,3],[35,43]],[[35,14],[35,16]],["t"],["instance","sub_struct"]],["s2",[[36,3],[36,43]],[[36,14],[36,16]],["t"],["instance","sub_struct"]],["c1",[[37,3],[37,41]],[[37,13],[37,15]],["t"],["instance","sub_check"]],["c2",[[38,3],[38,41]],[[38,13],[38,15]],["t"],["instance","sub_check"]],["a",[[39,3],[40,32]],[[39,11],[39,12]],["t"],["instance","sub_all"]],["abcdefghijklmnopqrstuvwxyz",[[42,3],[43,32]],[[42,11],[42,37]],["t"],["instance","sub_all"]]]]],[["sub_struct",[[56,0],[59,5]],[[56,7],[56,17]],[],["module"]],[[["intf_for_struct",[[58,3],[58,22]],[[58,7],[58,22]],["sub_struct"],["port","ifc"]]]]],[["sub_check",[[68,0],[71,5]],[[68,7],[68,16]],[],["module"]],[[["intf_for_check",[[70,3],[70,21]],[[70,7],[70,21]],["sub_check"],["port","ifc"]]]]],[["sub_all",[[84,0],[88,5]],[[84,7],[84,14]],[],["module"]],[[["intf_one",[[86,3],[86,15]],[[86,7],[86,15]],["sub_all"],["port","ifc"]],["intf_two",[[87,3],[87,15]],[[87,7],[87,15]],["sub_all"],["port","ifc"]],["intf_in_sub_all",[[94,3],[97,4]],[[94,7],[94,22]],["sub_all"],["instance","ifc"]],["ac1",[[100,3],[100,44]],[[100,13],[100,16]],["sub_all"],["instance","sub_check"]],["ac2",[[101,3],[101,44]],[[101,13],[101,16]],["sub_all"],["instance","sub_check"]],["as3",[[102,3],[102,53]],[[102,14],[102,17]],["sub_all"],["instance","sub_struct"]],["ac3",[[103,3],[103,51]],[[103,13],[103,16]],["sub_all"],["instance","sub_check"]]]]]],null,null,null,[["struct_t",[[8,0],[11,11]],[[11,2],[11,10]],[],["typedef","#AnonymousStructUnion146"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_size_bad.v",[[[[["foo_intf",[[6,0],[6,19]],[[6,10],[6,18]],[],["interface"]],[[["a",[[7,3],[7,10]],[[7,9],[7,10]],["foo_intf"],["variable","logic"]]]]],[["t",[[10,0],[10,23]],[[10,7],[10,8]],[],["module"]],[[["N",[[11,3],[11,20]],[[11,14],[11,15]],["t"],["localparam"]],["foo4",[[12,3],[12,27]],[[12,12],[12,16]],["t"],["instance","foo_intf"]],["foo6",[[13,3],[13,25]],[[13,12],[13,16]],["t"],["instance","foo_intf"]],["baz4_inst",[[15,3],[15,29]],[[15,7],[15,16]],["t"],["instance","baz"]],["baz6_inst",[[16,3],[16,29]],[[16,7],[16,16]],["t"],["instance","baz"]]]]],[["baz",[[20,0],[20,31]],[[20,7],[20,10]],[],["module"]],[[["foo",[[20,11],[20,28]],[[20,20],[20,23]],["baz"],["port","foo_intf"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_star.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,16]],[[12,11],[12,14]],["t"],["variable","integer"]],["c_data",[[14,3],[14,22]],[[14,14],[14,20]],["t"],["instance","counter_io"]],["c1",[[16,3],[16,29]],[[16,16],[16,18]],["t"],["instance","counter_ansi"]],["c2",[[18,3],[18,34]],[[18,16],[18,18]],["t"],["instance","counter_ansi"]]]]],[["counter_io",[[30,0],[30,21]],[[30,10],[30,20]],[],["interface"]],[[["value",[[31,2],[31,15]],[[31,10],[31,15]],["counter_io"],["variable","integer"]]]]],[["counter_ansi",[[34,0],[38,5]],[[34,7],[34,19]],[],["module"]],[[["clk",[[36,3],[36,12]],[[36,9],[36,12]],["counter_ansi"],["port","input"]],["c_data",[[37,3],[37,20]],[[37,14],[37,20]],["counter_ansi"],["port","counter_io"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_top_bad.v",[[[[["ifc",[[6,0],[6,14]],[[6,10],[6,13]],[],["interface"]],[[["value",[[7,3],[7,20]],[[7,15],[7,20]],["ifc"],["variable","logic"]],["reset",[[8,3],[8,20]],[[8,15],[8,20]],["ifc"],["variable","logic"]]],null,[[["counter_mp",[[9,11],[9,49]],[[9,11],[9,21]],["ifc"],["modport"]],[[["reset",[[9,23],[9,34]],[[9,29],[9,34]],["ifc","counter_mp"],["port","input"]],["value",[[9,36],[9,48]],[[9,43],[9,48]],["ifc","counter_mp"],["port","output"]]]]],[["core_mp",[[10,11],[10,46]],[[10,11],[10,18]],["ifc"],["modport"]],[[["reset",[[10,20],[10,32]],[[10,27],[10,32]],["ifc","core_mp"],["port","output"]],["value",[[10,34],[10,45]],[[10,40],[10,45]],["ifc","core_mp"],["port","input"]]]]]]]],[["t",[[13,0],[17,5]],[[13,7],[13,8]],[],["module"]],[[["clk",[[15,3],[15,12]],[[15,9],[15,12]],["t"],["port","input"]],["c_data",[[16,3],[16,24]],[[16,18],[16,24]],["t"],["port","ifc.counter_mp"]],["cyc",[[19,3],[19,16]],[[19,11],[19,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_twod.v",[[[[["ifc",[[6,0],[6,14]],[[6,10],[6,13]],[],["interface"]],[[["value",[[7,3],[7,16]],[[7,11],[7,16]],["ifc"],["variable","integer"]]],null,[[["i",[[8,11],[8,27]],[[8,11],[8,12]],["ifc"],["modport"]],[[["value",[[8,14],[8,26]],[[8,21],[8,26]],["ifc","i"],["port","output"]]]]],[["o",[[9,11],[9,26]],[[9,11],[9,12]],["ifc"],["modport"]],[[["value",[[9,14],[9,25]],[[9,20],[9,25]],["ifc","o"],["port","input"]]]]]]]],[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["cyc",[[17,3],[17,16]],[[17,11],[17,14]],["t"],["variable","integer"]],["itop1a",[[19,3],[19,15]],[[19,7],[19,13]],["t"],["instance","ifc"]],["itop1b",[[19,3],[20,15]],[[20,7],[20,13]],["t"],["instance","itop1a"]],["c1",[[22,3],[25,16]],[[22,12],[22,14]],["t"],["instance","wrapper"]]]]],[["wrapper",[[38,0],[42,5]],[[38,7],[38,14]],[],["module"]],[[["isuba",[[40,3],[40,14]],[[40,9],[40,14]],["wrapper"],["port","ifc.i"]],["isubb",[[40,16],[40,21]],[[40,16],[40,21]],["wrapper"],["port","isuba"]],["i_valuea",[[41,3],[41,25]],[[41,17],[41,25]],["wrapper"],["port","integer"]],["i_valueb",[[41,27],[41,35]],[[41,27],[41,35]],["wrapper"],["port","i_valuea"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_typedef.v",[[[[["ifc",[[9,0],[12,9]],[[9,10],[9,13]],[],["interface"]],[[["WIDTH",[[11,4],[11,32]],[[11,27],[11,32]],["ifc"],["parameter-port","unsigned"]],["struct_t",[[13,3],[15,14]],[[15,5],[15,13]],["ifc"],["typedef","#AnonymousStructUnion147"]]],null,[[["#AnonymousStructUnion147",[[13,11],[15,4]],[[13,11],[13,17]],["ifc"],["struct"]],[[["data",[[14,5],[14,27]],[[14,23],[14,27]],["ifc","#AnonymousStructUnion147"],["struct_union_member"]]]]]]]],[["t",[[18,0],[21,5]],[[18,7],[18,8]],[],["module"]],[[["clk",[[22,9],[22,12]],[[22,9],[22,12]],["t"],["port"]],["i_ifc10",[[24,3],[24,22]],[[24,13],[24,20]],["t"],["instance","ifc"]],["i_ifc20",[[25,3],[25,22]],[[25,13],[25,20]],["t"],["instance","ifc"]],["u_sub10",[[27,3],[27,45]],[[27,13],[27,20]],["t"],["instance","sub"]],["u_sub20",[[28,3],[28,45]],[[28,13],[28,20]],["t"],["instance","sub"]],["cyc",[[30,3],[30,18]],[[30,11],[30,14]],["t"],["variable","integer"]]]]],[["sub",[[40,0],[44,16]],[[40,7],[40,10]],[],["module"]],[[["EXP_WIDTH",[[41,5],[41,28]],[[41,19],[41,28]],["sub"],["parameter-port","int"]],["clk",[[43,4],[43,19]],[[43,16],[43,19]],["sub"],["port","logic"]],["ifc_if",[[44,4],[44,14]],[[44,8],[44,14]],["sub"],["port","ifc"]],["struct_t",[[45,3],[45,36]],[[45,27],[45,35]],["sub"],["typedef","ifc_if.struct_t"]],["expval",[[47,3],[47,35]],[[47,24],[47,30]],["sub"],["variable","wire"]]]]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_typo_bad.v",[[[[["foo_intf",[[8,0],[8,19]],[[8,10],[8,18]],[],["interface"]],[]],[["submod",[[11,0],[14,5]],[[11,7],[11,13]],[],["module"]],[[["foo",[[13,3],[13,15]],[[13,12],[13,15]],["submod"],["port","foo_intf"]]]]],[["t",[[18,0],[18,23]],[[18,7],[18,8]],[],["module"]],[[["the_foo",[[21,3],[21,18]],[[21,11],[21,18]],["t"],["variable","fo_intf"]],["submod_inst",[[23,3],[27,9]],[[24,5],[24,16]],["t"],["instance","submod"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface_wrong_bad.v",[[[[["foo_intf",[[7,0],[7,19]],[[7,10],[7,18]],[],["interface"]],[[["a",[[8,3],[8,16]],[[8,15],[8,16]],["foo_intf"],["variable","logic"]]]]],[["bar_intf",[[11,0],[11,19]],[[11,10],[11,18]],[],["interface"]],[[["a",[[12,3],[12,16]],[[12,15],[12,16]],["bar_intf"],["variable","logic"]]]]],[["foo_mod",[[15,0],[15,35]],[[15,7],[15,14]],[],["module"]],[[["foo_port",[[15,16],[15,33]],[[15,25],[15,33]],["foo_mod"],["port","foo_intf"]]]]],[["t",[[21,0],[21,23]],[[21,7],[21,8]],[],["module"]],[[["foo",[[23,3],[23,18]],[[23,12],[23,15]],["t"],["instance","foo_intf"]],["bar",[[24,3],[24,18]],[[24,12],[24,15]],["t"],["instance","bar_intf"]],["foo_mod",[[29,3],[32,4]],[[30,3],[30,10]],["t"],["instance","foo_mod"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["rst",[[13,3],[13,21]],[[13,11],[13,14]],["t"],["variable","logic"]],["rst_cnt",[[14,3],[14,22]],[[14,11],[14,18]],["t"],["variable","integer"]],["cnt",[[24,3],[24,10]],[[24,7],[24,10]],["t"],["variable","int"]],["cnt_src",[[25,3],[25,14]],[[25,7],[25,14]],["t"],["variable","int"]],["cnt_drn",[[26,3],[26,14]],[[26,7],[26,14]],["t"],["variable","int"]],["inf",[[39,3],[42,4]],[[39,13],[39,16]],["t"],["instance","handshake"]],["source",[[45,3],[53,4]],[[48,5],[48,11]],["t"],["instance","source"]],["drain",[[56,3],[64,4]],[[59,5],[59,10]],["t"],["instance","drain"]]]]],[["handshake",[[70,0],[75,2]],[[70,10],[70,19]],[],["interface"]],[[["WC",[[71,3],[71,33]],[[71,26],[71,28]],["handshake"],["parameter-port","unsigned"]],["clk",[[73,3],[73,18]],[[73,15],[73,18]],["handshake"],["port","logic"]],["rst",[[74,3],[74,18]],[[74,15],[74,18]],["handshake"],["port","logic"]],["req",[[78,3],[78,12]],[[78,9],[78,12]],["handshake"],["variable","logic"]],["grt",[[79,3],[79,12]],[[79,9],[79,12]],["handshake"],["variable","logic"]],["inc",[[80,3],[80,12]],[[80,9],[80,12]],["handshake"],["variable","logic"]],["cnt",[[83,3],[83,14]],[[83,11],[83,14]],["handshake"],["variable","integer"]]],null,[[["src",[[86,11],[89,4]],[[86,11],[86,14]],["handshake"],["modport"]],[[["req",[[87,6],[87,16]],[[87,13],[87,16]],["handshake","src"],["port","output"]],["grt",[[88,6],[88,16]],[[88,13],[88,16]],["handshake","src"],["port","input"]]]]],[["drn",[[92,11],[95,4]],[[92,11],[92,14]],["handshake"],["modport"]],[[["req",[[93,6],[93,16]],[[93,13],[93,16]],["handshake","drn"],["port","input"]],["grt",[[94,6],[94,16]],[[94,13],[94,16]],["handshake","drn"],["port","output"]]]]]]]],[["source",[[109,0],[119,2]],[[109,7],[109,13]],[],["module"]],[[["RW",[[111,3],[111,30]],[[111,26],[111,28]],["source"],["parameter-port","unsigned"]],["RP",[[112,3],[112,31]],[[112,26],[112,28]],["source"],["parameter-port","bit"]],["RR",[[113,3],[113,31]],[[113,26],[113,28]],["source"],["parameter-port","bit"]],["clk",[[115,3],[115,21]],[[115,18],[115,21]],["source"],["port","logic"]],["rst",[[116,3],[116,21]],[[116,18],[116,21]],["source"],["port","logic"]],["inf",[[117,3],[117,21]],[[117,18],[117,21]],["source"],["port","handshake.src"]],["cnt",[[118,3],[118,21]],[[118,18],[118,21]],["source"],["port","integer"]],["rnd",[[122,3],[122,21]],[[122,18],[122,21]],["source"],["variable","logic"]]]]],[["drain",[[141,0],[151,2]],[[141,7],[141,12]],[],["module"]],[[["RW",[[143,3],[143,30]],[[143,26],[143,28]],["drain"],["parameter-port","unsigned"]],["RP",[[144,3],[144,31]],[[144,26],[144,28]],["drain"],["parameter-port","bit"]],["RR",[[145,3],[145,31]],[[145,26],[145,28]],["drain"],["parameter-port","bit"]],["clk",[[147,3],[147,21]],[[147,18],[147,21]],["drain"],["port","logic"]],["rst",[[148,3],[148,21]],[[148,18],[148,21]],["drain"],["port","logic"]],["inf",[[149,3],[149,21]],[[149,18],[149,21]],["drain"],["port","handshake.drn"]],["cnt",[[150,3],[150,21]],[[150,18],[150,21]],["drain"],["port","integer"]],["rnd",[[154,3],[154,21]],[[154,18],[154,21]],["drain"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface1_modport.v",[[[[["ifc",[[8,0],[8,14]],[[8,10],[8,13]],[],["interface"]],[[["hidden_from_isub",[[9,3],[9,27]],[[9,11],[9,27]],["ifc"],["variable","integer"]],["value",[[10,3],[10,16]],[[10,11],[10,16]],["ifc"],["variable","integer"]]],null,[[["out_modport",[[11,11],[11,37]],[[11,11],[11,22]],["ifc"],["modport"]],[[["value",[[11,24],[11,36]],[[11,31],[11,36]],["ifc","out_modport"],["port","output"]]]]]]]],[["t",[[14,0],[17,5]],[[14,7],[14,8]],[],["module"]],[[["clk",[[19,9],[19,12]],[[19,9],[19,12]],["t"],["port"]],["cyc",[[20,3],[20,16]],[[20,11],[20,14]],["t"],["variable","integer"]],["itop",[[22,3],[22,13]],[[22,7],[22,11]],["t"],["instance","ifc"]],["c1",[[24,3],[25,17]],[[24,8],[24,10]],["t"],["instance","sub"]]]]],[["sub",[[39,0],[50,5]],[[39,7],[39,10]],[],["module"]],[[["isub",[[48,3],[48,23]],[[48,19],[48,23]],["sub"],["port","ifc.out_modport"]],["i_value",[[49,3],[49,24]],[[49,17],[49,24]],["sub"],["port","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface1.v",[[[[["ifc",[[8,0],[8,14]],[[8,10],[8,13]],[],["interface"]],[[["value",[[9,3],[9,20]],[[9,15],[9,20]],["ifc"],["variable","logic"]]]]],[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["cyc",[[18,3],[18,16]],[[18,11],[18,14]],["t"],["variable","integer"]],["itop",[[20,3],[20,13]],[[20,7],[20,11]],["t"],["instance","ifc"]],["c1",[[22,3],[23,20]],[[22,8],[22,10]],["t"],["instance","sub"]]]]],[["sub",[[36,0],[40,5]],[[36,7],[36,10]],[],["module"]],[[["isub",[[38,3],[38,11]],[[38,7],[38,11]],["sub"],["port","ifc"]],["i_value",[[39,3],[39,28]],[[39,21],[39,28]],["sub"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_interface2.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,16]],[[12,11],[12,14]],["t"],["variable","integer"]],["c1_data",[[14,3],[14,23]],[[14,14],[14,21]],["t"],["instance","counter_io"]],["c2_data",[[15,3],[15,23]],[[15,14],[15,21]],["t"],["instance","counter_io"]],["c3_data",[[17,3],[17,23]],[[17,14],[17,21]],["t"],["instance","counter_io"]],["c1",[[19,3],[21,22]],[[19,17],[19,19]],["t"],["instance","counter_ansi"]],["c2",[[22,3],[24,22]],[[22,17],[22,19]],["t"],["instance","counter_ansi"]],["c3",[[25,36],[28,22]],[[26,10],[26,12]],["t"],["instance","counter_nansi"]]]]],[["counter_io",[[65,0],[65,21]],[[65,10],[65,20]],[],["interface"]],[[["value",[[66,3],[66,20]],[[66,15],[66,20]],["counter_io"],["variable","logic"]],["reset",[[67,3],[67,20]],[[67,15],[67,20]],["counter_io"],["variable","logic"]],["lcl",[[68,3],[68,18]],[[68,15],[68,18]],["counter_io"],["variable","integer"]]],null,[[["set_lcl",[[69,3],[69,33]],[[69,8],[69,15]],["counter_io"],["task"]],[[["a",[[69,17],[69,32]],[[69,31],[69,32]],["counter_io","set_lcl"],["port","integer"]]]]],[["get_lcl",[[70,3],[70,30]],[[70,20],[70,27]],["counter_io"],["function"]],[]]]]],[["ifunused",[[73,0],[73,19]],[[73,10],[73,18]],[],["interface"]],[[["unused",[[74,3],[74,21]],[[74,15],[74,21]],["ifunused"],["variable","logic"]]]]],[["counter_ansi",[[77,0],[82,5]],[[77,7],[77,19]],[],["module"]],[[["clkm",[[79,3],[79,13]],[[79,9],[79,13]],["counter_ansi"],["port","input"]],["c_data",[[80,3],[80,20]],[[80,14],[80,20]],["counter_ansi"],["port","counter_io"]],["i_value",[[81,3],[81,28]],[[81,21],[81,28]],["counter_ansi"],["port","logic"]]]]],[["counter_nansi",[[95,0],[95,44]],[[95,7],[95,20]],[],["module"]],[[["clkm",[[96,9],[96,13]],[[96,9],[96,13]],["counter_nansi"],["port"]],["c_data",[[95,27],[95,33]],[[95,27],[95,33]],["counter_nansi"],["port","clkm"]],["i_value",[[95,35],[95,42]],[[95,35],[95,42]],["counter_nansi"],["port","c_data"]],["c_data",[[97,3],[97,20]],[[97,14],[97,20]],["counter_nansi"],["variable","counter_io"]],["i_value",[[98,9],[98,28]],[[98,21],[98,28]],["counter_nansi"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_langext_1.v",[[[[["t",[[14,0],[17,5]],[[14,7],[14,8]],[],["module"]],[[["clk",[[18,9],[18,12]],[[18,9],[18,12]],["t"],["port"]],["res",[[20,3],[20,17]],[[20,14],[20,17]],["t"],["variable","wire"]],["test_i",[[23,3],[27,47]],[[23,8],[23,14]],["t"],["instance","test"]]]]],[["test",[[31,0],[36,5]],[[31,7],[31,11]],[],["module"]],[[["res",[[32,13],[32,16]],[[32,13],[32,16]],["test"],["port"]],["clk",[[34,13],[34,16]],[[34,13],[34,16]],["test"],["port","res"]],["in",[[35,13],[35,15]],[[35,13],[35,15]],["test"],["port","clk"]],["res",[[37,10],[37,23]],[[37,20],[37,23]],["test"],["port","reg"]],["clk",[[38,17],[38,20]],[[38,17],[38,20]],["test"],["port"]],["in",[[39,17],[39,19]],[[39,17],[39,19]],["test"],["port"]],["i",[[43,6],[43,14]],[[43,13],[43,14]],["test"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_langext_2.v",[[[[["t",[[14,0],[17,5]],[[14,7],[14,8]],[],["module"]],[[["clk",[[18,9],[18,12]],[[18,9],[18,12]],["t"],["port"]],["res",[[20,3],[20,17]],[[20,14],[20,17]],["t"],["variable","reg"]],["test_i",[[24,3],[29,20]],[[24,8],[24,14]],["t"],["instance","test"]]]]],[["test",[[33,0],[38,5]],[[33,7],[33,11]],[],["module"]],[[["res",[[39,10],[39,20]],[[39,17],[39,20]],["test"],["port"]],["clk",[[36,6],[36,9]],[[36,6],[36,9]],["test"],["port","res"]],["in",[[37,6],[37,8]],[[37,6],[37,8]],["test"],["port","clk"]],["clk",[[40,11],[40,14]],[[40,11],[40,14]],["test"],["port"]],["in",[[41,11],[41,13]],[[41,11],[41,13]],["test"],["port"]],["i",[[45,6],[45,14]],[[45,13],[45,14]],["test"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_langext_3.v",[[[[["t",[[13,0],[16,5]],[[13,7],[13,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["w",[[19,3],[19,10]],[[19,9],[19,10]],["t"],["variable","uwire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_langext_order_sub.v",[[[[["t_langext_order_sub",[[10,0],[10,37]],[[10,7],[10,26]],[],["module"]],[[["do",[[10,27],[10,35]],[[10,33],[10,35]],["t_langext_order_sub"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_langext_order.v",[[[[["t",[[10,0],[10,19]],[[10,7],[10,8]],[],["module"]],[[["do",[[10,9],[10,17]],[[10,15],[10,17]],["t"],["port","input"]],["sub",[[11,3],[11,36]],[[11,23],[11,26]],["t"],["instance","t_langext_order_sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_leak.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["sub",[[8,3],[8,13]],[[8,7],[8,10]],["t"],["instance","sub"]],["cyc",[[11,3],[11,16]],[[11,11],[11,14]],["t"],["variable","integer"]]]]],[["sub",[[22,0],[22,11]],[[22,7],[22,10]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lib_prot_comb.v",[[[[["secret",[[50,0],[50,75]],[[50,7],[50,13]],[],["module"]],[[["in0",[[50,14],[50,23]],[[50,20],[50,23]],["secret"],["port","input"]],["in1",[[50,25],[50,34]],[[50,31],[50,34]],["secret"],["port","input"]],["out0",[[50,36],[50,47]],[[50,43],[50,47]],["secret"],["port","output"]],["out1",[[50,49],[50,60]],[[50,56],[50,60]],["secret"],["port","output"]],["out2",[[50,62],[50,73]],[[50,69],[50,73]],["secret"],["port","output"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lib_prot_inout_bad.v",[[[[["secret_impl",[[5,0],[9,30]],[[5,7],[5,18]],[],["module"]],[[["a",[[6,20],[6,28]],[[6,27],[6,28]],["secret_impl"],["port","input"]],["oe",[[7,20],[7,29]],[[7,27],[7,29]],["secret_impl"],["port","input"]],["z",[[8,20],[8,28]],[[8,27],[8,28]],["secret_impl"],["port","inout"]],["y",[[9,20],[9,28]],[[9,27],[9,28]],["secret_impl"],["port","output"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lib_prot_secret.v",[[[[["secret",[[5,0],[38,57]],[[5,7],[5,13]],[],["module"]],[[["GATED_CLK",[[5,16],[5,39]],[[5,26],[5,35]],["secret"],["parameter-port","parameter"]],["accum_in",[[7,4],[7,38]],[[7,30],[7,38]],["secret"],["port","input"]],["accum_out",[[8,4],[8,39]],[[8,30],[8,39]],["secret"],["port","wire"]],["accum_bypass",[[9,4],[9,42]],[[9,30],[9,42]],["secret"],["port","input"]],["accum_bypass_out",[[10,4],[10,46]],[[10,30],[10,46]],["secret"],["port","output"]],["s1_in",[[11,4],[11,35]],[[11,30],[11,35]],["secret"],["port","input"]],["s1_out",[[12,4],[12,36]],[[12,30],[12,36]],["secret"],["port","logic"]],["s1up_in",[[13,4],[13,40]],[[13,30],[13,37]],["secret"],["port","input"]],["s1up_out",[[14,4],[14,41]],[[14,30],[14,38]],["secret"],["port","logic"]],["s2_in",[[15,4],[15,35]],[[15,30],[15,35]],["secret"],["port","input"]],["s2_out",[[16,4],[16,36]],[[16,30],[16,36]],["secret"],["port","logic"]],["s8_in",[[17,4],[17,35]],[[17,30],[17,35]],["secret"],["port","input"]],["s8_out",[[18,4],[18,36]],[[18,30],[18,36]],["secret"],["port","logic"]],["s33_in",[[19,4],[19,36]],[[19,30],[19,36]],["secret"],["port","input"]],["s33_out",[[20,4],[20,37]],[[20,30],[20,37]],["secret"],["port","logic"]],["s64_in",[[21,4],[21,36]],[[21,30],[21,36]],["secret"],["port","input"]],["s64_out",[[22,4],[22,37]],[[22,30],[22,37]],["secret"],["port","logic"]],["s65_in",[[23,4],[23,36]],[[23,30],[23,36]],["secret"],["port","input"]],["s65_out",[[24,4],[24,37]],[[24,30],[24,37]],["secret"],["port","logic"]],["s129_in",[[25,4],[25,37]],[[25,30],[25,37]],["secret"],["port","input"]],["s129_out",[[26,4],[26,38]],[[26,30],[26,38]],["secret"],["port","logic"]],["s4x32_in",[[27,4],[27,38]],[[27,30],[27,38]],["secret"],["port","input"]],["s4x32_out",[[28,4],[28,39]],[[28,30],[28,39]],["secret"],["port","logic"]],["s6x16up_in",[[30,4],[30,50]],[[30,30],[30,40]],["secret"],["port","input"]],["s6x16up_out",[[31,4],[31,51]],[[31,30],[31,41]],["secret"],["port","logic"]],["s8x16up_in",[[33,4],[33,50]],[[33,30],[33,40]],["secret"],["port","input"]],["s8x16up_out",[[34,4],[34,51]],[[34,30],[34,41]],["secret"],["port","logic"]],["s8x16up_3d_in",[[35,4],[35,58]],[[35,30],[35,43]],["secret"],["port","input"]],["s8x16up_3d_out",[[36,4],[36,59]],[[36,30],[36,44]],["secret"],["port","logic"]],["clk_en",[[37,4],[37,36]],[[37,30],[37,36]],["secret"],["port","input"]],["clk",[[38,4],[38,33]],[[38,30],[38,33]],["secret"],["port","input"]],["secret_accum_q",[[40,3],[40,48]],[[40,30],[40,44]],["secret"],["variable","logic"]],["secret_value",[[41,3],[41,46]],[[41,30],[41,42]],["secret"],["variable","logic"]],["the_clk",[[45,3],[45,24]],[[45,17],[45,24]],["secret"],["variable","logic"]],["clk_en_latch",[[48,9],[48,27]],[[48,15],[48,27]],["secret"],["variable","logic"]],["sub",[[89,3],[89,47]],[[89,7],[89,10]],["secret"],["instance","sub"]]]]],[["sub",[[101,0],[103,35]],[[101,7],[101,10]],[],["module"]],[[["sub_in",[[102,12],[102,32]],[[102,26],[102,32]],["sub"],["port","input"]],["sub_out",[[103,12],[103,33]],[[103,26],[103,33]],["sub"],["port","output"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lib_prot.v",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_always_comb_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["mid",[[8,3],[8,6]],[[8,3],[8,6]],["t"],["port"]],["o3",[[8,8],[8,10]],[[8,8],[8,10]],["t"],["port","mid"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","o3"]],["i3",[[10,8],[10,10]],[[10,8],[10,10]],["t"],["port","clk"]],["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["mid",[[13,10],[13,19]],[[13,16],[13,19]],["t"],["port","logic"]],["i3",[[14,16],[14,18]],[[14,16],[14,18]],["t"],["port"]],["o3",[[15,10],[15,18]],[[15,16],[15,18]],["t"],["port","logic"]],["temp1",[[17,3],[17,20]],[[17,15],[17,20]],["t"],["variable","wire"]],["temp1_d1r",[[18,3],[18,24]],[[18,15],[18,24]],["t"],["variable","wire"]],["setbefore",[[20,3],[20,24]],[[20,15],[20,24]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_always_comb_iface.v",[[[[["my_if",[[6,0],[6,16]],[[6,10],[6,15]],[],["interface"]],[[["valid",[[8,3],[8,25]],[[8,20],[8,25]],["my_if"],["variable","logic"]],["data",[[9,3],[9,24]],[[9,20],[9,24]],["my_if"],["variable","logic"]]],null,[[["slave_mp",[[11,11],[14,22]],[[11,11],[11,19]],["my_if"],["modport"]],[[["valid",[[12,21],[12,32]],[[12,27],[12,32]],["my_if","slave_mp"],["port","input"]],["data",[[13,21],[13,31]],[[13,27],[13,31]],["my_if","slave_mp"],["port","input"]]]]],[["master_mp",[[16,11],[19,23]],[[16,11],[16,20]],["my_if"],["modport"]],[[["valid",[[17,22],[17,34]],[[17,29],[17,34]],["my_if","master_mp"],["port","output"]],["data",[[18,22],[18,33]],[[18,29],[18,33]],["my_if","master_mp"],["port","output"]]]]]]]],[["t",[[23,0],[27,5]],[[23,7],[23,8]],[],["module"]],[[["in_valid",[[25,3],[25,28]],[[25,20],[25,28]],["t"],["port","wire"]],["in_data",[[26,3],[26,27]],[[26,20],[26,27]],["t"],["port","wire"]],["in_i",[[29,3],[29,17]],[[29,9],[29,13]],["t"],["instance","my_if"]],["out1_i",[[30,3],[30,18]],[[30,9],[30,15]],["t"],["instance","my_if"]],["out2_i",[[31,3],[31,18]],[[31,9],[31,15]],["t"],["instance","my_if"]],["out3_i",[[32,3],[32,18]],[[32,9],[32,15]],["t"],["instance","my_if"]],["my_module1_i",[[37,3],[40,29]],[[37,14],[37,26]],["t"],["instance","my_module1"]],["my_module2_i",[[42,3],[45,29]],[[42,14],[42,26]],["t"],["instance","my_module2"]],["my_module3_i",[[47,3],[50,29]],[[47,14],[47,26]],["t"],["instance","my_module3"]]]]],[["my_module1",[[54,0],[57,21]],[[54,7],[54,17]],[],["module"]],[[["in_i",[[55,19],[55,39]],[[55,35],[55,39]],["my_module1"],["port","my_if.slave_mp"]],["out_i",[[56,19],[56,40]],[[56,35],[56,40]],["my_module1"],["port","my_if.master_mp"]]]]],[["my_module2",[[68,0],[71,21]],[[68,7],[68,17]],[],["module"]],[[["in_i",[[69,19],[69,39]],[[69,35],[69,39]],["my_module2"],["port","my_if.slave_mp"]],["out_i",[[70,19],[70,40]],[[70,35],[70,40]],["my_module2"],["port","my_if.master_mp"]]]]],[["my_module3",[[84,0],[87,21]],[[84,7],[84,17]],[],["module"]],[[["in_i",[[85,19],[85,39]],[[85,35],[85,39]],["my_module3"],["port","my_if.slave_mp"]],["out_i",[[86,19],[86,40]],[[86,35],[86,40]],["my_module3"],["port","my_if.master_mp"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_blksync_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["i",[[12,3],[12,12]],[[12,11],[12,12]],["t"],["variable","integer"]],["sync_blk",[[14,3],[14,17]],[[14,9],[14,17]],["t"],["variable","reg"]],["sync_blk2",[[15,3],[15,18]],[[15,9],[15,18]],["t"],["variable","reg"]],["sync_nblk",[[16,3],[16,18]],[[16,9],[16,18]],["t"],["variable","reg"]],["sync2_ok",[[17,3],[17,17]],[[17,9],[17,17]],["t"],["variable","reg"]],["sync3_ok",[[18,3],[18,17]],[[18,9],[18,17]],["t"],["variable","reg"]],["combo_blk",[[19,3],[19,18]],[[19,9],[19,18]],["t"],["variable","reg"]],["combo_nblk",[[20,3],[20,19]],[[20,9],[20,19]],["t"],["variable","reg"]]],null,[[["f",[[43,3],[43,23]],[[43,12],[43,13]],["t"],["function"]],[[["v",[[43,15],[43,22]],[[43,21],[43,22]],["t","f"],["port","input"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_blksync_loop.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["data_out",[[25,10],[25,25]],[[25,17],[25,25]],["t"],["port"]],["wr",[[10,3],[10,5]],[[10,3],[10,5]],["t"],["port","data_out"]],["wa",[[10,7],[10,9]],[[10,7],[10,9]],["t"],["port","wr"]],["rst_l",[[10,11],[10,16]],[[10,11],[10,16]],["t"],["port","wa"]],["rd",[[10,18],[10,20]],[[10,18],[10,20]],["t"],["port","rst_l"]],["ra",[[10,22],[10,24]],[[10,22],[10,24]],["t"],["port","rd"]],["data_in",[[10,26],[10,33]],[[10,26],[10,33]],["t"],["port","ra"]],["clk",[[10,35],[10,38]],[[10,35],[10,38]],["t"],["port","data_in"]],["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["data_in",[[16,9],[16,24]],[[16,17],[16,24]],["t"],["port"]],["ra",[[17,9],[17,18]],[[17,16],[17,18]],["t"],["port"]],["rd",[[18,10],[18,12]],[[18,10],[18,12]],["t"],["port"]],["rst_l",[[19,10],[19,15]],[[19,10],[19,15]],["t"],["port"]],["wa",[[20,9],[20,18]],[[20,16],[20,18]],["t"],["port"]],["wr",[[21,10],[21,12]],[[21,10],[21,12]],["t"],["port"]],["sub",[[28,3],[40,24]],[[29,3],[29,6]],["t"],["instance","reg_1r1w"]]]]],[["reg_1r1w",[[44,0],[56,5]],[[44,7],[44,15]],[],["module"]],[[["WIDTH",[[46,5],[46,23]],[[46,15],[46,20]],["reg_1r1w"],["parameter-port","parameter"]],["ADRWID",[[47,5],[47,24]],[[47,15],[47,21]],["reg_1r1w"],["parameter-port","parameter"]],["DEPTH",[[48,5],[48,25]],[[48,15],[48,20]],["reg_1r1w"],["parameter-port","parameter"]],["RST",[[49,5],[49,20]],[[49,15],[49,18]],["reg_1r1w"],["parameter-port","parameter"]],["data_out",[[66,11],[66,31]],[[66,23],[66,31]],["reg_1r1w"],["port"]],["data_in",[[55,3],[55,10]],[[55,3],[55,10]],["reg_1r1w"],["port","data_out"]],["ra",[[55,12],[55,14]],[[55,12],[55,14]],["reg_1r1w"],["port","data_in"]],["wa",[[55,16],[55,18]],[[55,16],[55,18]],["reg_1r1w"],["port","ra"]],["wr",[[55,20],[55,22]],[[55,20],[55,22]],["reg_1r1w"],["port","wa"]],["rd",[[55,24],[55,26]],[[55,24],[55,26]],["reg_1r1w"],["port","wr"]],["clk",[[55,28],[55,31]],[[55,28],[55,31]],["reg_1r1w"],["port","rd"]],["rst_l",[[55,33],[55,38]],[[55,33],[55,38]],["reg_1r1w"],["port","clk"]],["data_in",[[58,10],[58,29]],[[58,22],[58,29]],["reg_1r1w"],["port"]],["ra",[[59,10],[59,25]],[[59,23],[59,25]],["reg_1r1w"],["port"]],["wa",[[60,10],[60,25]],[[60,23],[60,25]],["reg_1r1w"],["port"]],["wr",[[61,10],[61,12]],[[61,10],[61,12]],["reg_1r1w"],["port"]],["rd",[[62,10],[62,12]],[[62,10],[62,12]],["reg_1r1w"],["port"]],["clk",[[63,10],[63,13]],[[63,10],[63,13]],["reg_1r1w"],["port"]],["rst_l",[[64,10],[64,15]],[[64,10],[64,15]],["reg_1r1w"],["port"]],["array",[[68,4],[68,37]],[[68,20],[68,25]],["reg_1r1w"],["variable","reg"]],["ra_r",[[69,4],[69,25]],[[69,21],[69,25]],["reg_1r1w"],["variable","reg"]],["wa_r",[[69,4],[69,31]],[[69,27],[69,31]],["reg_1r1w"],["variable","ra_r"]],["data_in_r",[[70,4],[70,30]],[[70,21],[70,30]],["reg_1r1w"],["variable","reg"]],["wr_r",[[71,4],[71,24]],[[71,20],[71,24]],["reg_1r1w"],["variable","reg"]],["rd_r",[[72,4],[72,24]],[[72,20],[72,24]],["reg_1r1w"],["variable","reg"]],["x",[[74,4],[74,20]],[[74,19],[74,20]],["reg_1r1w"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_block_redecl_bad.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_bsspace_bad.v",[[[[["t",[[12,0],[12,9]],[[12,7],[12,8]],[],["module"]],[]]],null,null,null,[["FOO",[[9,0],[10,3]],[[9,8],[9,11]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_caseincomplete_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["i",[[11,9],[11,16]],[[11,15],[11,16]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_cmpconst_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["uns",[[8,3],[8,16]],[[8,13],[8,16]],["t"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_colonplus_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["z",[[12,10],[12,29]],[[12,16],[12,17]],["t"],["port"]],["r",[[11,3],[11,24]],[[11,13],[11,14]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_comb_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_comb_use.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["hval",[[8,3],[8,7]],[[8,3],[8,7]],["t"],["port"]],["sel",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","hval"]],["sel",[[13,10],[13,25]],[[13,22],[13,25]],["t"],["port","logic"]],["hval",[[14,10],[14,26]],[[14,22],[14,26]],["t"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_const_func_dpi_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[null]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_const_func_gen_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["PARAM",[[14,6],[14,37]],[[14,17],[14,22]],["t"],["localparam"]]],null,[[["constFunc",[[10,6],[10,40]],[[10,29],[10,38]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_declfilename_bbox.v",[[[[["t_lint_declfilename_bbox",[[6,0],[6,35]],[[6,7],[6,31]],[],["module"]],[[["IN",[[7,3],[7,20]],[[7,13],[7,15]],["t_lint_declfilename_bbox"],["parameter"]],["bboxed",[[10,6],[10,26]],[[10,17],[10,23]],["t_lint_declfilename_bbox"],["instance","BLACKBOXED"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_declfilename.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["sub",[[7,3],[7,29]],[[7,23],[7,26]],["t"],["instance","t_lint_declfilename"]]]]],[["t_lint_declfilename",[[10,0],[10,27]],[[10,7],[10,26]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_defparam.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["sub",[[8,3],[8,13]],[[8,7],[8,10]],["t"],["instance","sub"]]]]],[["sub",[[13,0],[13,11]],[[13,7],[13,10]],[],["module"]],[[["P",[[14,3],[14,19]],[[14,13],[14,14]],["sub"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_didnotconverge_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["a",[[8,3],[8,4]],[[8,3],[8,4]],["t"],["port"]],["b",[[13,17],[13,20]],[[13,19],[13,20]],["t"],["port","a"]],["a",[[13,10],[13,17]],[[13,16],[13,17]],["t"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_ifdepth_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["value",[[8,3],[8,21]],[[8,11],[8,16]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_implicit_def_bad.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["a",[[7,9],[7,10]],[[7,9],[7,10]],["t"],["port"]],["z",[[6,12],[6,13]],[[6,12],[6,13]],["t"],["port","a"]],["z",[[8,10],[8,11]],[[8,10],[8,11]],["t"],["port"]],["sub",[[10,3],[10,13]],[[10,7],[10,10]],["t"],["instance","sub"]]]]],[["sub",[[25,0],[25,11]],[[25,7],[25,10]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_implicit_port.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["oe",[[12,3],[12,11]],[[12,9],[12,11]],["t"],["variable","logic"]],["r",[[14,3],[14,71]],[[14,8],[14,9]],["t"],["instance","read"]],["s",[[15,3],[15,46]],[[15,8],[15,9]],["t"],["instance","sets"]],["u",[[16,3],[16,44]],[[16,8],[16,9]],["t"],["instance","read"]]]]],[["sets",[[20,0],[23,5]],[[20,7],[20,11]],[],["module"]],[[["clk",[[21,3],[21,13]],[[21,10],[21,13]],["sets"],["port","input"]],["enable",[[22,3],[22,16]],[[22,10],[22,16]],["sets"],["port","output"]]]]],[["read",[[27,0],[30,5]],[[27,7],[27,11]],[],["module"]],[[["clk",[[28,3],[28,12]],[[28,9],[28,12]],["read"],["port","input"]],["data",[[29,3],[29,13]],[[29,9],[29,13]],["read"],["port","input"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_implicit.v",[[[[["t",[[6,0],[6,15]],[[6,7],[6,8]],[],["module"]],[[["a",[[7,9],[7,10]],[[7,9],[7,10]],["t"],["port"]],["z",[[6,12],[6,13]],[[6,12],[6,13]],["t"],["port","a"]],["z",[[8,10],[8,11]],[[8,10],[8,11]],["t"],["port"]],["OR0",[[12,3],[12,23]],[[12,8],[12,11]],["t"],["instance","or"]],["dummy_ip",[[14,3],[14,23]],[[14,15],[14,23]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_import_name_bad.v",[[[[["defs",[[6,0],[6,13]],[[6,8],[6,12]],[],["package"]],[[["sig",[[7,3],[7,10]],[[7,7],[7,10]],["defs"],["variable","int"]]]]],[["t",[[12,0],[12,9]],[[12,7],[12,8]],[],["module"]],[]]],null,[["defs",["sigs"]]]],["defs"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_import_name2_bad.v",[[null,null,[["missing",["*"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_importstar_bad.v",[[[[["defs",[[6,0],[6,13]],[[6,8],[6,12]],[],["package"]],[[["sig",[[7,3],[7,10]],[[7,7],[7,10]],["defs"],["variable","int"]]]]],[["t",[[12,0],[12,9]],[[12,7],[12,8]],[],["module"]],[]]],null,[["defs",["*"]]]],["defs"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_in_inc_bad_1.vh",[[[[["x",["file:///home/mlefebvre/workspace/verilator/test_regress/t/t_lint_in_inc_bad_2.vh",[[6,0],[6,9]]],["file:///home/mlefebvre/workspace/verilator/test_regress/t/t_lint_in_inc_bad_2.vh",[[6,7],[6,8]]],[],["module"]],[]]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_in_inc_bad_2.vh"]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_in_inc_bad_2.vh",[[[[["x",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_in_inc_bad.v",[[[[["x",["file:///home/mlefebvre/workspace/verilator/test_regress/t/t_lint_in_inc_bad_2.vh",[[6,0],[6,9]]],["file:///home/mlefebvre/workspace/verilator/test_regress/t/t_lint_in_inc_bad_2.vh",[[6,7],[6,8]]],[],["module"]],[]]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_in_inc_bad_1.vh"]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_incabspath.v",[[[[["t",[[8,0],[8,9]],[[8,7],[8,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_infinite.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_inherit.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["q",[[8,3],[8,4]],[[8,3],[8,4]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","q"]],["d",[[10,8],[10,9]],[[10,8],[10,9]],["t"],["port","clk"]],["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["d",[[13,9],[13,10]],[[13,9],[13,10]],["t"],["port"]],["q",[[14,10],[14,22]],[[14,21],[14,22]],["t"],["port","wire"]],["m1",[[18,3],[23,13]],[[18,6],[18,8]],["t"],["instance","m1"]]]]],[["m1",[[26,0],[31,5]],[[26,7],[26,9]],[],["module"]],[[["clk",[[28,3],[28,12]],[[28,9],[28,12]],["m1"],["port","input"]],["d",[[29,3],[29,10]],[[29,9],[29,10]],["m1"],["port","input"]],["q",[[30,3],[30,22]],[[30,21],[30,22]],["m1"],["port","wire"]],["m2",[[33,3],[38,13]],[[33,6],[33,8]],["m1"],["instance","m2"]]]]],[["m2",[[41,0],[51,5]],[[41,7],[41,9]],[],["module"]],[[["clk",[[43,3],[43,12]],[[43,9],[43,12]],["m2"],["port","input"]],["d",[[44,3],[44,10]],[[44,9],[44,10]],["m2"],["port","input"]],["q",[[48,3],[48,21]],[[48,20],[48,21]],["m2"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_input_eq_bad.v",[[[[["t",[[6,0],[10,5]],[[6,7],[6,8]],[],["module"]],[[["i",[[8,3],[8,15]],[[8,14],[8,15]],["t"],["port","wire"]],["i2",[[9,3],[9,20]],[[9,14],[9,16]],["t"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_latch_1.v",[[[[["t",[[5,0],[5,31]],[[5,7],[5,8]],[],["module"]],[[["a",[[6,10],[6,11]],[[6,10],[6,11]],["t"],["port"]],["b",[[5,25],[5,26]],[[5,25],[5,26]],["t"],["port","a"]],["o",[[5,28],[5,29]],[[5,28],[5,29]],["t"],["port","b"]],["b",[[7,10],[7,11]],[[7,10],[7,11]],["t"],["port"]],["o",[[8,10],[8,15]],[[8,14],[8,15]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_latch_2.v",[[[[["t",[[5,0],[5,28]],[[5,7],[5,8]],[],["module"]],[[["i",[[7,14],[7,21]],[[7,20],[7,21]],["t"],["port"]],["o",[[5,25],[5,26]],[[5,25],[5,26]],["t"],["port","i"]],["o",[[8,10],[8,21]],[[8,20],[8,21]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_latch_3.v",[[[[["t",[[5,0],[5,38]],[[5,7],[5,8]],[],["module"]],[[["out",[[5,22],[5,25]],[[5,22],[5,25]],["t"],["port"]],["out2",[[5,27],[5,31]],[[5,27],[5,31]],["t"],["port","out"]],["in",[[5,33],[5,35]],[[5,33],[5,35]],["t"],["port","out2"]],["in",[[7,14],[7,22]],[[7,20],[7,22]],["t"],["port"]],["out",[[8,10],[8,23]],[[8,20],[8,23]],["t"],["port","reg"]],["out2",[[9,10],[9,24]],[[9,20],[9,24]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_latch_4.v",[[[[["test",[[5,0],[10,2]],[[5,7],[5,11]],[],["module"]],[[["a",[[6,2],[6,20]],[[6,19],[6,20]],["test"],["port","input"]],["c",[[7,2],[7,20]],[[7,19],[7,20]],["test"],["port","input"]],["b",[[9,2],[9,20]],[[9,19],[9,20]],["test"],["port","reg"]],["i",[[12,2],[12,11]],[[12,10],[12,11]],["test"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_latch_bad_2.v",[[[[["t",[[5,0],[5,31]],[[5,7],[5,8]],[],["module"]],[[["a",[[6,10],[6,11]],[[6,10],[6,11]],["t"],["port"]],["b",[[5,25],[5,26]],[[5,25],[5,26]],["t"],["port","a"]],["o",[[5,28],[5,29]],[[5,28],[5,29]],["t"],["port","b"]],["b",[[7,10],[7,11]],[[7,10],[7,11]],["t"],["port"]],["o",[[8,10],[8,15]],[[8,14],[8,15]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_latch_bad_3.v",[[[[["t",[[5,0],[5,62]],[[5,7],[5,8]],[],["module"]],[[["reset",[[6,10],[6,15]],[[6,10],[6,15]],["t"],["port"]],["a",[[5,29],[5,30]],[[5,29],[5,30]],["t"],["port","reset"]],["b",[[5,32],[5,33]],[[5,32],[5,33]],["t"],["port","a"]],["c",[[5,35],[5,36]],[[5,35],[5,36]],["t"],["port","b"]],["en",[[5,38],[5,40]],[[5,38],[5,40]],["t"],["port","c"]],["o1",[[5,42],[5,44]],[[5,42],[5,44]],["t"],["port","en"]],["o2",[[5,46],[5,48]],[[5,46],[5,48]],["t"],["port","o1"]],["o3",[[5,50],[5,52]],[[5,50],[5,52]],["t"],["port","o2"]],["o4",[[5,54],[5,56]],[[5,54],[5,56]],["t"],["port","o3"]],["o5",[[5,58],[5,60]],[[5,58],[5,60]],["t"],["port","o4"]],["a",[[7,10],[7,11]],[[7,10],[7,11]],["t"],["port"]],["b",[[8,10],[8,11]],[[8,10],[8,11]],["t"],["port"]],["c",[[9,10],[9,11]],[[9,10],[9,11]],["t"],["port"]],["en",[[10,10],[10,12]],[[10,10],[10,12]],["t"],["port"]],["o1",[[11,10],[11,16]],[[11,14],[11,16]],["t"],["port","reg"]],["o2",[[12,10],[12,16]],[[12,14],[12,16]],["t"],["port","reg"]],["o3",[[13,10],[13,16]],[[13,14],[13,16]],["t"],["port","reg"]],["o4",[[14,10],[14,16]],[[14,14],[14,16]],["t"],["port","reg"]],["o5",[[15,10],[15,16]],[[15,14],[15,16]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_latch_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["bl",[[8,3],[8,5]],[[8,3],[8,5]],["t"],["port"]],["cl",[[8,7],[8,9]],[[8,7],[8,9]],["t"],["port","bl"]],["bc",[[8,11],[8,13]],[[8,11],[8,13]],["t"],["port","cl"]],["cc",[[8,15],[8,17]],[[8,15],[8,17]],["t"],["port","bc"]],["a",[[10,3],[10,4]],[[10,3],[10,4]],["t"],["port","cc"]],["a",[[13,9],[13,16]],[[13,15],[13,16]],["t"],["port","logic"]],["bl",[[14,10],[14,18]],[[14,16],[14,18]],["t"],["port","logic"]],["cl",[[15,10],[15,18]],[[15,16],[15,18]],["t"],["port","logic"]],["bc",[[21,10],[21,18]],[[21,16],[21,18]],["t"],["port","logic"]],["cc",[[22,10],[22,18]],[[22,16],[22,18]],["t"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_literal_bad.v",[[[[["t",[[6,0],[7,2]],[[6,7],[6,8]],[],["module"]],[[["the_localparam",[[9,4],[9,39]],[[9,15],[9,29]],["t"],["localparam"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_mod_paren_bad.v",[[[[["t",[[9,0],[14,8]],[[9,7],[9,8]],[],["module"]],[[["FOO",[[11,3],[11,8]],[[11,3],[11,6]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_modport_dir_bad.v",[[[[["dummy_if",[[6,0],[6,22]],[[6,10],[6,18]],[],["interface"]],[[["signal",[[7,3],[7,15]],[[7,9],[7,15]],["dummy_if"],["variable","logic"]]],null,[[["slave",[[9,11],[10,20]],[[9,11],[9,16]],["dummy_if"],["modport"]],[[["signal",[[10,6],[10,19]],[[10,13],[10,19]],["dummy_if","slave"],["port","output"]]]]],[["master",[[12,11],[13,19]],[[12,11],[12,17]],["dummy_if"],["modport"]],[[["signal",[[13,6],[13,18]],[[13,12],[13,18]],["dummy_if","master"],["port","input"]]]]]]]],[["sub",[[16,0],[23,5]],[[16,7],[16,10]],[],["module"]],[[["signal_i",[[18,3],[18,23]],[[18,15],[18,23]],["sub"],["port","wire"]],["signal_o",[[19,3],[19,23]],[[19,15],[19,23]],["sub"],["port","wire"]],["dummy_in",[[21,3],[21,27]],[[21,19],[21,27]],["sub"],["port","dummy_if.master"]],["dummy_out",[[22,3],[22,27]],[[22,18],[22,27]],["sub"],["port","dummy_if.slave"]]]]],[["t",[[30,0],[35,5]],[[30,7],[30,8]],[],["module"]],[[["signal_o",[[37,10],[37,18]],[[37,10],[37,18]],["t"],["port"]],["signal_i",[[34,3],[34,11]],[[34,3],[34,11]],["t"],["port","signal_o"]],["signal_i",[[36,9],[36,17]],[[36,9],[36,17]],["t"],["port"]],["dummy_if",[[39,3],[39,23]],[[39,12],[39,20]],["t"],["instance","dummy_if"]],["sub",[[41,3],[47,7]],[[41,7],[41,10]],["t"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_multidriven_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["out",[[8,3],[8,6]],[[8,3],[8,6]],["t"],["port"]],["out2",[[8,8],[8,12]],[[8,8],[8,12]],["t"],["port","out"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","out2"]],["a0",[[10,8],[10,10]],[[10,8],[10,10]],["t"],["port","clk"]],["d0",[[10,12],[10,14]],[[10,12],[10,14]],["t"],["port","a0"]],["d1",[[10,16],[10,18]],[[10,16],[10,18]],["t"],["port","d0"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["a0",[[14,9],[14,17]],[[14,15],[14,17]],["t"],["port"]],["d0",[[15,9],[15,17]],[[15,15],[15,17]],["t"],["port"]],["d1",[[16,9],[16,17]],[[16,15],[16,17]],["t"],["port"]],["out",[[17,10],[17,24]],[[17,21],[17,24]],["t"],["port","reg"]],["out2",[[18,10],[18,25]],[[18,21],[18,25]],["t"],["port","reg"]],["mem",[[20,3],[20,28]],[[20,21],[20,24]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_nolatch_bad.v",[[[[["t",[[5,0],[5,31]],[[5,7],[5,8]],[],["module"]],[[["a",[[6,10],[6,11]],[[6,10],[6,11]],["t"],["port"]],["b",[[5,25],[5,26]],[[5,25],[5,26]],["t"],["port","a"]],["o",[[5,28],[5,29]],[[5,28],[5,29]],["t"],["port","b"]],["b",[[7,10],[7,11]],[[7,10],[7,11]],["t"],["port"]],["o",[[8,10],[8,15]],[[8,14],[8,15]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_nullport.v",[[],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_numwidth.v",[[null,null,null,null,[["a",[[6,0],[6,28]],[[6,16],[6,17]],[],["variable","logic"]],["b",[[7,0],[7,28]],[[7,16],[7,17]],[],["variable","logic"]],["c",[[8,0],[8,30]],[[8,17],[8,18]],[],["variable","logic"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_once_bad.v",[[[[["t",[[9,0],[9,12]],[[9,7],[9,8]],[],["module"]],[[["sub1",[[10,3],[10,22]],[[10,16],[10,20]],["t"],["instance","sub"]],["sub2",[[11,3],[11,22]],[[11,16],[11,20]],["t"],["instance","sub"]],["sub3",[[12,3],[12,22]],[[12,16],[12,20]],["t"],["instance","sub"]]]]],[["sub",[[15,0],[15,11]],[[15,7],[15,10]],[],["module"]],[[["A",[[16,3],[16,19]],[[16,13],[16,14]],["sub"],["parameter"]],["unus1",[[18,3],[18,18]],[[18,13],[18,18]],["sub"],["variable","reg"]],["unus2",[[18,23],[18,38]],[[18,33],[18,38]],["sub"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_only.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_pindup_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["o",[[8,3],[8,16]],[[8,15],[8,16]],["t"],["port","wire"]],["i",[[9,3],[9,15]],[[9,14],[9,15]],["t"],["port","wire"]],["i2",[[10,3],[10,16]],[[10,14],[10,16]],["t"],["port","wire"]],["sub",[[13,3],[22,9]],[[18,3],[18,6]],["t"],["instance","sub"]]]]],[["sub",[[26,0],[33,5]],[[26,7],[26,10]],[],["module"]],[[["P",[[27,4],[27,17]],[[27,14],[27,15]],["sub"],["parameter-port","parameter"]],["EXIST",[[28,4],[28,21]],[[28,14],[28,19]],["sub"],["parameter-port","parameter"]],["o",[[30,3],[30,16]],[[30,15],[30,16]],["sub"],["port","wire"]],["i",[[31,3],[31,15]],[[31,14],[31,15]],["sub"],["port","wire"]],["exists",[[32,3],[32,20]],[[32,14],[32,20]],["sub"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_pinnotfound_bad.v",[[[[["a",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["A",[[7,0],[7,15]],[[7,11],[7,12]],["a"],["localparam"]],["b_inst1",[[11,0],[11,20]],[[11,2],[11,9]],["a"],["instance","b"]],["b_inst2",[[12,0],[12,25]],[[12,15],[12,22]],["a"],["instance","b"]]]]],[["b",[[17,0],[17,9]],[[17,7],[17,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_pinnotfound.v",[[[[["a",[[7,0],[7,9]],[[7,7],[7,8]],[],["module"]],[[["A",[[8,0],[8,15]],[[8,11],[8,12]],["a"],["localparam"]],["b_inst1",[[12,0],[12,20]],[[12,2],[12,9]],["a"],["instance","b"]],["b_inst2",[[13,0],[13,25]],[[13,15],[13,22]],["a"],["instance","b"]]]]],[["b",[[18,0],[18,9]],[[18,7],[18,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_pkg_colon_bad.v",[[[[["t",[[6,0],[6,33]],[[6,7],[6,8]],[],["module"]],[[["a",[[6,10],[6,31]],[[6,30],[6,31]],["t"],["port","mispkg::foo_t"]],["b",[[7,3],[7,23]],[[7,22],[7,23]],["t"],["variable","mispkgb::bar_t"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_pragma_protected_err.v",[[[[["t_lint_pragma_protected_err",[[0,0],[0,35]],[[0,7],[0,34]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_pragma_protected.v",[[[[["t_lint_pragma_protected",[[2,0],[2,31]],[[2,7],[2,30]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_realcvt_bad.v",[[[[["sub",[[6,0],[6,11]],[[6,7],[6,10]],[],["module"]],[[["i",[[7,3],[7,12]],[[7,11],[7,12]],["sub"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_repeat_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["sub1",[[8,3],[8,23]],[[8,16],[8,20]],["t"],["instance","sub"]],["sub2",[[9,3],[9,23]],[[9,16],[9,20]],["t"],["instance","sub"]],["sub3",[[10,3],[10,23]],[[10,16],[10,20]],["t"],["instance","sub"]]]]],[["sub",[[14,0],[14,11]],[[14,7],[14,10]],[],["module"]],[[["Z",[[15,3],[15,19]],[[15,13],[15,14]],["sub"],["parameter"]],["a",[[16,3],[16,23]],[[16,14],[16,15]],["sub"],["variable","wire"]],["b",[[17,3],[17,19]],[[17,14],[17,15]],["sub"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_restore_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["four",[[8,3],[8,17]],[[8,13],[8,17]],["t"],["variable","reg"]],["five",[[9,3],[9,17]],[[9,13],[9,17]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_restore_prag_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_rsvd_bad.v",[[[[["t",[[17,0],[17,9]],[[17,7],[17,8]],[],["module"]],[]]],null,null,null,[["cfgBad",[[6,0],[6,13]],[[6,7],[6,13]],[],["variable","config"]],["rtlLib.top",[[7,3],[7,20]],[[7,10],[7,20]],[],["variable","design"]],["rtlLib",[[8,3],[8,25]],[[8,19],[8,25]],[],["variable","liblist"]],["gateLib",[[9,3],[9,34]],[[9,27],[9,34]],[],["variable","liblist"]],["none",[[10,3],[10,15]],[[10,11],[10,15]],[],["variable","include"]],["v",[[11,3],[11,21]],[[11,20],[11,21]],[],["variable","rtlLib"]],["aa",[[12,3],[12,13]],[[12,11],[12,13]],[],["variable","include"]],["gateLib",[[13,3],[13,14]],[[13,7],[13,14]],[],["variable","use"]],["rtlLib.cell",[[14,3],[14,19]],[[14,8],[14,19]],[],["variable","cell"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_setout_bad.v",[[[[["t",[[6,0],[10,5]],[[6,7],[6,8]],[],["module"]],[[["reset_l",[[8,3],[8,21]],[[8,14],[8,21]],["t"],["port","wire"]],["clk",[[9,3],[9,17]],[[9,14],[9,17]],["t"],["port","wire"]],["sub_I",[[12,3],[17,7]],[[12,7],[12,12]],["t"],["instance","sub"]]]]],[["sub",[[20,0],[24,5]],[[20,7],[20,10]],[],["module"]],[[["clk",[[22,3],[22,19]],[[22,16],[22,19]],["sub"],["port","wire"]],["reset_l",[[22,21],[22,28]],[[22,21],[22,28]],["sub"],["port","clk"]],["cpu_if_timeout",[[23,3],[23,30]],[[23,16],[23,30]],["sub"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_stmtdly_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_subout_bad.v",[[[[["t",[[8,0],[8,11]],[[8,7],[8,8]],[],["module"]],[[["sig",[[9,3],[9,11]],[[9,8],[9,11]],["t"],["variable","wire"]],["sub0",[[10,3],[10,24]],[[10,7],[10,11]],["t"],["instance","sub"]],["sub1",[[11,3],[11,31]],[[11,7],[11,11]],["t"],["instance","sub"]],["sub2",[[12,3],[12,31]],[[12,7],[12,11]],["t"],["instance","sub"]]]]],[["sub",[[15,0],[15,36]],[[15,7],[15,10]],[],["module"]],[[["out",[[15,11],[15,34]],[[15,31],[15,34]],["sub"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_syncasyncnet_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["rst_both_l",[[8,8],[8,18]],[[8,8],[8,18]],["t"],["port","clk"]],["rst_sync_l",[[8,20],[8,30]],[[8,20],[8,30]],["t"],["port","rst_both_l"]],["rst_async_l",[[8,32],[8,43]],[[8,32],[8,43]],["t"],["port","rst_sync_l"]],["d",[[8,45],[8,46]],[[8,45],[8,46]],["t"],["port","rst_async_l"]],["rst_both_l",[[13,9],[13,19]],[[13,9],[13,19]],["t"],["port"]],["rst_sync_l",[[14,9],[14,19]],[[14,9],[14,19]],["t"],["port"]],["rst_async_l",[[15,9],[15,20]],[[15,9],[15,20]],["t"],["port"]],["d",[[17,9],[17,10]],[[17,9],[17,10]],["t"],["port"]],["q1",[[18,3],[18,9]],[[18,7],[18,9]],["t"],["variable","reg"]],["q2",[[19,3],[19,9]],[[19,7],[19,9]],["t"],["variable","reg"]],["q3",[[37,3],[37,11]],[[37,9],[37,11]],["t"],["variable","reg"]],["q4",[[49,3],[49,9]],[[49,7],[49,9]],["t"],["variable","reg"]],["q5",[[54,3],[54,9]],[[54,7],[54,9]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_unsigned_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["uns",[[8,3],[8,16]],[[8,13],[8,16]],["t"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_unsized_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["num",[[7,3],[7,50]],[[7,15],[7,18]],["t"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_unsup_deassign.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["rst",[[8,3],[8,17]],[[8,14],[8,17]],["t"],["port","wire"]],["q",[[11,3],[11,12]],[[11,11],[11,12]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_unsup_mixed.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[8,3],[8,17]],[[8,14],[8,17]],["t"],["port","wire"]],["a",[[9,3],[9,15]],[[9,14],[9,15]],["t"],["port","wire"]],["b",[[10,3],[10,15]],[[10,14],[10,15]],["t"],["port","wire"]],["q",[[13,3],[13,12]],[[13,11],[13,12]],["t"],["variable","integer"]],["qb",[[25,3],[25,13]],[[25,11],[25,13]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_unused_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["sub",[[8,3],[8,13]],[[8,7],[8,10]],["t"],["instance","sub"]]]]],[["sub",[[12,0],[12,11]],[[12,7],[12,10]],[],["module"]],[[["pub",[[14,3],[14,11]],[[14,8],[14,11]],["sub"],["variable","wire"]],["assunu1",[[16,3],[16,25]],[[16,14],[16,21]],["sub"],["variable","wire"]],["assunub2",[[18,3],[18,26]],[[18,14],[18,22]],["sub"],["variable","wire"]],["udrb2",[[20,3],[20,21]],[[20,16],[20,21]],["sub"],["variable","wire"]],["unu3",[[25,3],[25,18]],[[25,14],[25,18]],["sub"],["variable","wire"]],["mixed",[[27,3],[27,19]],[[27,14],[27,19]],["sub"],["variable","wire"]],["cmdln_off",[[31,3],[31,23]],[[31,14],[31,23]],["sub"],["variable","wire"]],["THREE",[[34,3],[34,24]],[[34,14],[34,19]],["sub"],["localparam"]],["UNUSED_P",[[36,3],[36,26]],[[36,13],[36,21]],["sub"],["parameter"]],["UNUSED_LP",[[37,3],[37,28]],[[37,14],[37,23]],["sub"],["localparam"]],["unused_gv",[[39,3],[39,23]],[[39,14],[39,23]],["sub"],["variable","genvar"]],["ok_gv",[[40,3],[40,19]],[[40,14],[40,19]],["sub"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_unused_iface_bad.v",[[[[["dummy_if",[[6,0],[6,22]],[[6,10],[6,18]],[],["interface"]],[[["sig_udrv",[[7,3],[7,17]],[[7,9],[7,17]],["dummy_if"],["variable","logic"]],["sig_uusd",[[8,3],[8,17]],[[8,9],[8,17]],["dummy_if"],["variable","logic"]]]]],[["sub",[[11,0],[14,5]],[[11,7],[11,10]],[],["module"]],[[["dummy",[[13,3],[13,17]],[[13,12],[13,17]],["sub"],["port","dummy_if"]]]]],[["t",[[20,0],[20,23]],[[20,7],[20,8]],[],["module"]],[[["dummy",[[22,3],[22,20]],[[22,12],[22,17]],["t"],["instance","dummy_if"]],["sub",[[24,3],[26,7]],[[24,7],[24,10]],["t"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_unused_iface.v",[[[[["dummy_if",[[6,0],[6,22]],[[6,10],[6,18]],[],["interface"]],[[["signal",[[7,3],[7,15]],[[7,9],[7,15]],["dummy_if"],["variable","logic"]]],null,[[["slave",[[9,11],[12,7]],[[9,11],[9,16]],["dummy_if"],["modport"]],[[["signal",[[11,6],[11,18]],[[11,12],[11,18]],["dummy_if","slave"],["port","input"]]]]],[["master",[[14,11],[17,7]],[[14,11],[14,17]],["dummy_if"],["modport"]],[[["signal",[[16,6],[16,19]],[[16,13],[16,19]],["dummy_if","master"],["port","output"]]]]]]]],[["sub",[[20,0],[27,5]],[[20,7],[20,10]],[],["module"]],[[["signal_i",[[22,3],[22,23]],[[22,15],[22,23]],["sub"],["port","wire"]],["signal_o",[[23,3],[23,23]],[[23,15],[23,23]],["sub"],["port","wire"]],["dummy_in",[[25,3],[25,27]],[[25,19],[25,27]],["sub"],["port","dummy_if.master"]],["dummy_out",[[26,3],[26,27]],[[26,18],[26,27]],["sub"],["port","dummy_if.slave"]]]]],[["t",[[34,0],[39,5]],[[34,7],[34,8]],[],["module"]],[[["signal_o",[[41,10],[41,18]],[[41,10],[41,18]],["t"],["port"]],["signal_i",[[38,3],[38,11]],[[38,3],[38,11]],["t"],["port","signal_o"]],["signal_i",[[40,9],[40,17]],[[40,9],[40,17]],["t"],["port"]],["dummy_if",[[45,3],[45,23]],[[45,12],[45,20]],["t"],["instance","dummy_if"]],["uusd_if",[[49,3],[49,22]],[[49,12],[49,19]],["t"],["instance","dummy_if"]],["sub",[[51,3],[57,7]],[[51,7],[51,10]],["t"],["instance","sub"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_unused.v",[[[[["t",[[8,0],[13,5]],[[8,7],[8,8]],[],["module"]],[[["out",[[16,10],[16,13]],[[16,10],[16,13]],["t"],["port"]],["in",[[12,3],[12,5]],[[12,3],[12,5]],["t"],["port","out"]],["in",[[15,9],[15,11]],[[15,9],[15,11]],["t"],["port"]],["sub",[[18,3],[18,13]],[[18,7],[18,10]],["t"],["instance","sub"]],["udpsub",[[21,3],[21,36]],[[21,12],[21,18]],["t"],["instance","udp_mux2"]],["sysused",[[24,3],[24,17]],[[24,10],[24,17]],["t"],["variable","reg"]],["infile",[[28,3],[28,17]],[[28,11],[28,17]],["t"],["variable","integer"]],["outfile",[[29,3],[29,18]],[[29,11],[29,18]],["t"],["variable","integer"]],["_unused_ok",[[38,3],[38,20]],[[38,10],[38,20]],["t"],["variable","wire"]]]]],[["sub",[[42,0],[42,11]],[[42,7],[42,10]],[],["module"]],[[["pub",[[44,3],[44,11]],[[44,8],[44,11]],["sub"],["variable","wire"]]]]]],null,null,null,[["STRINGIFY",[[6,0],[8,0]],[[6,8],[6,17]],["source.systemverilog"],["macro"]],["udp_mux2",[[48,0],[48,31]],[[48,10],[48,18]],[],["instance","primitive"]],["q",[[49,10],[49,11]],[[49,10],[49,11]],[],["port"]],["a",[[50,10],[50,11]],[[50,10],[50,11]],[],["port"]],["b",[[50,11],[50,14]],[[50,13],[50,14]],[],["port","a"]],["s",[[50,14],[50,17]],[[50,16],[50,17]],[],["port","b"]],["x",[[57,6],[57,20]],[[57,13],[57,14]],[],["variable","0"]],["x",[[58,6],[58,20]],[[58,13],[58,14]],[],["variable","1"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_vcmarker_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["initial",[[8,0],[9,28]],[[9,3],[9,10]],["t"],["variable","HEAD"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_width_bad.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["p4",[[12,3],[12,32]],[[12,18],[12,20]],["t"],["instance","p"]],["p5",[[13,3],[13,32]],[[13,18],[13,20]],["t"],["instance","p"]],["XS",[[16,3],[16,33]],[[16,24],[16,26]],["t"],["localparam"]],["c",[[19,3],[19,27]],[[19,14],[19,15]],["t"],["variable","wire"]],["d",[[20,3],[20,36]],[[20,14],[20,15]],["t"],["variable","wire"]],["WIDTH",[[23,3],[23,34]],[[23,24],[23,29]],["t"],["localparam"]],["one_bit",[[24,3],[24,31]],[[24,24],[24,31]],["t"],["variable","wire"]],["shifter",[[25,3],[25,35]],[[25,24],[25,31]],["t"],["variable","wire"]],["masked",[[26,3],[26,74]],[[26,24],[26,30]],["t"],["variable","wire"]],["one",[[30,3],[30,31]],[[30,24],[30,27]],["t"],["variable","wire"]],["cnt",[[31,3],[31,54]],[[31,24],[31,27]],["t"],["variable","wire"]],["THREE",[[34,3],[34,31]],[[34,21],[34,26]],["t"],["localparam"]],["a",[[35,3],[35,15]],[[35,14],[35,15]],["t"],["variable","int"]]]]],[["p",[[43,0],[45,26]],[[43,7],[43,8]],[],["module"]],[[["WIDTH",[[44,4],[44,22]],[[44,14],[44,19]],["p"],["parameter-port","parameter"]],["in",[[45,4],[45,24]],[[45,22],[45,24]],["p"],["port","input"]],["out",[[46,3],[46,22]],[[46,14],[46,17]],["p"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_width_docs_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["array",[[7,3],[7,15]],[[7,7],[7,12]],["t"],["variable","int"]],["rd_addr",[[8,3],[8,20]],[[8,13],[8,20]],["t"],["variable","bit"]],["rd_value",[[9,3],[9,37]],[[9,12],[9,20]],["t"],["variable","int"]],["ok",[[11,3],[11,10]],[[11,6],[11,8]],["t"],["instance","ok"]]]]],[["ok",[[14,0],[14,10]],[[14,7],[14,9]],[],["module"]],[[["array",[[15,3],[15,15]],[[15,7],[15,12]],["ok"],["variable","int"]],["rd_addr",[[16,3],[16,20]],[[16,13],[16,20]],["ok"],["variable","bit"]],["rd_value",[[17,3],[17,45]],[[17,12],[17,20]],["ok"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_width_genfor_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["rc",[[8,3],[8,5]],[[8,3],[8,5]],["t"],["port"]],["rg",[[8,7],[8,9]],[[8,7],[8,9]],["t"],["port","rc"]],["ri",[[8,11],[8,13]],[[8,11],[8,13]],["t"],["port","rg"]],["rp",[[8,15],[8,17]],[[8,15],[8,17]],["t"],["port","ri"]],["rw",[[8,19],[8,21]],[[8,19],[8,21]],["t"],["port","rp"]],["P",[[11,3],[11,20]],[[11,13],[11,14]],["t"],["parameter"]],["w",[[12,3],[12,22]],[[12,14],[12,15]],["t"],["variable","wire"]],["rc",[[14,10],[14,22]],[[14,20],[14,22]],["t"],["port","reg"]],["rg",[[15,10],[15,22]],[[15,20],[15,22]],["t"],["port","reg"]],["ri",[[16,10],[16,22]],[[16,20],[16,22]],["t"],["port","reg"]],["rp",[[17,10],[17,22]],[[17,20],[17,22]],["t"],["port","reg"]],["rw",[[19,10],[19,22]],[[19,20],[19,22]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_width_genfor.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["rc",[[8,3],[8,5]],[[8,3],[8,5]],["t"],["port"]],["rg",[[8,7],[8,9]],[[8,7],[8,9]],["t"],["port","rc"]],["ri",[[8,11],[8,13]],[[8,11],[8,13]],["t"],["port","rg"]],["rp",[[8,15],[8,17]],[[8,15],[8,17]],["t"],["port","ri"]],["P",[[11,3],[11,20]],[[11,13],[11,14]],["t"],["parameter"]],["rc",[[13,10],[13,22]],[[13,20],[13,22]],["t"],["port","reg"]],["rg",[[14,10],[14,22]],[[14,20],[14,22]],["t"],["port","reg"]],["ri",[[15,10],[15,22]],[[15,20],[15,22]],["t"],["port","reg"]],["rp",[[16,10],[16,22]],[[16,20],[16,22]],["t"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_lint_width.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["five",[[10,3],[10,25]],[[10,14],[10,18]],["t"],["variable","wire"]],["suma",[[11,3],[11,32]],[[11,14],[11,18]],["t"],["variable","wire"]],["sumb",[[12,3],[12,32]],[[12,14],[12,18]],["t"],["variable","wire"]],["sumc",[[13,3],[13,32]],[[13,14],[13,18]],["t"],["variable","wire"]],["THREE",[[16,3],[16,30]],[[16,20],[16,25]],["t"],["localparam"]],["a",[[17,3],[17,15]],[[17,14],[17,15]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mailbox.v",[[[[["t",[[18,0],[18,22]],[[18,7],[18,8]],[],["module"]],[[["m",[[19,3],[19,12]],[[19,11],[19,12]],["t"],["variable","mailbox"]],["msg",[[20,3],[20,14]],[[20,11],[20,14]],["t"],["variable","int"]],["out",[[21,3],[21,14]],[[21,11],[21,14]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_arith.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["_ranit",[[11,3],[11,15]],[[11,9],[11,15]],["t"],["variable","reg"]],["xor3",[[13,3],[13,17]],[[13,13],[13,17]],["t"],["variable","reg"]],["xor2",[[14,3],[14,17]],[[14,13],[14,17]],["t"],["variable","reg"]],["xor1",[[15,3],[15,17]],[[15,13],[15,17]],["t"],["variable","reg"]],["ma",[[16,3],[16,15]],[[16,13],[16,15]],["t"],["variable","reg"]],["mb",[[16,3],[16,19]],[[16,17],[16,19]],["t"],["variable","ma"]],["mc",[[17,3],[17,15]],[[17,13],[17,15]],["t"],["variable","reg"]],["mr1",[[18,3],[18,16]],[[18,13],[18,16]],["t"],["variable","reg"]],["mr2",[[19,3],[19,17]],[[19,14],[19,17]],["t"],["variable","reg"]],["sh1",[[21,3],[21,17]],[[21,14],[21,17]],["t"],["variable","reg"]],["shq",[[22,3],[22,17]],[[22,14],[22,17]],["t"],["variable","reg"]],["foo",[[24,3],[24,17]],[[24,14],[24,17]],["t"],["variable","wire"]],["bar",[[24,3],[24,22]],[[24,19],[24,22]],["t"],["variable","foo"]],["cond_check",[[29,3],[32,35]],[[29,14],[29,24]],["t"],["variable","wire"]],["ctrue",[[34,3],[34,59]],[[34,14],[34,19]],["t"],["variable","wire"]],["cfalse",[[35,3],[35,59]],[[35,14],[35,20]],["t"],["variable","wire"]],["cif",[[36,3],[36,68]],[[36,14],[36,17]],["t"],["variable","wire"]],["cifn",[[37,3],[37,71]],[[37,14],[37,18]],["t"],["variable","wire"]],["doubleconc",[[39,3],[39,66]],[[39,14],[39,24]],["t"],["variable","wire"]],["zero",[[41,3],[41,25]],[[41,14],[41,18]],["t"],["variable","wire"]],["one",[[42,3],[42,24]],[[42,14],[42,17]],["t"],["variable","wire"]],["rep6",[[43,3],[43,29]],[[43,14],[43,18]],["t"],["variable","wire"]],["bug764_p11",[[46,3],[46,38]],[[46,20],[46,30]],["t"],["localparam"]],["m_data_pipe2_r",[[187,3],[187,29]],[[187,15],[187,29]],["t"],["variable","reg"]],["m_corr_data_w0",[[188,3],[188,29]],[[188,15],[188,29]],["t"],["variable","reg"]],["m_corr_data_w1",[[188,3],[188,45]],[[188,31],[188,45]],["t"],["variable","m_corr_data_w0"]],["m_corr_data_b8",[[189,3],[189,29]],[[189,15],[189,29]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_clog2.v",[[[[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["cyc",[[18,3],[18,19]],[[18,12],[18,15]],["t"],["variable","integer"]],["crc",[[19,3],[19,18]],[[19,15],[19,18]],["t"],["variable","reg"]],["sum",[[20,3],[20,18]],[[20,15],[20,18]],["t"],["variable","reg"]],["pows",[[23,3],[23,39]],[[23,16],[23,20]],["t"],["variable","wire"]],["npows",[[24,3],[24,29]],[[24,16],[24,21]],["t"],["variable","wire"]],["out",[[26,3],[26,39]],[[26,16],[26,19]],["t"],["variable","wire"]],["out2",[[27,3],[27,34]],[[27,16],[27,20]],["t"],["variable","wire"]],["out3",[[28,3],[28,35]],[[28,16],[28,20]],["t"],["variable","wire"]],["out4",[[29,3],[29,36]],[[29,16],[29,20]],["t"],["variable","wire"]],["result",[[32,3],[32,71]],[[32,15],[32,21]],["t"],["variable","wire"]]],null,[[["clog2_emulate",[[92,3],[92,52]],[[92,20],[92,33]],["t"],["function"]],[[["arg",[[92,34],[92,51]],[[92,48],[92,51]],["t","clog2_emulate"],["port","input"]]]]]]]]],null,null,null,[["CLOG2",[[9,1],[10,0]],[[9,9],[9,14]],["source.systemverilog"],["macro"]],["EXPECTED_SUM",[[34,0],[36,3]],[[34,8],[34,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_cmp.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["index_a",[[13,3],[13,20]],[[13,13],[13,20]],["t"],["variable","reg"]],["index_b",[[14,3],[14,20]],[[14,13],[14,20]],["t"],["variable","reg"]],["p4",[[16,3],[20,29]],[[16,18],[16,20]],["t"],["instance","prover"]],["p32",[[21,3],[25,29]],[[21,17],[21,20]],["t"],["instance","prover"]],["p63",[[26,3],[30,29]],[[26,17],[26,20]],["t"],["instance","prover"]],["p64",[[31,3],[35,29]],[[31,17],[31,20]],["t"],["instance","prover"]],["p72",[[36,3],[40,29]],[[36,17],[36,20]],["t"],["instance","prover"]],["p126",[[41,3],[45,29]],[[41,17],[41,21]],["t"],["instance","prover"]],["p128",[[46,3],[50,29]],[[46,17],[46,21]],["t"],["instance","prover"]],["cyc",[[52,3],[52,14]],[[52,11],[52,14]],["t"],["variable","integer"]]]]],[["prover",[[71,0],[75,5]],[[71,7],[71,13]],[],["module"]],[[["clk",[[72,3],[72,18]],[[72,15],[72,18]],["prover"],["port","input"]],["index_a",[[73,3],[73,22]],[[73,15],[73,22]],["prover"],["port","input"]],["index_b",[[74,3],[74,22]],[[74,15],[74,22]],["prover"],["port","input"]],["WIDTH",[[77,3],[77,23]],[[77,13],[77,18]],["prover"],["parameter"]],["as",[[80,3],[80,28]],[[80,26],[80,28]],["prover"],["variable","signed"]],["bs",[[81,3],[81,28]],[[81,26],[81,28]],["prover"],["variable","signed"]],["b",[[82,3],[82,29]],[[82,23],[82,24]],["prover"],["variable","wire"]],["results",[[105,3],[105,30]],[[105,13],[105,20]],["prover"],["variable","reg"]],["gt",[[107,3],[107,19]],[[107,8],[107,10]],["prover"],["variable","wire"]],["gts",[[108,3],[108,20]],[[108,8],[108,11]],["prover"],["variable","wire"]],["gte",[[109,3],[109,20]],[[109,8],[109,11]],["prover"],["variable","wire"]],["gtes",[[110,3],[110,21]],[[110,8],[110,12]],["prover"],["variable","wire"]],["lt",[[111,3],[111,19]],[[111,8],[111,10]],["prover"],["variable","wire"]],["lts",[[112,3],[112,20]],[[112,8],[112,11]],["prover"],["variable","wire"]],["lte",[[113,3],[113,20]],[[113,8],[113,11]],["prover"],["variable","wire"]],["ltes",[[114,3],[114,21]],[[114,8],[114,12]],["prover"],["variable","wire"]],["exp",[[116,3],[116,16]],[[116,13],[116,16]],["prover"],["variable","reg"]],["got",[[117,3],[117,16]],[[117,13],[117,16]],["prover"],["variable","reg"]],["cyc",[[119,3],[119,20]],[[119,13],[119,16]],["prover"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_concat.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["i",[[14,3],[14,18]],[[14,17],[14,18]],["t"],["variable","reg"]],["q",[[15,3],[15,18]],[[15,17],[15,18]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_concat0.v",[[[[["t",[[5,0],[8,5]],[[5,7],[5,8]],[],["module"]],[[["clk",[[9,9],[9,12]],[[9,9],[9,12]],["t"],["port"]],["cyc",[[11,3],[11,19]],[[11,12],[11,15]],["t"],["variable","integer"]],["crc",[[12,3],[12,18]],[[12,15],[12,18]],["t"],["variable","reg"]],["sum",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["in",[[16,3],[16,30]],[[16,16],[16,18]],["t"],["variable","wire"]],["outa",[[20,3],[20,20]],[[20,16],[20,20]],["t"],["variable","wire"]],["outb",[[21,3],[21,20]],[[21,16],[21,20]],["t"],["variable","wire"]],["outc",[[22,3],[22,20]],[[22,16],[22,20]],["t"],["variable","wire"]],["test",[[25,3],[32,24]],[[25,8],[25,12]],["t"],["instance","Test"]],["result",[[35,3],[35,49]],[[35,15],[35,21]],["t"],["variable","wire"]]]]],[["Test",[[68,0],[73,5]],[[68,7],[68,11]],[],["module"]],[[["outa",[[70,3],[70,7]],[[70,3],[70,7]],["Test"],["port"]],["outb",[[70,9],[70,13]],[[70,9],[70,13]],["Test"],["port","outa"]],["outc",[[70,15],[70,19]],[[70,15],[70,19]],["Test"],["port","outb"]],["clk",[[72,3],[72,6]],[[72,3],[72,6]],["Test"],["port","outc"]],["in",[[72,8],[72,10]],[[72,8],[72,10]],["Test"],["port","clk"]],["clk",[[75,9],[75,12]],[[75,9],[75,12]],["Test"],["port"]],["in",[[76,9],[76,23]],[[76,21],[76,23]],["Test"],["port"]],["outa",[[77,10],[77,25]],[[77,21],[77,25]],["Test"],["port","reg"]],["outb",[[78,10],[78,25]],[[78,21],[78,25]],["Test"],["port","reg"]],["outc",[[79,10],[79,25]],[[79,21],[79,25]],["Test"],["port","reg"]],["WIDTH",[[81,3],[81,23]],[[81,13],[81,18]],["Test"],["parameter"]]]]]],null,null,null,[["EXPECTED_SUM",[[59,0],[60,2]],[[59,8],[59,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_concat64.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["i",[[14,3],[14,18]],[[14,17],[14,18]],["t"],["variable","reg"]],["q1",[[15,3],[15,19]],[[15,17],[15,19]],["t"],["variable","wire"]],["q32",[[16,3],[16,20]],[[16,17],[16,20]],["t"],["variable","wire"]],["q64",[[17,3],[17,20]],[[17,17],[17,20]],["t"],["variable","wire"]],["q64_low",[[18,3],[18,23]],[[18,16],[18,23]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_cond_clean.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,23]],[[12,16],[12,19]],["t"],["variable","integer"]],["crc",[[13,3],[13,19]],[[13,16],[13,19]],["t"],["variable","reg"]],["sum",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["cnt",[[17,3],[17,29]],[[17,15],[17,18]],["t"],["variable","wire"]],["decr",[[18,3],[18,31]],[[18,15],[18,19]],["t"],["variable","wire"]],["next",[[22,3],[22,28]],[[22,24],[22,28]],["t"],["variable","wire"]],["test",[[25,3],[30,52]],[[25,8],[25,12]],["t"],["instance","Test"]],["result",[[33,3],[33,37]],[[33,15],[33,21]],["t"],["variable","wire"]]]]],[["Test",[[66,0],[71,5]],[[66,7],[66,11]],[],["module"]],[[["next",[[68,3],[68,7]],[[68,3],[68,7]],["Test"],["port"]],["cnt",[[70,3],[70,6]],[[70,3],[70,6]],["Test"],["port","next"]],["decr",[[70,8],[70,12]],[[70,8],[70,12]],["Test"],["port","cnt"]],["cnt",[[73,9],[73,18]],[[73,15],[73,18]],["Test"],["port"]],["decr",[[74,9],[74,26]],[[74,22],[74,26]],["Test"],["port","signed"]],["next",[[75,10],[75,32]],[[75,28],[75,32]],["Test"],["port","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[57,0],[58,9]],[[57,8],[57,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_cond_huge.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["sel",[[17,3],[17,29]],[[17,15],[17,18]],["t"],["variable","wire"]],["in",[[18,3],[18,50]],[[18,19],[18,21]],["t"],["variable","wire"]],["out",[[22,3],[22,18]],[[22,15],[22,18]],["t"],["variable","wire"]],["test",[[29,3],[289,29]],[[29,8],[29,12]],["t"],["instance","Test"]],["result",[[292,3],[292,36]],[[292,15],[292,21]],["t"],["variable","wire"]]]]],[["Test",[[325,0],[347,5]],[[325,7],[325,11]],[],["module"]],[[["out",[[326,4],[326,25]],[[326,22],[326,25]],["Test"],["port","wire"]],["sel",[[328,4],[328,19]],[[328,16],[328,19]],["Test"],["port","input"]],["i0",[[330,4],[330,18]],[[330,16],[330,18]],["Test"],["port","input"]],["i1",[[330,20],[330,22]],[[330,20],[330,22]],["Test"],["port","i0"]],["i2",[[330,24],[330,26]],[[330,24],[330,26]],["Test"],["port","i1"]],["i3",[[330,28],[330,30]],[[330,28],[330,30]],["Test"],["port","i2"]],["i4",[[330,32],[330,34]],[[330,32],[330,34]],["Test"],["port","i3"]],["i5",[[330,36],[330,38]],[[330,36],[330,38]],["Test"],["port","i4"]],["i6",[[330,40],[330,42]],[[330,40],[330,42]],["Test"],["port","i5"]],["i7",[[330,44],[330,46]],[[330,44],[330,46]],["Test"],["port","i6"]],["i8",[[330,48],[330,50]],[[330,48],[330,50]],["Test"],["port","i7"]],["i9",[[330,52],[330,54]],[[330,52],[330,54]],["Test"],["port","i8"]],["i10",[[330,56],[330,59]],[[330,56],[330,59]],["Test"],["port","i9"]],["i11",[[330,61],[330,64]],[[330,61],[330,64]],["Test"],["port","i10"]],["i12",[[330,66],[330,69]],[[330,66],[330,69]],["Test"],["port","i11"]],["i13",[[330,71],[330,74]],[[330,71],[330,74]],["Test"],["port","i12"]],["i14",[[330,76],[330,79]],[[330,76],[330,79]],["Test"],["port","i13"]],["i15",[[330,81],[330,84]],[[330,81],[330,84]],["Test"],["port","i14"]],["i16",[[330,86],[330,89]],[[330,86],[330,89]],["Test"],["port","i15"]],["i17",[[331,4],[331,7]],[[331,4],[331,7]],["Test"],["port","i16"]],["i18",[[331,9],[331,12]],[[331,9],[331,12]],["Test"],["port","i17"]],["i19",[[331,14],[331,17]],[[331,14],[331,17]],["Test"],["port","i18"]],["i20",[[331,19],[331,22]],[[331,19],[331,22]],["Test"],["port","i19"]],["i21",[[331,24],[331,27]],[[331,24],[331,27]],["Test"],["port","i20"]],["i22",[[331,29],[331,32]],[[331,29],[331,32]],["Test"],["port","i21"]],["i23",[[331,34],[331,37]],[[331,34],[331,37]],["Test"],["port","i22"]],["i24",[[331,39],[331,42]],[[331,39],[331,42]],["Test"],["port","i23"]],["i25",[[331,44],[331,47]],[[331,44],[331,47]],["Test"],["port","i24"]],["i26",[[331,49],[331,52]],[[331,49],[331,52]],["Test"],["port","i25"]],["i27",[[331,54],[331,57]],[[331,54],[331,57]],["Test"],["port","i26"]],["i28",[[331,59],[331,62]],[[331,59],[331,62]],["Test"],["port","i27"]],["i29",[[331,64],[331,67]],[[331,64],[331,67]],["Test"],["port","i28"]],["i30",[[331,69],[331,72]],[[331,69],[331,72]],["Test"],["port","i29"]],["i31",[[331,74],[331,77]],[[331,74],[331,77]],["Test"],["port","i30"]],["i32",[[331,79],[331,82]],[[331,79],[331,82]],["Test"],["port","i31"]],["i33",[[331,84],[331,87]],[[331,84],[331,87]],["Test"],["port","i32"]],["i34",[[332,4],[332,7]],[[332,4],[332,7]],["Test"],["port","i33"]],["i35",[[332,9],[332,12]],[[332,9],[332,12]],["Test"],["port","i34"]],["i36",[[332,14],[332,17]],[[332,14],[332,17]],["Test"],["port","i35"]],["i37",[[332,19],[332,22]],[[332,19],[332,22]],["Test"],["port","i36"]],["i38",[[332,24],[332,27]],[[332,24],[332,27]],["Test"],["port","i37"]],["i39",[[332,29],[332,32]],[[332,29],[332,32]],["Test"],["port","i38"]],["i40",[[332,34],[332,37]],[[332,34],[332,37]],["Test"],["port","i39"]],["i41",[[332,39],[332,42]],[[332,39],[332,42]],["Test"],["port","i40"]],["i42",[[332,44],[332,47]],[[332,44],[332,47]],["Test"],["port","i41"]],["i43",[[332,49],[332,52]],[[332,49],[332,52]],["Test"],["port","i42"]],["i44",[[332,54],[332,57]],[[332,54],[332,57]],["Test"],["port","i43"]],["i45",[[332,59],[332,62]],[[332,59],[332,62]],["Test"],["port","i44"]],["i46",[[332,64],[332,67]],[[332,64],[332,67]],["Test"],["port","i45"]],["i47",[[332,69],[332,72]],[[332,69],[332,72]],["Test"],["port","i46"]],["i48",[[332,74],[332,77]],[[332,74],[332,77]],["Test"],["port","i47"]],["i49",[[332,79],[332,82]],[[332,79],[332,82]],["Test"],["port","i48"]],["i50",[[332,84],[332,87]],[[332,84],[332,87]],["Test"],["port","i49"]],["i51",[[333,4],[333,7]],[[333,4],[333,7]],["Test"],["port","i50"]],["i52",[[333,9],[333,12]],[[333,9],[333,12]],["Test"],["port","i51"]],["i53",[[333,14],[333,17]],[[333,14],[333,17]],["Test"],["port","i52"]],["i54",[[333,19],[333,22]],[[333,19],[333,22]],["Test"],["port","i53"]],["i55",[[333,24],[333,27]],[[333,24],[333,27]],["Test"],["port","i54"]],["i56",[[333,29],[333,32]],[[333,29],[333,32]],["Test"],["port","i55"]],["i57",[[333,34],[333,37]],[[333,34],[333,37]],["Test"],["port","i56"]],["i58",[[333,39],[333,42]],[[333,39],[333,42]],["Test"],["port","i57"]],["i59",[[333,44],[333,47]],[[333,44],[333,47]],["Test"],["port","i58"]],["i60",[[333,49],[333,52]],[[333,49],[333,52]],["Test"],["port","i59"]],["i61",[[333,54],[333,57]],[[333,54],[333,57]],["Test"],["port","i60"]],["i62",[[333,59],[333,62]],[[333,59],[333,62]],["Test"],["port","i61"]],["i63",[[333,64],[333,67]],[[333,64],[333,67]],["Test"],["port","i62"]],["i64",[[333,69],[333,72]],[[333,69],[333,72]],["Test"],["port","i63"]],["i65",[[333,74],[333,77]],[[333,74],[333,77]],["Test"],["port","i64"]],["i66",[[333,79],[333,82]],[[333,79],[333,82]],["Test"],["port","i65"]],["i67",[[333,84],[333,87]],[[333,84],[333,87]],["Test"],["port","i66"]],["i68",[[334,4],[334,7]],[[334,4],[334,7]],["Test"],["port","i67"]],["i69",[[334,9],[334,12]],[[334,9],[334,12]],["Test"],["port","i68"]],["i70",[[334,14],[334,17]],[[334,14],[334,17]],["Test"],["port","i69"]],["i71",[[334,19],[334,22]],[[334,19],[334,22]],["Test"],["port","i70"]],["i72",[[334,24],[334,27]],[[334,24],[334,27]],["Test"],["port","i71"]],["i73",[[334,29],[334,32]],[[334,29],[334,32]],["Test"],["port","i72"]],["i74",[[334,34],[334,37]],[[334,34],[334,37]],["Test"],["port","i73"]],["i75",[[334,39],[334,42]],[[334,39],[334,42]],["Test"],["port","i74"]],["i76",[[334,44],[334,47]],[[334,44],[334,47]],["Test"],["port","i75"]],["i77",[[334,49],[334,52]],[[334,49],[334,52]],["Test"],["port","i76"]],["i78",[[334,54],[334,57]],[[334,54],[334,57]],["Test"],["port","i77"]],["i79",[[334,59],[334,62]],[[334,59],[334,62]],["Test"],["port","i78"]],["i80",[[334,64],[334,67]],[[334,64],[334,67]],["Test"],["port","i79"]],["i81",[[334,69],[334,72]],[[334,69],[334,72]],["Test"],["port","i80"]],["i82",[[334,74],[334,77]],[[334,74],[334,77]],["Test"],["port","i81"]],["i83",[[334,79],[334,82]],[[334,79],[334,82]],["Test"],["port","i82"]],["i84",[[334,84],[334,87]],[[334,84],[334,87]],["Test"],["port","i83"]],["i85",[[335,4],[335,7]],[[335,4],[335,7]],["Test"],["port","i84"]],["i86",[[335,9],[335,12]],[[335,9],[335,12]],["Test"],["port","i85"]],["i87",[[335,14],[335,17]],[[335,14],[335,17]],["Test"],["port","i86"]],["i88",[[335,19],[335,22]],[[335,19],[335,22]],["Test"],["port","i87"]],["i89",[[335,24],[335,27]],[[335,24],[335,27]],["Test"],["port","i88"]],["i90",[[335,29],[335,32]],[[335,29],[335,32]],["Test"],["port","i89"]],["i91",[[335,34],[335,37]],[[335,34],[335,37]],["Test"],["port","i90"]],["i92",[[335,39],[335,42]],[[335,39],[335,42]],["Test"],["port","i91"]],["i93",[[335,44],[335,47]],[[335,44],[335,47]],["Test"],["port","i92"]],["i94",[[335,49],[335,52]],[[335,49],[335,52]],["Test"],["port","i93"]],["i95",[[335,54],[335,57]],[[335,54],[335,57]],["Test"],["port","i94"]],["i96",[[335,59],[335,62]],[[335,59],[335,62]],["Test"],["port","i95"]],["i97",[[335,64],[335,67]],[[335,64],[335,67]],["Test"],["port","i96"]],["i98",[[335,69],[335,72]],[[335,69],[335,72]],["Test"],["port","i97"]],["i99",[[335,74],[335,77]],[[335,74],[335,77]],["Test"],["port","i98"]],["i100",[[335,79],[335,83]],[[335,79],[335,83]],["Test"],["port","i99"]],["i101",[[335,85],[335,89]],[[335,85],[335,89]],["Test"],["port","i100"]],["i102",[[336,4],[336,8]],[[336,4],[336,8]],["Test"],["port","i101"]],["i103",[[336,10],[336,14]],[[336,10],[336,14]],["Test"],["port","i102"]],["i104",[[336,16],[336,20]],[[336,16],[336,20]],["Test"],["port","i103"]],["i105",[[336,22],[336,26]],[[336,22],[336,26]],["Test"],["port","i104"]],["i106",[[336,28],[336,32]],[[336,28],[336,32]],["Test"],["port","i105"]],["i107",[[336,34],[336,38]],[[336,34],[336,38]],["Test"],["port","i106"]],["i108",[[336,40],[336,44]],[[336,40],[336,44]],["Test"],["port","i107"]],["i109",[[336,46],[336,50]],[[336,46],[336,50]],["Test"],["port","i108"]],["i110",[[336,52],[336,56]],[[336,52],[336,56]],["Test"],["port","i109"]],["i111",[[336,58],[336,62]],[[336,58],[336,62]],["Test"],["port","i110"]],["i112",[[336,64],[336,68]],[[336,64],[336,68]],["Test"],["port","i111"]],["i113",[[336,70],[336,74]],[[336,70],[336,74]],["Test"],["port","i112"]],["i114",[[336,76],[336,80]],[[336,76],[336,80]],["Test"],["port","i113"]],["i115",[[336,82],[336,86]],[[336,82],[336,86]],["Test"],["port","i114"]],["i116",[[337,4],[337,8]],[[337,4],[337,8]],["Test"],["port","i115"]],["i117",[[337,10],[337,14]],[[337,10],[337,14]],["Test"],["port","i116"]],["i118",[[337,16],[337,20]],[[337,16],[337,20]],["Test"],["port","i117"]],["i119",[[337,22],[337,26]],[[337,22],[337,26]],["Test"],["port","i118"]],["i120",[[337,28],[337,32]],[[337,28],[337,32]],["Test"],["port","i119"]],["i121",[[337,34],[337,38]],[[337,34],[337,38]],["Test"],["port","i120"]],["i122",[[337,40],[337,44]],[[337,40],[337,44]],["Test"],["port","i121"]],["i123",[[337,46],[337,50]],[[337,46],[337,50]],["Test"],["port","i122"]],["i124",[[337,52],[337,56]],[[337,52],[337,56]],["Test"],["port","i123"]],["i125",[[337,58],[337,62]],[[337,58],[337,62]],["Test"],["port","i124"]],["i126",[[337,64],[337,68]],[[337,64],[337,68]],["Test"],["port","i125"]],["i127",[[337,70],[337,74]],[[337,70],[337,74]],["Test"],["port","i126"]],["i128",[[337,76],[337,80]],[[337,76],[337,80]],["Test"],["port","i127"]],["i129",[[337,82],[337,86]],[[337,82],[337,86]],["Test"],["port","i128"]],["i130",[[338,4],[338,8]],[[338,4],[338,8]],["Test"],["port","i129"]],["i131",[[338,10],[338,14]],[[338,10],[338,14]],["Test"],["port","i130"]],["i132",[[338,16],[338,20]],[[338,16],[338,20]],["Test"],["port","i131"]],["i133",[[338,22],[338,26]],[[338,22],[338,26]],["Test"],["port","i132"]],["i134",[[338,28],[338,32]],[[338,28],[338,32]],["Test"],["port","i133"]],["i135",[[338,34],[338,38]],[[338,34],[338,38]],["Test"],["port","i134"]],["i136",[[338,40],[338,44]],[[338,40],[338,44]],["Test"],["port","i135"]],["i137",[[338,46],[338,50]],[[338,46],[338,50]],["Test"],["port","i136"]],["i138",[[338,52],[338,56]],[[338,52],[338,56]],["Test"],["port","i137"]],["i139",[[338,58],[338,62]],[[338,58],[338,62]],["Test"],["port","i138"]],["i140",[[338,64],[338,68]],[[338,64],[338,68]],["Test"],["port","i139"]],["i141",[[338,70],[338,74]],[[338,70],[338,74]],["Test"],["port","i140"]],["i142",[[338,76],[338,80]],[[338,76],[338,80]],["Test"],["port","i141"]],["i143",[[338,82],[338,86]],[[338,82],[338,86]],["Test"],["port","i142"]],["i144",[[339,4],[339,8]],[[339,4],[339,8]],["Test"],["port","i143"]],["i145",[[339,10],[339,14]],[[339,10],[339,14]],["Test"],["port","i144"]],["i146",[[339,16],[339,20]],[[339,16],[339,20]],["Test"],["port","i145"]],["i147",[[339,22],[339,26]],[[339,22],[339,26]],["Test"],["port","i146"]],["i148",[[339,28],[339,32]],[[339,28],[339,32]],["Test"],["port","i147"]],["i149",[[339,34],[339,38]],[[339,34],[339,38]],["Test"],["port","i148"]],["i150",[[339,40],[339,44]],[[339,40],[339,44]],["Test"],["port","i149"]],["i151",[[339,46],[339,50]],[[339,46],[339,50]],["Test"],["port","i150"]],["i152",[[339,52],[339,56]],[[339,52],[339,56]],["Test"],["port","i151"]],["i153",[[339,58],[339,62]],[[339,58],[339,62]],["Test"],["port","i152"]],["i154",[[339,64],[339,68]],[[339,64],[339,68]],["Test"],["port","i153"]],["i155",[[339,70],[339,74]],[[339,70],[339,74]],["Test"],["port","i154"]],["i156",[[339,76],[339,80]],[[339,76],[339,80]],["Test"],["port","i155"]],["i157",[[339,82],[339,86]],[[339,82],[339,86]],["Test"],["port","i156"]],["i158",[[340,4],[340,8]],[[340,4],[340,8]],["Test"],["port","i157"]],["i159",[[340,10],[340,14]],[[340,10],[340,14]],["Test"],["port","i158"]],["i160",[[340,16],[340,20]],[[340,16],[340,20]],["Test"],["port","i159"]],["i161",[[340,22],[340,26]],[[340,22],[340,26]],["Test"],["port","i160"]],["i162",[[340,28],[340,32]],[[340,28],[340,32]],["Test"],["port","i161"]],["i163",[[340,34],[340,38]],[[340,34],[340,38]],["Test"],["port","i162"]],["i164",[[340,40],[340,44]],[[340,40],[340,44]],["Test"],["port","i163"]],["i165",[[340,46],[340,50]],[[340,46],[340,50]],["Test"],["port","i164"]],["i166",[[340,52],[340,56]],[[340,52],[340,56]],["Test"],["port","i165"]],["i167",[[340,58],[340,62]],[[340,58],[340,62]],["Test"],["port","i166"]],["i168",[[340,64],[340,68]],[[340,64],[340,68]],["Test"],["port","i167"]],["i169",[[340,70],[340,74]],[[340,70],[340,74]],["Test"],["port","i168"]],["i170",[[340,76],[340,80]],[[340,76],[340,80]],["Test"],["port","i169"]],["i171",[[340,82],[340,86]],[[340,82],[340,86]],["Test"],["port","i170"]],["i172",[[341,4],[341,8]],[[341,4],[341,8]],["Test"],["port","i171"]],["i173",[[341,10],[341,14]],[[341,10],[341,14]],["Test"],["port","i172"]],["i174",[[341,16],[341,20]],[[341,16],[341,20]],["Test"],["port","i173"]],["i175",[[341,22],[341,26]],[[341,22],[341,26]],["Test"],["port","i174"]],["i176",[[341,28],[341,32]],[[341,28],[341,32]],["Test"],["port","i175"]],["i177",[[341,34],[341,38]],[[341,34],[341,38]],["Test"],["port","i176"]],["i178",[[341,40],[341,44]],[[341,40],[341,44]],["Test"],["port","i177"]],["i179",[[341,46],[341,50]],[[341,46],[341,50]],["Test"],["port","i178"]],["i180",[[341,52],[341,56]],[[341,52],[341,56]],["Test"],["port","i179"]],["i181",[[341,58],[341,62]],[[341,58],[341,62]],["Test"],["port","i180"]],["i182",[[341,64],[341,68]],[[341,64],[341,68]],["Test"],["port","i181"]],["i183",[[341,70],[341,74]],[[341,70],[341,74]],["Test"],["port","i182"]],["i184",[[341,76],[341,80]],[[341,76],[341,80]],["Test"],["port","i183"]],["i185",[[341,82],[341,86]],[[341,82],[341,86]],["Test"],["port","i184"]],["i186",[[342,4],[342,8]],[[342,4],[342,8]],["Test"],["port","i185"]],["i187",[[342,10],[342,14]],[[342,10],[342,14]],["Test"],["port","i186"]],["i188",[[342,16],[342,20]],[[342,16],[342,20]],["Test"],["port","i187"]],["i189",[[342,22],[342,26]],[[342,22],[342,26]],["Test"],["port","i188"]],["i190",[[342,28],[342,32]],[[342,28],[342,32]],["Test"],["port","i189"]],["i191",[[342,34],[342,38]],[[342,34],[342,38]],["Test"],["port","i190"]],["i192",[[342,40],[342,44]],[[342,40],[342,44]],["Test"],["port","i191"]],["i193",[[342,46],[342,50]],[[342,46],[342,50]],["Test"],["port","i192"]],["i194",[[342,52],[342,56]],[[342,52],[342,56]],["Test"],["port","i193"]],["i195",[[342,58],[342,62]],[[342,58],[342,62]],["Test"],["port","i194"]],["i196",[[342,64],[342,68]],[[342,64],[342,68]],["Test"],["port","i195"]],["i197",[[342,70],[342,74]],[[342,70],[342,74]],["Test"],["port","i196"]],["i198",[[342,76],[342,80]],[[342,76],[342,80]],["Test"],["port","i197"]],["i199",[[342,82],[342,86]],[[342,82],[342,86]],["Test"],["port","i198"]],["i200",[[343,4],[343,8]],[[343,4],[343,8]],["Test"],["port","i199"]],["i201",[[343,10],[343,14]],[[343,10],[343,14]],["Test"],["port","i200"]],["i202",[[343,16],[343,20]],[[343,16],[343,20]],["Test"],["port","i201"]],["i203",[[343,22],[343,26]],[[343,22],[343,26]],["Test"],["port","i202"]],["i204",[[343,28],[343,32]],[[343,28],[343,32]],["Test"],["port","i203"]],["i205",[[343,34],[343,38]],[[343,34],[343,38]],["Test"],["port","i204"]],["i206",[[343,40],[343,44]],[[343,40],[343,44]],["Test"],["port","i205"]],["i207",[[343,46],[343,50]],[[343,46],[343,50]],["Test"],["port","i206"]],["i208",[[343,52],[343,56]],[[343,52],[343,56]],["Test"],["port","i207"]],["i209",[[343,58],[343,62]],[[343,58],[343,62]],["Test"],["port","i208"]],["i210",[[343,64],[343,68]],[[343,64],[343,68]],["Test"],["port","i209"]],["i211",[[343,70],[343,74]],[[343,70],[343,74]],["Test"],["port","i210"]],["i212",[[343,76],[343,80]],[[343,76],[343,80]],["Test"],["port","i211"]],["i213",[[343,82],[343,86]],[[343,82],[343,86]],["Test"],["port","i212"]],["i214",[[344,4],[344,8]],[[344,4],[344,8]],["Test"],["port","i213"]],["i215",[[344,10],[344,14]],[[344,10],[344,14]],["Test"],["port","i214"]],["i216",[[344,16],[344,20]],[[344,16],[344,20]],["Test"],["port","i215"]],["i217",[[344,22],[344,26]],[[344,22],[344,26]],["Test"],["port","i216"]],["i218",[[344,28],[344,32]],[[344,28],[344,32]],["Test"],["port","i217"]],["i219",[[344,34],[344,38]],[[344,34],[344,38]],["Test"],["port","i218"]],["i220",[[344,40],[344,44]],[[344,40],[344,44]],["Test"],["port","i219"]],["i221",[[344,46],[344,50]],[[344,46],[344,50]],["Test"],["port","i220"]],["i222",[[344,52],[344,56]],[[344,52],[344,56]],["Test"],["port","i221"]],["i223",[[344,58],[344,62]],[[344,58],[344,62]],["Test"],["port","i222"]],["i224",[[344,64],[344,68]],[[344,64],[344,68]],["Test"],["port","i223"]],["i225",[[344,70],[344,74]],[[344,70],[344,74]],["Test"],["port","i224"]],["i226",[[344,76],[344,80]],[[344,76],[344,80]],["Test"],["port","i225"]],["i227",[[344,82],[344,86]],[[344,82],[344,86]],["Test"],["port","i226"]],["i228",[[345,4],[345,8]],[[345,4],[345,8]],["Test"],["port","i227"]],["i229",[[345,10],[345,14]],[[345,10],[345,14]],["Test"],["port","i228"]],["i230",[[345,16],[345,20]],[[345,16],[345,20]],["Test"],["port","i229"]],["i231",[[345,22],[345,26]],[[345,22],[345,26]],["Test"],["port","i230"]],["i232",[[345,28],[345,32]],[[345,28],[345,32]],["Test"],["port","i231"]],["i233",[[345,34],[345,38]],[[345,34],[345,38]],["Test"],["port","i232"]],["i234",[[345,40],[345,44]],[[345,40],[345,44]],["Test"],["port","i233"]],["i235",[[345,46],[345,50]],[[345,46],[345,50]],["Test"],["port","i234"]],["i236",[[345,52],[345,56]],[[345,52],[345,56]],["Test"],["port","i235"]],["i237",[[345,58],[345,62]],[[345,58],[345,62]],["Test"],["port","i236"]],["i238",[[345,64],[345,68]],[[345,64],[345,68]],["Test"],["port","i237"]],["i239",[[345,70],[345,74]],[[345,70],[345,74]],["Test"],["port","i238"]],["i240",[[345,76],[345,80]],[[345,76],[345,80]],["Test"],["port","i239"]],["i241",[[345,82],[345,86]],[[345,82],[345,86]],["Test"],["port","i240"]],["i242",[[346,4],[346,8]],[[346,4],[346,8]],["Test"],["port","i241"]],["i243",[[346,10],[346,14]],[[346,10],[346,14]],["Test"],["port","i242"]],["i244",[[346,16],[346,20]],[[346,16],[346,20]],["Test"],["port","i243"]],["i245",[[346,22],[346,26]],[[346,22],[346,26]],["Test"],["port","i244"]],["i246",[[346,28],[346,32]],[[346,28],[346,32]],["Test"],["port","i245"]],["i247",[[346,34],[346,38]],[[346,34],[346,38]],["Test"],["port","i246"]],["i248",[[346,40],[346,44]],[[346,40],[346,44]],["Test"],["port","i247"]],["i249",[[346,46],[346,50]],[[346,46],[346,50]],["Test"],["port","i248"]],["i250",[[346,52],[346,56]],[[346,52],[346,56]],["Test"],["port","i249"]],["i251",[[346,58],[346,62]],[[346,58],[346,62]],["Test"],["port","i250"]],["i252",[[346,64],[346,68]],[[346,64],[346,68]],["Test"],["port","i251"]],["i253",[[346,70],[346,74]],[[346,70],[346,74]],["Test"],["port","i252"]],["i254",[[346,76],[346,80]],[[346,76],[346,80]],["Test"],["port","i253"]],["i255",[[346,82],[346,86]],[[346,82],[346,86]],["Test"],["port","i254"]]]]]],null,null,null,[["EXPECTED_SUM",[[295,0],[297,3]],[[295,8],[295,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_const.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["con1",[[13,3],[13,18]],[[13,14],[13,18]],["t"],["variable","reg"]],["con2",[[13,3],[13,23]],[[13,19],[13,23]],["t"],["variable","con1"]],["con3",[[13,3],[13,29]],[[13,25],[13,29]],["t"],["variable","con2"]],["w32",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["v32",[[15,3],[15,21]],[[15,14],[15,17]],["t"],["variable","reg"]],["conw3",[[18,3],[18,20]],[[18,15],[18,20]],["t"],["variable","reg"]],["conw4",[[18,3],[18,27]],[[18,22],[18,27]],["t"],["variable","conw3"]],["con__ascii",[[21,3],[21,28]],[[21,18],[21,28]],["t"],["variable","reg"]],["win",[[23,3],[23,17]],[[23,14],[23,17]],["t"],["variable","reg"]],["wider",[[26,3],[26,63]],[[26,18],[26,23]],["t"],["variable","wire"]],["wider2",[[27,3],[27,57]],[[27,18],[27,24]],["t"],["variable","wire"]],["narrow",[[29,3],[29,38]],[[29,18],[29,24]],["t"],["variable","wire"]],["narrow2",[[30,3],[30,40]],[[30,18],[30,25]],["t"],["variable","wire"]],["cyc",[[38,3],[38,14]],[[38,11],[38,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_countbits_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["count",[[12,3],[12,16]],[[12,11],[12,16]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_countbits.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["in16",[[12,3],[12,18]],[[12,14],[12,18]],["t"],["variable","reg"]],["in32",[[13,3],[13,18]],[[13,14],[13,18]],["t"],["variable","reg"]],["in64",[[14,3],[14,18]],[[14,14],[14,18]],["t"],["variable","reg"]],["in10",[[16,3],[16,17]],[[16,13],[16,17]],["t"],["variable","reg"]],["in21",[[17,3],[17,18]],[[17,14],[17,18]],["t"],["variable","reg"]],["in59",[[18,3],[18,18]],[[18,14],[18,18]],["t"],["variable","reg"]],["in70",[[19,3],[19,18]],[[19,14],[19,18]],["t"],["variable","reg"]],["ctrl0",[[21,3],[21,19]],[[21,14],[21,19]],["t"],["variable","reg"]],["ctrl1",[[22,3],[22,19]],[[22,14],[22,19]],["t"],["variable","reg"]],["ctrl2",[[23,3],[23,19]],[[23,14],[23,19]],["t"],["variable","reg"]],["result_16_1",[[25,3],[25,24]],[[25,13],[25,24]],["t"],["variable","reg"]],["result_16_2",[[26,3],[26,24]],[[26,13],[26,24]],["t"],["variable","reg"]],["result_16_3",[[27,3],[27,24]],[[27,13],[27,24]],["t"],["variable","reg"]],["result_32_1",[[28,3],[28,24]],[[28,13],[28,24]],["t"],["variable","reg"]],["result_32_2",[[29,3],[29,24]],[[29,13],[29,24]],["t"],["variable","reg"]],["result_32_3",[[30,3],[30,24]],[[30,13],[30,24]],["t"],["variable","reg"]],["result_64_1",[[31,3],[31,24]],[[31,13],[31,24]],["t"],["variable","reg"]],["result_64_2",[[32,3],[32,24]],[[32,13],[32,24]],["t"],["variable","reg"]],["result_64_3",[[33,3],[33,24]],[[33,13],[33,24]],["t"],["variable","reg"]],["result_10_3",[[34,3],[34,24]],[[34,13],[34,24]],["t"],["variable","reg"]],["result_21_3",[[35,3],[35,24]],[[35,13],[35,24]],["t"],["variable","reg"]],["result_59_3",[[36,3],[36,24]],[[36,13],[36,24]],["t"],["variable","reg"]],["result_70_3",[[37,3],[37,24]],[[37,13],[37,24]],["t"],["variable","reg"]],["val",[[70,3],[70,34]],[[70,16],[70,19]],["t"],["variable","logic"]],["cyc",[[72,3],[72,18]],[[72,11],[72,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_div.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["a",[[13,3],[13,18]],[[13,17],[13,18]],["t"],["variable","reg"]],["divisor",[[14,3],[14,23]],[[14,16],[14,23]],["t"],["variable","reg"]],["qq",[[15,3],[15,18]],[[15,16],[15,18]],["t"],["variable","reg"]],["rq",[[16,3],[16,18]],[[16,16],[16,18]],["t"],["variable","reg"]],["qq4",[[17,3],[17,19]],[[17,16],[17,19]],["t"],["variable","reg"]],["rq4",[[18,3],[18,19]],[[18,16],[18,19]],["t"],["variable","reg"]],["qq5",[[19,3],[19,19]],[[19,16],[19,19]],["t"],["variable","reg"]],["rq5",[[20,3],[20,19]],[[20,16],[20,19]],["t"],["variable","reg"]],["qqs",[[21,3],[21,25]],[[21,22],[21,25]],["t"],["variable","signed"]],["rqs",[[22,3],[22,25]],[[22,22],[22,25]],["t"],["variable","signed"]],["cyc",[[35,3],[35,14]],[[35,11],[35,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_div0.v",[[[[["t",[[5,0],[8,5]],[[5,7],[5,8]],[],["module"]],[[["y",[[9,10],[9,17]],[[9,16],[9,17]],["t"],["port"]],["d2",[[7,6],[7,8]],[[7,6],[7,8]],["t"],["port","y"]],["m2",[[7,10],[7,12]],[[7,10],[7,12]],["t"],["port","d2"]],["d3",[[7,14],[7,16]],[[7,14],[7,16]],["t"],["port","m2"]],["m3",[[7,18],[7,20]],[[7,18],[7,20]],["t"],["port","d3"]],["d2",[[10,10],[10,19]],[[10,17],[10,19]],["t"],["port"]],["m2",[[11,10],[11,19]],[[11,17],[11,19]],["t"],["port"]],["d3",[[12,10],[12,19]],[[12,17],[12,19]],["t"],["port"]],["m3",[[13,10],[13,19]],[[13,17],[13,19]],["t"],["port"]],["b",[[19,3],[19,18]],[[19,17],[19,18]],["t"],["variable","reg"]],["b3",[[22,3],[22,19]],[[22,17],[22,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_divw.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["bad",[[17,3],[17,12]],[[17,9],[17,12]],["t"],["variable","reg"]]],null,[[["c96",[[77,3],[77,12]],[[77,8],[77,11]],["t"],["task"]],[]],[["c96u",[[89,3],[89,13]],[[89,8],[89,12]],["t"],["task"]],[]],[["c96s",[[117,3],[117,13]],[[117,8],[117,12]],["t"],["task"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_eq.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[17,30]],[[17,16],[17,18]],["t"],["variable","wire"]],["out",[[21,3],[21,18]],[[21,15],[21,18]],["t"],["variable","wire"]],["test",[[24,3],[29,24]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[32,3],[32,36]],[[32,15],[32,21]],["t"],["variable","wire"]]]]],[["Test",[[65,0],[70,5]],[[65,7],[65,11]],[],["module"]],[[["out",[[74,10],[74,19]],[[74,16],[74,19]],["Test"],["port"]],["clk",[[69,3],[69,6]],[[69,3],[69,6]],["Test"],["port","out"]],["in",[[69,8],[69,10]],[[69,8],[69,10]],["Test"],["port","clk"]],["clk",[[72,9],[72,12]],[[72,9],[72,12]],["Test"],["port"]],["in",[[73,10],[73,19]],[[73,17],[73,19]],["Test"],["port"]],["ins",[[81,3],[81,34]],[[81,21],[81,24]],["Test"],["variable","signed"]],["outs",[[83,3],[83,25]],[[83,21],[83,25]],["Test"],["variable","signed"]]]]]],null,null,null,[["EXPECTED_SUM",[[35,0],[37,3]],[[35,8],[35,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_equal.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["_mode",[[13,3],[13,16]],[[13,11],[13,16]],["t"],["variable","integer"]],["_guard1",[[15,3],[15,21]],[[15,14],[15,21]],["t"],["variable","reg"]],["r_wide0",[[16,3],[16,22]],[[16,15],[16,22]],["t"],["variable","reg"]],["_guard2",[[17,3],[17,22]],[[17,15],[17,22]],["t"],["variable","reg"]],["r_wide1",[[18,3],[18,22]],[[18,15],[18,22]],["t"],["variable","wire"]],["_guard3",[[19,3],[19,22]],[[19,15],[19,22]],["t"],["variable","reg"]],["_guard4",[[20,3],[20,22]],[[20,15],[20,22]],["t"],["variable","reg"]],["_guard5",[[21,3],[21,22]],[[21,15],[21,22]],["t"],["variable","reg"]],["_guard6",[[22,3],[22,22]],[[22,15],[22,22]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_imm.v",[[[[["t",[[13,0],[16,5]],[[13,7],[13,8]],[],["module"]],[[["clk",[[18,9],[18,12]],[[18,9],[18,12]],["t"],["port"]],["cyc",[[19,3],[19,14]],[[19,11],[19,14]],["t"],["variable","integer"]],["crc",[[20,3],[20,16]],[[20,13],[20,16]],["t"],["variable","reg"]],["sum",[[21,3],[21,17]],[[21,14],[21,17]],["t"],["variable","reg"]],["HighLogicImm",[[25,3],[25,28]],[[25,16],[25,28]],["t"],["variable","wire"]],["LogicImm",[[26,3],[26,24]],[[26,16],[26,24]],["t"],["variable","wire"]],["LowLogicImm",[[27,3],[27,27]],[[27,16],[27,27]],["t"],["variable","wire"]],["LowMaskSel_Top",[[30,3],[30,42]],[[30,16],[30,30]],["t"],["variable","wire"]],["LowMaskSel_Bot",[[31,3],[31,42]],[[31,16],[31,30]],["t"],["variable","wire"]],["HighMaskSel_Top",[[32,3],[32,58]],[[32,16],[32,31]],["t"],["variable","wire"]],["HighMaskSel_Bot",[[33,3],[33,58]],[[33,16],[33,31]],["t"],["variable","wire"]],["example",[[35,3],[44,46]],[[35,11],[35,18]],["t"],["instance","example"]]]]],[["example",[[78,0],[83,5]],[[78,7],[78,14]],[],["module"]],[[["LogicImm",[[87,10],[87,25]],[[87,17],[87,25]],["example"],["port"]],["LowLogicImm",[[80,13],[80,24]],[[80,13],[80,24]],["example"],["port","LogicImm"]],["HighLogicImm",[[89,30],[89,44]],[[89,32],[89,44]],["example"],["port","LowLogicImm"]],["LowMaskSel_Top",[[82,3],[82,17]],[[82,3],[82,17]],["example"],["port","HighLogicImm"]],["HighMaskSel_Top",[[85,31],[85,48]],[[85,33],[85,48]],["example"],["port","LowMaskSel_Top"]],["LowMaskSel_Bot",[[82,36],[82,50]],[[82,36],[82,50]],["example"],["port","HighMaskSel_Top"]],["HighMaskSel_Bot",[[86,31],[86,48]],[[86,33],[86,48]],["example"],["port","LowMaskSel_Bot"]],["LowMaskSel_Top",[[85,10],[85,31]],[[85,17],[85,31]],["example"],["port"]],["LowMaskSel_Bot",[[86,9],[86,31]],[[86,17],[86,31]],["example"],["port"]],["LowLogicImm",[[89,10],[89,30]],[[89,19],[89,30]],["example"],["port"]],["LowLogicImm",[[92,3],[92,28]],[[92,17],[92,28]],["example"],["variable","wire"]],["HighLogicImm",[[92,3],[92,42]],[[92,30],[92,42]],["example"],["variable","LowLogicImm"]],["i",[[96,3],[96,13]],[[96,12],[96,13]],["example"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_imm2.v",[[[[["t_math_imm2",[[13,0],[18,5]],[[13,7],[13,18]],[],["module"]],[[["LogicImm",[[21,10],[21,25]],[[21,17],[21,25]],["t_math_imm2"],["port"]],["LowLogicImm",[[15,13],[15,24]],[[15,13],[15,24]],["t_math_imm2"],["port","LogicImm"]],["HighLogicImm",[[23,28],[23,42]],[[23,30],[23,42]],["t_math_imm2"],["port","LowLogicImm"]],["LowMaskSel_Top",[[17,3],[17,17]],[[17,3],[17,17]],["t_math_imm2"],["port","HighLogicImm"]],["HighMaskSel_Top",[[19,31],[19,48]],[[19,33],[19,48]],["t_math_imm2"],["port","LowMaskSel_Top"]],["LowMaskSel_Bot",[[17,36],[17,50]],[[17,36],[17,50]],["t_math_imm2"],["port","HighMaskSel_Top"]],["HighMaskSel_Bot",[[20,31],[20,48]],[[20,33],[20,48]],["t_math_imm2"],["port","LowMaskSel_Bot"]],["LowMaskSel_Top",[[19,10],[19,31]],[[19,17],[19,31]],["t_math_imm2"],["port"]],["LowMaskSel_Bot",[[20,9],[20,31]],[[20,17],[20,31]],["t_math_imm2"],["port"]],["LowLogicImm",[[23,10],[23,28]],[[23,17],[23,28]],["t_math_imm2"],["port"]],["i",[[27,3],[27,13]],[[27,12],[27,13]],["t_math_imm2"],["variable","genvar"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_mul.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["crc",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["sum",[[15,3],[15,17]],[[15,14],[15,17]],["t"],["variable","reg"]],["out1",[[17,3],[17,19]],[[17,15],[17,19]],["t"],["variable","wire"]],["out2",[[18,3],[18,19]],[[18,15],[18,19]],["t"],["variable","wire"]],["sub",[[19,3],[19,66]],[[19,7],[19,10]],["t"],["instance","sub"]]]]],[["sub",[[52,0],[57,5]],[[52,7],[52,10]],[],["module"]],[[["out1",[[54,3],[54,7]],[[54,3],[54,7]],["sub"],["port"]],["out2",[[54,9],[54,13]],[[54,9],[54,13]],["sub"],["port","out1"]],["in1",[[56,3],[56,6]],[[56,3],[56,6]],["sub"],["port","out2"]],["in2",[[56,8],[56,11]],[[56,8],[56,11]],["sub"],["port","in1"]],["in1",[[59,14],[59,24]],[[59,21],[59,24]],["sub"],["port"]],["in2",[[60,14],[60,24]],[[60,21],[60,24]],["sub"],["port"]],["out1",[[61,10],[61,32]],[[61,28],[61,32]],["sub"],["port","signed"]],["out2",[[62,10],[62,34]],[[62,30],[62,34]],["sub"],["port","unsigned"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_pick.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["pick1",[[17,3],[17,23]],[[17,9],[17,14]],["t"],["variable","wire"]],["data1",[[18,3],[18,39]],[[18,20],[18,25]],["t"],["variable","wire"]],["data2",[[19,3],[19,45]],[[19,24],[19,29]],["t"],["variable","wire"]],["datao",[[23,3],[23,27]],[[23,22],[23,27]],["t"],["variable","logic"]],["test",[[26,3],[32,43]],[[26,8],[26,12]],["t"],["instance","Test"]],["result",[[35,3],[35,38]],[[35,15],[35,21]],["t"],["variable","wire"]]]]],[["Test",[[68,0],[74,5]],[[68,7],[68,11]],[],["module"]],[[["pick1",[[70,3],[70,25]],[[70,20],[70,25]],["Test"],["port","logic"]],["data1",[[71,3],[71,36]],[[71,31],[71,36]],["Test"],["port","logic"]],["data2",[[72,3],[72,39]],[[72,34],[72,39]],["Test"],["port","logic"]],["datao",[[73,3],[73,37]],[[73,32],[73,37]],["Test"],["port","logic"]]]]]],null,null,null,[["EXPECTED_SUM",[[59,0],[60,2]],[[59,8],[59,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_pow.v",[[[[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["p",[[19,3],[19,15]],[[19,14],[19,15]],["t"],["variable","reg"]],["a",[[20,3],[20,15]],[[20,14],[20,15]],["t"],["variable","reg"]],["b",[[21,3],[21,15]],[[21,14],[21,15]],["t"],["variable","reg"]],["shifted",[[22,3],[22,21]],[[22,14],[22,21]],["t"],["variable","reg"]],["cyc",[[29,3],[29,14]],[[29,11],[29,14]],["t"],["variable","integer"]]]]]],null,null,null,[["checkh",[[9,1],[10,0]],[[9,9],[9,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_pow2.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["pow4b",[[18,3],[18,43]],[[18,15],[18,20]],["t"],["variable","wire"]],["pow2",[[19,3],[19,36]],[[19,16],[19,20]],["t"],["variable","wire"]],["result",[[20,3],[20,45]],[[20,16],[20,22]],["t"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[43,0],[44,2]],[[43,8],[43,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_pow3.v",[[[[["t",[[8,0],[8,23]],[[8,7],[8,8]],[],["module"]],[[["fail",[[10,3],[10,11]],[[10,7],[10,11]],["t"],["variable","bit"]]]]]],null,null,null,[["checkh",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_pow4.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["y",[[14,3],[14,16]],[[14,15],[14,16]],["t"],["variable","wire"]],["a",[[15,3],[15,16]],[[15,15],[15,16]],["t"],["variable","reg"]],["sub",[[16,3],[20,11]],[[16,11],[16,14]],["t"],["instance","test004"]]]]],[["test004",[[46,0],[46,21]],[[46,7],[46,14]],[],["module"]],[[["a",[[47,8],[47,9]],[[47,8],[47,9]],["test004"],["port"]],["y",[[46,18],[46,19]],[[46,18],[46,19]],["test004"],["port","a"]],["y",[[48,9],[48,17]],[[48,16],[48,17]],["test004"],["port"]],["y0",[[50,2],[50,15]],[[50,13],[50,15]],["test004"],["variable","wire"]],["y1",[[51,2],[51,15]],[[51,13],[51,15]],["test004"],["variable","wire"]],["y2",[[52,2],[52,15]],[[52,13],[52,15]],["test004"],["variable","wire"]],["y3",[[53,2],[53,15]],[[53,13],[53,15]],["test004"],["variable","wire"]],["v0",[[56,2],[56,41]],[[56,19],[56,21]],["test004"],["localparam"]],["v1",[[57,2],[57,41]],[[57,19],[57,21]],["test004"],["localparam"]],["v2",[[58,2],[58,41]],[[58,19],[58,21]],["test004"],["localparam"]],["v3",[[59,2],[59,41]],[[59,19],[59,21]],["test004"],["localparam"]],["zero",[[60,2],[60,28]],[[60,19],[60,23]],["test004"],["localparam"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_pow5.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["q",[[13,3],[13,15]],[[13,14],[13,15]],["t"],["variable","reg"]],["qs",[[14,3],[14,23]],[[14,21],[14,23]],["t"],["variable","signed"]],["left",[[30,3],[30,18]],[[30,14],[30,18]],["t"],["variable","reg"]],["right",[[31,3],[31,19]],[[31,14],[31,19]],["t"],["variable","reg"]],["outu",[[33,3],[33,35]],[[33,15],[33,19]],["t"],["variable","wire"]],["outs",[[34,3],[34,60]],[[34,22],[34,26]],["t"],["variable","signed"]],["cyc",[[36,3],[36,14]],[[36,11],[36,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_pow6.v",[[[[["t",[[6,0],[12,5]],[[6,7],[6,8]],[],["module"]],[[["i65",[[20,10],[20,32]],[[20,16],[20,19]],["t"],["port"]],["j65",[[8,8],[8,11]],[[8,8],[8,11]],["t"],["port","i65"]],["i33",[[8,13],[8,16]],[[8,13],[8,16]],["t"],["port","j65"]],["j33",[[8,18],[8,21]],[[8,18],[8,21]],["t"],["port","i33"]],["i30",[[8,23],[8,26]],[[8,23],[8,26]],["t"],["port","j33"]],["j30",[[8,28],[8,31]],[[8,28],[8,31]],["t"],["port","i30"]],["q65",[[8,33],[8,36]],[[8,33],[8,36]],["t"],["port","j30"]],["r65",[[8,38],[8,41]],[[8,38],[8,41]],["t"],["port","q65"]],["q33",[[8,43],[8,46]],[[8,43],[8,46]],["t"],["port","r65"]],["r33",[[8,48],[8,51]],[[8,48],[8,51]],["t"],["port","q33"]],["q30",[[8,53],[8,56]],[[8,53],[8,56]],["t"],["port","r33"]],["r30",[[8,58],[8,61]],[[8,58],[8,61]],["t"],["port","q30"]],["w65",[[8,63],[8,66]],[[8,63],[8,66]],["t"],["port","r30"]],["x65",[[8,68],[8,71]],[[8,68],[8,71]],["t"],["port","w65"]],["w33",[[8,73],[8,76]],[[8,73],[8,76]],["t"],["port","x65"]],["x33",[[9,3],[9,6]],[[9,3],[9,6]],["t"],["port","w33"]],["w30",[[9,8],[9,11]],[[9,8],[9,11]],["t"],["port","x33"]],["x30",[[9,13],[9,16]],[[9,13],[9,16]],["t"],["port","w30"]],["a",[[11,3],[11,4]],[[11,3],[11,4]],["t"],["port","x30"]],["a40",[[11,6],[11,9]],[[11,6],[11,9]],["t"],["port","a"]],["a70",[[11,11],[11,14]],[[11,11],[11,14]],["t"],["port","a40"]],["a",[[14,9],[14,16]],[[14,15],[14,16]],["t"],["port"]],["a40",[[15,9],[15,19]],[[15,16],[15,19]],["t"],["port"]],["a70",[[16,9],[16,19]],[[16,16],[16,19]],["t"],["port"]],["j65",[[21,10],[21,32]],[[21,16],[21,19]],["t"],["port"]],["i33",[[22,10],[22,32]],[[22,16],[22,19]],["t"],["port"]],["j33",[[23,10],[23,32]],[[23,16],[23,19]],["t"],["port"]],["i30",[[24,10],[24,32]],[[24,16],[24,19]],["t"],["port"]],["j30",[[25,10],[25,32]],[[25,16],[25,19]],["t"],["port"]],["q65",[[27,10],[27,35]],[[27,17],[27,20]],["t"],["port"]],["r65",[[28,10],[28,35]],[[28,17],[28,20]],["t"],["port"]],["q33",[[29,10],[29,35]],[[29,17],[29,20]],["t"],["port"]],["r33",[[30,10],[30,35]],[[30,17],[30,20]],["t"],["port"]],["q30",[[31,10],[31,35]],[[31,17],[31,20]],["t"],["port"]],["r30",[[32,10],[32,35]],[[32,17],[32,20]],["t"],["port"]],["w65",[[34,10],[34,35]],[[34,17],[34,20]],["t"],["port"]],["x65",[[35,10],[35,35]],[[35,17],[35,20]],["t"],["port"]],["w33",[[36,10],[36,35]],[[36,17],[36,20]],["t"],["port"]],["x33",[[37,10],[37,35]],[[37,17],[37,20]],["t"],["port"]],["w30",[[38,10],[38,35]],[[38,17],[38,20]],["t"],["port"]],["x30",[[39,10],[39,35]],[[39,17],[39,20]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_precedence.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["a",[[16,3],[16,30]],[[16,15],[16,16]],["t"],["variable","wire"]],["b",[[17,3],[17,30]],[[17,15],[17,16]],["t"],["variable","wire"]],["c",[[18,3],[18,30]],[[18,15],[18,16]],["t"],["variable","wire"]],["d",[[19,3],[19,30]],[[19,15],[19,16]],["t"],["variable","wire"]],["e",[[20,3],[20,30]],[[20,15],[20,16]],["t"],["variable","wire"]],["f",[[21,3],[21,30]],[[21,15],[21,16]],["t"],["variable","wire"]],["g",[[22,3],[22,30]],[[22,15],[22,16]],["t"],["variable","wire"]],["bnz",[[42,3],[42,42]],[[42,15],[42,18]],["t"],["variable","wire"]],["cnz",[[43,3],[43,42]],[[43,15],[43,18]],["t"],["variable","wire"]],["dnz",[[44,3],[44,42]],[[44,15],[44,18]],["t"],["variable","wire"]],["enz",[[45,3],[45,42]],[[45,15],[45,18]],["t"],["variable","wire"]],["o1",[[49,3],[49,22]],[[49,14],[49,16]],["t"],["variable","wire"]],["o2",[[50,3],[50,22]],[[50,14],[50,16]],["t"],["variable","wire"]],["o3",[[51,3],[51,30]],[[51,14],[51,16]],["t"],["variable","wire"]],["o4",[[53,3],[53,42]],[[53,14],[53,16]],["t"],["variable","wire"]],["o5",[[54,3],[54,32]],[[54,14],[54,16]],["t"],["variable","wire"]],["o6",[[55,3],[55,48]],[[55,14],[55,16]],["t"],["variable","wire"]],["o7",[[56,3],[56,29]],[[56,14],[56,16]],["t"],["variable","wire"]],["o8",[[57,3],[57,41]],[[57,14],[57,16]],["t"],["variable","wire"]],["o9",[[58,3],[58,28]],[[58,14],[58,16]],["t"],["variable","wire"]],["o10",[[59,3],[59,39]],[[59,14],[59,17]],["t"],["variable","wire"]],["o11",[[60,3],[60,29]],[[60,14],[60,17]],["t"],["variable","wire"]],["o12",[[61,3],[61,31]],[[61,14],[61,17]],["t"],["variable","wire"]],["o13",[[62,3],[62,31]],[[62,14],[62,17]],["t"],["variable","wire"]],["o14",[[63,3],[63,37]],[[63,14],[63,17]],["t"],["variable","wire"]],["o15",[[64,3],[64,37]],[[64,14],[64,17]],["t"],["variable","wire"]],["x1",[[67,3],[67,35]],[[67,14],[67,16]],["t"],["variable","wire"]],["x2",[[68,3],[68,34]],[[68,14],[68,16]],["t"],["variable","wire"]],["x3",[[69,3],[69,32]],[[69,14],[69,16]],["t"],["variable","wire"]],["x4",[[70,3],[70,33]],[[70,14],[70,16]],["t"],["variable","wire"]],["x5",[[71,3],[71,35]],[[71,14],[71,16]],["t"],["variable","wire"]],["x6",[[72,3],[72,33]],[[72,14],[72,16]],["t"],["variable","wire"]],["x7",[[73,3],[73,32]],[[73,14],[73,16]],["t"],["variable","wire"]],["x8",[[74,3],[74,32]],[[74,14],[74,16]],["t"],["variable","wire"]],["x9",[[75,3],[75,34]],[[75,14],[75,16]],["t"],["variable","wire"]],["x10",[[76,3],[76,36]],[[76,14],[76,17]],["t"],["variable","wire"]],["x11",[[77,3],[77,42]],[[77,14],[77,17]],["t"],["variable","wire"]],["result",[[100,3],[102,55]],[[100,15],[100,21]],["t"],["variable","wire"]]],null,[[["pow",[[81,3],[81,52]],[[81,18],[81,21]],["t"],["function"]],[[["x",[[81,23],[81,36]],[[81,35],[81,36]],["t","pow"],["port","input"]],["y",[[81,38],[81,51]],[[81,50],[81,51]],["t","pow"],["port","input"]]]]]]]]],null,null,null,[["EXPECTED_SUM",[[154,0],[155,2]],[[154,8],[154,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_real_public.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["sub",[[7,3],[7,24]],[[7,21],[7,24]],["t"],["variable","sub"]]]]],[["sub",[[10,0],[10,14]],[[10,7],[10,10]],[],["module"]],[[["REAL",[[11,3],[11,24]],[[11,13],[11,17]],["sub"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_real_random.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["cyc",[[14,3],[14,18]],[[14,11],[14,14]],["t"],["variable","integer"]],["crc",[[15,3],[15,17]],[[15,14],[15,17]],["t"],["variable","reg"]],["sum",[[16,3],[16,17]],[[16,14],[16,17]],["t"],["variable","reg"]],["in",[[18,3],[18,17]],[[18,15],[18,17]],["t"],["variable","reg"]],["check48",[[20,3],[20,27]],[[20,15],[20,22]],["t"],["instance","check"]],["check31",[[21,3],[21,27]],[[21,15],[21,22]],["t"],["instance","check"]],["check32",[[22,3],[22,27]],[[22,15],[22,22]],["t"],["instance","check"]],["check63",[[23,3],[23,27]],[[23,15],[23,22]],["t"],["instance","check"]],["check64",[[24,3],[24,27]],[[24,15],[24,22]],["t"],["instance","check"]],["check96",[[25,3],[25,27]],[[25,15],[25,22]],["t"],["instance","check"]],["check128",[[26,3],[26,29]],[[26,16],[26,24]],["t"],["instance","check"]]]]],[["check",[[73,0],[76,5]],[[73,7],[73,12]],[],["module"]],[[["in",[[78,9],[78,19]],[[78,17],[78,19]],["check"],["port"]],["clk",[[75,7],[75,10]],[[75,7],[75,10]],["check"],["port","in"]],["cyc",[[75,12],[75,15]],[[75,12],[75,15]],["check"],["port","clk"]],["WIDTH",[[77,3],[77,25]],[[77,13],[77,18]],["check"],["parameter"]],["ci",[[80,3],[80,38]],[[80,20],[80,22]],["check"],["variable","wire"]],["cis",[[81,3],[81,46]],[[81,27],[81,30]],["check"],["variable","signed"]],["r",[[83,3],[83,9]],[[83,8],[83,9]],["check"],["variable","real"]],["rs",[[84,3],[84,10]],[[84,8],[84,10]],["check"],["variable","real"]],["clk",[[88,9],[88,12]],[[88,9],[88,12]],["check"],["port"]],["cyc",[[89,9],[89,20]],[[89,17],[89,20]],["check"],["port","integer"]],["sum",[[90,3],[90,20]],[[90,17],[90,20]],["check"],["variable","real"]]]]]],null,null,null,[["checkr",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_real_round.v",[[[[["t",[[11,0],[14,5]],[[11,7],[11,8]],[],["module"]],[[["clk",[[15,9],[15,12]],[[15,9],[15,12]],["t"],["port"]],["cyc",[[17,3],[17,18]],[[17,11],[17,14]],["t"],["variable","integer"]],["r",[[19,3],[19,12]],[[19,11],[19,12]],["t"],["variable","real"]],["v32",[[20,3],[20,17]],[[20,14],[20,17]],["t"],["variable","reg"]],["v64",[[21,3],[21,17]],[[21,14],[21,17]],["t"],["variable","reg"]],["v96",[[22,3],[22,17]],[[22,14],[22,17]],["t"],["variable","reg"]]]]]],null,null,null,[["is_near_real",[[8,0],[9,0]],[[8,8],[8,20]],["source.systemverilog"],["macro"]],["checkh",[[9,0],[11,0]],[[9,8],[9,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_real.v",[[[[["t",[[11,0],[14,5]],[[11,7],[11,8]],[],["module"]],[[["clk",[[15,9],[15,12]],[[15,9],[15,12]],["t"],["port"]],["i",[[17,3],[17,12]],[[17,11],[17,12]],["t"],["variable","integer"]],["b",[[18,3],[18,15]],[[18,14],[18,15]],["t"],["variable","reg"]],["i48",[[19,3],[19,17]],[[19,14],[19,17]],["t"],["variable","reg"]],["is48",[[20,3],[20,25]],[[20,21],[20,25]],["t"],["variable","signed"]],["ci32",[[21,3],[21,18]],[[21,14],[21,18]],["t"],["variable","reg"]],["cis32",[[22,3],[22,26]],[[22,21],[22,26]],["t"],["variable","signed"]],["ci48",[[23,3],[23,18]],[[23,14],[23,18]],["t"],["variable","reg"]],["cis48",[[24,3],[24,26]],[[24,21],[24,26]],["t"],["variable","signed"]],["ci64",[[25,3],[25,18]],[[25,14],[25,18]],["t"],["variable","reg"]],["cis64",[[26,3],[26,26]],[[26,21],[26,26]],["t"],["variable","signed"]],["ci96",[[27,3],[27,18]],[[27,14],[27,18]],["t"],["variable","reg"]],["cis96",[[28,3],[28,26]],[[28,21],[28,26]],["t"],["variable","signed"]],["r",[[29,3],[29,10]],[[29,9],[29,10]],["t"],["variable","real"]],["r2",[[29,3],[29,14]],[[29,12],[29,14]],["t"],["variable","r"]],["cyc",[[30,3],[30,23]],[[30,16],[30,19]],["t"],["variable","integer"]],["uninit",[[32,3],[32,19]],[[32,13],[32,19]],["t"],["variable","realtime"]],["sub",[[35,3],[35,44]],[[35,19],[35,22]],["t"],["instance","sub_cast_bug374"]]]]],[["sub_cast_bug374",[[277,0],[277,52]],[[277,7],[277,22]],[],["module"]],[[["clk",[[277,23],[277,32]],[[277,29],[277,32]],["sub_cast_bug374"],["port","input"]],["cyc5",[[277,34],[277,50]],[[277,46],[277,50]],["sub_cast_bug374"],["port","input"]],["i",[[278,4],[278,13]],[[278,12],[278,13]],["sub_cast_bug374"],["variable","integer"]]]]]],null,null,null,[["checkr",[[8,0],[9,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]],["is_near_real",[[9,0],[11,0]],[[9,8],[9,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_red.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["cyc",[[14,3],[14,14]],[[14,11],[14,14]],["t"],["variable","integer"]],["r",[[16,3],[16,18]],[[16,17],[16,18]],["t"],["variable","reg"]],["and_reduce",[[18,3],[18,23]],[[18,8],[18,18]],["t"],["variable","wire"]],["or_reduce",[[19,3],[19,22]],[[19,8],[19,17]],["t"],["variable","wire"]],["xor_reduce",[[20,3],[20,23]],[[20,8],[20,18]],["t"],["variable","wire"]],["xnor_reduce",[[21,3],[21,25]],[[21,8],[21,19]],["t"],["variable","wire"]],["check_equal",[[22,3],[22,52]],[[22,8],[22,19]],["t"],["variable","wire"]]]]]],null,null,null,[["checkh",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_repl.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["rf",[[14,3],[14,16]],[[14,14],[14,16]],["t"],["variable","reg"]],["rf2",[[15,3],[15,17]],[[15,14],[15,17]],["t"],["variable","reg"]],["biu",[[16,3],[16,17]],[[16,14],[16,17]],["t"],["variable","reg"]],["b",[[17,3],[17,14]],[[17,13],[17,14]],["t"],["variable","reg"]],["src1",[[26,3],[26,19]],[[26,15],[26,19]],["t"],["variable","reg"]],["src0",[[26,3],[26,25]],[[26,21],[26,25]],["t"],["variable","src1"]],["sr",[[26,3],[26,29]],[[26,27],[26,29]],["t"],["variable","src0"]],["mask",[[26,3],[26,35]],[[26,31],[26,35]],["t"],["variable","sr"]],["dualasr",[[27,3],[32,29]],[[27,15],[27,22]],["t"],["variable","wire"]],["sl_mask",[[34,3],[35,37]],[[34,15],[34,22]],["t"],["variable","wire"]],["sr_mask",[[37,3],[50,43]],[[37,15],[37,22]],["t"],["variable","wire"]],["widerep",[[52,3],[52,91]],[[52,16],[52,23]],["t"],["variable","wire"]],["w",[[53,3],[53,25]],[[53,15],[53,16]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_reverse.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["crc",[[14,3],[14,16]],[[14,13],[14,16]],["t"],["variable","reg"]],["bitrev",[[17,3],[17,20]],[[17,14],[17,20]],["t"],["variable","wire"]],["bitrevb",[[28,3],[28,20]],[[28,13],[28,20]],["t"],["variable","reg"]],["bitrevr",[[41,3],[41,20]],[[41,13],[41,20]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_shift_extend.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["in1",[[8,3],[8,16]],[[8,9],[8,12]],["t"],["variable","logic"]],["in2",[[9,3],[9,26]],[[9,15],[9,18]],["t"],["variable","logic"]],["out",[[10,3],[10,19]],[[10,16],[10,19]],["t"],["variable","logic"]],["ones",[[11,3],[11,34]],[[11,16],[11,20]],["t"],["variable","logic"]],["ones10",[[12,3],[12,39]],[[12,16],[12,22]],["t"],["variable","logic"]],["data_t",[[14,3],[14,30]],[[14,23],[14,29]],["t"],["typedef","logic"]],["ten_t",[[16,3],[16,29]],[[16,23],[16,28]],["t"],["typedef","logic"]],["out10",[[17,3],[17,14]],[[17,9],[17,14]],["t"],["variable","ten_t"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_shift_over_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["o",[[16,10],[16,18]],[[16,17],[16,18]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","o"]],["i",[[10,8],[10,9]],[[10,8],[10,9]],["t"],["port","clk"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["i",[[15,9],[15,17]],[[15,16],[15,17]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_shift_rep.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,19]],[[13,12],[13,15]],["t"],["variable","integer"]],["crc",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["sum",[[15,3],[15,18]],[[15,15],[15,18]],["t"],["variable","reg"]],["a",[[19,3],[19,27]],[[19,15],[19,16]],["t"],["variable","wire"]],["y",[[23,3],[23,17]],[[23,16],[23,17]],["t"],["variable","wire"]],["test",[[26,3],[30,21]],[[26,8],[26,12]],["t"],["instance","Test"]],["result",[[33,3],[33,34]],[[33,15],[33,21]],["t"],["variable","wire"]]]]],[["Test",[[66,0],[71,5]],[[66,7],[66,11]],[],["module"]],[[["y",[[73,10],[73,23]],[[73,22],[73,23]],["Test"],["port"]],["a",[[70,3],[70,4]],[[70,3],[70,4]],["Test"],["port","y"]],["a",[[72,9],[72,23]],[[72,22],[72,23]],["Test"],["port","signed"]]]]]],null,null,null,[["EXPECTED_SUM",[[57,0],[58,2]],[[57,8],[57,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_shift_sel.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["in",[[17,3],[17,45]],[[17,17],[17,19]],["t"],["variable","wire"]],["out1",[[21,3],[21,19]],[[21,15],[21,19]],["t"],["variable","wire"]],["out2",[[22,3],[22,19]],[[22,15],[22,19]],["t"],["variable","wire"]],["test",[[25,3],[30,25]],[[25,8],[25,12]],["t"],["instance","Test"]],["result",[[33,3],[33,43]],[[33,15],[33,21]],["t"],["variable","wire"]]]]],[["Test",[[66,0],[71,5]],[[66,7],[66,11]],[],["module"]],[[["out1",[[79,10],[79,24]],[[79,20],[79,24]],["Test"],["port"]],["out2",[[79,24],[79,30]],[[79,26],[79,30]],["Test"],["port","out1"]],["in",[[70,3],[70,5]],[[70,3],[70,5]],["Test"],["port","out2"]],["in",[[78,9],[78,22]],[[78,20],[78,22]],["Test"],["port"]],["out1",[[83,3],[83,43]],[[83,19],[83,23]],["Test"],["variable","wire"]],["out2",[[85,3],[85,36]],[[85,19],[85,23]],["Test"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[57,0],[58,2]],[[57,8],[57,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_shift.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["ign",[[14,10],[14,20]],[[14,17],[14,20]],["t"],["port"]],["ign2",[[8,8],[8,12]],[[8,8],[8,12]],["t"],["port","ign"]],["ign3",[[8,14],[8,18]],[[8,14],[8,18]],["t"],["port","ign2"]],["ign4",[[8,20],[8,24]],[[8,20],[8,24]],["t"],["port","ign3"]],["ign4s",[[8,26],[8,31]],[[8,26],[8,31]],["t"],["port","ign4"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","ign4s"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["ign2",[[15,10],[15,21]],[[15,17],[15,21]],["t"],["port"]],["ign3",[[16,10],[16,22]],[[16,18],[16,22]],["t"],["port"]],["P6",[[18,3],[18,27]],[[18,20],[18,22]],["t"],["parameter"]],["P64",[[19,3],[19,30]],[[19,14],[19,17]],["t"],["localparam"]],["PBIG23",[[22,3],[22,44]],[[22,20],[22,26]],["t"],["localparam"]],["PBIG29",[[23,3],[23,51]],[[23,20],[23,26]],["t"],["localparam"]],["iright",[[26,3],[26,30]],[[26,24],[26,30]],["t"],["variable","reg"]],["irights",[[27,3],[27,31]],[[27,24],[27,31]],["t"],["variable","signed"]],["ileft",[[28,3],[28,29]],[[28,24],[28,29]],["t"],["variable","reg"]],["qright",[[29,3],[29,30]],[[29,24],[29,30]],["t"],["variable","reg"]],["qrights",[[30,3],[30,31]],[[30,24],[30,31]],["t"],["variable","signed"]],["qleft",[[31,3],[31,29]],[[31,24],[31,29]],["t"],["variable","reg"]],["wright",[[32,3],[32,30]],[[32,24],[32,30]],["t"],["variable","reg"]],["wrights",[[33,3],[33,31]],[[33,24],[33,31]],["t"],["variable","signed"]],["wleft",[[34,3],[34,29]],[[34,24],[34,29]],["t"],["variable","reg"]],["q_iright",[[36,3],[36,32]],[[36,24],[36,32]],["t"],["variable","reg"]],["q_irights",[[37,3],[37,33]],[[37,24],[37,33]],["t"],["variable","signed"]],["q_ileft",[[38,3],[38,31]],[[38,24],[38,31]],["t"],["variable","reg"]],["q_qright",[[39,3],[39,32]],[[39,24],[39,32]],["t"],["variable","reg"]],["q_qrights",[[40,3],[40,33]],[[40,24],[40,33]],["t"],["variable","signed"]],["q_qleft",[[41,3],[41,31]],[[41,24],[41,31]],["t"],["variable","reg"]],["q_wright",[[42,3],[42,32]],[[42,24],[42,32]],["t"],["variable","reg"]],["q_wrights",[[43,3],[43,33]],[[43,24],[43,33]],["t"],["variable","signed"]],["q_wleft",[[44,3],[44,31]],[[44,24],[44,31]],["t"],["variable","reg"]],["w_iright",[[47,3],[47,32]],[[47,24],[47,32]],["t"],["variable","reg"]],["w_irights",[[48,3],[48,33]],[[48,24],[48,33]],["t"],["variable","signed"]],["w_ileft",[[49,3],[49,31]],[[49,24],[49,31]],["t"],["variable","reg"]],["w_qright",[[50,3],[50,32]],[[50,24],[50,32]],["t"],["variable","reg"]],["w_qrights",[[51,3],[51,33]],[[51,24],[51,33]],["t"],["variable","signed"]],["w_qleft",[[52,3],[52,31]],[[52,24],[52,31]],["t"],["variable","reg"]],["w_wright",[[53,3],[53,32]],[[53,24],[53,32]],["t"],["variable","reg"]],["w_wrights",[[54,3],[54,33]],[[54,24],[54,33]],["t"],["variable","signed"]],["w_wleft",[[55,3],[55,31]],[[55,24],[55,31]],["t"],["variable","reg"]],["iamt",[[57,3],[57,28]],[[57,24],[57,28]],["t"],["variable","reg"]],["qamt",[[58,3],[58,28]],[[58,24],[58,28]],["t"],["variable","reg"]],["wamt",[[59,3],[59,28]],[[59,24],[59,28]],["t"],["variable","reg"]],["wamtt",[[70,3],[70,39]],[[70,15],[70,20]],["t"],["variable","wire"]],["ign4",[[71,10],[71,26]],[[71,22],[71,26]],["t"],["port","wire"]],["ign4s",[[73,10],[73,34]],[[73,29],[73,34]],["t"],["port","signed"]],["cyc",[[108,3],[108,14]],[[108,11],[108,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_shiftrs.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["data",[[14,3],[14,28]],[[14,24],[14,28]],["t"],["variable","signed"]],["i",[[15,3],[15,14]],[[15,13],[15,14]],["t"],["variable","integer"]],["b",[[16,3],[16,14]],[[16,13],[16,14]],["t"],["variable","integer"]],["srs",[[17,3],[17,27]],[[17,24],[17,27]],["t"],["variable","signed"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_shortreal_unsup_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["s",[[8,3],[8,14]],[[8,13],[8,14]],["t"],["variable","shortreal"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_shortreal.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["i",[[17,3],[17,12]],[[17,11],[17,12]],["t"],["variable","integer"]],["b",[[18,3],[18,15]],[[18,14],[18,15]],["t"],["variable","reg"]],["r",[[19,3],[19,17]],[[19,16],[19,17]],["t"],["variable","shortreal"]],["r2",[[19,3],[19,21]],[[19,19],[19,21]],["t"],["variable","r"]],["cyc",[[20,3],[20,23]],[[20,16],[20,19]],["t"],["variable","integer"]],["uninit",[[22,3],[22,19]],[[22,13],[22,19]],["t"],["variable","realtime"]]]]]],null,null,null,[["is_near_real",[[8,0],[10,0]],[[8,8],[8,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_sign_extend.v",[[[[["t",[[9,0],[12,5]],[[9,7],[9,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["one1_lp",[[16,3],[16,33]],[[16,21],[16,28]],["t"],["localparam"]],["one2_lp",[[17,3],[17,33]],[[17,21],[17,28]],["t"],["localparam"]],["one3_lp",[[18,3],[18,33]],[[18,21],[18,28]],["t"],["localparam"]],["one4_lp",[[19,3],[19,33]],[[19,21],[19,28]],["t"],["localparam"]],["one5_lp",[[20,3],[20,33]],[[20,21],[20,28]],["t"],["localparam"]],["one6_lp",[[21,3],[21,33]],[[21,21],[21,28]],["t"],["localparam"]],["one7_lp",[[22,3],[22,33]],[[22,21],[22,28]],["t"],["localparam"]],["one8_lp",[[23,3],[23,33]],[[23,21],[23,28]],["t"],["localparam"]],["one9_lp",[[24,3],[24,33]],[[24,21],[24,28]],["t"],["localparam"]],["one10_lp",[[25,3],[25,34]],[[25,21],[25,29]],["t"],["localparam"]],["one20_lp",[[26,3],[26,34]],[[26,21],[26,29]],["t"],["localparam"]],["one30_lp",[[27,3],[27,34]],[[27,21],[27,29]],["t"],["localparam"]],["one31_lp",[[28,3],[28,34]],[[28,21],[28,29]],["t"],["localparam"]],["one32_lp",[[29,3],[29,34]],[[29,21],[29,29]],["t"],["localparam"]],["one33_lp",[[30,3],[30,34]],[[30,21],[30,29]],["t"],["localparam"]],["one34_lp",[[31,3],[31,34]],[[31,21],[31,29]],["t"],["localparam"]],["one35_lp",[[32,3],[32,34]],[[32,21],[32,29]],["t"],["localparam"]],["one36_lp",[[33,3],[33,34]],[[33,21],[33,29]],["t"],["localparam"]],["one37_lp",[[34,3],[34,34]],[[34,21],[34,29]],["t"],["localparam"]],["one38_lp",[[35,3],[35,34]],[[35,21],[35,29]],["t"],["localparam"]],["one39_lp",[[36,3],[36,34]],[[36,21],[36,29]],["t"],["localparam"]],["one40_lp",[[37,3],[37,34]],[[37,21],[37,29]],["t"],["localparam"]],["one50_lp",[[38,3],[38,34]],[[38,21],[38,29]],["t"],["localparam"]],["one60_lp",[[39,3],[39,34]],[[39,21],[39,29]],["t"],["localparam"]],["one61_lp",[[40,3],[40,34]],[[40,21],[40,29]],["t"],["localparam"]],["one62_lp",[[41,3],[41,34]],[[41,21],[41,29]],["t"],["localparam"]],["one63_lp",[[42,3],[42,34]],[[42,21],[42,29]],["t"],["localparam"]],["one64_lp",[[43,3],[43,34]],[[43,21],[43,29]],["t"],["localparam"]],["one65_lp",[[44,3],[44,34]],[[44,21],[44,29]],["t"],["localparam"]],["one66_lp",[[45,3],[45,34]],[[45,21],[45,29]],["t"],["localparam"]],["one67_lp",[[46,3],[46,34]],[[46,21],[46,29]],["t"],["localparam"]],["one68_lp",[[47,3],[47,34]],[[47,21],[47,29]],["t"],["localparam"]],["one69_lp",[[48,3],[48,34]],[[48,21],[48,29]],["t"],["localparam"]],["one70_lp",[[49,3],[49,34]],[[49,21],[49,29]],["t"],["localparam"]],["all_ok",[[51,3],[51,17]],[[51,7],[51,13]],["t"],["variable","bit"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_signed_wire.v",[[[[["t",[[7,0],[10,5]],[[7,7],[7,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["au",[[13,3],[13,16]],[[13,14],[13,16]],["t"],["variable","wire"]],["as",[[14,3],[14,16]],[[14,14],[14,16]],["t"],["variable","wire"]],["test1",[[16,3],[16,20]],[[16,9],[16,14]],["t"],["instance","Test1"]],["test2",[[17,3],[17,20]],[[17,9],[17,14]],["t"],["instance","Test2"]]]]],[["Test1",[[32,0],[32,31]],[[32,7],[32,12]],[],["module"]],[[["au",[[32,14],[32,29]],[[32,27],[32,29]],["Test1"],["port","output"]],["b",[[33,3],[33,17]],[[33,16],[33,17]],["Test1"],["variable","wire"]],["c",[[34,3],[34,23]],[[34,22],[34,23]],["Test1"],["variable","signed"]]]]],[["Test2",[[44,0],[44,31]],[[44,7],[44,12]],[],["module"]],[[["as",[[44,14],[44,29]],[[44,27],[44,29]],["Test2"],["port","output"]],["b",[[45,3],[45,23]],[[45,22],[45,23]],["Test2"],["variable","signed"]],["c",[[46,3],[46,23]],[[46,22],[46,23]],["Test2"],["variable","signed"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_signed.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["w1",[[13,3],[13,33]],[[13,19],[13,21]],["t"],["instance","by_width"]],["w31",[[14,3],[14,33]],[[14,18],[14,21]],["t"],["instance","by_width"]],["w32",[[15,3],[15,33]],[[15,18],[15,21]],["t"],["instance","by_width"]],["w33",[[16,3],[16,33]],[[16,18],[16,21]],["t"],["instance","by_width"]],["w63",[[17,3],[17,33]],[[17,18],[17,21]],["t"],["instance","by_width"]],["w64",[[18,3],[18,33]],[[18,18],[18,21]],["t"],["instance","by_width"]],["w65",[[19,3],[19,33]],[[19,18],[19,21]],["t"],["instance","by_width"]],["w95",[[20,3],[20,33]],[[20,18],[20,21]],["t"],["instance","by_width"]],["w96",[[21,3],[21,33]],[[21,18],[21,21]],["t"],["instance","by_width"]],["w97",[[22,3],[22,33]],[[22,18],[22,21]],["t"],["instance","by_width"]],["a",[[24,3],[24,24]],[[24,23],[24,24]],["t"],["variable","signed"]],["b",[[25,3],[25,23]],[[25,22],[25,23]],["t"],["variable","signed"]],["sr",[[27,3],[27,25]],[[27,23],[27,25]],["t"],["variable","signed"]],["srs",[[27,3],[27,29]],[[27,26],[27,29]],["t"],["variable","sr"]],["sl",[[27,3],[27,32]],[[27,30],[27,32]],["t"],["variable","srs"]],["sls",[[27,3],[27,36]],[[27,33],[27,36]],["t"],["variable","sl"]],["b_s",[[29,3],[29,18]],[[29,15],[29,18]],["t"],["variable","reg"]],["b_us",[[30,3],[30,19]],[[30,15],[30,19]],["t"],["variable","reg"]],["bug349",[[56,3],[56,27]],[[56,21],[56,27]],["t"],["variable","signed"]],["i",[[61,3],[61,12]],[[61,11],[61,12]],["t"],["variable","integer"]],["cyc",[[100,3],[100,14]],[[100,11],[100,14]],["t"],["variable","integer"]],["ucyc",[[101,3],[101,25]],[[101,15],[101,19]],["t"],["variable","wire"]]],null,[[["check_s",[[32,3],[32,57]],[[32,8],[32,15]],["t"],["task"]],[[["i",[[32,16],[32,36]],[[32,35],[32,36]],["t","check_s"],["port","signed"]],["expval",[[32,38],[32,56]],[[32,50],[32,56]],["t","check_s"],["port","input"]]]]],[["check_us",[[36,3],[36,58]],[[36,8],[36,16]],["t"],["task"]],[[["i",[[36,17],[36,37]],[[36,36],[36,37]],["t","check_us"],["port","signed"]],["expval",[[36,39],[36,57]],[[36,51],[36,57]],["t","check_us"],["port","input"]]]]],[["copy_signed",[[95,3],[95,38]],[[95,26],[95,37]],["t"],["function"]],[]]]]],[["by_width",[[167,0],[169,5]],[[167,7],[167,15]],[],["module"]],[[["clk",[[168,3],[168,12]],[[168,9],[168,12]],["by_width"],["port","input"]],["WIDTH",[[170,3],[170,29]],[[170,21],[170,26]],["by_width"],["parameter"]],["i1",[[172,3],[172,24]],[[172,22],[172,24]],["by_width"],["variable","signed"]],["i63",[[173,3],[173,26]],[[173,23],[173,26]],["by_width"],["variable","signed"]],["i65",[[174,3],[174,26]],[[174,23],[174,26]],["by_width"],["variable","signed"]],["i1extp",[[177,3],[177,60]],[[177,27],[177,33]],["by_width"],["variable","signed"]],["i1ext",[[178,3],[178,38]],[[178,27],[178,32]],["by_width"],["variable","signed"]],["i63ext",[[179,3],[179,39]],[[179,27],[179,33]],["by_width"],["variable","signed"]],["i65ext",[[180,3],[180,39]],[[180,27],[180,33]],["by_width"],["variable","signed"]],["cyc",[[183,3],[183,14]],[[183,11],[183,14]],["by_width"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_signed2.v",[[[[["t",[[6,0],[9,4]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,8],[10,11]],[[10,8],[10,11]],["t"],["port"]],["in",[[12,2],[12,22]],[[12,20],[12,22]],["t"],["variable","reg"]],["min",[[13,2],[13,23]],[[13,20],[13,23]],["t"],["variable","signed"]],["max",[[14,2],[14,23]],[[14,20],[14,23]],["t"],["variable","signed"]],["filtered_data",[[15,2],[15,33]],[[15,20],[15,33]],["t"],["variable","signed"]],["delay_minmax",[[16,2],[16,38]],[[16,20],[16,32]],["t"],["variable","signed"]],["k",[[17,2],[17,11]],[[17,10],[17,11]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_signed3.v",[[[[["t",[[8,0],[8,23]],[[8,7],[8,8]],[],["module"]],[[["bug729_au",[[11,3],[11,35]],[[11,21],[11,30]],["t"],["variable","wire"]],["bug729_as",[[12,3],[12,35]],[[12,21],[12,30]],["t"],["variable","signed"]],["bug729_b",[[13,3],[13,33]],[[13,20],[13,28]],["t"],["variable","wire"]],["bug729_yuu",[[15,3],[15,58]],[[15,20],[15,30]],["t"],["variable","wire"]],["bug729_ysu",[[16,3],[16,58]],[[16,20],[16,30]],["t"],["variable","wire"]],["bug729_yus",[[17,3],[17,59]],[[17,20],[17,30]],["t"],["variable","wire"]],["bug729_yss",[[18,3],[18,59]],[[18,20],[18,30]],["t"],["variable","wire"]],["bug729_zuu",[[19,3],[19,49]],[[19,20],[19,30]],["t"],["variable","wire"]],["bug729_zsu",[[20,3],[20,49]],[[20,20],[20,30]],["t"],["variable","wire"]],["bug729_zus",[[21,3],[21,50]],[[21,20],[21,30]],["t"],["variable","wire"]],["bug729_zss",[[22,3],[22,50]],[[22,20],[22,30]],["t"],["variable","wire"]],["bug733_a",[[24,3],[24,38]],[[24,20],[24,28]],["t"],["variable","wire"]],["bug733_yu",[[25,3],[25,50]],[[25,20],[25,29]],["t"],["variable","wire"]],["bug733_ys",[[26,3],[26,51]],[[26,21],[26,30]],["t"],["variable","signed"]],["bug733_zu",[[28,3],[28,46]],[[28,20],[28,29]],["t"],["variable","wire"]],["bug733_zs",[[29,3],[29,48]],[[29,21],[29,30]],["t"],["variable","signed"]],["bug733_qu",[[33,3],[33,38]],[[33,20],[33,29]],["t"],["variable","wire"]],["bug733_qs",[[34,3],[34,39]],[[34,21],[34,30]],["t"],["variable","signed"]],["bug349_s",[[35,3],[35,29]],[[35,21],[35,29]],["t"],["variable","signed"]],["bug349_u",[[36,3],[36,29]],[[36,21],[36,29]],["t"],["variable","signed"]],["sb11",[[38,3],[38,34]],[[38,21],[38,25]],["t"],["variable","signed"]],["subout_u",[[40,3],[40,28]],[[40,20],[40,28]],["t"],["variable","wire"]],["sub",[[41,3],[41,37]],[[41,7],[41,10]],["t"],["instance","sub"]],["cond_a",[[44,3],[44,55]],[[44,20],[44,26]],["t"],["variable","wire"]],["cond_b",[[46,3],[46,55]],[[46,20],[46,26]],["t"],["variable","wire"]]]]],[["sub",[[97,0],[98,21]],[[97,7],[97,10]],[],["module"]],[[["a",[[97,12],[97,25]],[[97,24],[97,25]],["sub"],["port","input"]],["z",[[98,5],[98,19]],[[98,18],[98,19]],["sub"],["port","output"]]]]]],null,null,null,[["checkh",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_signed4.v",[[[[["t",[[9,0],[9,23]],[[9,7],[9,8]],[],["module"]],[[["fail",[[11,3],[11,11]],[[11,7],[11,11]],["t"],["variable","bit"]],["bug737_p1",[[13,3],[13,47]],[[13,27],[13,36]],["t"],["localparam","signed"]],["bug737_a",[[15,3],[15,32]],[[15,14],[15,22]],["t"],["variable","wire"]],["bug737_y",[[16,3],[16,22]],[[16,14],[16,22]],["t"],["variable","reg"]],["w4_s",[[17,3],[17,24]],[[17,20],[17,24]],["t"],["variable","signed"]],["w5_s",[[18,3],[18,24]],[[18,20],[18,24]],["t"],["variable","signed"]],["w4_u",[[19,3],[19,17]],[[19,13],[19,17]],["t"],["variable","reg"]],["w5_u",[[20,3],[20,17]],[[20,13],[20,17]],["t"],["variable","reg"]],["w9_s",[[21,3],[21,24]],[[21,20],[21,24]],["t"],["variable","signed"]],["r",[[22,3],[22,14]],[[22,13],[22,14]],["t"],["variable","real"]]]]]],null,null,null,[["checkh",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["checkf",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_signed5.v",[[[[["t",[[14,3],[17,5]],[[14,10],[14,11]],[],["module"]],[[["ow4_u",[[187,10],[187,25]],[[187,20],[187,25]],["t"],["port"]],["fail",[[19,3],[19,11]],[[19,7],[19,11]],["t"],["variable","bit"]],["w4_s",[[21,3],[21,24]],[[21,20],[21,24]],["t"],["variable","signed"]],["w5_s",[[22,3],[22,24]],[[22,20],[22,24]],["t"],["variable","signed"]],["w3_u",[[23,3],[23,22]],[[23,18],[23,22]],["t"],["variable","reg"]],["w4_u",[[24,3],[24,22]],[[24,18],[24,22]],["t"],["variable","reg"]],["w5_u",[[25,3],[25,22]],[[25,18],[25,22]],["t"],["variable","reg"]],["w6_u",[[26,3],[26,22]],[[26,18],[26,22]],["t"],["variable","reg"]],["w16a_u",[[27,3],[27,25]],[[27,19],[27,25]],["t"],["variable","reg"]],["w16_u",[[28,3],[28,24]],[[28,19],[28,24]],["t"],["variable","reg"]],["w32_u",[[29,3],[29,24]],[[29,19],[29,24]],["t"],["variable","reg"]],["r",[[30,3],[30,14]],[[30,13],[30,14]],["t"],["variable","real"]],["bug754_a",[[32,3],[32,28]],[[32,20],[32,28]],["t"],["variable","signed"]],["i",[[34,3],[34,17]],[[34,16],[34,17]],["t"],["variable","integer"]],["a",[[37,3],[37,42]],[[37,8],[37,9]],["t"],["variable","wire"]],["b",[[38,3],[38,47]],[[38,8],[38,9]],["t"],["variable","wire"]],["c",[[39,3],[39,39]],[[39,8],[39,9]],["t"],["variable","wire"]],["d",[[40,3],[40,40]],[[40,8],[40,9]],["t"],["variable","wire"]],["e",[[41,3],[41,41]],[[41,8],[41,9]],["t"],["variable","wire"]],["f",[[42,3],[42,42]],[[42,8],[42,9]],["t"],["variable","wire"]],["g",[[43,3],[43,44]],[[43,8],[43,9]],["t"],["variable","wire"]]]]]],null,null,null,[["checkh",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["checkf",[[7,0],[8,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["c",[[11,1],[12,0]],[[11,9],[11,10]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_signed6.v",[[[[["t",[[8,2],[8,25]],[[8,9],[8,10]],[],["module"]],[[["src",[[11,3],[11,30]],[[11,27],[11,30]],["t"],["variable","signed"]],["dst",[[14,3],[17,8]],[[17,5],[17,8]],["t"],["variable","#AnonymousStructUnion148"]]],null,[[["#AnonymousStructUnion148",[[14,3],[17,4]],[[14,3],[14,9]],["t"],["struct"]],[[["s",[[15,5],[15,30]],[[15,29],[15,30]],["t","#AnonymousStructUnion148"],["struct_union_member"]],["u",[[16,5],[16,30]],[[16,29],[16,30]],["t","#AnonymousStructUnion148"],["struct_union_member"]]]]]]]]],null,null,null,[["checkh",[[6,0],[8,2]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_signed7.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["alu_ltu",[[14,3],[14,14]],[[14,7],[14,14]],["t"],["variable","reg"]],["alu_lts",[[14,3],[14,23]],[[14,16],[14,23]],["t"],["variable","alu_ltu"]],["in_op1",[[15,3],[15,21]],[[15,15],[15,21]],["t"],["variable","logic"]],["in_op2",[[16,3],[16,21]],[[16,15],[16,21]],["t"],["variable","logic"]],["aaa_ltu",[[19,3],[19,14]],[[19,7],[19,14]],["t"],["variable","reg"]],["aaa_lts",[[19,3],[19,23]],[[19,16],[19,23]],["t"],["variable","aaa_ltu"]]]]]],null,null,null,[["checkh",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_strwidth.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["strg",[[8,3],[8,19]],[[8,15],[8,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_svl.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["l",[[13,3],[13,15]],[[13,14],[13,15]],["t"],["variable","reg"]],["q",[[14,3],[14,15]],[[14,14],[14,15]],["t"],["variable","reg"]],["w",[[15,3],[15,15]],[[15,14],[15,15]],["t"],["variable","reg"]],["lc",[[16,3],[16,16]],[[16,14],[16,16]],["t"],["variable","reg"]],["lo",[[17,3],[17,16]],[[17,14],[17,16]],["t"],["variable","reg"]],["l0",[[18,3],[18,16]],[[18,14],[18,16]],["t"],["variable","reg"]],["qc",[[19,3],[19,16]],[[19,14],[19,16]],["t"],["variable","reg"]],["qo",[[20,3],[20,16]],[[20,14],[20,16]],["t"],["variable","reg"]],["q0",[[21,3],[21,16]],[[21,14],[21,16]],["t"],["variable","reg"]],["wc",[[22,3],[22,16]],[[22,14],[22,16]],["t"],["variable","reg"]],["wo",[[23,3],[23,16]],[[23,14],[23,16]],["t"],["variable","reg"]],["w0",[[24,3],[24,16]],[[24,14],[24,16]],["t"],["variable","reg"]],["cyc",[[38,3],[38,14]],[[38,11],[38,14]],["t"],["variable","integer"]],["cyc_com",[[39,3],[39,18]],[[39,11],[39,18]],["t"],["variable","integer"]],["cyc_d1",[[44,3],[44,17]],[[44,11],[44,17]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_svl2.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_swap.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["Operand1",[[17,3],[17,36]],[[17,16],[17,24]],["t"],["variable","wire"]],["Operand2",[[18,3],[18,37]],[[18,16],[18,24]],["t"],["variable","wire"]],["Unsigned",[[19,3],[19,27]],[[19,9],[19,17]],["t"],["variable","wire"]],["rst",[[20,3],[20,12]],[[20,9],[20,12]],["t"],["variable","reg"]],["wl",[[22,3],[22,21]],[[22,13],[22,15]],["t"],["parameter"]],["Quotient",[[26,3],[26,25]],[[26,17],[26,25]],["t"],["variable","wire"]],["Remainder",[[27,3],[27,26]],[[27,17],[27,26]],["t"],["variable","wire"]],["test",[[30,3],[39,30]],[[30,8],[30,12]],["t"],["instance","Test"]],["result",[[42,3],[42,52]],[[42,15],[42,21]],["t"],["variable","wire"]]]]],[["Test",[[79,0],[79,73]],[[79,7],[79,11]],[],["module"]],[[["clk",[[85,9],[85,12]],[[85,9],[85,12]],["Test"],["port"]],["rst",[[85,12],[85,17]],[[85,14],[85,17]],["Test"],["port","clk"]],["Operand1",[[79,22],[79,30]],[[79,22],[79,30]],["Test"],["port","rst"]],["Operand2",[[79,32],[79,40]],[[79,32],[79,40]],["Test"],["port","Operand1"]],["Unsigned",[[79,42],[79,50]],[[79,42],[79,50]],["Test"],["port","Operand2"]],["Quotient",[[79,52],[79,60]],[[79,52],[79,60]],["Test"],["port","Unsigned"]],["Remainder",[[86,27],[86,38]],[[86,29],[86,38]],["Test"],["port","Quotient"]],["wl",[[81,3],[81,21]],[[81,13],[81,15]],["Test"],["parameter"]],["Operand1",[[83,9],[83,28]],[[83,20],[83,28]],["Test"],["port"]],["Operand2",[[84,9],[84,26]],[[84,18],[84,26]],["Test"],["port"]],["Unsigned",[[85,17],[85,27]],[[85,19],[85,27]],["Test"],["port","rst"]],["Quotient",[[86,10],[86,27]],[[86,19],[86,27]],["Test"],["port"]],["Cy",[[88,3],[88,9]],[[88,7],[88,9]],["Test"],["variable","reg"]],["Overflow",[[88,3],[88,19]],[[88,11],[88,19]],["Test"],["variable","Cy"]],["Sign1",[[88,3],[88,26]],[[88,21],[88,26]],["Test"],["variable","Overflow"]],["Sign2",[[88,3],[88,33]],[[88,28],[88,33]],["Test"],["variable","Sign1"]],["Zero",[[88,3],[88,39]],[[88,35],[88,39]],["Test"],["variable","Sign2"]],["Negative",[[88,3],[88,49]],[[88,41],[88,49]],["Test"],["variable","Zero"]],["ah",[[89,3],[89,18]],[[89,16],[89,18]],["Test"],["variable","reg"]],["al",[[89,3],[89,21]],[[89,19],[89,21]],["Test"],["variable","ah"]],["Quotient",[[89,3],[89,30]],[[89,22],[89,30]],["Test"],["variable","al"]],["Remainder",[[89,3],[89,41]],[[89,32],[89,41]],["Test"],["variable","Quotient"]],["Iteration",[[90,3],[90,23]],[[90,14],[90,23]],["Test"],["variable","reg"]],["sub_quot",[[91,3],[91,24]],[[91,16],[91,24]],["Test"],["variable","reg"]],["op",[[91,3],[91,27]],[[91,25],[91,27]],["Test"],["variable","sub_quot"]],["ah_ext",[[92,3],[92,15]],[[92,9],[92,15]],["Test"],["variable","reg"]],["a",[[94,3],[94,14]],[[94,13],[94,14]],["Test"],["variable","reg"]],["b",[[94,3],[94,16]],[[94,15],[94,16]],["Test"],["variable","a"]],["c",[[94,3],[94,18]],[[94,17],[94,18]],["Test"],["variable","b"]],["d",[[94,3],[94,20]],[[94,19],[94,20]],["Test"],["variable","c"]],["e",[[94,3],[94,22]],[[94,21],[94,22]],["Test"],["variable","d"]]]]]],null,null,null,[["EXPECTED_SUM",[[45,0],[47,3]],[[45,8],[45,20]],["source.systemverilog"],["macro"]],["BUG1",[[124,0],[125,0]],[[124,8],[124,12]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_tri.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["a",[[8,3],[8,14]],[[8,13],[8,14]],["t"],["variable","reg"]],["x",[[9,3],[9,15]],[[9,14],[9,15]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_trig.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["r",[[14,3],[14,10]],[[14,9],[14,10]],["t"],["variable","real"]],["r2",[[14,3],[14,14]],[[14,12],[14,14]],["t"],["variable","r"]],["cyc",[[15,3],[15,19]],[[15,12],[15,15]],["t"],["variable","integer"]],["sum_ceil",[[64,3],[64,16]],[[64,8],[64,16]],["t"],["variable","real"]],["sum_exp",[[65,3],[65,15]],[[65,8],[65,15]],["t"],["variable","real"]],["sum_floor",[[66,3],[66,17]],[[66,8],[66,17]],["t"],["variable","real"]],["sum_ln",[[67,3],[67,14]],[[67,8],[67,14]],["t"],["variable","real"]],["sum_log10",[[68,3],[68,17]],[[68,8],[68,17]],["t"],["variable","real"]],["sum_pow1",[[69,3],[69,16]],[[69,8],[69,16]],["t"],["variable","real"]],["sum_pow2",[[70,3],[70,16]],[[70,8],[70,16]],["t"],["variable","real"]],["sum_sqrt",[[71,3],[71,16]],[[71,8],[71,16]],["t"],["variable","real"]],["sum_acos",[[73,3],[73,16]],[[73,8],[73,16]],["t"],["variable","real"]],["sum_acosh",[[74,3],[74,17]],[[74,8],[74,17]],["t"],["variable","real"]],["sum_asin",[[75,3],[75,16]],[[75,8],[75,16]],["t"],["variable","real"]],["sum_asinh",[[76,3],[76,17]],[[76,8],[76,17]],["t"],["variable","real"]],["sum_atan",[[77,3],[77,16]],[[77,8],[77,16]],["t"],["variable","real"]],["sum_atan2",[[78,3],[78,17]],[[78,8],[78,17]],["t"],["variable","real"]],["sum_atanh",[[79,3],[79,17]],[[79,8],[79,17]],["t"],["variable","real"]],["sum_cos",[[80,3],[80,15]],[[80,8],[80,15]],["t"],["variable","real"]],["sum_cosh",[[81,3],[81,16]],[[81,8],[81,16]],["t"],["variable","real"]],["sum_hypot",[[82,3],[82,17]],[[82,8],[82,17]],["t"],["variable","real"]],["sum_sin",[[83,3],[83,15]],[[83,8],[83,15]],["t"],["variable","real"]],["sum_sinh",[[84,3],[84,16]],[[84,8],[84,16]],["t"],["variable","real"]],["sum_tan",[[85,3],[85,15]],[[85,8],[85,15]],["t"],["variable","real"]],["sum_tanh",[[86,3],[86,16]],[[86,8],[86,16]],["t"],["variable","real"]]],null,[[["check",[[17,3],[17,46]],[[17,8],[17,13]],["t"],["task"]],[[["line",[[17,14],[17,26]],[[17,22],[17,26]],["t","check"],["port","integer"]],["got",[[17,28],[17,36]],[[17,33],[17,36]],["t","check"],["port","real"]],["ex",[[17,38],[17,45]],[[17,43],[17,45]],["t","check"],["port","real"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_vgen.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["check",[[13,3],[13,16]],[[13,11],[13,16]],["t"],["variable","reg"]],["W0095",[[19,3],[19,20]],[[19,15],[19,20]],["t"],["variable","reg"]],["W0101",[[20,3],[20,20]],[[20,15],[20,20]],["t"],["variable","reg"]],["W1243",[[35,3],[35,27]],[[35,22],[35,27]],["t"],["variable","reg"]],["W0344",[[51,3],[51,27]],[[51,22],[51,27]],["t"],["variable","reg"]],["W0372",[[66,3],[66,27]],[[66,22],[66,27]],["t"],["variable","reg"]],["W0420",[[67,3],[67,27]],[[67,22],[67,27]],["t"],["variable","reg"]],["W0421",[[68,3],[68,27]],[[68,22],[68,27]],["t"],["variable","reg"]],["W0161",[[85,3],[85,27]],[[85,22],[85,27]],["t"],["variable","reg"]],["W0217",[[86,3],[86,27]],[[86,22],[86,27]],["t"],["variable","reg"]],["W0219",[[87,3],[87,27]],[[87,22],[87,27]],["t"],["variable","reg"]],["W0592",[[104,3],[104,27]],[[104,22],[104,27]],["t"],["variable","reg"]],["W0593",[[105,3],[105,27]],[[105,22],[105,27]],["t"],["variable","reg"]],["WA1063",[[120,3],[120,28]],[[120,22],[120,28]],["t"],["variable","reg"]],["WA1064",[[121,3],[121,28]],[[121,22],[121,28]],["t"],["variable","reg"]],["WA1065",[[122,3],[122,28]],[[122,22],[122,28]],["t"],["variable","reg"]],["WA1066",[[123,3],[123,28]],[[123,22],[123,28]],["t"],["variable","reg"]],["WA1067",[[124,3],[124,28]],[[124,22],[124,28]],["t"],["variable","reg"]],["WA1068",[[125,3],[125,27]],[[125,21],[125,27]],["t"],["variable","reg"]],["WB1063",[[142,3],[142,28]],[[142,22],[142,28]],["t"],["variable","reg"]],["WB1064",[[143,3],[143,28]],[[143,22],[143,28]],["t"],["variable","reg"]],["WB1065",[[144,3],[144,28]],[[144,22],[144,28]],["t"],["variable","reg"]],["WB1066",[[145,3],[145,28]],[[145,22],[145,28]],["t"],["variable","reg"]],["WB1067",[[146,3],[146,28]],[[146,22],[146,28]],["t"],["variable","reg"]],["WB1068",[[147,3],[147,27]],[[147,21],[147,27]],["t"],["variable","reg"]],["WC0064",[[168,3],[168,28]],[[168,22],[168,28]],["t"],["variable","signed"]],["WC0065",[[169,3],[169,28]],[[169,22],[169,28]],["t"],["variable","signed"]],["WC0067",[[170,3],[170,28]],[[170,22],[170,28]],["t"],["variable","signed"]],["W0234",[[180,3],[180,27]],[[180,22],[180,27]],["t"],["variable","signed"]],["W0235",[[181,3],[181,27]],[[181,22],[181,27]],["t"],["variable","signed"]],["W0146",[[190,3],[190,27]],[[190,22],[190,27]],["t"],["variable","signed"]],["W0857",[[198,3],[198,27]],[[198,22],[198,27]],["t"],["variable","signed"]],["W0226",[[214,3],[214,27]],[[214,22],[214,27]],["t"],["variable","signed"]],["W0792",[[223,3],[223,27]],[[223,22],[223,27]],["t"],["variable","signed"]],["W0793",[[224,3],[224,27]],[[224,22],[224,27]],["t"],["variable","signed"]],["DW0515",[[234,3],[234,28]],[[234,22],[234,28]],["t"],["variable","signed"]],["W0753",[[243,3],[243,27]],[[243,22],[243,27]],["t"],["variable","signed"]],["W0772",[[244,3],[244,27]],[[244,22],[244,27]],["t"],["variable","reg"]],["W1027",[[255,3],[255,27]],[[255,22],[255,27]],["t"],["variable","reg"]],["W123_is_3f",[[265,3],[265,32]],[[265,22],[265,32]],["t"],["variable","signed"]],["W0032",[[276,3],[276,29]],[[276,24],[276,29]],["t"],["variable","signed"]],["W0024",[[285,3],[285,29]],[[285,24],[285,29]],["t"],["variable","signed"]],["W0025",[[286,3],[286,29]],[[286,24],[286,29]],["t"],["variable","signed"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_vliw.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["crc",[[13,3],[13,16]],[[13,13],[13,16]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["mglehy",[[16,3],[16,35]],[[16,16],[16,22]],["t"],["variable","wire"]],["drricx",[[17,3],[17,34]],[[17,16],[17,22]],["t"],["variable","wire"]],["apqrli",[[18,3],[18,34]],[[18,16],[18,22]],["t"],["variable","wire"]],["szlfpf",[[19,3],[19,33]],[[19,16],[19,22]],["t"],["variable","wire"]],["dzosui",[[20,3],[20,33]],[[20,16],[20,22]],["t"],["variable","wire"]],["zndrba",[[21,3],[21,39]],[[21,16],[21,22]],["t"],["variable","wire"]],["bxiouf",[[22,3],[22,22]],[[22,16],[22,22]],["t"],["variable","wire"]],["vliw",[[24,3],[33,30]],[[24,8],[24,12]],["t"],["instance","vliw"]]]]],[["vliw",[[58,0],[66,8]],[[58,7],[58,11]],[],["module"]],[[["mglehy",[[59,6],[59,26]],[[59,20],[59,26]],["vliw"],["port","input"]],["drricx",[[60,6],[60,26]],[[60,20],[60,26]],["vliw"],["port","input"]],["apqrli",[[61,6],[61,26]],[[61,20],[61,26]],["vliw"],["port","input"]],["szlfpf",[[62,6],[62,26]],[[62,20],[62,26]],["vliw"],["port","input"]],["dzosui",[[63,6],[63,26]],[[63,20],[63,26]],["vliw"],["port","input"]],["zndrba",[[64,6],[64,26]],[[64,20],[64,26]],["vliw"],["port","input"]],["bxiouf",[[65,6],[65,32]],[[65,26],[65,32]],["vliw"],["port","wire"]],["zhknfc",[[68,3],[69,45]],[[68,16],[68,22]],["vliw"],["variable","wire"]],["umntwz",[[70,3],[71,35]],[[70,16],[70,22]],["vliw"],["variable","wire"]],["viuvoc",[[72,3],[72,52]],[[72,16],[72,22]],["vliw"],["variable","wire"]],["rzyeut",[[73,3],[73,40]],[[73,16],[73,22]],["vliw"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_wide_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["z",[[8,3],[8,4]],[[8,3],[8,4]],["t"],["port"]],["z2",[[8,6],[8,8]],[[8,6],[8,8]],["t"],["port","z"]],["r",[[8,10],[8,11]],[[8,10],[8,11]],["t"],["port","z2"]],["a",[[10,3],[10,4]],[[10,3],[10,4]],["t"],["port","r"]],["b",[[10,6],[10,7]],[[10,6],[10,7]],["t"],["port","a"]],["a",[[13,9],[13,29]],[[13,28],[13,29]],["t"],["port","signed"]],["b",[[14,9],[14,29]],[[14,28],[14,29]],["t"],["port","signed"]],["z",[[16,10],[16,30]],[[16,29],[16,30]],["t"],["port","signed"]],["z2",[[17,10],[17,31]],[[17,29],[17,31]],["t"],["port","signed"]],["r",[[18,10],[18,16]],[[18,15],[18,16]],["t"],["port","real"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_width.v",[[[[["t",[[6,0],[6,12]],[[6,7],[6,8]],[],["module"]],[[["A_ONE",[[10,3],[10,24]],[[10,13],[10,18]],["t"],["parameter"]],["A_W4",[[12,3],[12,32]],[[12,19],[12,23]],["t"],["parameter"]],["b",[[20,3],[20,25]],[[20,21],[20,22]],["t"],["instance","b"]],["c",[[22,3],[22,14]],[[22,13],[22,14]],["t"],["variable","reg"]],["c_i",[[23,3],[23,17]],[[23,14],[23,17]],["t"],["variable","integer"]],["D_TT",[[30,3],[30,28]],[[30,14],[30,18]],["t"],["localparam"]],["D_SIX",[[31,3],[31,24]],[[31,14],[31,19]],["t"],["localparam"]],["D_SUB",[[33,3],[33,41]],[[33,20],[33,25]],["t"],["localparam"]]]]],[["b",[[47,0],[47,9]],[[47,7],[47,8]],[],["module"]],[[["B_WIDTH",[[48,3],[48,25]],[[48,13],[48,20]],["b"],["parameter"]],["B_VALUE0",[[49,3],[49,41]],[[49,14],[49,22]],["b"],["localparam"]],["B_VALUE1",[[50,3],[50,41]],[[50,14],[50,22]],["b"],["localparam"]],["b_val",[[51,3],[51,19]],[[51,14],[51,19]],["b"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_math_yosys.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,18]],[[12,11],[12,14]],["t"],["variable","integer"]],["y1",[[16,3],[16,26]],[[16,24],[16,26]],["t"],["variable","wire"]],["y2",[[17,3],[17,26]],[[17,24],[17,26]],["t"],["variable","wire"]],["y3",[[18,3],[18,26]],[[18,24],[18,26]],["t"],["variable","wire"]],["y4",[[19,3],[19,26]],[[19,24],[19,26]],["t"],["variable","wire"]],["z0",[[20,3],[20,26]],[[20,24],[20,26]],["t"],["variable","wire"]],["z1",[[21,3],[21,26]],[[21,24],[21,26]],["t"],["variable","wire"]],["z2",[[22,3],[22,26]],[[22,24],[22,26]],["t"],["variable","wire"]],["z3",[[23,3],[23,26]],[[23,24],[23,26]],["t"],["variable","wire"]],["d1",[[26,3],[31,50]],[[26,12],[26,14]],["t"],["instance","demo_001"]],["d2",[[32,3],[37,51]],[[32,12],[32,14]],["t"],["instance","demo_002"]]]]],[["demo_001",[[57,0],[57,32]],[[57,7],[57,15]],[],["module"]],[[["y1",[[58,10],[58,18]],[[58,16],[58,18]],["demo_001"],["port"]],["y2",[[58,18],[58,22]],[[58,20],[58,22]],["demo_001"],["port","y1"]],["y3",[[58,22],[58,26]],[[58,24],[58,26]],["demo_001"],["port","y2"]],["y4",[[58,26],[58,30]],[[58,28],[58,30]],["demo_001"],["port","y3"]],["p1",[[61,3],[61,32]],[[61,20],[61,22]],["demo_001"],["localparam"]],["p2",[[62,3],[62,31]],[[62,19],[62,21]],["demo_001"],["localparam","real"]],["p3",[[63,3],[63,28]],[[63,19],[63,21]],["demo_001"],["localparam","real"]],["p4",[[64,3],[64,26]],[[64,14],[64,16]],["demo_001"],["localparam"]]]]],[["demo_002",[[74,0],[74,32]],[[74,7],[74,15]],[],["module"]],[[["z0",[[75,10],[75,19]],[[75,17],[75,19]],["demo_002"],["port"]],["z1",[[75,19],[75,23]],[[75,21],[75,23]],["demo_002"],["port","z0"]],["z2",[[75,23],[75,27]],[[75,25],[75,27]],["demo_002"],["port","z1"]],["z3",[[75,27],[75,31]],[[75,29],[75,31]],["demo_002"],["port","z2"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_banks.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["addr",[[8,3],[8,18]],[[8,14],[8,18]],["t"],["variable","reg"]],["BANKS",[[10,3],[10,23]],[[10,13],[10,18]],["t"],["parameter"]],["ROWS",[[11,3],[11,22]],[[11,13],[11,17]],["t"],["parameter"]],["bank",[[13,3],[13,18]],[[13,14],[13,18]],["t"],["variable","wire"]],["row",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","wire"]],["a",[[16,3],[16,13]],[[16,12],[16,13]],["t"],["variable","integer"]],["used",[[17,3],[17,29]],[[17,12],[17,16]],["t"],["variable","integer"]]],null,[[["hash",[[33,3],[35,24]],[[33,8],[33,12]],["t"],["task"]],[[["addr",[[33,14],[33,30]],[[33,26],[33,30]],["t","hash"],["port","input"]],["bank",[[34,7],[34,24]],[[34,20],[34,24]],["t","hash"],["port","output"]],["row",[[35,7],[35,23]],[[35,20],[35,23]],["t","hash"],["port","output"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_bound_bad.v",[[[[["t",[[6,0],[6,22]],[[6,7],[6,8]],[],["module"]],[[["tt",[[7,3],[7,23]],[[7,21],[7,23]],["t"],["variable","logic"]],["a",[[8,3],[8,22]],[[8,21],[8,22]],["t"],["variable","logic"]],["b",[[9,3],[9,22]],[[9,21],[9,22]],["t"],["variable","logic"]],["c",[[10,3],[10,22]],[[10,21],[10,22]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_cond.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["b",[[8,3],[8,4]],[[8,3],[8,4]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","b"]],["en",[[10,8],[10,10]],[[10,8],[10,10]],["t"],["port","clk"]],["a",[[10,12],[10,13]],[[10,12],[10,13]],["t"],["port","en"]],["clk",[[15,9],[15,12]],[[15,9],[15,12]],["t"],["port"]],["en",[[17,9],[17,11]],[[17,9],[17,11]],["t"],["port"]],["a",[[18,9],[18,13]],[[18,9],[18,10]],["t"],["port"]],["b",[[19,10],[19,20]],[[19,16],[19,17]],["t"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_fifo.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["crc",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["outData",[[16,3],[16,23]],[[16,16],[16,23]],["t"],["variable","wire"]],["inData",[[17,3],[17,35]],[[17,17],[17,23]],["t"],["variable","wire"]],["inWordPtr",[[18,3],[18,38]],[[18,16],[18,25]],["t"],["variable","wire"]],["wrEn",[[19,3],[19,24]],[[19,10],[19,14]],["t"],["variable","wire"]],["wrPtr",[[20,3],[20,34]],[[20,16],[20,21]],["t"],["variable","wire"]],["rdPtr",[[21,3],[21,34]],[[21,16],[21,21]],["t"],["variable","wire"]],["fifo",[[23,3],[32,22]],[[23,8],[23,12]],["t"],["instance","fifo"]]]]],[["fifo",[[65,0],[70,5]],[[65,7],[65,11]],[],["module"]],[[["outData",[[85,10],[85,24]],[[85,17],[85,24]],["fifo"],["port"]],["clk",[[69,3],[69,6]],[[69,3],[69,6]],["fifo"],["port","outData"]],["inWordPtr",[[69,8],[69,17]],[[69,8],[69,17]],["fifo"],["port","clk"]],["inData",[[69,19],[69,25]],[[69,19],[69,25]],["fifo"],["port","inWordPtr"]],["wrPtr",[[69,27],[69,32]],[[69,27],[69,32]],["fifo"],["port","inData"]],["rdPtr",[[69,34],[69,39]],[[69,34],[69,39]],["fifo"],["port","wrPtr"]],["wrEn",[[69,41],[69,45]],[[69,41],[69,45]],["fifo"],["port","rdPtr"]],["fifoDepthLog2",[[72,3],[72,31]],[[72,13],[72,26]],["fifo"],["parameter"]],["fifoDepth",[[73,3],[73,44]],[[73,13],[73,22]],["fifo"],["parameter"]],["clk",[[79,17],[79,20]],[[79,17],[79,20]],["fifo"],["port"]],["inWordPtr",[[80,9],[80,26]],[[80,17],[80,26]],["fifo"],["port"]],["inData",[[81,9],[81,23]],[[81,17],[81,23]],["fifo"],["port"]],["wrPtr",[[82,9],[82,29]],[[82,24],[82,29]],["fifo"],["port"]],["rdPtr",[[83,9],[83,29]],[[83,24],[83,29]],["fifo"],["port"]],["wrEn",[[86,11],[86,15]],[[86,11],[86,15]],["fifo"],["port"]],["outData",[[88,3],[88,21]],[[88,14],[88,21]],["fifo"],["variable","reg"]],["fifo",[[92,3],[92,35]],[[92,16],[92,20]],["fifo"],["variable","reg"]]]]]],null,null,null,[["PTRBITS",[[75,0],[76,0]],[[75,8],[75,15]],["source.systemverilog"],["macro"]],["PTRBITSM1",[[76,0],[77,0]],[[76,8],[76,17]],["source.systemverilog"],["macro"]],["PTRBITSM2",[[77,0],[79,3]],[[77,8],[77,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_file.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["crc",[[13,3],[13,17]],[[13,14],[13,17]],["t"],["variable","reg"]],["sum",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["r1_en",[[16,3],[16,45]],[[16,9],[16,14]],["t"],["variable","wire"]],["r1_ad",[[17,3],[17,52]],[[17,15],[17,20]],["t"],["variable","wire"]],["r2_en",[[18,3],[18,42]],[[18,9],[18,14]],["t"],["variable","wire"]],["r2_ad",[[19,3],[19,54]],[[19,15],[19,20]],["t"],["variable","wire"]],["w1_en",[[20,3],[20,44]],[[20,9],[20,14]],["t"],["variable","wire"]],["w1_a",[[21,3],[21,52]],[[21,15],[21,19]],["t"],["variable","wire"]],["w1_d",[[22,3],[22,60]],[[22,16],[22,20]],["t"],["variable","wire"]],["w2_en",[[23,3],[23,44]],[[23,9],[23,14]],["t"],["variable","wire"]],["w2_a",[[24,3],[24,52]],[[24,15],[24,19]],["t"],["variable","wire"]],["w2_d",[[25,3],[25,61]],[[25,16],[25,20]],["t"],["variable","wire"]],["r1_d_d2r",[[29,3],[29,24]],[[29,16],[29,24]],["t"],["variable","wire"]],["r2_d_d2r",[[30,3],[30,24]],[[30,16],[30,24]],["t"],["variable","wire"]],["file",[[33,3],[48,28]],[[33,8],[33,12]],["t"],["instance","file"]]]]],[["file",[[76,0],[81,5]],[[76,7],[76,11]],[],["module"]],[[["r1_d_d2r",[[86,10],[86,27]],[[86,19],[86,27]],["file"],["port"]],["r2_d_d2r",[[78,13],[78,21]],[[78,13],[78,21]],["file"],["port","r1_d_d2r"]],["clk",[[80,3],[80,6]],[[80,3],[80,6]],["file"],["port","r2_d_d2r"]],["r1_en",[[80,8],[80,13]],[[80,8],[80,13]],["file"],["port","clk"]],["r1_ad",[[80,15],[80,20]],[[80,15],[80,20]],["file"],["port","r1_en"]],["r2_en",[[80,22],[80,27]],[[80,22],[80,27]],["file"],["port","r1_ad"]],["r2_ad",[[80,29],[80,34]],[[80,29],[80,34]],["file"],["port","r2_en"]],["w1_en",[[80,36],[80,41]],[[80,36],[80,41]],["file"],["port","r2_ad"]],["w1_a",[[80,43],[80,47]],[[80,43],[80,47]],["file"],["port","w1_en"]],["w1_d",[[80,49],[80,53]],[[80,49],[80,53]],["file"],["port","w1_a"]],["w2_en",[[80,55],[80,60]],[[80,55],[80,60]],["file"],["port","w1_d"]],["w2_a",[[80,62],[80,66]],[[80,62],[80,66]],["file"],["port","w2_en"]],["w2_d",[[80,68],[80,72]],[[80,68],[80,72]],["file"],["port","w2_a"]],["clk",[[83,12],[83,15]],[[83,12],[83,15]],["file"],["port"]],["r1_en",[[84,13],[84,18]],[[84,13],[84,18]],["file"],["port"]],["r1_ad",[[85,9],[85,24]],[[85,19],[85,24]],["file"],["port"]],["r2_en",[[87,13],[87,18]],[[87,13],[87,18]],["file"],["port"]],["r2_ad",[[88,9],[88,24]],[[88,19],[88,24]],["file"],["port"]],["r2_d_d2r",[[89,10],[89,27]],[[89,19],[89,27]],["file"],["port"]],["w1_en",[[90,13],[90,18]],[[90,13],[90,18]],["file"],["port"]],["w1_a",[[91,9],[91,23]],[[91,19],[91,23]],["file"],["port"]],["w1_d",[[92,9],[92,23]],[[92,19],[92,23]],["file"],["port"]],["w2_en",[[93,13],[93,18]],[[93,13],[93,18]],["file"],["port"]],["w2_a",[[94,9],[94,23]],[[94,19],[94,23]],["file"],["port"]],["w2_d",[[95,9],[95,23]],[[95,19],[95,23]],["file"],["port"]],["r1_d_d2r",[[102,3],[102,23]],[[102,15],[102,23]],["file"],["variable","reg"]],["r2_d_d2r",[[103,3],[103,23]],[[103,15],[103,23]],["file"],["variable","reg"]],["m_w1_onehotwe",[[107,3],[107,63]],[[107,18],[107,31]],["file"],["variable","wire"]],["m_w2_onehotwe",[[108,3],[108,63]],[[108,18],[108,31]],["file"],["variable","wire"]],["rg0_wrdat",[[110,3],[110,61]],[[110,19],[110,28]],["file"],["variable","wire"]],["rg1_wrdat",[[111,3],[111,61]],[[111,19],[111,28]],["file"],["variable","wire"]],["rg2_wrdat",[[112,3],[112,61]],[[112,19],[112,28]],["file"],["variable","wire"]],["rg3_wrdat",[[113,3],[113,61]],[[113,19],[113,28]],["file"],["variable","wire"]],["m_w_onehotwe",[[115,3],[115,62]],[[115,18],[115,30]],["file"],["variable","wire"]],["m_rg0_r",[[118,3],[118,25]],[[118,18],[118,25]],["file"],["variable","reg"]],["m_rg1_r",[[119,3],[119,25]],[[119,18],[119,25]],["file"],["variable","reg"]],["m_rg2_r",[[120,3],[120,25]],[[120,18],[120,25]],["file"],["variable","reg"]],["m_rg3_r",[[121,3],[121,25]],[[121,18],[121,25]],["file"],["variable","reg"]],["m_r1_ad_d1r",[[131,3],[131,26]],[[131,15],[131,26]],["file"],["variable","reg"]],["m_r2_ad_d1r",[[132,3],[132,26]],[[132,15],[132,26]],["file"],["variable","reg"]],["m_ren_d1r",[[133,3],[133,24]],[[133,15],[133,24]],["file"],["variable","reg"]],["m_r1_onehot_d1",[[142,3],[142,56]],[[142,18],[142,32]],["file"],["variable","wire"]],["m_r2_onehot_d1",[[144,3],[144,31]],[[144,17],[144,31]],["file"],["variable","reg"]],["m_r1_d_d1",[[150,3],[153,40]],[[150,19],[150,28]],["file"],["variable","wire"]],["m_r2_d_d1",[[155,3],[158,40]],[[155,19],[155,28]],["file"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_first.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["_mode",[[12,3],[12,16]],[[12,11],[12,16]],["t"],["variable","integer"]],["mem_narrow",[[15,3],[15,31]],[[15,14],[15,24]],["t"],["variable","reg"]],["mem_wide",[[16,3],[16,33]],[[16,14],[16,22]],["t"],["variable","reg"]],["mem_dly_narrow",[[17,3],[17,34]],[[17,14],[17,28]],["t"],["variable","reg"]],["mem_dly_wide",[[18,3],[18,34]],[[18,14],[18,26]],["t"],["variable","reg"]],["vec_wide",[[19,3],[19,22]],[[19,14],[19,22]],["t"],["variable","reg"]],["wrd0",[[22,3],[22,25]],[[22,14],[22,18]],["t"],["variable","reg"]],["sel",[[23,3],[23,24]],[[23,14],[23,17]],["t"],["variable","wire"]],["selout",[[24,3],[24,33]],[[24,15],[24,21]],["t"],["variable","wire"]],["sixt",[[27,3],[27,28]],[[27,16],[27,20]],["t"],["variable","wire"]],["sixt2",[[28,3],[28,30]],[[28,16],[28,21]],["t"],["variable","wire"]],["sixfrom",[[29,3],[29,27]],[[29,15],[29,22]],["t"],["variable","wire"]],["sixfrom2",[[30,3],[30,28]],[[30,15],[30,23]],["t"],["variable","wire"]],["sixtext",[[31,3],[31,32]],[[31,9],[31,16]],["t"],["variable","wire"]],["sixtext2",[[32,3],[32,35]],[[32,9],[32,17]],["t"],["variable","wire"]],["np2_mem",[[35,3],[35,29]],[[35,14],[35,21]],["t"],["variable","reg"]],["np2_guard",[[36,3],[36,29]],[[36,14],[36,23]],["t"],["variable","reg"]],["i",[[38,3],[38,14]],[[38,13],[38,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_func.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["q",[[18,3],[18,16]],[[18,15],[18,16]],["t"],["variable","wire"]],["test",[[21,3],[32,20]],[[21,8],[21,12]],["t"],["instance","Test"]],["result",[[35,3],[35,33]],[[35,15],[35,21]],["t"],["variable","wire"]]]]],[["Test",[[66,0],[78,5]],[[66,7],[66,11]],[],["module"]],[[["clk",[[68,3],[68,26]],[[68,23],[68,26]],["Test"],["port","input"]],["reset_l",[[69,3],[69,30]],[[69,23],[69,30]],["Test"],["port","input"]],["enable",[[70,3],[70,29]],[[70,23],[70,29]],["Test"],["port","input"]],["q_var0",[[72,3],[72,29]],[[72,23],[72,29]],["Test"],["port","input"]],["q_var2",[[73,3],[73,29]],[[73,23],[73,29]],["Test"],["port","input"]],["q_var4",[[74,3],[74,29]],[[74,23],[74,29]],["Test"],["port","input"]],["q_var6",[[75,3],[75,29]],[[75,23],[75,29]],["Test"],["port","input"]],["q",[[77,3],[77,24]],[[77,23],[77,24]],["Test"],["port","reg"]],["p1_r",[[80,3],[80,31]],[[80,21],[80,25]],["Test"],["variable","reg"]]],null,[[["match",[[111,3],[111,14]],[[111,8],[111,13]],["Test"],["task"]],[]]]]]],null,null,null,[["EXPECTED_SUM",[[57,0],[58,2]],[[57,8],[57,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_iforder.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["crc",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["sum",[[15,3],[15,17]],[[15,14],[15,17]],["t"],["variable","reg"]],["out0",[[17,3],[17,20]],[[17,16],[17,20]],["t"],["variable","wire"]],["out1",[[18,3],[18,20]],[[18,16],[18,20]],["t"],["variable","wire"]],["inData",[[19,3],[19,35]],[[19,17],[19,23]],["t"],["variable","wire"]],["wr0a",[[20,3],[20,25]],[[20,11],[20,15]],["t"],["variable","wire"]],["wr0b",[[21,3],[21,25]],[[21,11],[21,15]],["t"],["variable","wire"]],["wr1a",[[22,3],[22,25]],[[22,11],[22,15]],["t"],["variable","wire"]],["wr1b",[[23,3],[23,25]],[[23,11],[23,15]],["t"],["variable","wire"]],["fifo",[[25,3],[35,32]],[[25,8],[25,12]],["t"],["instance","fifo"]]]]],[["fifo",[[58,0],[63,5]],[[58,7],[58,11]],[],["module"]],[[["out0",[[72,10],[72,21]],[[72,17],[72,21]],["fifo"],["port"]],["out1",[[60,9],[60,13]],[[60,9],[60,13]],["fifo"],["port","out0"]],["clk",[[62,3],[62,6]],[[62,3],[62,6]],["fifo"],["port","out1"]],["wr0a",[[62,8],[62,12]],[[62,8],[62,12]],["fifo"],["port","clk"]],["wr0b",[[62,14],[62,18]],[[62,14],[62,18]],["fifo"],["port","wr0a"]],["wr1a",[[62,20],[62,24]],[[62,20],[62,24]],["fifo"],["port","wr0b"]],["wr1b",[[62,26],[62,30]],[[62,26],[62,30]],["fifo"],["port","wr1a"]],["inData",[[62,32],[62,38]],[[62,32],[62,38]],["fifo"],["port","wr1b"]],["clk",[[65,17],[65,20]],[[65,17],[65,20]],["fifo"],["port"]],["wr0a",[[66,11],[66,15]],[[66,11],[66,15]],["fifo"],["port"]],["wr0b",[[67,11],[67,15]],[[67,11],[67,15]],["fifo"],["port"]],["wr1a",[[68,11],[68,15]],[[68,11],[68,15]],["fifo"],["port"]],["wr1b",[[69,11],[69,15]],[[69,11],[69,15]],["fifo"],["port"]],["inData",[[70,9],[70,23]],[[70,17],[70,23]],["fifo"],["port"]],["out1",[[73,10],[73,21]],[[73,17],[73,21]],["fifo"],["port"]],["mem",[[75,3],[75,25]],[[75,16],[75,19]],["fifo"],["variable","reg"]],["memtemp2",[[76,3],[76,30]],[[76,16],[76,24]],["fifo"],["variable","reg"]],["memtemp3",[[77,3],[77,30]],[[77,16],[77,24]],["fifo"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_multi_io.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["arr",[[13,3],[13,24]],[[13,15],[13,18]],["t"],["variable","logic"]],["arri",[[14,3],[14,25]],[[14,15],[14,19]],["t"],["variable","logic"]],["am1",[[16,3],[16,53]],[[16,13],[16,16]],["t"],["instance","has_array"]],["cyc",[[18,3],[18,14]],[[18,11],[18,14]],["t"],["variable","integer"]]]]],[["has_array",[[39,0],[43,5]],[[39,7],[39,16]],[],["module"]],[[["clk",[[40,3],[40,12]],[[40,9],[40,12]],["has_array"],["port","input"]],["arri",[[41,3],[41,31]],[[41,21],[41,25]],["has_array"],["port","logic"]],["arro",[[42,3],[42,32]],[[42,22],[42,26]],["has_array"],["port","logic"]],["cyc",[[45,3],[45,14]],[[45,11],[45,14]],["has_array"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_multi_io2.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["o3",[[8,3],[8,5]],[[8,3],[8,5]],["t"],["port"]],["o34",[[8,7],[8,10]],[[8,7],[8,10]],["t"],["port","o3"]],["o345",[[8,12],[8,16]],[[8,12],[8,16]],["t"],["port","o34"]],["i3",[[10,3],[10,5]],[[10,3],[10,5]],["t"],["port","o345"]],["i34",[[10,7],[10,10]],[[10,7],[10,10]],["t"],["port","i3"]],["i345",[[10,12],[10,16]],[[10,12],[10,16]],["t"],["port","i34"]],["i3",[[12,10],[12,19]],[[12,17],[12,19]],["t"],["port"]],["o3",[[13,10],[13,24]],[[13,22],[13,24]],["t"],["port","wire"]],["i34",[[14,9],[14,31]],[[14,22],[14,25]],["t"],["port"]],["o34",[[15,10],[15,31]],[[15,22],[15,25]],["t"],["port","wire"]],["i345",[[16,9],[16,37]],[[16,22],[16,26]],["t"],["port"]],["o345",[[17,10],[17,37]],[[17,22],[17,26]],["t"],["port","wire"]],["sub",[[19,3],[19,15]],[[19,7],[19,10]],["t"],["instance","sub"]]]]],[["sub",[[22,0],[27,5]],[[22,7],[22,10]],[],["module"]],[[["o3",[[24,3],[24,5]],[[24,3],[24,5]],["sub"],["port"]],["o34",[[24,7],[24,10]],[[24,7],[24,10]],["sub"],["port","o3"]],["o345",[[24,12],[24,16]],[[24,12],[24,16]],["sub"],["port","o34"]],["i3",[[26,3],[26,5]],[[26,3],[26,5]],["sub"],["port","o345"]],["i34",[[26,7],[26,10]],[[26,7],[26,10]],["sub"],["port","i3"]],["i345",[[26,12],[26,16]],[[26,12],[26,16]],["sub"],["port","i34"]],["i3",[[28,10],[28,19]],[[28,17],[28,19]],["sub"],["port"]],["o3",[[29,10],[29,24]],[[29,22],[29,24]],["sub"],["port","wire"]],["i34",[[30,9],[30,31]],[[30,22],[30,25]],["sub"],["port"]],["o34",[[31,10],[31,31]],[[31,22],[31,25]],["sub"],["port","wire"]],["i345",[[32,9],[32,37]],[[32,22],[32,26]],["sub"],["port"]],["o345",[[33,10],[33,37]],[[33,22],[33,26]],["sub"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_multi_io3.v",[[[[["t",[[6,0],[12,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[8,3],[8,22]],[[8,19],[8,22]],["t"],["port","logic"]],["daten",[[9,3],[9,24]],[[9,19],[9,24]],["t"],["port","logic"]],["datval",[[10,3],[10,30]],[[10,24],[10,30]],["t"],["port","logic"]],["datao",[[11,3],[11,45]],[[11,40],[11,45]],["t"],["port","signed"]],["datat",[[14,3],[14,43]],[[14,38],[14,43]],["t"],["variable","signed"]],["i",[[16,3],[16,15]],[[16,14],[16,15]],["t"],["variable","genvar"]],["dut",[[19,2],[19,66]],[[19,9],[19,12]],["t"],["instance","testio"]],["j",[[23,3],[23,11]],[[23,10],[23,11]],["t"],["variable","genvar"]]]]],[["testio",[[36,0],[41,5]],[[36,7],[36,13]],[],["module"]],[[["clk",[[38,3],[38,16]],[[38,13],[38,16]],["testio"],["port","input"]],["arr3d_in",[[39,3],[39,48]],[[39,40],[39,48]],["testio"],["port","signed"]],["arr2d_out",[[40,3],[40,46]],[[40,37],[40,46]],["testio"],["port","signed"]],["ar2d_out_pre",[[42,3],[42,43]],[[42,31],[42,43]],["testio"],["variable","signed"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_multi_ref_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["dimn",[[7,3],[7,17]],[[7,13],[7,17]],["t"],["variable","reg"]],["dim0",[[8,3],[8,17]],[[8,13],[8,17]],["t"],["variable","reg"]],["dim1",[[9,3],[9,23]],[[9,13],[9,17]],["t"],["variable","reg"]],["dim2",[[10,3],[10,28]],[[10,13],[10,17]],["t"],["variable","reg"]],["dim0nv",[[11,3],[11,24]],[[11,13],[11,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_multidim.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["memw",[[16,3],[16,34]],[[16,14],[16,18]],["t"],["variable","reg"]],["memn",[[17,3],[17,34]],[[17,14],[17,18]],["t"],["variable","reg"]],["cyc",[[20,3],[20,14]],[[20,11],[20,14]],["t"],["variable","integer"]],["crc",[[21,3],[21,17]],[[21,14],[21,17]],["t"],["variable","reg"]],["wide",[[22,3],[22,18]],[[22,14],[22,18]],["t"],["variable","reg"]],["narrow",[[23,3],[23,20]],[[23,14],[23,20]],["t"],["variable","reg"]],["index0",[[24,3],[24,20]],[[24,14],[24,20]],["t"],["variable","reg"]],["index1",[[25,3],[25,20]],[[25,14],[25,20]],["t"],["variable","reg"]],["index2",[[26,3],[26,20]],[[26,14],[26,20]],["t"],["variable","reg"]],["i0",[[27,3],[27,16]],[[27,14],[27,16]],["t"],["variable","integer"]],["i1",[[27,3],[27,19]],[[27,17],[27,19]],["t"],["variable","i0"]],["i2",[[27,3],[27,22]],[[27,20],[27,22]],["t"],["variable","i1"]],["imem",[[29,3],[29,28]],[[29,14],[29,18]],["t"],["variable","integer"]],["cstyle",[[30,3],[30,23]],[[30,14],[30,20]],["t"],["variable","reg"]],["wread",[[45,3],[45,19]],[[45,14],[45,19]],["t"],["variable","reg"]],["wreadb",[[46,3],[46,19]],[[46,13],[46,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_multiwire.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["array",[[14,3],[14,30]],[[14,14],[14,19]],["t"],["variable","wire"]],["arrayNoColon",[[15,3],[15,33]],[[15,14],[15,26]],["t"],["variable","wire"]],["cyc",[[18,3],[18,14]],[[18,11],[18,14]],["t"],["variable","integer"]],["i0",[[19,3],[19,16]],[[19,14],[19,16]],["t"],["variable","integer"]],["i1",[[19,3],[19,19]],[[19,17],[19,19]],["t"],["variable","i0"]],["i2",[[19,3],[19,22]],[[19,20],[19,22]],["t"],["variable","i1"]],["g0",[[20,3],[20,16]],[[20,14],[20,16]],["t"],["variable","genvar"]],["g1",[[20,3],[20,19]],[[20,17],[20,19]],["t"],["variable","g0"]],["g2",[[20,3],[20,22]],[[20,20],[20,22]],["t"],["variable","g1"]],["inst",[[25,5],[28,22]],[[25,10],[25,14]],["t"],["instance","inst"]]]]],[["inst",[[53,0],[58,5]],[[53,7],[53,11]],[],["module"]],[[["q",[[55,3],[55,4]],[[55,3],[55,4]],["inst"],["port"]],["cyc",[[57,3],[57,6]],[[57,3],[57,6]],["inst"],["port","q"]],["i0",[[57,8],[57,10]],[[57,8],[57,10]],["inst"],["port","cyc"]],["i1",[[57,12],[57,14]],[[57,12],[57,14]],["inst"],["port","i0"]],["q",[[59,10],[59,21]],[[59,20],[59,21]],["inst"],["port","reg"]],["cyc",[[60,9],[60,19]],[[60,16],[60,19]],["inst"],["port"]],["i0",[[61,9],[61,18]],[[61,16],[61,18]],["inst"],["port"]],["i1",[[62,9],[62,18]],[[62,16],[62,18]],["inst"],["port"]],["inst2",[[64,3],[68,18]],[[64,9],[64,14]],["inst"],["instance","inst2"]]]]],[["inst2",[[75,0],[78,5]],[[75,7],[75,12]],[],["module"]],[[["cyc",[[80,9],[80,19]],[[80,16],[80,19]],["inst2"],["port"]],["i0",[[77,8],[77,10]],[[77,8],[77,10]],["inst2"],["port","cyc"]],["i1",[[77,12],[77,14]],[[77,12],[77,14]],["inst2"],["port","i0"]],["i0",[[81,9],[81,18]],[[81,16],[81,18]],["inst2"],["port"]],["i1",[[82,9],[82,18]],[[82,16],[82,18]],["inst2"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_packed_assign.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["cyc",[[15,3],[15,14]],[[15,11],[15,14]],["t"],["variable","integer"]],["arr_c",[[16,3],[16,21]],[[16,16],[16,21]],["t"],["variable","logic"]],["arr",[[17,3],[17,24]],[[17,21],[17,24]],["t"],["variable","logic"]],["arr2_c",[[19,3],[19,22]],[[19,16],[19,22]],["t"],["variable","logic"]],["arr2",[[20,3],[20,25]],[[20,21],[20,25]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_packed_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["ch01",[[14,3],[14,31]],[[14,27],[14,31]],["t"],["variable","logic"]],["ch02",[[15,3],[15,31]],[[15,27],[15,31]],["t"],["variable","logic"]],["ch03",[[16,3],[16,31]],[[16,27],[16,31]],["t"],["variable","logic"]],["ch04",[[17,3],[17,36]],[[17,27],[17,31]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_packed.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[19,3],[19,14]],[[19,11],[19,14]],["t"],["variable","integer"]],["arr",[[24,3],[24,22]],[[24,19],[24,22]],["t"],["variable","reg"]],["arr_w",[[25,3],[25,25]],[[25,20],[25,25]],["t"],["variable","wire"]],["sum",[[27,3],[27,16]],[[27,13],[27,16]],["t"],["variable","reg"]],["sum_w",[[28,3],[28,18]],[[28,13],[28,18]],["t"],["variable","reg"]],["i0",[[29,3],[29,16]],[[29,14],[29,16]],["t"],["variable","integer"]],["data_out",[[61,3],[61,36]],[[61,28],[61,36]],["t"],["variable","logic"]],["data_out2",[[62,3],[62,37]],[[62,28],[62,37]],["t"],["variable","logic"]],["data_in",[[63,3],[63,35]],[[63,28],[63,35]],["t"],["variable","logic"]],["data_in2",[[64,3],[64,36]],[[64,16],[64,24]],["t"],["variable","logic"]],["last_data_out",[[68,3],[68,29]],[[68,16],[68,29]],["t"],["variable","logic"]],["vld",[[95,3],[95,37]],[[95,23],[95,26]],["t"],["variable","bit"]],["vld2",[[96,3],[96,27]],[[96,23],[96,27]],["t"],["variable","bit"]],["vld_or",[[99,3],[99,26]],[[99,20],[99,26]],["t"],["variable","logic"]],["vld2_or",[[100,3],[100,27]],[[100,20],[100,27]],["t"],["variable","logic"]],["vld_xor",[[104,3],[104,27]],[[104,20],[104,27]],["t"],["variable","logic"]],["vld2_xor",[[105,3],[105,28]],[[105,20],[105,28]],["t"],["variable","logic"]],["vld_xnor",[[109,3],[109,28]],[[109,20],[109,28]],["t"],["variable","logic"]],["vld2_xnor",[[110,3],[110,29]],[[110,20],[110,29]],["t"],["variable","logic"]],["vld_and",[[114,3],[114,27]],[[114,20],[114,27]],["t"],["variable","logic"]],["vld2_and",[[115,3],[115,28]],[[115,20],[115,28]],["t"],["variable","logic"]],["not_lhs",[[121,3],[121,30]],[[121,23],[121,30]],["t"],["variable","bit"]],["not_rhs",[[122,3],[122,30]],[[122,23],[122,30]],["t"],["variable","bit"]],["vld2_inv",[[126,3],[126,31]],[[126,23],[126,31]],["t"],["variable","bit"]],["expect_cyc",[[143,3],[143,25]],[[143,15],[143,25]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_shift.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","integer"]],["crc",[[14,3],[14,17]],[[14,14],[14,17]],["t"],["variable","reg"]],["i",[[16,3],[16,14]],[[16,13],[16,14]],["t"],["variable","integer"]],["mem",[[17,3],[17,25]],[[17,16],[17,19]],["t"],["variable","reg"]],["outData",[[33,3],[33,31]],[[33,15],[33,22]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_slice_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["use_AnB",[[13,3],[13,22]],[[13,15],[13,22]],["t"],["variable","logic"]],["active_command",[[15,3],[15,36]],[[15,15],[15,29]],["t"],["variable","logic"]],["command_A",[[16,3],[16,36]],[[16,15],[16,24]],["t"],["variable","logic"]],["command_B",[[17,3],[17,36]],[[17,15],[17,24]],["t"],["variable","logic"]],["active_command2",[[19,3],[19,36]],[[19,15],[19,30]],["t"],["variable","logic"]],["command_A2",[[20,3],[20,36]],[[20,15],[20,25]],["t"],["variable","logic"]],["command_B2",[[21,3],[21,36]],[[21,15],[21,25]],["t"],["variable","logic"]],["active_command3",[[23,3],[23,46]],[[23,15],[23,30]],["t"],["variable","logic"]],["command_A3",[[24,3],[24,46]],[[24,15],[24,25]],["t"],["variable","logic"]],["command_B3",[[25,3],[25,46]],[[25,15],[25,25]],["t"],["variable","logic"]],["active_command4",[[27,3],[27,36]],[[27,15],[27,30]],["t"],["variable","logic"]],["command_A4",[[28,3],[28,36]],[[28,15],[28,25]],["t"],["variable","logic"]],["active_command5",[[30,3],[30,36]],[[30,15],[30,30]],["t"],["variable","logic"]],["command_A5",[[31,3],[31,36]],[[31,15],[31,25]],["t"],["variable","logic"]],["arrd",[[41,3],[41,25]],[[41,15],[41,19]],["t"],["variable","logic"]],["arr",[[45,3],[45,24]],[[45,15],[45,18]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_slice_conc_bad.v",[[[[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["cyc",[[16,3],[16,19]],[[16,12],[16,15]],["t"],["variable","integer"]],["crc",[[17,3],[17,18]],[[17,15],[17,18]],["t"],["variable","reg"]],["sum",[[18,3],[18,18]],[[18,15],[18,18]],["t"],["variable","reg"]],["rst",[[21,3],[21,12]],[[21,9],[21,12]],["t"],["variable","wire"]],["iii_in",[[22,3],[22,28]],[[22,11],[22,17]],["t"],["variable","data_t"]],["jjj_in",[[23,3],[23,29]],[[23,11],[23,17]],["t"],["variable","data_t"]],["iii_out",[[24,3],[24,17]],[[24,10],[24,17]],["t"],["variable","data_t"]],["jjj_out",[[25,3],[25,17]],[[25,10],[25,17]],["t"],["variable","data_t"]],["ctl0",[[26,3],[26,32]],[[26,15],[26,19]],["t"],["variable","logic"]],["aaa",[[28,3],[28,15]],[[28,7],[28,10]],["t"],["instance","aaa"]],["result",[[31,3],[31,31]],[[31,15],[31,21]],["t"],["variable","wire"]]]]],[["bbb",[[67,0],[75,6]],[[67,7],[67,10]],[],["module"]],[[["ggg_out",[[69,4],[69,32]],[[69,20],[69,27]],["bbb"],["port","data_t"]],["ggg_in",[[70,4],[70,32]],[[70,20],[70,26]],["bbb"],["port","data_t"]],["ctl",[[71,4],[71,25]],[[71,22],[71,25]],["bbb"],["port","input"]],["clk",[[73,4],[73,22]],[[73,19],[73,22]],["bbb"],["port","logic"]],["rst",[[74,4],[74,22]],[[74,19],[74,22]],["bbb"],["port","logic"]],["i",[[77,3],[77,15]],[[77,14],[77,15]],["bbb"],["variable","genvar"]]]]],[["aaa",[[100,0],[109,6]],[[100,7],[100,10]],[],["module"]],[[["iii_in",[[102,4],[102,24]],[[102,18],[102,24]],["aaa"],["port","data_t"]],["jjj_in",[[103,4],[103,24]],[[103,18],[103,24]],["aaa"],["port","data_t"]],["ctl0",[[104,4],[104,21]],[[104,17],[104,21]],["aaa"],["port","input"]],["iii_out",[[105,4],[105,25]],[[105,18],[105,25]],["aaa"],["port","data_t"]],["jjj_out",[[106,4],[106,25]],[[106,18],[106,25]],["aaa"],["port","data_t"]],["clk",[[107,4],[107,20]],[[107,17],[107,20]],["aaa"],["port","logic"]],["rst",[[108,4],[108,20]],[[108,17],[108,20]],["aaa"],["port","logic"]],["bbb",[[112,2],[116,14]],[[112,6],[112,9]],["aaa"],["instance","bbb"]]]]]],null,null,null,[["EXPECTED_SUM",[[58,0],[59,2]],[[58,8],[58,20]],["source.systemverilog"],["macro"]],["data_t",[[8,0],[8,28]],[[8,21],[8,27]],[],["typedef","logic"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_slice_dtype_bad.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port"]],["clk",[[12,9],[12,18]],[[12,15],[12,18]],["t"],["port","logic"]],["cyc",[[13,3],[13,14]],[[13,11],[13,14]],["t"],["variable","int"]],["completed_cnt",[[16,3],[16,40]],[[16,13],[16,26]],["t"],["variable","way_cnt_t"]],["completed_cnt_dp",[[17,3],[17,42]],[[17,13],[17,29]],["t"],["variable","way_cnt_t"]],["id",[[26,3],[26,17]],[[26,15],[26,17]],["t"],["variable","logic"]],["way_mask",[[27,3],[27,24]],[[27,16],[27,24]],["t"],["variable","logic"]],["addr",[[28,3],[28,31]],[[28,16],[28,20]],["t"],["variable","logic"]]]]]],null,null,null,[["way_cnt_t",[[6,0],[6,43]],[[6,33],[6,42]],[],["typedef","logic"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_slice.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["use_AnB",[[13,3],[13,22]],[[13,15],[13,22]],["t"],["variable","logic"]],["active_command",[[14,3],[14,35]],[[14,15],[14,29]],["t"],["variable","logic"]],["command_A",[[15,3],[15,35]],[[15,15],[15,24]],["t"],["variable","logic"]],["command_B",[[16,3],[16,35]],[[16,15],[16,24]],["t"],["variable","logic"]],["active_command2",[[18,3],[18,36]],[[18,15],[18,30]],["t"],["variable","logic"]],["command_A2",[[19,3],[19,36]],[[19,15],[19,25]],["t"],["variable","logic"]],["command_B2",[[20,3],[20,36]],[[20,15],[20,25]],["t"],["variable","logic"]],["active_command3",[[22,3],[22,46]],[[22,15],[22,30]],["t"],["variable","logic"]],["command_A3",[[23,3],[23,46]],[[23,15],[23,25]],["t"],["variable","logic"]],["command_B3",[[24,3],[24,46]],[[24,15],[24,25]],["t"],["variable","logic"]],["use_A4nB4",[[26,3],[26,29]],[[26,20],[26,29]],["t"],["variable","logic"]],["active_command4",[[27,3],[27,35]],[[27,20],[27,35]],["t"],["variable","logic"]],["command_A4",[[28,3],[28,30]],[[28,20],[28,30]],["t"],["variable","logic"]],["command_B4",[[29,3],[29,30]],[[29,20],[29,30]],["t"],["variable","logic"]],["pipe1",[[31,3],[31,32]],[[31,15],[31,20]],["t"],["variable","logic"]],["pipe1_input",[[32,3],[32,26]],[[32,15],[32,26]],["t"],["variable","logic"]],["cyc",[[34,3],[34,14]],[[34,11],[34,14]],["t"],["variable","integer"]],["iq_read_data",[[50,3],[50,40]],[[50,21],[50,33]],["t"],["variable","logic"]],["iq_data",[[51,3],[51,28]],[[51,21],[51,28]],["t"],["variable","logic"]],["sel",[[52,3],[52,24]],[[52,21],[52,24]],["t"],["variable","logic"]],["last_pipe",[[104,3],[104,24]],[[104,15],[104,24]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_slot.v",[[[[["t_mem_slot",[[8,0],[8,79]],[[8,7],[8,17]],[],["module"]],[[["Clk",[[10,16],[10,19]],[[10,16],[10,19]],["t_mem_slot"],["port"]],["SlotIdx",[[8,24],[8,31]],[[8,24],[8,31]],["t_mem_slot"],["port","Clk"]],["BitToChange",[[8,33],[8,44]],[[8,33],[8,44]],["t_mem_slot"],["port","SlotIdx"]],["BitVal",[[8,46],[8,52]],[[8,46],[8,52]],["t_mem_slot"],["port","BitToChange"]],["SlotToReturn",[[8,54],[8,66]],[[8,54],[8,66]],["t_mem_slot"],["port","BitVal"]],["OutputVal",[[8,68],[8,77]],[[8,68],[8,77]],["t_mem_slot"],["port","SlotToReturn"]],["SlotIdx",[[11,10],[11,23]],[[11,16],[11,23]],["t_mem_slot"],["port"]],["BitToChange",[[12,16],[12,27]],[[12,16],[12,27]],["t_mem_slot"],["port"]],["BitVal",[[13,16],[13,22]],[[13,16],[13,22]],["t_mem_slot"],["port"]],["SlotToReturn",[[14,10],[14,28]],[[14,16],[14,28]],["t_mem_slot"],["port"]],["OutputVal",[[15,10],[15,29]],[[15,20],[15,29]],["t_mem_slot"],["port","reg"]],["Array",[[17,3],[17,26]],[[17,16],[17,21]],["t_mem_slot"],["variable","reg"]]]]]],null,null,null,[["RegDel",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem_twoedge.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["out",[[19,3],[19,19]],[[19,16],[19,19]],["t"],["variable","wire"]],["out2",[[20,3],[20,20]],[[20,16],[20,20]],["t"],["variable","wire"]],["test",[[24,3],[35,20]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[38,3],[38,42]],[[38,15],[38,21]],["t"],["variable","wire"]]]]],[["Test",[[78,0],[83,5]],[[78,7],[78,11]],[],["module"]],[[["out",[[80,3],[80,6]],[[80,3],[80,6]],["Test"],["port"]],["out2",[[80,8],[80,12]],[[80,8],[80,12]],["Test"],["port","out"]],["clk",[[82,3],[82,6]],[[82,3],[82,6]],["Test"],["port","out2"]],["en",[[82,8],[82,10]],[[82,8],[82,10]],["Test"],["port","clk"]],["a0",[[82,12],[82,14]],[[82,12],[82,14]],["Test"],["port","en"]],["a1",[[82,16],[82,18]],[[82,16],[82,18]],["Test"],["port","a0"]],["d0",[[82,20],[82,22]],[[82,20],[82,22]],["Test"],["port","a1"]],["d1",[[82,24],[82,26]],[[82,24],[82,26]],["Test"],["port","d0"]],["clk",[[85,9],[85,12]],[[85,9],[85,12]],["Test"],["port"]],["en",[[86,9],[86,17]],[[86,15],[86,17]],["Test"],["port"]],["a0",[[87,9],[87,17]],[[87,15],[87,17]],["Test"],["port"]],["a1",[[88,9],[88,17]],[[88,15],[88,17]],["Test"],["port"]],["d0",[[89,9],[89,17]],[[89,15],[89,17]],["Test"],["port"]],["d1",[[90,9],[90,17]],[[90,15],[90,17]],["Test"],["port"]],["out",[[91,10],[91,24]],[[91,21],[91,24]],["Test"],["port","reg"]],["out2",[[93,10],[93,25]],[[93,21],[93,25]],["Test"],["port","reg"]],["mem",[[95,3],[95,26]],[[95,19],[95,22]],["Test"],["variable","reg"]]],null,[[["clear",[[98,3],[98,15]],[[98,8],[98,13]],["Test"],["task"]],[]]]]]],null,null,null,[["EXPECTED_SUM",[[69,0],[70,2]],[[69,8],[69,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mem.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cyc",[[12,3],[12,14]],[[12,11],[12,14]],["t"],["variable","integer"]],["memory8_16",[[15,3],[15,28]],[[15,13],[15,23]],["t"],["variable","reg"]],["m_we",[[17,3],[17,18]],[[17,14],[17,18]],["t"],["variable","reg"]],["m_addr",[[18,3],[18,20]],[[18,14],[18,20]],["t"],["variable","reg"]],["m_data",[[19,3],[19,20]],[[19,14],[19,20]],["t"],["variable","reg"]],["memory8_16_4",[[30,3],[30,25]],[[30,13],[30,25]],["t"],["variable","reg"]],["memory8_16_5",[[31,3],[31,25]],[[31,13],[31,25]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_merge_cond.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["cyc",[[14,3],[14,18]],[[14,11],[14,14]],["t"],["variable","integer"]],["crc",[[15,3],[15,40]],[[15,14],[15,17]],["t"],["variable","reg"]],["prev_crc",[[16,3],[16,22]],[[16,14],[16,22]],["t"],["variable","reg"]],["cond2",[[29,3],[29,25]],[[29,8],[29,13]],["t"],["variable","wire"]],["cond3",[[30,3],[30,25]],[[30,8],[30,13]],["t"],["variable","wire"]],["shuf_q",[[32,3],[32,21]],[[32,8],[32,14]],["t"],["variable","reg"]],["shuf_g",[[149,3],[149,20]],[[149,7],[149,13]],["t"],["variable","reg"]],["shuf_w",[[157,3],[157,21]],[[157,8],[157,14]],["t"],["variable","wire"]]]]]],null,null,null,[["check",[[6,0],[8,0]],[[6,8],[6,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_metacmt_onoff.v",[[[[["t",[[5,0],[5,9]],[[5,7],[5,8]],[],["module"]],[[["show1",[[7,3],[7,18]],[[7,13],[7,18]],["t"],["variable","reg"]],["ign2",[[7,53],[7,67]],[[7,63],[7,67]],["t"],["variable","reg"]],["show3",[[7,102],[7,117]],[[7,112],[7,117]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_dollar$.v",[[[[["\\foo$bar ",[[6,0],[6,30]],[[6,7],[6,16]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_dup_bad.v",[[[[["a",[[13,0],[13,11]],[[13,7],[13,8]],[],["module"]],[]],[["test",[[9,0],[9,14]],[[9,7],[9,11]],[],["module"]],[[["a",[[10,3],[10,8]],[[10,5],[10,6]],["test"],["instance","a"]]]]],[["b",[[16,0],[16,11]],[[16,7],[16,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_dup_ign.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["sub",[[7,3],[7,13]],[[7,7],[7,10]],["t"],["instance","sub"]]]]],[["sub",[[18,0],[18,11]],[[18,7],[18,10]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_interface_array0.v",[[[[["a_if",[[8,0],[8,41]],[[8,10],[8,14]],[],["interface"]],[[["PARAM",[[8,17],[8,36]],[[8,27],[8,32]],["a_if"],["parameter-port","parameter"]],["long_name",[[9,3],[9,18]],[[9,9],[9,18]],["a_if"],["variable","logic"]]],null,[[["source",[[10,11],[10,36]],[[10,11],[10,17]],["a_if"],["modport"]],[[["long_name",[[10,19],[10,35]],[[10,26],[10,35]],["a_if","source"],["port","output"]]]]],[["sink",[[11,11],[11,33]],[[11,11],[11,15]],["a_if"],["modport"]],[[["long_name",[[11,17],[11,32]],[[11,23],[11,32]],["a_if","sink"],["port","input"]]]]]]]],[["intf_source",[[14,0],[18,5]],[[14,7],[14,18]],[],["module"]],[[["intf_input",[[16,3],[16,33]],[[16,23],[16,33]],["intf_source"],["port","logic"]],["i_intf_source",[[17,3],[17,35]],[[17,15],[17,28]],["intf_source"],["port","a_if.source"]]]]],[["intf_sink",[[26,0],[30,5]],[[26,7],[26,16]],[],["module"]],[[["a_out",[[28,3],[28,23]],[[28,18],[28,23]],["intf_sink"],["port","output"]],["i_intf_sink",[[29,3],[29,31]],[[29,13],[29,24]],["intf_sink"],["port","a_if.sink"]]]]],[["t",[[38,0],[41,5]],[[38,7],[38,8]],[],["module"]],[[["clk",[[42,9],[42,12]],[[42,9],[42,12]],["t"],["port"]],["a_in",[[43,3],[43,21]],[[43,17],[43,21]],["t"],["variable","logic"]],["a_out",[[44,3],[44,22]],[[44,17],[44,22]],["t"],["variable","logic"]],["ack_out",[[45,3],[45,24]],[[45,17],[45,24]],["t"],["variable","logic"]],["tl_intf",[[46,3],[46,39]],[[46,21],[46,28]],["t"],["instance","a_if"]],["source",[[47,3],[47,36]],[[47,15],[47,21]],["t"],["instance","intf_source"]],["sink",[[48,3],[48,35]],[[48,15],[48,19]],["t"],["instance","intf_sink"]]]]]],null,null,null,[["N",[[6,0],[6,16]],[[6,10],[6,11]],[],["parameter"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_interface_array1.v",[[[[["a_if",[[8,0],[8,41]],[[8,10],[8,14]],[],["interface"]],[[["PARAM",[[8,17],[8,36]],[[8,27],[8,32]],["a_if"],["parameter-port","parameter"]],["long_name",[[9,3],[9,18]],[[9,9],[9,18]],["a_if"],["variable","logic"]]],null,[[["source",[[10,11],[10,36]],[[10,11],[10,17]],["a_if"],["modport"]],[[["long_name",[[10,19],[10,35]],[[10,26],[10,35]],["a_if","source"],["port","output"]]]]],[["sink",[[11,11],[11,33]],[[11,11],[11,15]],["a_if"],["modport"]],[[["long_name",[[11,17],[11,32]],[[11,23],[11,32]],["a_if","sink"],["port","input"]]]]]]]],[["intf_source",[[14,0],[18,5]],[[14,7],[14,18]],[],["module"]],[[["intf_input",[[16,3],[16,33]],[[16,23],[16,33]],["intf_source"],["port","logic"]],["i_intf_source",[[17,3],[17,35]],[[17,15],[17,28]],["intf_source"],["port","a_if.source"]]]]],[["intf_sink",[[26,0],[30,5]],[[26,7],[26,16]],[],["module"]],[[["a_out",[[28,3],[28,23]],[[28,18],[28,23]],["intf_sink"],["port","output"]],["i_intf_sink",[[29,3],[29,31]],[[29,13],[29,24]],["intf_sink"],["port","a_if.sink"]]]]],[["t",[[38,0],[41,5]],[[38,7],[38,8]],[],["module"]],[[["clk",[[42,9],[42,12]],[[42,9],[42,12]],["t"],["port"]],["a_in",[[43,3],[43,21]],[[43,17],[43,21]],["t"],["variable","logic"]],["a_out",[[44,3],[44,22]],[[44,17],[44,22]],["t"],["variable","logic"]],["ack_out",[[45,3],[45,24]],[[45,17],[45,24]],["t"],["variable","logic"]],["tl_intf",[[47,3],[47,35]],[[47,21],[47,28]],["t"],["instance","a_if"]],["source",[[49,3],[49,36]],[[49,15],[49,21]],["t"],["instance","intf_source"]],["sink",[[50,3],[50,35]],[[50,15],[50,19]],["t"],["instance","intf_sink"]]]]]],null,null,null,[["N",[[6,0],[6,16]],[[6,10],[6,11]],[],["parameter"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_interface_array2.v",[[[[["a_if",[[9,0],[9,41]],[[9,10],[9,14]],[],["interface"]],[[["PARAM",[[9,17],[9,36]],[[9,27],[9,32]],["a_if"],["parameter-port","parameter"]],["long_name",[[10,3],[10,18]],[[10,9],[10,18]],["a_if"],["variable","logic"]]],null,[[["source",[[11,11],[11,36]],[[11,11],[11,17]],["a_if"],["modport"]],[[["long_name",[[11,19],[11,35]],[[11,26],[11,35]],["a_if","source"],["port","output"]]]]],[["sink",[[12,11],[12,33]],[[12,11],[12,15]],["a_if"],["modport"]],[[["long_name",[[12,17],[12,32]],[[12,23],[12,32]],["a_if","sink"],["port","input"]]]]]]]],[["intf_source",[[15,0],[19,5]],[[15,7],[15,18]],[],["module"]],[[["intf_input",[[17,3],[17,33]],[[17,23],[17,33]],["intf_source"],["port","logic"]],["i_intf_source",[[18,3],[18,35]],[[18,15],[18,28]],["intf_source"],["port","a_if.source"]]]]],[["intf_sink",[[27,0],[31,5]],[[27,7],[27,16]],[],["module"]],[[["a_out",[[29,3],[29,23]],[[29,18],[29,23]],["intf_sink"],["port","output"]],["i_intf_sink",[[30,3],[30,31]],[[30,13],[30,24]],["intf_sink"],["port","a_if.sink"]]]]],[["t",[[39,0],[42,5]],[[39,7],[39,8]],[],["module"]],[[["clk",[[43,9],[43,12]],[[43,9],[43,12]],["t"],["port"]],["a_in",[[44,3],[44,21]],[[44,17],[44,21]],["t"],["variable","logic"]],["a_out",[[45,3],[45,22]],[[45,17],[45,22]],["t"],["variable","logic"]],["ack_out",[[46,3],[46,24]],[[46,17],[46,24]],["t"],["variable","logic"]],["tl_intf",[[47,3],[47,39]],[[47,21],[47,28]],["t"],["instance","a_if"]],["source",[[48,3],[48,36]],[[48,15],[48,21]],["t"],["instance","intf_source"]],["sink",[[49,3],[49,35]],[[49,15],[49,19]],["t"],["instance","intf_sink"]]]]]],null,null,null,[["N",[[6,0],[6,16]],[[6,10],[6,11]],[],["parameter"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_interface_array3.v",[[[[["a_if",[[8,0],[8,18]],[[8,10],[8,14]],[],["interface"]],[[["s",[[9,3],[9,11]],[[9,10],[9,11]],["a_if"],["variable","string"]]]]],[["sub",[[12,0],[12,29]],[[12,7],[12,10]],[],["module"]],[[["s",[[12,12],[12,27]],[[12,26],[12,27]],["sub"],["port","string"]]]]],[["t",[[16,0],[19,5]],[[16,7],[16,8]],[],["module"]],[[["clk",[[20,9],[20,12]],[[20,9],[20,12]],["t"],["port"]],["str",[[22,3],[22,24]],[[22,10],[22,13]],["t"],["variable","string"]],["iface",[[24,3],[24,24]],[[24,8],[24,13]],["t"],["variable","a_if"]],["i_sub",[[26,3],[26,32]],[[26,7],[26,12]],["t"],["instance","sub"]]]]]],null,null,null,[["checks",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_interface_array4.v",[[[[["intf",[[9,0],[9,18]],[[9,10],[9,14]],[],["interface"]],[[["index",[[10,3],[10,16]],[[10,11],[10,16]],["intf"],["variable","integer"]]]]],[["t",[[13,0],[16,5]],[[13,7],[13,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["ifa1_intf",[[19,3],[19,24]],[[19,8],[19,17]],["t"],["instance","intf"]],["ifa2_intf",[[20,3],[20,24]],[[20,8],[20,17]],["t"],["instance","intf"]],["ifb1_intf",[[21,3],[21,24]],[[21,8],[21,17]],["t"],["instance","intf"]],["ifb2_intf",[[22,3],[22,24]],[[22,8],[22,17]],["t"],["instance","intf"]],["cyc",[[24,3],[24,12]],[[24,9],[24,12]],["t"],["variable","int"]],["sub",[[26,3],[34,8]],[[26,7],[26,10]],["t"],["instance","sub"]]]]],[["sub",[[52,0],[60,5]],[[52,7],[52,10]],[],["module"]],[[["clk",[[54,3],[54,18]],[[54,15],[54,18]],["sub"],["port","logic"]],["cyc",[[55,3],[55,16]],[[55,13],[55,16]],["sub"],["port","int"]],["alh",[[56,3],[56,16]],[[56,8],[56,11]],["sub"],["port","intf"]],["ahl",[[57,3],[57,16]],[[57,8],[57,11]],["sub"],["port","intf"]],["blh",[[58,3],[58,16]],[[58,8],[58,11]],["sub"],["port","intf"]],["bhl",[[59,3],[59,16]],[[59,8],[59,11]],["sub"],["port","intf"]]]]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_interface_array5.v",[[[[["intf",[[9,0],[9,18]],[[9,10],[9,14]],[],["interface"]],[[["value",[[10,3],[10,16]],[[10,11],[10,16]],["intf"],["variable","integer"]]]]],[["fanout",[[13,0],[18,6]],[[13,7],[13,13]],[],["module"]],[[["N",[[14,4],[14,23]],[[14,18],[14,19]],["fanout"],["parameter-port","int"]],["upstream",[[16,4],[16,17]],[[16,9],[16,17]],["fanout"],["port","intf"]],["downstream",[[17,4],[17,26]],[[17,9],[17,19]],["fanout"],["port","intf"]],["i",[[20,3],[20,19]],[[20,18],[20,19]],["fanout"],["variable","genvar"]]]]],[["xbar",[[26,0],[31,5]],[[26,7],[26,11]],[],["module"]],[[["clk",[[28,3],[28,18]],[[28,15],[28,18]],["xbar"],["port","logic"]],["cyc",[[29,3],[29,18]],[[29,15],[29,18]],["xbar"],["port","int"]],["Masters",[[30,3],[30,20]],[[30,8],[30,15]],["xbar"],["port","intf"]],["NUM_DEMUX_OUT",[[33,3],[33,36]],[[33,14],[33,27]],["xbar"],["localparam"]],["NUM_MUX_IN",[[34,3],[34,33]],[[34,14],[34,24]],["xbar"],["localparam"]],["demuxOut",[[35,3],[35,37]],[[35,8],[35,16]],["xbar"],["instance","intf"]],["muxIn",[[36,3],[36,31]],[[36,8],[36,13]],["xbar"],["instance","intf"]],["fanout_inst0",[[39,3],[41,33]],[[39,19],[39,31]],["xbar"],["instance","fanout"]],["fanout_inst1",[[43,3],[45,33]],[[43,19],[43,31]],["xbar"],["instance","fanout"]],["slv",[[48,3],[48,18]],[[48,15],[48,18]],["xbar"],["variable","genvar"]],["mst",[[48,3],[48,23]],[[48,20],[48,23]],["xbar"],["variable","slv"]],["muxIdx",[[51,9],[51,45]],[[51,24],[51,30]],["xbar"],["localparam","int"]],["demuxIdx",[[52,9],[52,47]],[[52,24],[52,32]],["xbar"],["localparam","int"]]]]],[["t",[[88,0],[91,5]],[[88,7],[88,8]],[],["module"]],[[["clk",[[92,9],[92,12]],[[92,9],[92,12]],["t"],["port"]],["masters",[[94,3],[94,22]],[[94,8],[94,15]],["t"],["instance","intf"]],["cyc",[[96,3],[96,12]],[[96,9],[96,12]],["t"],["variable","int"]],["sub",[[98,3],[101,24]],[[98,8],[98,11]],["t"],["instance","xbar"]]]]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_interface_array6.v",[[[[["intf",[[9,0],[9,18]],[[9,10],[9,14]],[],["interface"]],[[["index",[[10,3],[10,16]],[[10,11],[10,16]],["intf"],["variable","integer"]]]]],[["t",[[13,0],[16,5]],[[13,7],[13,8]],[],["module"]],[[["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["ifa1_intf",[[19,3],[19,24]],[[19,8],[19,17]],["t"],["instance","intf"]],["ifa2_intf",[[20,3],[20,24]],[[20,8],[20,17]],["t"],["instance","intf"]],["ifb1_intf",[[21,3],[21,24]],[[21,8],[21,17]],["t"],["instance","intf"]],["ifb2_intf",[[22,3],[22,24]],[[22,8],[22,17]],["t"],["instance","intf"]],["cyc",[[24,3],[24,12]],[[24,9],[24,12]],["t"],["variable","int"]],["sub0",[[26,3],[35,8]],[[26,7],[26,11]],["t"],["instance","sub"]],["sub1",[[37,3],[46,8]],[[37,7],[37,11]],["t"],["instance","sub"]],["sub2",[[49,3],[58,8]],[[49,7],[49,11]],["t"],["instance","sub"]],["sub3",[[60,3],[69,8]],[[60,7],[60,11]],["t"],["instance","sub"]]]]],[["sub",[[96,0],[105,5]],[[96,7],[96,10]],[],["module"]],[[["clk",[[98,3],[98,18]],[[98,15],[98,18]],["sub"],["port","logic"]],["cyc",[[99,3],[99,16]],[[99,13],[99,16]],["sub"],["port","int"]],["n",[[100,3],[100,14]],[[100,13],[100,14]],["sub"],["port","int"]],["alh",[[101,3],[101,16]],[[101,8],[101,11]],["sub"],["port","intf"]],["ahl",[[102,3],[102,16]],[[102,8],[102,11]],["sub"],["port","intf"]],["blh",[[103,3],[103,16]],[[103,8],[103,11]],["sub"],["port","intf"]],["bhl",[[104,3],[104,16]],[[104,8],[104,11]],["sub"],["port","intf"]]]]]],null,null,null,[["stop",[[6,0],[7,0]],[[6,8],[6,12]],["source.systemverilog"],["macro"]],["checkh",[[7,0],[9,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_longname.v",[[[[["t",[[12,0],[12,12]],[[12,7],[12,8]],[],["module"]],[[["varlongnameiuqyrewewriqyewroiquyweriuqyewriuyewrioryqoiewyriuewyrqrqioeyriuqyewriuqyeworqiurewyqoiuewyrqiuewoyewriuoeyqiuewryqiuewyroiqyewiuryqeiuwryuqiyreoiqyewiuryqewiruyqiuewyroiuqyewroiuyqewoiryqiewuyrqiuewyroqiyewriuqyewrewqroiuyqiuewyriuqyewroiqyewroiquewyriuqyewroiqewyriuqewyroiqyewroiyewoiuryqoiewyriuqyewiuryqoierwyqoiuewyrewoiuyqroiewuryewurqyoiweyrqiuewyreqwroiyweroiuyqweoiuryqiuewyroiuqyroie",[[19,3],[19,23]],[[19,9],[19,23]],["t"],["variable","logic"]],["sublongnameiuqyrewewriqyewroiquyweriuqyewriuyewrioryqoiewyriuewyrqrqioeyriuqyewriuqyeworqiurewyqoiuewyrqiuewoyewriuoeyqiuewryqiuewyroiqyewiuryqeiuwryuqiyreoiqyewiuryqewiruyqiuewyroiuqyewroiuyqewoiryqiewuyrqiuewyroqiyewriuqyewrewqroiuyqiuewyriuqyewroiqyewroiquewyriuqyewroiqewyriuqewyroiqyewroiyewoiuryqoiewyriuqyewiuryqoierwyqoiuewyrewoiuyqroiewuryewurqyoiweyrqiuewyreqwroiyweroiuyqweoiuryqiuewyroiuqyroie",[[21,3],[23,9]],[[22,5],[22,19]],["t"],["instance","modlongnameiuqyrewewriqyewroiquyweriuqyewriuyewrioryqoiewyriuewyrqrqioeyriuqyewriuqyeworqiurewyqoiuewyrqiuewoyewriuoeyqiuewryqiuewyroiqyewiuryqeiuwryuqiyreoiqyewiuryqewiruyqiuewyroiuqyewroiuyqewoiryqiewuyrqiuewyroqiyewriuqyewrewqroiuyqiuewyriuqyewroiqyewroiquewyriuqyewroiqewyriuqewyroiqyewroiyewoiuryqoiewyriuqyewiuryqoierwyqoiuewyrewoiuyqroiewuryewurqyoiweyrqiuewyreqwroiyweroiuyqweoiuryqiuewyroiuqyroie"]]]]],[["modlongnameiuqyrewewriqyewroiquyweriuqyewriuyewrioryqoiewyriuewyrqrqioeyriuqyewriuqyeworqiurewyqoiuewyrqiuewoyewriuoeyqiuewryqiuewyroiqyewiuryqeiuwryuqiyreoiqyewiuryqewiruyqiuewyroiuqyewroiuyqewoiryqiewuyrqiuewyroqiyewriuqyewrewqroiuyqiuewyriuqyewroiqyewroiquewyriuqyewroiqewyriuqewyroiqyewroiyewoiuryqoiewyriuqyewiuryqoierwyqoiuewyrewoiuyqroiewuryewurqyoiweyrqiuewyreqwroiyweroiuyqweoiuryqiuewyroiuqyroie",[[27,0],[27,25]],[[27,7],[27,21]],[],["module"]],[[["a1",[[29,3],[29,11]],[[29,9],[29,11]],["modlongnameiuqyrewewriqyewroiquyweriuqyewriuyewrioryqoiewyriuewyrqrqioeyriuqyewriuqyeworqiurewyqoiuewyrqiuewoyewriuoeyqiuewryqiuewyroiqyewiuryqeiuwryuqiyreoiqyewiuryqewiruyqiuewyroiuqyewroiuyqewoiryqiewuyrqiuewyroqiyewriuqyewrewqroiuyqiuewyriuqyewroiqyewroiquewyriuqyewroiqewyriuqewyroiqyewroiyewoiuryqoiewyriuqyewiuryqoierwyqoiuewyrewoiuyqroiewuryewurqyoiweyrqiuewyreqwroiyweroiuyqweoiuryqiuewyroiuqyroie"],["variable","logic"]]]]]],null,null,null,[["LONG_NAME_MOD",[[8,0],[9,0]],[[8,8],[8,21]],["source.systemverilog"],["macro"]],["LONG_NAME_SUB",[[9,0],[10,0]],[[9,8],[9,21]],["source.systemverilog"],["macro"]],["LONG_NAME_VAR",[[10,0],[12,0]],[[10,8],[10,21]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_nomod.v",[[null,null,null,null,[["root_var",[[8,0],[8,14]],[[8,6],[8,14]],[],["variable","logic"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_recurse.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["tripline",[[17,3],[17,34]],[[17,15],[17,23]],["t"],["variable","wire"]],["valid",[[21,3],[21,21]],[[21,16],[21,21]],["t"],["variable","wire"]],["value",[[22,3],[22,21]],[[22,16],[22,21]],["t"],["variable","wire"]],["pe",[[24,3],[25,59]],[[25,3],[25,5]],["t"],["instance","PriorityChoice"]],["result",[[28,3],[28,45]],[[28,15],[28,21]],["t"],["variable","wire"]]]]],[["PriorityChoice",[[61,0],[61,44]],[[61,7],[61,21]],[],["module"]],[[["out",[[61,23],[61,26]],[[61,23],[61,26]],["PriorityChoice"],["port"]],["outN",[[61,28],[61,32]],[[61,28],[61,32]],["PriorityChoice"],["port","out"]],["tripline",[[61,34],[61,42]],[[61,34],[61,42]],["PriorityChoice"],["port","outN"]],["OCODEWIDTH",[[62,3],[62,28]],[[62,13],[62,23]],["PriorityChoice"],["parameter"]],["CODEWIDTH",[[63,3],[63,37]],[[63,14],[63,23]],["PriorityChoice"],["localparam"]],["SCODEWIDTH",[[64,3],[64,56]],[[64,14],[64,24]],["PriorityChoice"],["localparam"]],["out",[[66,10],[66,29]],[[66,26],[66,29]],["PriorityChoice"],["port","reg"]],["outN",[[67,10],[67,35]],[[67,31],[67,35]],["PriorityChoice"],["port","reg"]],["tripline",[[68,9],[68,44]],[[68,36],[68,44]],["PriorityChoice"],["port","wire"]],["left",[[69,3],[69,19]],[[69,15],[69,19]],["PriorityChoice"],["variable","wire"]],["leftN",[[70,3],[70,35]],[[70,30],[70,35]],["PriorityChoice"],["variable","wire"]],["right",[[71,3],[71,20]],[[71,15],[71,20]],["PriorityChoice"],["variable","wire"]],["rightN",[[72,3],[72,36]],[[72,30],[72,36]],["PriorityChoice"],["variable","wire"]],["leftMap",[[85,2],[91,6]],[[86,2],[86,9]],["PriorityChoice"],["instance","PriorityChoice"]],["rightMap",[[92,2],[98,6]],[[93,2],[93,10]],["PriorityChoice"],["instance","PriorityChoice"]]]]]],null,null,null,[["EXPECTED_SUM",[[52,0],[53,2]],[[52,8],[52,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_recurse1.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["rec",[[8,3],[8,13]],[[8,7],[8,10]],["t"],["instance","rec"]]]]],[["rec",[[12,0],[12,11]],[[12,7],[12,10]],[],["module"]],[[["DEPTH",[[13,3],[13,23]],[[13,13],[13,18]],["rec"],["parameter"]],["sub",[[17,9],[17,35]],[[17,32],[17,35]],["rec"],["variable","rec"]],["subb",[[20,9],[20,36]],[[20,32],[20,36]],["rec"],["variable","rec"]],["bot",[[23,9],[23,38]],[[23,35],[23,38]],["rec"],["variable","bottom"]]]]],[["bottom",[[28,0],[28,14]],[[28,7],[28,13]],[],["module"]],[[["DEPTH",[[29,3],[29,23]],[[29,13],[29,18]],["bottom"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_topmodule_nest.v",[[[[["top",[[11,0],[14,5]],[[11,7],[11,10]],[],["module"]],[[["clk",[[15,9],[15,12]],[[15,9],[15,12]],["top"],["port"]],["under",[[22,3],[22,16]],[[22,9],[22,14]],["top"],["instance","under"]]]]],[["under",[[26,0],[27,5]],[[26,7],[26,12]],[],["module"]],[]],[["faketop",[[31,0],[32,5]],[[31,7],[31,14]],[],["module"]],[[["under",[[34,3],[34,16]],[[34,9],[34,14]],["faketop"],["instance","under"]],["top",[[35,3],[35,12]],[[35,7],[35,10]],["faketop"],["instance","top"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_topmodule.v",[[[[["top",[[10,0],[13,5]],[[10,7],[10,10]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["top"],["port"]]]]],[["faketop",[[23,0],[24,5]],[[23,7],[23,14]],[],["module"]],[[["top",[[26,3],[26,12]],[[26,7],[26,10]],["faketop"],["instance","top"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_mod_uselib.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]],[["s",[[12,0],[12,9]],[[12,7],[12,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_module_class_static_method.v",[[[[["t",[[7,0],[7,23]],[[7,7],[7,8]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_multiline_waivers.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["out",[[8,3],[8,6]],[[8,3],[8,6]],["t"],["port"]],["out2",[[8,8],[8,12]],[[8,8],[8,12]],["t"],["port","out"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","out2"]],["a0",[[10,8],[10,10]],[[10,8],[10,10]],["t"],["port","clk"]],["d0",[[10,12],[10,14]],[[10,12],[10,14]],["t"],["port","a0"]],["d1",[[10,16],[10,18]],[[10,16],[10,18]],["t"],["port","d0"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["a0",[[14,9],[14,17]],[[14,15],[14,17]],["t"],["port"]],["d0",[[15,9],[15,17]],[[15,15],[15,17]],["t"],["port"]],["d1",[[16,9],[16,17]],[[16,15],[16,17]],["t"],["port"]],["out",[[17,10],[17,24]],[[17,21],[17,24]],["t"],["port","reg"]],["out2",[[18,10],[18,25]],[[18,21],[18,25]],["t"],["port","reg"]],["mem",[[20,3],[20,28]],[[20,21],[20,24]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_multitop_sig.v",[[[[["a",[[6,0],[6,18]],[[6,7],[6,8]],[],["module"]],[[["in",[[7,9],[7,11]],[[7,9],[7,11]],["a"],["port"]],["out",[[6,13],[6,16]],[[6,13],[6,16]],["a"],["port","in"]],["out",[[8,10],[8,13]],[[8,10],[8,13]],["a"],["port"]],["sub",[[10,3],[10,13]],[[10,7],[10,10]],["a"],["instance","sub"]]]]],[["b",[[14,0],[14,18]],[[14,7],[14,8]],[],["module"]],[[["in",[[15,9],[15,11]],[[15,9],[15,11]],["b"],["port"]],["out",[[14,13],[14,16]],[[14,13],[14,16]],["b"],["port","in"]],["out",[[16,10],[16,13]],[[16,10],[16,13]],["b"],["port"]],["sub",[[18,3],[18,13]],[[18,7],[18,10]],["b"],["instance","sub"]]]]],[["c",[[22,0],[22,28]],[[22,7],[22,8]],[],["module"]],[[["uniq_in",[[23,9],[23,16]],[[23,9],[23,16]],["c"],["port"]],["uniq_out",[[22,18],[22,26]],[[22,18],[22,26]],["c"],["port","uniq_in"]],["uniq_out",[[24,10],[24,18]],[[24,10],[24,18]],["c"],["port"]],["sub",[[26,3],[26,13]],[[26,7],[26,10]],["c"],["instance","sub"]]]]],[["sub",[[30,0],[30,11]],[[30,7],[30,10]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_multitop1.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["s",[[11,3],[11,20]],[[11,16],[11,17]],["t"],["instance","t_multitop1s"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_multitop1s.v",[[[[["t_multitop1s",[[6,0],[6,20]],[[6,7],[6,19]],[],["module"]],[]],[["in_subfile",[[10,0],[10,18]],[[10,7],[10,17]],[],["module"]],[]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_no_sel_assign_merge_in_cpp.v",[[[[["t_no_sel_assign_merge_in_cpp",[[6,0],[9,2]],[[6,7],[6,35]],[],["module"]],[[["d_i",[[7,2],[7,30]],[[7,27],[7,30]],["t_no_sel_assign_merge_in_cpp"],["port","wire"]],["d_o",[[8,2],[8,30]],[[8,27],[8,30]],["t_no_sel_assign_merge_in_cpp"],["port","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_number_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["FOO2",[[8,3],[8,35]],[[8,21],[8,25]],["t"],["parameter","integer"]],["FOO3",[[9,3],[9,33]],[[9,21],[9,25]],["t"],["parameter","integer"]],["FOO4",[[10,3],[10,33]],[[10,21],[10,25]],["t"],["parameter","integer"]],["FOO5",[[12,3],[12,34]],[[12,21],[12,25]],["t"],["parameter","integer"]],["FOO6",[[13,3],[13,34]],[[13,21],[13,25]],["t"],["parameter","integer"]],["FOO7",[[16,3],[16,47]],[[16,25],[16,29]],["t"],["parameter","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_opt_table_enum.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["CASE_0",[[13,10],[13,20]],[[13,10],[13,16]],["t"],["enum_member","#AnonymousEnum39"]],["CASE_1",[[14,10],[14,20]],[[14,10],[14,16]],["t"],["enum_member","#AnonymousEnum39"]],["CASE_2",[[15,10],[15,20]],[[15,10],[15,16]],["t"],["enum_member","#AnonymousEnum39"]],["CASE_4",[[16,10],[16,20]],[[16,10],[16,16]],["t"],["enum_member","#AnonymousEnum39"]],["CASE_5",[[17,10],[17,20]],[[17,10],[17,16]],["t"],["enum_member","#AnonymousEnum39"]],["DEFAULT",[[18,10],[18,22]],[[18,10],[18,17]],["t"],["enum_member","#AnonymousEnum39"]],["e",[[12,3],[19,13]],[[19,12],[19,13]],["t"],["variable","#AnonymousEnum39"]],["cyc",[[21,3],[21,16]],[[21,13],[21,16]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_opt_table_packed_array.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["a",[[12,3],[12,21]],[[12,20],[12,21]],["t"],["variable","logic"]],["cyc",[[14,3],[14,23]],[[14,20],[14,23]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_opt_table_same.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["i",[[12,3],[12,10]],[[12,9],[12,10]],["t"],["variable","int"]],["j",[[13,3],[13,10]],[[13,9],[13,10]],["t"],["variable","int"]],["cyc",[[15,3],[15,16]],[[15,13],[15,16]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_opt_table_signed.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["i",[[12,3],[12,10]],[[12,9],[12,10]],["t"],["variable","int"]],["cyc",[[14,3],[14,16]],[[14,13],[14,16]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_opt_table_sparse.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["i",[[12,3],[12,10]],[[12,9],[12,10]],["t"],["variable","int"]],["cyc",[[14,3],[14,16]],[[14,13],[14,16]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_opt_table_string.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["s",[[12,3],[12,11]],[[12,10],[12,11]],["t"],["variable","string"]],["cyc",[[13,3],[13,16]],[[13,13],[13,16]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_opt_table_struct.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["s",[[12,3],[16,6]],[[16,5],[16,6]],["t"],["variable","#AnonymousStructUnion149"]],["cyc",[[18,3],[18,20]],[[18,17],[18,20]],["t"],["variable","reg"]]],null,[[["#AnonymousStructUnion149",[[12,3],[16,4]],[[12,3],[12,9]],["t"],["struct"]],[[["a",[[13,6],[13,18]],[[13,17],[13,18]],["t","#AnonymousStructUnion149"],["struct_union_member"]],["b",[[14,6],[14,18]],[[14,17],[14,18]],["t","#AnonymousStructUnion149"],["struct_union_member"]],["c",[[15,6],[15,18]],[[15,17],[15,18]],["t","#AnonymousStructUnion149"],["struct_union_member"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_optm_if_array.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["dinitout",[[15,10],[15,25]],[[15,17],[15,25]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","dinitout"]],["rstn",[[10,8],[10,12]],[[10,8],[10,12]],["t"],["port","clk"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["rstn",[[14,9],[14,13]],[[14,9],[14,13]],["t"],["port"]],["zero",[[17,3],[17,12]],[[17,8],[17,12]],["t"],["variable","wire"]],["dinit",[[20,3],[20,25]],[[20,14],[20,19]],["t"],["variable","reg"]],["dinitout",[[21,3],[21,45]],[[21,15],[21,23]],["t"],["variable","wire"]],["rstn_r",[[23,3],[23,13]],[[23,7],[23,13]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_optm_if_cond.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["q0",[[8,3],[8,5]],[[8,3],[8,5]],["t"],["port"]],["q1",[[8,7],[8,9]],[[8,7],[8,9]],["t"],["port","q0"]],["q2",[[8,11],[8,13]],[[8,11],[8,13]],["t"],["port","q1"]],["q3",[[8,15],[8,17]],[[8,15],[8,17]],["t"],["port","q2"]],["q4",[[8,19],[8,21]],[[8,19],[8,21]],["t"],["port","q3"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","q4"]],["rst",[[10,8],[10,11]],[[10,8],[10,11]],["t"],["port","clk"]],["en",[[10,13],[10,15]],[[10,13],[10,15]],["t"],["port","rst"]],["i0",[[10,17],[10,19]],[[10,17],[10,19]],["t"],["port","en"]],["i1",[[10,21],[10,23]],[[10,21],[10,23]],["t"],["port","i0"]],["i2",[[10,25],[10,27]],[[10,25],[10,27]],["t"],["port","i1"]],["i3",[[10,29],[10,31]],[[10,29],[10,31]],["t"],["port","i2"]],["i4",[[10,33],[10,35]],[[10,33],[10,35]],["t"],["port","i3"]],["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["rst",[[14,9],[14,12]],[[14,9],[14,12]],["t"],["port"]],["en",[[15,9],[15,11]],[[15,9],[15,11]],["t"],["port"]],["q0",[[16,10],[16,16]],[[16,14],[16,16]],["t"],["port","int"]],["i0",[[16,26],[16,32]],[[16,30],[16,32]],["t"],["port","int"]],["q1",[[17,10],[17,16]],[[17,14],[17,16]],["t"],["port","int"]],["i1",[[17,26],[17,32]],[[17,30],[17,32]],["t"],["port","int"]],["q2",[[18,10],[18,16]],[[18,14],[18,16]],["t"],["port","int"]],["i2",[[18,26],[18,32]],[[18,30],[18,32]],["t"],["port","int"]],["q3",[[19,10],[19,16]],[[19,14],[19,16]],["t"],["port","int"]],["i3",[[19,26],[19,32]],[[19,30],[19,32]],["t"],["port","int"]],["q4",[[20,10],[20,16]],[[20,14],[20,16]],["t"],["port","int"]],["i4",[[20,26],[20,32]],[[20,30],[20,32]],["t"],["port","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_optm_redor.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,23]],[[12,16],[12,19]],["t"],["variable","integer"]],["crc",[[13,3],[13,19]],[[13,16],[13,19]],["t"],["variable","reg"]],["sum",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["in",[[17,3],[17,30]],[[17,16],[17,18]],["t"],["variable","wire"]],["out",[[21,3],[21,27]],[[21,24],[21,27]],["t"],["variable","wire"]],["test",[[24,3],[28,51]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[31,3],[31,36]],[[31,15],[31,21]],["t"],["variable","wire"]]]]],[["Test",[[64,0],[69,5]],[[64,7],[64,11]],[],["module"]],[[["out",[[66,3],[66,6]],[[66,3],[66,6]],["Test"],["port"]],["in",[[68,3],[68,5]],[[68,3],[68,5]],["Test"],["port","out"]],["in",[[71,9],[71,18]],[[71,16],[71,18]],["Test"],["port"]],["out",[[72,10],[72,19]],[[72,16],[72,19]],["Test"],["port","reg"]]]]]],null,null,null,[["EXPECTED_SUM",[[55,0],[56,9]],[[55,8],[55,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_2d.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,19]],[[12,12],[12,15]],["t"],["variable","integer"]],["crc",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["sum",[[14,3],[14,18]],[[14,15],[14,18]],["t"],["variable","reg"]],["input_signal",[[17,3],[17,31]],[[17,10],[17,22]],["t"],["variable","wire"]],["output_signal",[[21,3],[21,23]],[[21,10],[21,23]],["t"],["variable","wire"]],["test",[[24,3],[28,37]],[[24,8],[24,12]],["t"],["instance","Test"]],["result",[[31,3],[31,46]],[[31,15],[31,21]],["t"],["variable","wire"]]]]],[["Test",[[64,0],[67,6]],[[64,7],[64,11]],[],["module"]],[[["input_signal",[[65,4],[65,22]],[[65,10],[65,22]],["Test"],["port","input"]],["output_signal",[[66,4],[66,24]],[[66,11],[66,24]],["Test"],["port","output"]],["some_signal",[[72,3],[72,32]],[[72,11],[72,22]],["Test"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[55,0],[56,2]],[[55,8],[55,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_a.v",[[[[["t_order_a",[[6,0],[12,5]],[[6,7],[6,16]],[],["module"]],[[["m_from_clk_lev1_r",[[20,10],[20,33]],[[20,16],[20,33]],["t_order_a"],["port"]],["n_from_clk_lev2",[[8,22],[8,37]],[[8,22],[8,37]],["t_order_a"],["port","m_from_clk_lev1_r"]],["o_from_com_levs11",[[8,39],[8,56]],[[8,39],[8,56]],["t_order_a"],["port","n_from_clk_lev2"]],["o_from_comandclk_levs12",[[9,3],[9,26]],[[9,3],[9,26]],["t_order_a"],["port","o_from_com_levs11"]],["clk",[[11,3],[11,6]],[[11,3],[11,6]],["t_order_a"],["port","o_from_comandclk_levs12"]],["a_to_clk_levm3",[[11,8],[11,22]],[[11,8],[11,22]],["t_order_a"],["port","clk"]],["b_to_clk_levm1",[[11,24],[11,38]],[[11,24],[11,38]],["t_order_a"],["port","a_to_clk_levm3"]],["c_com_levs10",[[11,40],[11,52]],[[11,40],[11,52]],["t_order_a"],["port","b_to_clk_levm1"]],["d_to_clk_levm2",[[11,54],[11,68]],[[11,54],[11,68]],["t_order_a"],["port","c_com_levs10"]],["one",[[11,70],[11,73]],[[11,70],[11,73]],["t_order_a"],["port","d_to_clk_levm2"]],["clk",[[14,9],[14,12]],[[14,9],[14,12]],["t_order_a"],["port"]],["a_to_clk_levm3",[[15,9],[15,29]],[[15,15],[15,29]],["t_order_a"],["port"]],["b_to_clk_levm1",[[16,9],[16,29]],[[16,15],[16,29]],["t_order_a"],["port"]],["c_com_levs10",[[17,9],[17,27]],[[17,15],[17,27]],["t_order_a"],["port"]],["d_to_clk_levm2",[[18,9],[18,29]],[[18,15],[18,29]],["t_order_a"],["port"]],["one",[[19,9],[19,18]],[[19,15],[19,18]],["t_order_a"],["port"]],["n_from_clk_lev2",[[21,10],[21,31]],[[21,16],[21,31]],["t_order_a"],["port"]],["o_from_com_levs11",[[22,10],[22,33]],[[22,16],[22,33]],["t_order_a"],["port"]],["o_from_comandclk_levs12",[[23,10],[23,39]],[[23,16],[23,39]],["t_order_a"],["port"]],["m_from_clk_lev1_r",[[27,3],[27,41]],[[27,24],[27,41]],["t_order_a"],["variable","reg"]],["a_to_clk_levm1",[[33,3],[33,28]],[[33,14],[33,28]],["t_order_a"],["variable","wire"]],["a_to_clk_levm2",[[34,3],[34,28]],[[34,14],[34,28]],["t_order_a"],["variable","wire"]],["c_com_levs11",[[35,3],[35,26]],[[35,14],[35,26]],["t_order_a"],["variable","wire"]],["o_from_comandclk_levs12",[[36,3],[36,37]],[[36,14],[36,37]],["t_order_a"],["variable","reg"]],["n_from_clk_lev2",[[37,3],[37,30]],[[37,15],[37,30]],["t_order_a"],["variable","wire"]],["n_from_clk_lev3",[[38,3],[38,30]],[[38,15],[38,30]],["t_order_a"],["variable","wire"]],["o_from_com_levs11",[[51,3],[51,50]],[[51,14],[51,31]],["t_order_a"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_b.v",[[[[["t_order_b",[[6,0],[11,5]],[[6,7],[6,16]],[],["module"]],[[["o_subfrom_clk_lev2",[[14,10],[14,34]],[[14,16],[14,34]],["t_order_b"],["port"]],["m_from_clk_lev1_r",[[10,3],[10,20]],[[10,3],[10,20]],["t_order_b"],["port","o_subfrom_clk_lev2"]],["m_from_clk_lev1_r",[[13,10],[13,33]],[[13,16],[13,33]],["t_order_b"],["port"]],["o_subfrom_clk_lev2",[[16,3],[16,52]],[[16,14],[16,32]],["t_order_b"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_blkandnblk_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["o",[[14,10],[14,17]],[[14,16],[14,17]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","o"]],["i",[[10,8],[10,9]],[[10,8],[10,9]],["t"],["port","clk"]],["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["i",[[13,9],[13,16]],[[13,15],[13,16]],["t"],["port"]],["array",[[16,3],[16,25]],[[16,20],[16,25]],["t"],["variable","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_blkloopinit_bad.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["o",[[8,3],[8,4]],[[8,3],[8,4]],["t"],["port"]],["clk",[[10,3],[10,6]],[[10,3],[10,6]],["t"],["port","o"]],["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["o",[[13,10],[13,15]],[[13,14],[13,15]],["t"],["port","int"]],["SIZE",[[15,3],[15,27]],[[15,14],[15,18]],["t"],["localparam"]],["array",[[16,3],[16,19]],[[16,7],[16,12]],["t"],["variable","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_clkinst.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["c1_start",[[18,3],[18,23]],[[18,15],[18,23]],["t"],["variable","reg"]],["c1_count",[[19,3],[19,23]],[[19,15],[19,23]],["t"],["variable","wire"]],["c1",[[20,3],[20,52]],[[20,13],[20,15]],["t"],["instance","comb_loop"]],["s2_start",[[22,3],[22,34]],[[22,15],[22,23]],["t"],["variable","wire"]],["s2_count",[[23,3],[23,23]],[[23,15],[23,23]],["t"],["variable","wire"]],["s2",[[24,3],[24,52]],[[24,13],[24,15]],["t"],["instance","seq_loop"]],["c3_start",[[26,3],[26,39]],[[26,15],[26,23]],["t"],["variable","wire"]],["c3_count",[[27,3],[27,23]],[[27,15],[27,23]],["t"],["variable","wire"]],["c3",[[28,3],[28,52]],[[28,13],[28,15]],["t"],["instance","comb_loop"]],["cyc",[[30,3],[30,16]],[[30,13],[30,16]],["t"],["variable","reg"]]]]],[["comb_loop",[[62,0],[67,5]],[[62,7],[62,16]],[],["module"]],[[["count",[[64,3],[64,8]],[[64,3],[64,8]],["comb_loop"],["port"]],["start",[[66,3],[66,8]],[[66,3],[66,8]],["comb_loop"],["port","count"]],["start",[[68,9],[68,14]],[[68,9],[68,14]],["comb_loop"],["port"]],["count",[[69,10],[69,26]],[[69,21],[69,26]],["comb_loop"],["port","reg"]],["runnerm1",[[71,3],[71,25]],[[71,17],[71,25]],["comb_loop"],["variable","reg"]],["runner",[[71,3],[71,33]],[[71,27],[71,33]],["comb_loop"],["variable","runnerm1"]]]]],[["seq_loop",[[91,0],[96,5]],[[91,7],[91,15]],[],["module"]],[[["count",[[93,3],[93,8]],[[93,3],[93,8]],["seq_loop"],["port"]],["start",[[95,3],[95,8]],[[95,3],[95,8]],["seq_loop"],["port","count"]],["start",[[97,9],[97,14]],[[97,9],[97,14]],["seq_loop"],["port"]],["count",[[98,10],[98,26]],[[98,21],[98,26]],["seq_loop"],["port","reg"]],["runnerm1",[[100,3],[100,25]],[[100,17],[100,25]],["seq_loop"],["variable","reg"]],["runner",[[100,3],[100,33]],[[100,27],[100,33]],["seq_loop"],["variable","runnerm1"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_comboclkloop.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["runnerm1",[[19,3],[19,24]],[[19,16],[19,24]],["t"],["variable","reg"]],["runner",[[19,3],[19,32]],[[19,26],[19,32]],["t"],["variable","runnerm1"]],["runcount",[[20,3],[20,24]],[[20,16],[20,24]],["t"],["variable","reg"]],["clkrun",[[21,3],[21,22]],[[21,16],[21,22]],["t"],["variable","reg"]],["clkcount",[[22,3],[22,24]],[[22,16],[22,24]],["t"],["variable","reg"]],["run0",[[26,3],[26,11]],[[26,7],[26,11]],["t"],["variable","reg"]],["cyc",[[44,3],[44,16]],[[44,13],[44,16]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_comboloop.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[11,3],[11,14]],[[11,11],[11,14]],["t"],["variable","integer"]],["runner",[[16,3],[16,20]],[[16,14],[16,20]],["t"],["variable","reg"]],["runnerm1",[[17,3],[17,22]],[[17,14],[17,22]],["t"],["variable","reg"]],["runnerq",[[18,3],[18,21]],[[18,14],[18,21]],["t"],["variable","reg"]],["runnerw",[[19,3],[19,21]],[[19,14],[19,21]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_doubleloop.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[11,3],[11,14]],[[11,11],[11,14]],["t"],["variable","integer"]],["comcnt",[[19,3],[19,20]],[[19,14],[19,20]],["t"],["variable","reg"]],["dlycnt",[[20,3],[20,20]],[[20,14],[20,20]],["t"],["variable","reg"]],["lastdlycnt",[[21,3],[21,24]],[[21,14],[21,24]],["t"],["variable","reg"]],["comrun",[[23,3],[23,20]],[[23,14],[23,20]],["t"],["variable","reg"]],["comrunm1",[[24,3],[24,22]],[[24,14],[24,22]],["t"],["variable","reg"]],["dlyrun",[[25,3],[25,20]],[[25,14],[25,20]],["t"],["variable","reg"]],["dlyrunm1",[[26,3],[26,22]],[[26,14],[26,22]],["t"],["variable","reg"]],["runclk",[[55,3],[55,13]],[[55,7],[55,13]],["t"],["variable","reg"]],["runclkrst",[[81,3],[81,16]],[[81,7],[81,16]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_dpi_export_1.v",[[[[["testbench",[[8,0],[8,17]],[[8,7],[8,16]],[],["module"]],[[["clk",[[10,3],[10,12]],[[10,9],[10,12]],["testbench"],["variable","logic"]],null,null],null,[[["set_clk",[[13,16],[15,14]],[[13,32],[14,6]],["testbench"],["function"]],[[["val",[[14,9],[15,3]],[[14,15],[15,3]],["testbench","set_clk"],["port","bit"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_dpi_export_2.v",[[[[["testbench",[[8,0],[12,5]],[[8,7],[8,16]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["testbench"],["port"]],["other_clk",[[15,3],[15,18]],[[15,9],[15,18]],["testbench"],["variable","logic"]],["even_other",[[23,64],[24,25]],[[24,9],[24,19]],["testbench"],["variable","bit"]],["n",[[37,6],[38,11]],[[38,6],[38,7]],["testbench"],["variable","int"]]],null,[[["set_other_clk",[[18,30],[22,18]],[[19,15],[20,14]],["testbench"],["function"]],[[["val",[[20,15],[22,17]],[[22,6],[22,17]],["testbench","set_other_clk"],["port","bit"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_dpi_export_3.v",[[[[["testbench",[[8,0],[12,5]],[[8,7],[8,16]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["testbench"],["port"]],["other_clk",[[15,3],[15,18]],[[15,9],[15,18]],["testbench"],["variable","logic"]],["third_clk",[[16,3],[16,18]],[[16,9],[16,18]],["testbench"],["variable","logic"]],["even_other",[[32,32],[35,21]],[[33,6],[35,17]],["testbench"],["variable","bit"]],["even_third",[[46,15],[46,35]],[[46,19],[46,29]],["testbench"],["variable","bit"]],null],null,[[["set_other_clk",[[19,30],[23,17]],[[20,15],[21,14]],["testbench"],["function"]],[[["val",[[21,15],[23,16]],[[23,9],[23,16]],["testbench","set_other_clk"],["port","bit"]]]]],[["set_third_clk",[[29,34],[30,24]],[[29,64],[30,10]],["testbench"],["function"]],[[["val",[[30,11],[30,23]],[[30,20],[30,23]],["testbench","set_third_clk"],["port","bit"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_dpi_export_4.v",[[[[["testbench",[[8,0],[12,5]],[[8,7],[8,16]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["testbench"],["port"]],["other_clk",[[15,3],[15,18]],[[15,9],[15,18]],["testbench"],["variable","logic"]],["third_clk",[[16,3],[16,18]],[[16,9],[16,18]],["testbench"],["variable","logic"]],["even_other",[[32,32],[35,21]],[[33,6],[35,17]],["testbench"],["variable","bit"]],["even_third",[[47,25],[48,11]],[[47,29],[48,6]],["testbench"],["variable","bit"]],null,null],null,[[["set_other_clk",[[19,30],[23,17]],[[20,15],[21,14]],["testbench"],["function"]],[[["val",[[21,15],[23,16]],[[23,9],[23,16]],["testbench","set_other_clk"],["port","bit"]]]]],[["set_third_clk",[[29,34],[30,24]],[[29,64],[30,10]],["testbench"],["function"]],[[["val",[[30,11],[30,23]],[[30,20],[30,23]],["testbench","set_third_clk"],["port","bit"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_dpi_export_5.v",[[[[["testbench",[[8,0],[12,5]],[[8,7],[8,16]],[],["module"]],[[["clk",[[14,9],[14,12]],[[14,9],[14,12]],["testbench"],["port"]],["cnt",[[16,3],[16,16]],[[16,9],[16,12]],["testbench"],["variable","int"]],["dependent_clk",[[38,40],[44,0]],[[39,16],[41,6]],["testbench"],["variable","wire"]],null],null,[[["set_cnt",[[18,16],[20,14]],[[18,32],[19,6]],["testbench"],["function"]],[[["val",[[19,9],[20,3]],[[19,15],[20,3]],["testbench","set_cnt"],["port","int"]]]]],[["get_cnt",[[26,24],[30,7]],[[29,0],[30,0]],["testbench"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_first.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["fastclk",[[10,9],[10,16]],[[10,9],[10,16]],["t"],["port"]],["tnetlist",[[12,3],[16,28]],[[12,13],[12,21]],["t"],["instance","t_netlist"]]]]],[["t_netlist",[[20,0],[23,5]],[[20,7],[20,16]],[],["module"]],[[["fastclk",[[27,9],[27,16]],[[27,9],[27,16]],["t_netlist"],["port"]],["also_fastclk",[[22,12],[22,24]],[[22,12],[22,24]],["t_netlist"],["port","fastclk"]],["also_fastclk",[[28,9],[28,21]],[[28,9],[28,21]],["t_netlist"],["port"]],["_mode",[[29,3],[29,16]],[[29,11],[29,16]],["t_netlist"],["variable","integer"]],["a",[[34,3],[34,14]],[[34,13],[34,14]],["t_netlist"],["variable","reg"]],["a2",[[34,3],[34,17]],[[34,15],[34,17]],["t_netlist"],["variable","a"]],["b",[[34,3],[34,19]],[[34,18],[34,19]],["t_netlist"],["variable","a2"]],["c",[[34,3],[34,21]],[[34,20],[34,21]],["t_netlist"],["variable","b"]],["d",[[34,3],[34,23]],[[34,22],[34,23]],["t_netlist"],["variable","c"]],["e",[[34,3],[34,25]],[[34,24],[34,25]],["t_netlist"],["variable","d"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_loop_bad.v",[[[[["t",[[12,0],[15,5]],[[12,7],[12,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["ready",[[18,3],[18,14]],[[18,9],[18,14]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_multialways.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["in_a",[[13,3],[13,18]],[[13,14],[13,18]],["t"],["variable","reg"]],["in_b",[[14,3],[14,18]],[[14,14],[14,18]],["t"],["variable","reg"]],["e",[[16,3],[16,15]],[[16,14],[16,15]],["t"],["variable","reg"]],["f",[[16,3],[16,17]],[[16,16],[16,17]],["t"],["variable","e"]],["g",[[16,3],[16,19]],[[16,18],[16,19]],["t"],["variable","f"]],["h",[[16,3],[16,21]],[[16,20],[16,21]],["t"],["variable","g"]],["e2",[[26,3],[26,16]],[[26,14],[26,16]],["t"],["variable","reg"]],["f2",[[26,3],[26,19]],[[26,17],[26,19]],["t"],["variable","e2"]],["g2",[[26,3],[26,22]],[[26,20],[26,22]],["t"],["variable","f2"]],["h2",[[26,3],[26,25]],[[26,23],[26,25]],["t"],["variable","g2"]],["cyc",[[37,3],[37,14]],[[37,11],[37,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_multidriven.v",[[[[["t",[[11,0],[14,6]],[[11,7],[11,8]],[],["module"]],[[["i_clk_wr",[[12,4],[12,36]],[[12,28],[12,36]],["t"],["port","input"]],["i_clk_rd",[[13,4],[13,36]],[[13,28],[13,36]],["t"],["port","input"]],["wr$wen",[[16,4],[16,34]],[[16,28],[16,34]],["t"],["variable","wire"]],["wr$addr",[[17,4],[17,35]],[[17,28],[17,35]],["t"],["variable","wire"]],["wr$wdata",[[18,4],[18,36]],[[18,28],[18,36]],["t"],["variable","wire"]],["wr$rdata",[[19,4],[19,36]],[[19,28],[19,36]],["t"],["variable","wire"]],["rd$wen",[[21,4],[21,34]],[[21,28],[21,34]],["t"],["variable","wire"]],["rd$addr",[[22,4],[22,35]],[[22,28],[22,35]],["t"],["variable","wire"]],["rd$wdata",[[23,4],[23,36]],[[23,28],[23,36]],["t"],["variable","wire"]],["rd$rdata",[[24,4],[24,36]],[[24,28],[24,36]],["t"],["variable","wire"]],["clk_wr",[[26,4],[26,34]],[[26,28],[26,34]],["t"],["variable","wire"]],["clk_rd",[[27,4],[27,34]],[[27,28],[27,34]],["t"],["variable","wire"]],["u_wr",[[37,4],[44,9]],[[37,10],[37,14]],["t"],["instance","FooWr"]],["u_rd",[[46,4],[53,9]],[[46,10],[46,14]],["t"],["instance","FooRd"]],["u_mem",[[55,4],[61,9]],[[55,11],[55,16]],["t"],["instance","FooMem"]]]]],[["FooWr",[[67,0],[74,6]],[[67,7],[67,12]],[],["module"]],[[["i_clk",[[68,4],[68,33]],[[68,28],[68,33]],["FooWr"],["port","input"]],["o_wen",[[70,4],[70,33]],[[70,28],[70,33]],["FooWr"],["port","output"]],["o_addr",[[71,4],[71,34]],[[71,28],[71,34]],["FooWr"],["port","output"]],["o_wdata",[[72,4],[72,35]],[[72,28],[72,35]],["FooWr"],["port","output"]],["i_rdata",[[73,4],[73,35]],[[73,28],[73,35]],["FooWr"],["port","input"]],["cnt",[[76,4],[76,35]],[[76,28],[76,31]],["FooWr"],["variable","reg"]]]]],[["FooRd",[[92,0],[99,6]],[[92,7],[92,12]],[],["module"]],[[["i_clk",[[93,4],[93,33]],[[93,28],[93,33]],["FooRd"],["port","input"]],["o_wen",[[95,4],[95,33]],[[95,28],[95,33]],["FooRd"],["port","output"]],["o_addr",[[96,4],[96,34]],[[96,28],[96,34]],["FooRd"],["port","output"]],["o_wdata",[[97,4],[97,35]],[[97,28],[97,35]],["FooRd"],["port","output"]],["i_rdata",[[98,4],[98,35]],[[98,28],[98,35]],["FooRd"],["port","input"]],["cnt",[[101,4],[101,35]],[[101,28],[101,31]],["FooRd"],["variable","reg"]],["addr_r",[[102,4],[102,34]],[[102,28],[102,34]],["FooRd"],["variable","reg"]],["en_r",[[103,4],[103,32]],[[103,28],[103,32]],["FooRd"],["variable","reg"]]]]],[["FooMem",[[134,0],[140,6]],[[134,7],[134,13]],[],["module"]],[[["iv_clk",[[135,4],[135,34]],[[135,28],[135,34]],["FooMem"],["port","input"]],["iv_wen",[[136,4],[136,34]],[[136,28],[136,34]],["FooMem"],["port","input"]],["iv_addr",[[137,4],[137,35]],[[137,28],[137,35]],["FooMem"],["port","input"]],["iv_wdata",[[138,4],[138,36]],[[138,28],[138,36]],["FooMem"],["port","input"]],["ov_rdata",[[139,4],[139,36]],[[139,28],[139,36]],["FooMem"],["port","output"]],["u_impl",[[142,4],[154,9]],[[142,15],[142,21]],["FooMem"],["instance","FooMemImpl"]]]]],[["FooMemImpl",[[160,0],[172,6]],[[160,7],[160,17]],[],["module"]],[[["a_clk",[[161,4],[161,33]],[[161,28],[161,33]],["FooMemImpl"],["port","input"]],["a_wen",[[162,4],[162,33]],[[162,28],[162,33]],["FooMemImpl"],["port","input"]],["a_addr",[[163,4],[163,34]],[[163,28],[163,34]],["FooMemImpl"],["port","input"]],["a_wdata",[[164,4],[164,35]],[[164,28],[164,35]],["FooMemImpl"],["port","input"]],["a_rdata",[[165,4],[165,35]],[[165,28],[165,35]],["FooMemImpl"],["port","reg"]],["b_clk",[[167,4],[167,33]],[[167,28],[167,33]],["FooMemImpl"],["port","input"]],["b_wen",[[168,4],[168,33]],[[168,28],[168,33]],["FooMemImpl"],["port","input"]],["b_addr",[[169,4],[169,34]],[[169,28],[169,34]],["FooMemImpl"],["port","input"]],["b_wdata",[[170,4],[170,35]],[[170,28],[170,35]],["FooMemImpl"],["port","input"]],["b_rdata",[[171,4],[171,35]],[[171,28],[171,35]],["FooMemImpl"],["port","reg"]],["mem",[[175,4],[175,38]],[[175,28],[175,31]],["FooMemImpl"],["variable","reg"]]]]]],null,null,null,[["MULTI_CLK",[[7,0],[9,0]],[[7,8],[7,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_quad.v",[[[[["t",[[7,0],[7,16]],[[7,7],[7,8]],[],["module"]],[[["a0",[[8,9],[8,17]],[[8,15],[8,17]],["t"],["port"]],["y",[[7,13],[7,14]],[[7,13],[7,14]],["t"],["port","a0"]],["y",[[9,10],[9,18]],[[9,17],[9,18]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order_wireloop.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["bar",[[12,11],[12,14]],[[12,11],[12,14]],["t"],["port"]],["foo",[[11,3],[11,12]],[[11,9],[11,12]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_order.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["a_to_clk_levm3",[[18,3],[18,27]],[[18,13],[18,27]],["t"],["variable","reg"]],["b_to_clk_levm1",[[19,3],[19,27]],[[19,13],[19,27]],["t"],["variable","reg"]],["c_com_levs10",[[20,3],[20,25]],[[20,13],[20,25]],["t"],["variable","reg"]],["d_to_clk_levm2",[[21,3],[21,27]],[[21,13],[21,27]],["t"],["variable","reg"]],["m_from_clk_lev1_r",[[24,3],[24,32]],[[24,15],[24,32]],["t"],["variable","wire"]],["n_from_clk_lev2",[[25,3],[25,30]],[[25,15],[25,30]],["t"],["variable","wire"]],["o_from_com_levs11",[[26,3],[26,32]],[[26,15],[26,32]],["t"],["variable","wire"]],["o_from_comandclk_levs12",[[27,3],[27,38]],[[27,15],[27,38]],["t"],["variable","wire"]],["o_subfrom_clk_lev2",[[28,3],[28,33]],[[28,15],[28,33]],["t"],["variable","wire"]],["cyc",[[31,3],[31,16]],[[31,13],[31,16]],["t"],["variable","reg"]],["a",[[33,3],[46,41]],[[33,13],[33,14]],["t"],["instance","t_order_a"]],["b",[[48,3],[53,46]],[[48,13],[48,14]],["t"],["instance","t_order_b"]],["o_from_com_levs12",[[55,3],[55,31]],[[55,14],[55,31]],["t"],["variable","reg"]],["o_from_com_levs13",[[56,3],[56,31]],[[56,14],[56,31]],["t"],["variable","reg"]],["sepassign_in",[[63,3],[63,21]],[[63,9],[63,21]],["t"],["variable","reg"]],["sepassign",[[65,3],[65,24]],[[65,15],[65,24]],["t"],["variable","wire"]],["o_subfrom_clk_lev3",[[73,3],[73,54]],[[73,15],[73,33]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package_abs.v",[[[[["functions",[[8,0],[8,18]],[[8,8],[8,17]],[],["package"]],[null,null,[[["abs",[[9,3],[9,31]],[[9,17],[9,20]],["functions"],["function"]],[[["num",[[9,22],[9,30]],[[9,27],[9,30]],["functions","abs"],["port","real"]]]]],[["neg",[[12,3],[12,31]],[[12,17],[12,20]],["functions"],["function"]],[[["num",[[12,22],[12,30]],[[12,27],[12,30]],["functions","neg"],["port","real"]]]]]]]],[["t",[[17,0],[17,12]],[[17,7],[17,8]],[],["module"]],[[["P",[[19,3],[19,20]],[[19,14],[19,15]],["t"],["localparam"]]],[["functions",["*"]]]]]]],["functions"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package_ddecl.v",[[[[["functions",[[7,0],[7,18]],[[7,8],[7,17]],[],["package"]],[[["LP_PACK",[[8,3],[8,28]],[[8,14],[8,21]],["functions"],["localparam"]],["LP_PACK_AND_MOD",[[9,3],[9,35]],[[9,14],[9,29]],["functions"],["localparam"]]],null,[[["check_param",[[10,3],[10,20]],[[10,8],[10,19]],["functions"],["task"]],[]]]]],[["t",[[16,0],[16,12]],[[16,7],[16,8]],[],["module"]],[[["LP_PACK_AND_MOD",[[20,3],[20,35]],[[20,14],[20,29]],["t"],["localparam"]]],[["functions",["*"]]]]]]],["functions"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package_dimport.v",[[[[["defs",[[6,0],[6,13]],[[6,8],[6,12]],[],["package"]],[null,null,[[["max",[[7,3],[7,34]],[[7,30],[7,33]],["defs"],["function"]],[]],[["log2",[[13,3],[13,35]],[[13,30],[13,34]],["defs"],["function"]],[]],[["ceil_log2",[[20,3],[20,40]],[[20,30],[20,39]],["defs"],["function"]],[]]]]],[["sub",[[28,0],[28,13]],[[28,7],[28,10]],[],["module"]],[[["RAND_NUM_MAX",[[32,3],[32,40]],[[32,13],[32,25]],["sub"],["parameter"]],["DATA_RANGE",[[34,3],[34,54]],[[34,14],[34,24]],["sub"],["localparam"]],["DATA_WIDTH",[[35,3],[35,59]],[[35,14],[35,24]],["sub"],["localparam"]],["WIDTH",[[36,3],[36,71]],[[36,14],[36,19]],["sub"],["localparam"]]],[["defs",["*"]]]]],[["t",[[40,0],[43,5]],[[40,7],[40,8]],[],["module"]],[[["clk",[[53,35],[53,38]],[[53,35],[53,38]],["t"],["port"]],["WHICH",[[47,3],[47,32]],[[47,13],[47,18]],["t"],["parameter"]],["MAX_COUNT",[[48,3],[48,33]],[[48,13],[48,22]],["t"],["parameter"]],["MAX_EXPONENT",[[50,3],[50,53]],[[50,14],[50,26]],["t"],["localparam"]],["EXPONENT_WIDTH",[[51,3],[51,65]],[[51,14],[51,28]],["t"],["localparam"]],["sub_true",[[58,11],[58,25]],[[58,15],[58,23]],["t"],["instance","sub"]],["sub_false",[[63,11],[63,26]],[[63,15],[63,24]],["t"],["instance","sub"]]],[["defs",["*"]]]]]]],["defs"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package_dot.v",[[[[["pkg",[[6,0],[6,12]],[[6,8],[6,11]],[],["package"]],[[["STR_t",[[7,3],[10,11]],[[10,5],[10,10]],["pkg"],["typedef","#AnonymousStructUnion150"]]],null,[[["#AnonymousStructUnion150",[[7,11],[10,4]],[[7,11],[7,17]],["pkg"],["struct"]],[[["msk",[[8,6],[8,21]],[[8,18],[8,21]],["pkg","#AnonymousStructUnion150"],["struct_union_member"]],["dat",[[9,6],[9,21]],[[9,18],[9,21]],["pkg","#AnonymousStructUnion150"],["struct_union_member"]]]]]]]],[["csr_pkg",[[13,0],[13,16]],[[13,8],[13,15]],[],["package"]],[[["reg_t",[[14,3],[14,28]],[[14,22],[14,27]],["csr_pkg"],["typedef","pkg::STR_t"]],["REG_RST",[[15,3],[15,36]],[[15,20],[15,27]],["csr_pkg"],["localparam","reg_t"]]]]],[["t",[[18,0],[18,23]],[[18,7],[18,8]],[],["module"]],[]]]],["pkg","csr_pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package_enum.v",[[[[["pkg",[[6,0],[6,12]],[[6,8],[6,11]],[],["package"]],[[["E__NOT",[[9,4],[9,20]],[[9,4],[9,10]],["pkg"],["enum_member","#AnonymousEnum40"]],["E__VAL",[[10,4],[10,20]],[[10,4],[10,10]],["pkg"],["enum_member","#AnonymousEnum40"]],["E_t",[[7,3],[11,10]],[[11,6],[11,9]],["pkg"],["typedef","#AnonymousEnum40"]]]]],[["t",[[14,0],[14,9]],[[14,7],[14,8]],[],["module"]],[[["ttype",[[15,3],[15,19]],[[15,14],[15,19]],["t"],["variable","reg"]],["m",[[16,3],[16,15]],[[16,14],[16,15]],["t"],["variable","reg"]],["LOCAL",[[18,26],[18,31]],[[18,26],[18,31]],["t"],["enum_member","#AnonymousEnum41"]],["l",[[18,3],[18,35]],[[18,34],[18,35]],["t"],["variable","#AnonymousEnum41"]]]]]]],["pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package_export.v",[[[[["pkg1",[[8,0],[8,13]],[[8,8],[8,12]],[],["package"]],[[["PARAM2",[[9,3],[9,25]],[[9,13],[9,19]],["pkg1"],["parameter"]],["PARAM3",[[10,3],[10,25]],[[10,13],[10,19]],["pkg1"],["parameter"]]]]],[["pkg10",[[14,0],[14,14]],[[14,8],[14,13]],[],["package"]],[[["PARAM1",[[20,3],[20,24]],[[20,13],[20,19]],["pkg10"],["parameter"]]],[["pkg1",["*"]]]]],[["pkg11",[[22,0],[22,14]],[[22,8],[22,13]],[],["package"]],[null,[["pkg10",["*"]]]]],[["pkg20",[[26,0],[26,14]],[[26,8],[26,13]],[],["package"]],[[["PARAM1",[[31,3],[31,24]],[[31,13],[31,19]],["pkg20"],["parameter"]]],[["pkg1",["*"]]]]],[["pkg21",[[33,0],[33,14]],[[33,8],[33,13]],[],["package"]],[null,[["pkg20",["*"]]]]],[["pkg30",[[37,0],[37,14]],[[37,8],[37,13]],[],["package"]],[[["PARAM1",[[46,3],[46,24]],[[46,13],[46,19]],["pkg30"],["parameter"]]],[["pkg1",["*"]]]]],[["pkg31",[[48,0],[48,14]],[[48,8],[48,13]],[],["package"]],[null,[["pkg30",["*"]]]]],[["t",[[52,0],[55,5]],[[52,7],[52,8]],[],["module"]],[[["clk",[[56,9],[56,12]],[[56,9],[56,12]],["t"],["port"]],["bus11",[[58,3],[58,32]],[[58,27],[58,32]],["t"],["variable","reg"]],["bus12",[[59,3],[59,32]],[[59,27],[59,32]],["t"],["variable","reg"]],["bus13",[[60,3],[60,32]],[[60,27],[60,32]],["t"],["variable","reg"]],["bus21",[[62,3],[62,32]],[[62,27],[62,32]],["t"],["variable","reg"]],["bus22",[[63,3],[63,32]],[[63,27],[63,32]],["t"],["variable","reg"]],["bus23",[[64,3],[64,32]],[[64,27],[64,32]],["t"],["variable","reg"]],["bus31",[[66,3],[66,32]],[[66,27],[66,32]],["t"],["variable","reg"]],["bus32",[[67,3],[67,32]],[[67,27],[67,32]],["t"],["variable","reg"]],["bus33",[[68,3],[68,32]],[[68,27],[68,32]],["t"],["variable","reg"]]]]]]],["pkg1","pkg10","pkg20","pkg30","pkg11","pkg21","pkg31"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package_param.v",[[[[["defs",[[10,0],[10,13]],[[10,8],[10,12]],[],["package"]],[[["NUMBER",[[11,3],[11,24]],[[11,13],[11,19]],["defs"],["parameter"]],["NUM",[[12,3],[12,27]],[[12,14],[12,17]],["defs"],["localparam"]]]]],[["t",[[16,0],[19,5]],[[16,7],[16,8]],[],["module"]],[[["clk",[[21,9],[21,12]],[[21,9],[21,12]],["t"],["port"]],["NUM",[[25,3],[25,22]],[[25,13],[25,16]],["t"],["parameter"]]],[["defs",["*"]]]]]]],["defs"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package_twodeep.v",[[[[["pkg2",[[8,0],[8,13]],[[8,8],[8,12]],[],["package"]],[[["PARAM2",[[9,3],[9,25]],[[9,13],[9,19]],["pkg2"],["parameter"]]]]],[["pkg1",[[12,0],[12,13]],[[12,8],[12,12]],[],["package"]],[[["PARAM1",[[14,3],[14,24]],[[14,13],[14,19]],["pkg1"],["parameter"]]],[["pkg2",["*"]]]]],[["t",[[17,0],[22,5]],[[17,7],[17,8]],[],["module"]],[[["clk",[[23,9],[23,12]],[[23,9],[23,12]],["t"],["port"]],["bus1",[[25,3],[25,22]],[[25,18],[25,22]],["t"],["variable","reg"]]],[["pkg1",["*"]]]]]]],["pkg2","pkg1"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package_verb.v",[[[[["verb_pkg",[[7,0],[7,17]],[[7,8],[7,16]],[],["package"]],[[["VERB_I",[[8,21],[8,27]],[[8,21],[8,27]],["verb_pkg"],["enum_member","#AnonymousEnum42"]],["VERB_W",[[9,21],[9,27]],[[9,21],[9,27]],["verb_pkg"],["enum_member","#AnonymousEnum42"]],["Verb_t",[[8,3],[9,36]],[[9,29],[9,35]],["verb_pkg"],["typedef","#AnonymousEnum42"]],["verb",[[10,3],[10,24]],[[10,11],[10,15]],["verb_pkg"],["variable","Verb_t"]],["message",[[11,3],[11,23]],[[11,10],[11,17]],["verb_pkg"],["variable","string"]]]]],[["t",[[14,0],[14,9]],[[14,7],[14,8]],[],["module"]],[[["message",[[17,3],[17,26]],[[17,10],[17,17]],["t"],["variable","string"]]],[["verb_pkg",["*"]]]]]]],["verb_pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_package.v",[[[[["unit_plusone",[[8,0],[8,42]],[[8,15],[8,27]],[],["function"]],[[["i",[[8,28],[8,41]],[[8,40],[8,41]],["unit_plusone"],["port","input"]]]]],[["p",[[12,0],[12,10]],[[12,8],[12,9]],[],["package"]],[[["package_type_t",[[13,3],[13,30]],[[13,15],[13,29]],["p"],["typedef","int"]],["pi",[[14,3],[14,23]],[[14,15],[14,17]],["p"],["variable","integer"]]],null,[[["plusone",[[15,3],[15,40]],[[15,18],[15,25]],["p"],["function"]],[[["i",[[15,26],[15,39]],[[15,38],[15,39]],["p","plusone"],["port","input"]]]]]]]],[["p2",[[20,0],[20,11]],[[20,8],[20,10]],[],["package"]],[[["package2_type_t",[[21,3],[21,31]],[[21,15],[21,30]],["p2"],["typedef","int"]]],null,[[["plustwo",[[22,3],[22,40]],[[22,18],[22,25]],["p2"],["function"]],[[["i",[[22,26],[22,39]],[[22,38],[22,39]],["p2","plustwo"],["port","input"]]]]]]]],[["t",[[27,0],[30,5]],[[27,7],[27,8]],[],["module"]],[[["clk",[[31,9],[31,12]],[[31,9],[31,12]],["t"],["port"]],["vu",[[32,3],[32,17]],[[32,15],[32,17]],["t"],["variable","unit_type_t"]],["vp",[[34,3],[34,23]],[[34,21],[34,23]],["t"],["variable","p::package_type_t"]],["t2",[[36,3],[36,11]],[[36,6],[36,8]],["t"],["instance","t2"]]]]],[["t2",[[54,0],[54,10]],[[54,7],[54,9]],[],["module"]],[[["vp",[[58,3],[58,20]],[[58,18],[58,20]],["t2"],["variable","package_type_t"]],["vp2",[[59,3],[59,22]],[[59,19],[59,22]],["t2"],["variable","package2_type_t"]]],[["p",["*"]],["p2",["plustwo","package2_type_t"]]]]]],null,null,null,[["unit_type_t",[[6,0],[6,24]],[[6,12],[6,23]],[],["typedef","int"]]]],["p","p2"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_packed_concat_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["count_t",[[13,3],[13,32]],[[13,24],[13,31]],["t"],["typedef","logic"]],["bit_int_t",[[14,3],[14,34]],[[14,24],[14,33]],["t"],["typedef","bit"]],["count_bits",[[16,3],[16,63]],[[16,30],[16,40]],["t"],["localparam","bit_int_t"]],["count_bitsc",[[17,3],[17,77]],[[17,30],[17,41]],["t"],["localparam","bit_int_t"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_packed_concat.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["count_t",[[13,3],[13,32]],[[13,24],[13,31]],["t"],["typedef","logic"]],["bit_int_t",[[14,3],[14,34]],[[14,24],[14,33]],["t"],["typedef","bit"]],["count_bits",[[17,3],[17,63]],[[17,30],[17,40]],["t"],["localparam","bit_int_t"]],["count_bitsc",[[18,3],[18,77]],[[18,30],[18,41]],["t"],["localparam","bit_int_t"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_array.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["PADTYPE_DEFAULT",[[9,7],[9,30]],[[9,7],[9,22]],["t"],["enum_member","#AnonymousEnum43"]],["PADTYPE_GPIO",[[10,7],[10,19]],[[10,7],[10,19]],["t"],["enum_member","#AnonymousEnum43"]],["PADTYPE_VDD",[[11,7],[11,18]],[[11,7],[11,18]],["t"],["enum_member","#AnonymousEnum43"]],["PADTYPE_GND",[[12,7],[12,18]],[[12,7],[12,18]],["t"],["enum_member","#AnonymousEnum43"]],["t_padtype",[[8,3],[13,19]],[[13,9],[13,18]],["t"],["typedef","#AnonymousEnum43"]],["STR_PINID",[[15,3],[19,10]],[[15,18],[15,27]],["t"],["localparam","int"]],["t_pin_descriptor",[[21,3],[24,22]],[[24,5],[24,21]],["t"],["typedef","#AnonymousStructUnion151"]],["PINOUT",[[26,3],[35,4]],[[27,5],[27,11]],["t"],["localparam","t_pin_descriptor"]],["PINOUT_SIZE",[[37,3],[37,34]],[[37,18],[37,29]],["t"],["localparam","int"]],["PINOUT_WA",[[38,3],[46,10]],[[38,18],[38,27]],["t"],["localparam","int"]],["pinout_static_const",[[48,3],[56,9]],[[48,13],[48,32]],["t"],["variable","int"]],["substr1",[[59,3],[61,17]],[[61,7],[61,14]],["t"],["instance","checkstr"]],["substr8",[[62,3],[64,17]],[[64,7],[64,14]],["t"],["instance","checkstr"]]],null,[[["#AnonymousStructUnion151",[[21,11],[24,4]],[[21,11],[21,17]],["t"],["struct"]],[[["padtype",[[22,5],[22,22]],[[22,15],[22,22]],["t","#AnonymousStructUnion151"],["struct_union_member"]],["aux",[[23,5],[23,14]],[[23,11],[23,14]],["t","#AnonymousStructUnion151"],["struct_union_member"]]]]]]]],[["checkstr",[[78,0],[78,16]],[[78,7],[78,15]],[],["module"]],[[["PINID",[[79,3],[79,29]],[[79,17],[79,22]],["checkstr"],["parameter","int"]],["EXP",[[80,3],[80,29]],[[80,17],[80,20]],["checkstr"],["parameter","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_array2.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["c",[[7,3],[7,39]],[[7,18],[7,19]],["t"],["localparam","int"]],["i_a",[[8,3],[8,20]],[[8,14],[8,17]],["t"],["instance","a"]]]]],[["a",[[11,0],[12,42]],[[11,7],[11,8]],[],["module"]],[[["p",[[12,5],[12,39]],[[12,19],[12,20]],["a"],["parameter-port","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_array3.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["SIZES",[[7,3],[7,42]],[[7,17],[7,22]],["t"],["parameter","int"]],["calc_sums_t",[[8,3],[8,33]],[[8,15],[8,26]],["t"],["typedef","int"]],["SUMS",[[19,3],[19,41]],[[19,17],[19,21]],["t"],["parameter","int"]]],null,[[["calc_sums",[[10,3],[10,34]],[[10,24],[10,33]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_array4.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["SIZES",[[7,3],[7,43]],[[7,17],[7,22]],["t"],["parameter","int"]],["SUMS3",[[8,3],[8,34]],[[8,17],[8,22]],["t"],["parameter","int"]],["SUMS2",[[9,3],[9,34]],[[9,17],[9,22]],["t"],["parameter","int"]],["SUMS1",[[10,3],[10,34]],[[10,17],[10,22]],["t"],["parameter","int"]],["LE_SIZES",[[12,3],[12,46]],[[12,17],[12,25]],["t"],["parameter","int"]],["LE_SUMS3",[[13,3],[13,40]],[[13,17],[13,25]],["t"],["parameter","int"]],["LE_SUMS2",[[14,3],[14,40]],[[14,17],[14,25]],["t"],["parameter","int"]],["LE_SUMS1",[[15,3],[15,40]],[[15,17],[15,25]],["t"],["parameter","int"]]],null,[[["from_array",[[17,3],[17,37]],[[17,16],[17,26]],["t"],["function"]],[[["index",[[17,27],[17,36]],[[17,31],[17,36]],["t","from_array"],["port","int"]]]]],[["from_array_le",[[20,3],[20,40]],[[20,16],[20,29]],["t"],["function"]],[[["index",[[20,30],[20,39]],[[20,34],[20,39]],["t","from_array_le"],["port","int"]]]]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_array5.v",[[[[["t",[[7,0],[7,9]],[[7,7],[7,8]],[],["module"]],[[["N",[[8,3],[8,19]],[[8,13],[8,14]],["t"],["parameter"]],["array_t",[[10,3],[10,28]],[[10,17],[10,24]],["t"],["typedef","logic"]],["MASK",[[12,3],[12,41]],[[12,21],[12,25]],["t"],["parameter","array_t"]],["norm",[[21,3],[21,15]],[[21,11],[21,15]],["t"],["variable","array_t"]]],null,[[["mask_array",[[15,3],[15,32]],[[15,20],[15,30]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_array6.v",[[[[["test_pkg",[[6,0],[6,17]],[[6,8],[6,16]],[],["package"]],[[["test_arr",[[7,3],[13,11]],[[7,21],[7,29]],["test_pkg"],["localparam"]],["test_ret_t",[[15,3],[18,16]],[[18,5],[18,15]],["test_pkg"],["typedef","#AnonymousStructUnion152"]]],null,[[["#AnonymousStructUnion152",[[15,11],[18,4]],[[15,11],[15,17]],["test_pkg"],["struct"]],[[["val_1",[[16,6],[16,23]],[[16,18],[16,23]],["test_pkg","#AnonymousStructUnion152"],["struct_union_member"]],["val_2",[[17,6],[17,23]],[[17,18],[17,23]],["test_pkg","#AnonymousStructUnion152"],["struct_union_member"]]]]]]]],[["t",[[21,0],[21,35]],[[21,7],[21,8]],[],["module"]],[[["clk",[[22,9],[22,12]],[[22,9],[22,12]],["t"],["port"]],["temp",[[37,3],[37,18]],[[37,14],[37,18]],["t"],["variable","test_ret_t"]],["random",[[38,3],[38,22]],[[38,16],[38,22]],["t"],["variable","logic"]],["cyc",[[40,3],[40,19]],[[40,16],[40,19]],["t"],["variable","int"]],["sum",[[41,3],[41,17]],[[41,14],[41,17]],["t"],["variable","bit"]]],[["test_pkg",["*"]]],[[["test_f",[[24,3],[24,57]],[[24,33],[24,39]],["t"],["function"]],[[["val",[[24,40],[24,56]],[[24,53],[24,56]],["t","test_f"],["port","logic"]]]]]]]]]],["test_pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_array7.v",[[[[["#AnonymousStructUnion153",[[6,8],[10,1]],[[6,8],[6,14]],[],["struct"]],[[["a",[[7,3],[7,16]],[[7,15],[7,16]],["#AnonymousStructUnion153"],["struct_union_member"]],["b",[[8,3],[8,16]],[[8,15],[8,16]],["#AnonymousStructUnion153"],["struct_union_member"]],["c",[[9,3],[9,16]],[[9,15],[9,16]],["#AnonymousStructUnion153"],["struct_union_member"]]]]],[["t",[[12,0],[12,9]],[[12,7],[12,8]],[],["module"]],[[["c0",[[13,3],[13,52]],[[13,26],[13,28]],["t"],["localparam","int"]],["c1",[[14,3],[14,52]],[[14,26],[14,28]],["t"],["localparam","bit"]],["c2",[[15,3],[15,52]],[[15,26],[15,28]],["t"],["localparam","string"]],["c3",[[16,3],[17,67]],[[16,26],[16,28]],["t"],["localparam","s_t"]],["i_a",[[19,3],[24,15]],[[24,9],[24,12]],["t"],["instance","a"]]]]],[["a",[[27,0],[34,6]],[[27,7],[27,8]],[],["module"]],[[["p0",[[29,4],[29,48]],[[29,26],[29,28]],["a"],["parameter-port","int"]],["p1",[[30,4],[30,48]],[[30,26],[30,28]],["a"],["parameter-port","bit"]],["p2",[[31,4],[31,50]],[[31,26],[31,28]],["a"],["parameter-port","string"]],["p3",[[32,4],[33,57]],[[32,26],[32,28]],["a"],["parameter-port","s_t"]]]]]],null,null,null,[["s_t",[[6,0],[10,6]],[[10,2],[10,5]],[],["typedef","#AnonymousStructUnion153"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_avec.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["i0",[[13,3],[13,30]],[[13,28],[13,30]],["t"],["variable","sub"]],["i2",[[14,3],[14,30]],[[14,28],[14,30]],["t"],["variable","sub"]],["i7",[[15,3],[15,30]],[[15,28],[15,30]],["t"],["variable","sub"]]]]],[["sub",[[22,0],[22,14]],[[22,7],[22,10]],[],["module"]],[[["IDX",[[29,3],[29,29]],[[29,21],[29,24]],["sub"],["parameter","integer"]],["CHK",[[30,3],[30,29]],[[30,21],[30,24]],["sub"],["parameter","integer"]],["array",[[31,3],[31,69]],[[31,22],[31,27]],["sub"],["localparam","integer"]],["element1",[[32,3],[32,36]],[[32,14],[32,22]],["sub"],["localparam"]],["elementf",[[33,3],[33,49]],[[33,14],[33,22]],["sub"],["localparam"]]],null,[[["get_element",[[23,3],[23,32]],[[23,20],[23,31]],["sub"],["function"]],[]]]]]],null,null,null,[["checkh",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_bit_sel.v",[[[[["t",[[11,0],[14,5]],[[11,7],[11,8]],[],["module"]],[[["clk",[[15,9],[15,12]],[[15,9],[15,12]],["t"],["port"]],["a",[[18,3],[18,22]],[[18,13],[18,14]],["t"],["parameter"]],["b",[[19,3],[19,17]],[[19,9],[19,10]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_bracket.v",[[[[["t",[[6,0],[11,5]],[[6,7],[6,8]],[],["module"]],[[["WIDTH",[[7,4],[7,23]],[[7,14],[7,19]],["t"],["parameter-port","parameter"]],["o",[[12,10],[12,23]],[[12,22],[12,23]],["t"],["port"]],["DEPTH",[[13,3],[13,32]],[[13,14],[13,19]],["t"],["localparam"]],["arid",[[15,3],[15,34]],[[15,19],[15,23]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_ceil.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["O_out",[[10,3],[10,21]],[[10,16],[10,21]],["t"],["variable","wire"]],["test",[[13,3],[15,30]],[[13,8],[13,12]],["t"],["instance","Test"]]]]],[["Test",[[25,0],[28,5]],[[25,7],[25,11]],[],["module"]],[[["O_out",[[27,3],[27,22]],[[27,17],[27,22]],["Test"],["port","output"]],["U_test",[[30,3],[37,2]],[[34,9],[34,15]],["Test"],["instance","test"]]]]],[["test",[[40,0],[47,6]],[[40,7],[40,11]],[],["module"]],[[["pFOO",[[41,4],[41,22]],[[41,14],[41,18]],["test"],["parameter-port","parameter"]],["pBAR",[[42,4],[42,22]],[[42,14],[42,18]],["test"],["parameter-port","parameter"]],["pBAZ",[[43,4],[43,40]],[[43,14],[43,18]],["test"],["parameter-port","parameter"]],["O_out",[[46,4],[46,23]],[[46,18],[46,23]],["test"],["port","output"]]],null,[[["ceiling",[[51,3],[51,28]],[[51,20],[51,27]],["test"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_chain.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["MAX4",[[29,3],[29,41]],[[29,15],[29,19]],["t"],["localparam"]]],null,[[["max2",[[8,4],[8,26]],[[8,21],[8,25]],["t"],["function"]],[]],[["max4",[[20,4],[20,26]],[[20,21],[20,25]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_circ_bad.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["sub",[[7,3],[7,13]],[[7,7],[7,10]],["t"],["instance","sub"]]]]],[["sub",[[10,0],[11,6]],[[10,7],[10,10]],[],["module"]],[[["WIDTH",[[10,13],[10,30]],[[10,23],[10,28]],["sub"],["parameter-port","parameter"]],["X",[[10,32],[10,49]],[[10,42],[10,43]],["sub"],["parameter-port","parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_concat.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["UNSIZED",[[12,3],[12,29]],[[12,16],[12,23]],["t"],["parameter"]],["cyc",[[14,3],[14,16]],[[14,11],[14,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_const_part.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["p",[[19,3],[19,38]],[[19,14],[19,15]],["t"],["localparam"]],["bu",[[20,3],[20,43]],[[20,14],[20,16]],["t"],["localparam"]]],null,[[["bottom_4bits",[[7,3],[7,33]],[[7,20],[7,32]],["t"],["function"]],[]],[["bottom_2_unknown",[[13,3],[13,37]],[[13,20],[13,36]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_ddeep_width.v",[[[[["t",[[6,0],[6,20]],[[6,7],[6,8]],[],["module"]],[[["clk",[[7,9],[7,12]],[[7,9],[7,12]],["t"],["port"]],["odata",[[6,13],[6,18]],[[6,13],[6,18]],["t"],["port","clk"]],["odata",[[8,10],[8,21]],[[8,16],[8,21]],["t"],["port"]],["dffre0",[[9,3],[9,44]],[[9,24],[9,30]],["t"],["instance","paramtest_DFFRE"]],["dffe0",[[10,3],[10,44]],[[10,23],[10,28]],["t"],["instance","paramtest_WRAP"]]]]],[["paramtest_WRAP",[[13,0],[13,29]],[[13,7],[13,21]],[],["module"]],[[["clk",[[15,9],[15,12]],[[15,9],[15,12]],["paramtest_WRAP"],["port"]],["q",[[13,26],[13,27]],[[13,26],[13,27]],["paramtest_WRAP"],["port","clk"]],["W",[[14,3],[14,17]],[[14,13],[14,14]],["paramtest_WRAP"],["parameter"]],["q",[[16,10],[16,19]],[[16,18],[16,19]],["paramtest_WRAP"],["port"]],["dffre0",[[17,3],[17,37]],[[17,24],[17,30]],["paramtest_WRAP"],["instance","paramtest_DFFRE"]]]]],[["paramtest_DFFRE",[[20,0],[20,30]],[[20,7],[20,22]],[],["module"]],[[["clk",[[23,9],[23,12]],[[23,9],[23,12]],["paramtest_DFFRE"],["port"]],["q",[[20,27],[20,28]],[[20,27],[20,28]],["paramtest_DFFRE"],["port","clk"]],["W",[[21,3],[21,17]],[[21,13],[21,14]],["paramtest_DFFRE"],["parameter"]],["INIT",[[22,3],[22,36]],[[22,21],[22,25]],["paramtest_DFFRE"],["parameter"]],["q",[[24,10],[24,19]],[[24,18],[24,19]],["paramtest_DFFRE"],["port"]],["q",[[25,3],[25,19]],[[25,18],[25,19]],["paramtest_DFFRE"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_default_bad.v",[[[[["m",[[6,0],[6,30]],[[6,7],[6,8]],[],["module"]],[[["Foo",[[6,11],[6,28]],[[6,25],[6,28]],["m"],["parameter-port","int"]]]]],[["t",[[9,0],[9,23]],[[9,7],[9,8]],[],["module"]],[[["foo",[[11,3],[11,10]],[[11,5],[11,8]],["t"],["instance","m"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_default.v",[[[[["m",[[6,0],[6,30]],[[6,7],[6,8]],[],["module"]],[[["Foo",[[6,11],[6,28]],[[6,25],[6,28]],["m"],["parameter-port","int"]]]]],[["t",[[9,0],[9,23]],[[9,7],[9,8]],[],["module"]],[[["foo",[[11,3],[11,16]],[[11,11],[11,14]],["t"],["instance","m"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_first_a.v",[[[[["t_param_first_a",[[6,0],[9,5]],[[6,7],[6,22]],[],["module"]],[[["varwidth",[[18,10],[18,25]],[[18,17],[18,25]],["t_param_first_a"],["port"]],["par",[[8,13],[8,16]],[[8,13],[8,16]],["t_param_first_a"],["port","varwidth"]],["X",[[11,3],[11,19]],[[11,13],[11,14]],["t_param_first_a"],["parameter"]],["FIVE",[[12,3],[12,22]],[[12,13],[12,17]],["t_param_first_a"],["parameter"]],["TWO",[[13,3],[13,21]],[[13,13],[13,16]],["t_param_first_a"],["parameter"]],["par",[[17,10],[17,20]],[[17,17],[17,20]],["t_param_first_a"],["port"]],["b",[[21,3],[25,35]],[[21,33],[21,34]],["t_param_first_a"],["instance","t_param_first_b"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_first_b.v",[[[[["t_param_first_b",[[6,0],[9,5]],[[6,7],[6,22]],[],["module"]],[[["par",[[15,10],[15,20]],[[15,17],[15,20]],["t_param_first_b"],["port"]],["varwidth",[[8,8],[8,16]],[[8,8],[8,16]],["t_param_first_b"],["port","par"]],["X",[[11,3],[11,19]],[[11,13],[11,14]],["t_param_first_b"],["parameter"]],["FIVE",[[12,3],[12,22]],[[12,13],[12,17]],["t_param_first_b"],["parameter"]],["TWO",[[13,3],[13,21]],[[13,13],[13,16]],["t_param_first_b"],["parameter"]],["varwidth",[[16,10],[16,25]],[[16,17],[16,25]],["t_param_first_b"],["port"]],["par",[[18,3],[18,21]],[[18,14],[18,17]],["t_param_first_b"],["variable","wire"]],["varwidth",[[19,3],[19,41]],[[19,15],[19,23]],["t_param_first_b"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_first.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["_ranit",[[12,3],[12,15]],[[12,9],[12,15]],["t"],["variable","reg"]],["par1",[[16,3],[16,19]],[[16,15],[16,19]],["t"],["variable","wire"]],["par2",[[17,3],[17,19]],[[17,15],[17,19]],["t"],["variable","wire"]],["par3",[[18,3],[18,19]],[[18,15],[18,19]],["t"],["variable","wire"]],["par4",[[19,3],[19,19]],[[19,15],[19,19]],["t"],["variable","wire"]],["varwidth1",[[20,3],[20,24]],[[20,15],[20,24]],["t"],["variable","wire"]],["varwidth2",[[21,3],[21,24]],[[21,15],[21,24]],["t"],["variable","wire"]],["varwidth3",[[22,3],[22,24]],[[22,15],[22,24]],["t"],["variable","wire"]],["varwidth4",[[23,3],[23,24]],[[23,15],[23,24]],["t"],["variable","wire"]],["XX",[[30,3],[30,24]],[[30,13],[30,15]],["t"],["parameter"]],["THREE",[[32,3],[32,23]],[[32,13],[32,18]],["t"],["parameter"]],["a1",[[34,3],[40,26]],[[34,26],[34,28]],["t"],["instance","t_param_first_a"]],["a2",[[41,3],[47,26]],[[41,26],[41,28]],["t"],["instance","t_param_first_a"]],["a3",[[48,3],[54,26]],[[48,30],[48,32]],["t"],["instance","t_param_first_a"]],["a4",[[55,3],[61,26]],[[55,30],[55,32]],["t"],["instance","t_param_first_a"]],["THREE_BITS_WIDE",[[63,3],[63,38]],[[63,13],[63,28]],["t"],["parameter"]],["THREE_2WIDE",[[64,3],[64,33]],[[64,13],[64,24]],["t"],["parameter"]],["ALSO_THREE_WIDE",[[65,3],[65,47]],[[65,13],[65,28]],["t"],["parameter"]],["THREEPP_32_WIDE",[[66,3],[66,39]],[[66,13],[66,28]],["t"],["parameter"]],["THREEPP_3_WIDE",[[67,3],[67,50]],[[67,13],[67,27]],["t"],["parameter"]],["T10",[[73,3],[73,36]],[[73,13],[73,16]],["t"],["parameter"]],["T11",[[74,3],[74,36]],[[74,13],[74,16]],["t"],["parameter"]],["T12",[[77,3],[77,45]],[[77,13],[77,16]],["t"],["parameter"]],["T13",[[78,3],[78,35]],[[78,13],[78,16]],["t"],["parameter"]],["T14",[[81,3],[81,41]],[[81,20],[81,23]],["t"],["parameter"]],["THREEPP_32P_WIDE",[[84,3],[84,49]],[[84,13],[84,29]],["t"],["parameter"]],["THREE_32_WIDE",[[85,3],[85,34]],[[85,13],[85,26]],["t"],["parameter"]],["THIRTYTWO",[[86,3],[86,27]],[[86,13],[86,22]],["t"],["parameter"]],["WIDEPARAM",[[87,3],[87,48]],[[87,20],[87,29]],["t"],["parameter"]],["WIDEPARAM2",[[88,3],[88,43]],[[88,20],[88,30]],["t"],["parameter"]],["eightb",[[90,3],[90,19]],[[90,13],[90,19]],["t"],["variable","reg"]],["fourb",[[91,3],[91,18]],[[91,13],[91,18]],["t"],["variable","reg"]],["eight",[[92,3],[92,33]],[[92,14],[92,19]],["t"],["variable","wire"]],["eight2two",[[93,3],[93,62]],[[93,14],[93,23]],["t"],["variable","wire"]],["threebits",[[94,3],[94,41]],[[94,14],[94,23]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_func.v",[[[[["test",[[9,0],[15,23]],[[9,7],[9,11]],[],["module"]],[[["size",[[10,4],[10,22]],[[10,14],[10,18]],["test"],["parameter-port","parameter"]],["p",[[11,4],[11,54]],[[11,14],[11,15]],["test"],["parameter-port","parameter"]],["clk",[[13,5],[13,14]],[[13,11],[13,14]],["test"],["port","input"]],["sel",[[14,5],[14,20]],[[14,17],[14,20]],["test"],["port","logic"]],["res",[[15,5],[15,21]],[[15,18],[15,21]],["test"],["port","output"]],["cc",[[17,4],[17,25]],[[17,16],[17,18]],["test"],["variable","logic"]]],null,[[["sum",[[21,4],[21,25]],[[21,21],[21,24]],["test"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_func2.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["sub4",[[7,3],[7,26]],[[7,20],[7,24]],["t"],["instance","sub"]],["sub8",[[8,3],[8,26]],[[8,20],[8,24]],["t"],["instance","sub"]],["out4",[[10,3],[10,19]],[[10,15],[10,19]],["t"],["variable","logic"]],["out8",[[11,3],[11,19]],[[11,15],[11,19]],["t"],["variable","logic"]]]]],[["sub",[[28,0],[28,11]],[[28,7],[28,10]],[],["module"]],[[["WIDTH",[[29,3],[29,23]],[[29,13],[29,18]],["sub"],["parameter"]]],null,[[["orer",[[31,3],[31,29]],[[31,24],[31,28]],["sub"],["function"]],[]],[["orer2",[[41,3],[41,30]],[[41,24],[41,29]],["sub"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_if_blk.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["cyc",[[14,3],[14,19]],[[14,12],[14,15]],["t"],["variable","integer"]],["crc",[[15,3],[15,18]],[[15,15],[15,18]],["t"],["variable","reg"]],["sum",[[16,3],[16,18]],[[16,15],[16,18]],["t"],["variable","reg"]],["datai",[[19,3],[19,31]],[[19,15],[19,20]],["t"],["variable","wire"]],["enable",[[20,3],[20,30]],[[20,15],[20,21]],["t"],["variable","wire"]],["datao",[[24,3],[24,21]],[[24,16],[24,21]],["t"],["variable","logic"]],["test",[[27,3],[33,26]],[[27,8],[27,12]],["t"],["instance","Test"]],["result",[[36,3],[36,38]],[[36,15],[36,21]],["t"],["variable","wire"]]]]],[["Nested",[[71,0],[76,5]],[[71,7],[71,13]],[],["module"]],[[["clk",[[73,3],[73,19]],[[73,16],[73,19]],["Nested"],["port","logic"]],["x",[[74,3],[74,17]],[[74,16],[74,17]],["Nested"],["port","logic"]],["y",[[75,3],[75,17]],[[75,16],[75,17]],["Nested"],["port","logic"]],["t",[[77,3],[77,15]],[[77,14],[77,15]],["Nested"],["variable","logic"]]]]],[["Test",[[86,0],[92,5]],[[86,7],[86,11]],[],["module"]],[[["clk",[[88,3],[88,25]],[[88,22],[88,25]],["Test"],["port","logic"]],["datai",[[89,3],[89,27]],[[89,22],[89,27]],["Test"],["port","logic"]],["enable",[[90,3],[90,28]],[[90,22],[90,28]],["Test"],["port","logic"]],["datao",[[91,3],[91,27]],[[91,22],[91,27]],["Test"],["port","logic"]],["datat",[[95,3],[95,27]],[[95,22],[95,27]],["Test"],["variable","logic"]],["nested_i",[[110,9],[115,6]],[[110,16],[110,24]],["Test"],["instance","Nested"]]]]]],null,null,null,[["EXPECTED_SUM",[[60,0],[61,2]],[[60,8],[60,20]],["source.systemverilog"],["macro"]],["FAIL",[[69,0],[71,0]],[[69,8],[69,12]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_in_func.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[]],[["getUnpacked",[[68,0],[68,56]],[[68,31],[68,42]],[],["function"]],[[["d",[[68,43],[68,55]],[[68,54],[68,55]],["getUnpacked"],["port","logic"]]]]],[["getPacked",[[77,0],[77,54]],[[77,31],[77,40]],[],["function"]],[[["d",[[77,41],[77,53]],[[77,52],[77,53]],["getPacked"],["port","logic"]]]]],[["getString",[[86,0],[86,49]],[[86,26],[86,35]],[],["function"]],[[["d",[[86,36],[86,48]],[[86,47],[86,48]],["getString"],["port","logic"]]]]],[["getStruct",[[95,0],[95,54]],[[95,31],[95,40]],[],["function"]],[[["d",[[95,41],[95,53]],[[95,52],[95,53]],["getStruct"],["port","logic"]]]]],[["getType",[[120,0],[120,52]],[[120,31],[120,38]],[],["function"]],[[["d",[[120,39],[120,51]],[[120,50],[120,51]],["getType"],["port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_local.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["a",[[11,9],[11,16]],[[11,15],[11,16]],["t"],["port"]],["y",[[8,6],[8,7]],[[8,6],[8,7]],["t"],["port","a"]],["y",[[12,10],[12,17]],[[12,16],[12,17]],["t"],["port"]],["test",[[14,3],[15,15]],[[15,6],[15,10]],["t"],["instance","Test"]]]]],[["Test",[[18,0],[22,26]],[[18,7],[18,11]],[],["module"]],[[["C",[[19,4],[19,9]],[[19,4],[19,5]],["Test"],["parameter-port"]],["O",[[20,4],[20,25]],[[20,15],[20,16]],["Test"],["parameter-port","localparam"]],["a",[[21,4],[21,19]],[[21,18],[21,19]],["Test"],["port","input"]],["y",[[22,4],[22,24]],[[22,23],[22,24]],["Test"],["port","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_long.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["PAR",[[10,3],[10,21]],[[10,13],[10,16]],["t"],["parameter"]],["i",[[81,3],[81,18]],[[81,5],[81,6]],["t"],["instance","i"]],["cyc",[[83,3],[83,16]],[[83,11],[83,14]],["t"],["variable","integer"]]]]],[["i",[[94,0],[98,5]],[[94,7],[94,8]],[],["module"]],[[["clk",[[102,15],[102,18]],[[102,15],[102,18]],["i"],["port"]],["L00",[[104,3],[104,34]],[[104,21],[104,24]],["i"],["parameter"]],["L01",[[105,3],[105,34]],[[105,21],[105,24]],["i"],["parameter"]],["L02",[[106,3],[106,34]],[[106,21],[106,24]],["i"],["parameter"]],["L03",[[107,3],[107,34]],[[107,21],[107,24]],["i"],["parameter"]],["L04",[[108,3],[108,34]],[[108,21],[108,24]],["i"],["parameter"]],["L05",[[109,3],[109,34]],[[109,21],[109,24]],["i"],["parameter"]],["L06",[[110,3],[110,34]],[[110,21],[110,24]],["i"],["parameter"]],["L07",[[111,3],[111,34]],[[111,21],[111,24]],["i"],["parameter"]],["L08",[[112,3],[112,34]],[[112,21],[112,24]],["i"],["parameter"]],["L09",[[113,3],[113,34]],[[113,21],[113,24]],["i"],["parameter"]],["L0A",[[114,3],[114,34]],[[114,21],[114,24]],["i"],["parameter"]],["L0B",[[115,3],[115,34]],[[115,21],[115,24]],["i"],["parameter"]],["L0C",[[116,3],[116,34]],[[116,21],[116,24]],["i"],["parameter"]],["L0D",[[117,3],[117,34]],[[117,21],[117,24]],["i"],["parameter"]],["L0E",[[118,3],[118,34]],[[118,21],[118,24]],["i"],["parameter"]],["L0F",[[119,3],[119,34]],[[119,21],[119,24]],["i"],["parameter"]],["L10",[[120,3],[120,34]],[[120,21],[120,24]],["i"],["parameter"]],["L11",[[121,3],[121,34]],[[121,21],[121,24]],["i"],["parameter"]],["L12",[[122,3],[122,34]],[[122,21],[122,24]],["i"],["parameter"]],["L13",[[123,3],[123,34]],[[123,21],[123,24]],["i"],["parameter"]],["L14",[[124,3],[124,34]],[[124,21],[124,24]],["i"],["parameter"]],["L15",[[125,3],[125,34]],[[125,21],[125,24]],["i"],["parameter"]],["L16",[[126,3],[126,34]],[[126,21],[126,24]],["i"],["parameter"]],["L17",[[127,3],[127,34]],[[127,21],[127,24]],["i"],["parameter"]],["L18",[[128,3],[128,34]],[[128,21],[128,24]],["i"],["parameter"]],["L19",[[129,3],[129,34]],[[129,21],[129,24]],["i"],["parameter"]],["L1A",[[130,3],[130,34]],[[130,21],[130,24]],["i"],["parameter"]],["L1B",[[131,3],[131,34]],[[131,21],[131,24]],["i"],["parameter"]],["L1C",[[132,3],[132,34]],[[132,21],[132,24]],["i"],["parameter"]],["L1D",[[133,3],[133,34]],[[133,21],[133,24]],["i"],["parameter"]],["L1E",[[134,3],[134,34]],[[134,21],[134,24]],["i"],["parameter"]],["L1F",[[135,3],[135,34]],[[135,21],[135,24]],["i"],["parameter"]],["L20",[[136,3],[136,34]],[[136,21],[136,24]],["i"],["parameter"]],["L21",[[137,3],[137,34]],[[137,21],[137,24]],["i"],["parameter"]],["L22",[[138,3],[138,34]],[[138,21],[138,24]],["i"],["parameter"]],["L23",[[139,3],[139,34]],[[139,21],[139,24]],["i"],["parameter"]],["L24",[[140,3],[140,34]],[[140,21],[140,24]],["i"],["parameter"]],["L25",[[141,3],[141,34]],[[141,21],[141,24]],["i"],["parameter"]],["L26",[[142,3],[142,34]],[[142,21],[142,24]],["i"],["parameter"]],["L27",[[143,3],[143,34]],[[143,21],[143,24]],["i"],["parameter"]],["L28",[[144,3],[144,34]],[[144,21],[144,24]],["i"],["parameter"]],["L29",[[145,3],[145,34]],[[145,21],[145,24]],["i"],["parameter"]],["L2A",[[146,3],[146,34]],[[146,21],[146,24]],["i"],["parameter"]],["L2B",[[147,3],[147,34]],[[147,21],[147,24]],["i"],["parameter"]],["L2C",[[148,3],[148,34]],[[148,21],[148,24]],["i"],["parameter"]],["L2D",[[149,3],[149,34]],[[149,21],[149,24]],["i"],["parameter"]],["L2E",[[150,3],[150,34]],[[150,21],[150,24]],["i"],["parameter"]],["L2F",[[151,3],[151,34]],[[151,21],[151,24]],["i"],["parameter"]],["L30",[[152,3],[152,34]],[[152,21],[152,24]],["i"],["parameter"]],["L31",[[153,3],[153,34]],[[153,21],[153,24]],["i"],["parameter"]],["L32",[[154,3],[154,34]],[[154,21],[154,24]],["i"],["parameter"]],["L33",[[155,3],[155,34]],[[155,21],[155,24]],["i"],["parameter"]],["L34",[[156,3],[156,34]],[[156,21],[156,24]],["i"],["parameter"]],["L35",[[157,3],[157,34]],[[157,21],[157,24]],["i"],["parameter"]],["L36",[[158,3],[158,34]],[[158,21],[158,24]],["i"],["parameter"]],["L37",[[159,3],[159,34]],[[159,21],[159,24]],["i"],["parameter"]],["L38",[[160,3],[160,34]],[[160,21],[160,24]],["i"],["parameter"]],["L39",[[161,3],[161,34]],[[161,21],[161,24]],["i"],["parameter"]],["L3A",[[162,3],[162,34]],[[162,21],[162,24]],["i"],["parameter"]],["L3B",[[163,3],[163,34]],[[163,21],[163,24]],["i"],["parameter"]],["L3C",[[164,3],[164,34]],[[164,21],[164,24]],["i"],["parameter"]],["L3D",[[165,3],[165,34]],[[165,21],[165,24]],["i"],["parameter"]],["L3E",[[166,3],[166,34]],[[166,21],[166,24]],["i"],["parameter"]],["L3F",[[167,3],[167,34]],[[167,21],[167,24]],["i"],["parameter"]],["A0",[[168,3],[168,33]],[[168,21],[168,23]],["i"],["parameter"]],["A1",[[169,3],[169,33]],[[169,21],[169,23]],["i"],["parameter"]],["A2",[[170,3],[170,33]],[[170,21],[170,23]],["i"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_mem_attr.v",[[[[["t",[[18,0],[21,5]],[[18,7],[18,8]],[],["module"]],[[["clk",[[22,9],[22,12]],[[22,9],[22,12]],["t"],["port"]],["ctrl",[[23,3],[23,19]],[[23,15],[23,19]],["t"],["variable","wire"]],["cl",[[24,3],[24,16]],[[24,14],[24,16]],["t"],["variable","wire"]],["i_memory",[[26,3],[26,45]],[[26,24],[26,32]],["t"],["instance","memory"]]]]],[["memory",[[34,0],[34,20]],[[34,7],[34,13]],[],["module"]],[[["clk",[[35,9],[35,12]],[[35,9],[35,12]],["memory"],["port"]],["words",[[37,3],[37,38]],[[37,13],[37,18]],["memory"],["parameter"]],["mem",[[39,3],[39,35]],[[39,19],[39,22]],["memory"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_module.v",[[[[["t",[[18,0],[21,5]],[[18,7],[18,8]],[],["module"]],[[["clk",[[22,9],[22,12]],[[22,9],[22,12]],["t"],["port"]],["WID",[[24,2],[24,33]],[[24,24],[24,27]],["t"],["localparam","logic"]],["b33",[[26,2],[26,17]],[[26,14],[26,17]],["t"],["variable","wire"]],["i_test_33",[[28,2],[29,14]],[[28,14],[28,23]],["t"],["instance","test"]]]]],[["test",[[34,0],[39,5]],[[34,7],[34,11]],[],["module"]],[[["clk",[[43,23],[43,26]],[[43,23],[43,26]],["test"],["port"]],["b",[[38,3],[38,4]],[[38,3],[38,4]],["test"],["port","clk"]],["WIDTH",[[40,3],[40,25]],[[40,14],[40,19]],["test"],["parameter"]],["MSB",[[41,3],[41,32]],[[41,14],[41,17]],["test"],["localparam"]],["b",[[44,10],[44,24]],[[44,23],[44,24]],["test"],["port","wire"]],["a",[[46,3],[46,24]],[[46,23],[46,24]],["test"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_named_2.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["PAR",[[10,3],[10,21]],[[10,13],[10,16]],["t"],["parameter"]],["m3_inst",[[13,3],[13,25]],[[13,6],[13,13]],["t"],["instance","m3"]],["cyc",[[19,3],[19,16]],[[19,11],[19,14]],["t"],["variable","integer"]]]]],[["m3",[[30,0],[34,7]],[[30,7],[30,9]],[],["module"]],[[["clk",[[35,15],[35,18]],[[35,15],[35,18]],["m3"],["port"]],["LOC",[[36,3],[36,24]],[[36,15],[36,18]],["m3"],["localparam"]],["UNCH",[[38,3],[38,25]],[[38,15],[38,19]],["m3"],["parameter"]],["P1",[[39,3],[39,23]],[[39,15],[39,17]],["m3"],["parameter"]],["P2",[[40,3],[40,23]],[[40,15],[40,17]],["m3"],["parameter"]],["P3",[[41,3],[41,23]],[[41,15],[41,17]],["m3"],["parameter"]],["FROMDEFP",[[43,3],[43,29]],[[43,15],[43,23]],["m3"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_named.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["PAR",[[10,3],[10,21]],[[10,13],[10,16]],["t"],["parameter"]],["m3",[[18,3],[20,18]],[[20,5],[20,7]],["t"],["instance","m3"]],["cyc",[[22,3],[22,16]],[[22,11],[22,14]],["t"],["variable","integer"]]]]],[["m3",[[33,0],[43,7]],[[33,7],[33,9]],[],["module"]],[[["UNCH",[[35,4],[35,24]],[[35,15],[35,19]],["m3"],["parameter-port","parameter"]],["P1",[[36,4],[36,22]],[[36,15],[36,17]],["m3"],["parameter-port","parameter"]],["P2",[[37,4],[37,22]],[[37,15],[37,17]],["m3"],["parameter-port","parameter"]],["P3",[[38,15],[38,22]],[[38,15],[38,17]],["m3"],["parameter-port","P2"]],["clk",[[44,15],[44,18]],[[44,15],[44,18]],["m3"],["port"]],["LOC",[[45,3],[45,24]],[[45,15],[45,18]],["m3"],["localparam"]],["FROMDEFP",[[47,3],[47,29]],[[47,15],[47,23]],["m3"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_no_parentheses.v",[[[[["t",[[9,0],[12,5]],[[9,7],[9,8]],[],["module"]],[[["clk",[[19,9],[19,12]],[[19,9],[19,12]],["t"],["port"]],["PAR",[[13,3],[13,21]],[[13,13],[13,16]],["t"],["parameter"]],["m1",[[15,3],[15,15]],[[15,11],[15,13]],["t"],["instance","PAR"]],["m3",[[16,3],[16,15]],[[16,11],[16,13]],["t"],["instance","PAR"]],["mno",[[17,3],[17,24]],[[17,19],[17,22]],["t"],["instance","mnooverride"]],["cyc",[[20,3],[20,16]],[[20,11],[20,14]],["t"],["variable","integer"]],["bitsel",[[21,3],[21,19]],[[21,13],[21,19]],["t"],["variable","reg"]]]]],[["m1",[[41,0],[41,10]],[[41,7],[41,9]],[],["module"]],[[["PAR1MINUS1",[[42,3],[42,39]],[[42,14],[42,24]],["m1"],["localparam"]],["PAR1DUP",[[43,3],[43,31]],[[43,14],[43,21]],["m1"],["localparam"]],["PAR1",[[44,3],[44,22]],[[44,13],[44,17]],["m1"],["parameter"]],["m2",[[45,3],[45,23]],[[45,18],[45,20]],["m1"],["instance","PAR1MINUS1"]]]]],[["m2",[[48,0],[48,10]],[[48,7],[48,9]],[],["module"]],[[["PAR2",[[49,3],[49,23]],[[49,13],[49,17]],["m2"],["parameter"]]]]],[["m3",[[56,0],[56,10]],[[56,7],[56,9]],[],["module"]],[[["LOC",[[57,3],[57,23]],[[57,14],[57,17]],["m3"],["localparam"]],["PAR",[[58,3],[58,22]],[[58,13],[58,16]],["m3"],["parameter"]]]]],[["mnooverride",[[66,0],[66,19]],[[66,7],[66,18]],[],["module"]],[[["LOC",[[67,3],[67,23]],[[67,14],[67,17]],["mnooverride"],["localparam"]],["PAR",[[68,3],[68,22]],[[68,13],[68,16]],["mnooverride"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_noval_bad.v",[[[[["t",[[6,0],[6,24]],[[6,7],[6,8]],[],["module"]],[[["P",[[6,11],[6,22]],[[6,21],[6,22]],["t"],["parameter-port","parameter"]],["j",[[8,6],[8,11]],[[8,10],[8,11]],["t"],["variable","var"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_package.v",[[[[["t",[[5,0],[5,9]],[[5,7],[5,8]],[],["module"]],[[["t0",[[6,3],[6,23]],[[6,9],[6,11]],["t"],["instance","Test0"]],["t1",[[7,3],[7,23]],[[7,9],[7,11]],["t"],["instance","Test1"]]]]],[["params",[[14,0],[14,15]],[[14,8],[14,14]],[],["package"]],[[["P",[[15,3],[15,19]],[[15,13],[15,14]],["params"],["parameter"]]]]],[["Test0",[[18,0],[18,20]],[[18,7],[18,12]],[],["module"]],[[["val0",[[20,9],[20,21]],[[20,17],[20,21]],["Test0"],["port"]],["Z",[[19,3],[19,19]],[[19,13],[19,14]],["Test0"],["parameter"]]]]],[["Test1",[[23,0],[23,20]],[[23,7],[23,12]],[],["module"]],[[["val1",[[23,14],[23,18]],[[23,14],[23,18]],["Test1"],["port"]],["val1",[[24,9],[24,35]],[[24,31],[24,35]],["Test1"],["port","logic"]]]]]]],["params"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_pattern.v",[[[[["config_pkg",[[8,0],[8,19]],[[8,8],[8,18]],[],["package"]],[[["config_struct",[[9,3],[15,19]],[[15,5],[15,18]],["config_pkg"],["typedef","#AnonymousStructUnion154"]]],null,[[["#AnonymousStructUnion154",[[9,11],[15,4]],[[9,11],[9,17]],["config_pkg"],["struct"]],[[["UPPER0",[[10,6],[10,16]],[[10,10],[10,16]],["config_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["UPPER2",[[11,6],[11,16]],[[11,10],[11,16]],["config_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["USE_QUAD0",[[12,6],[12,19]],[[12,10],[12,19]],["config_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["USE_QUAD1",[[13,6],[13,19]],[[13,10],[13,19]],["config_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["USE_QUAD2",[[14,6],[14,19]],[[14,10],[14,19]],["config_pkg","#AnonymousStructUnion154"],["struct_union_member"]]]]]]]],[["t",[[19,0],[19,9]],[[19,7],[19,8]],[],["module"]],[[["a_submodule_I",[[22,4],[28,56]],[[28,40],[28,53]],["t"],["instance","struct_submodule"]]],[["config_pkg",["*"]]]]],[["struct_submodule",[[31,0],[33,45]],[[31,7],[31,23]],[],["module"]],[[["MY_CONFIG",[[33,5],[33,43]],[[33,29],[33,38]],["struct_submodule"],["parameter-port","config_struct"]]],[["config_pkg",["*"]]]]]],null,null,null,[["checkd",[[6,0],[8,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]]]],["config_pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_public.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["TOP_PARAM",[[14,3],[14,49]],[[14,13],[14,22]],["t"],["parameter"]],["a1",[[16,3],[16,15]],[[16,10],[16,12]],["t"],["instance","a"]],["b2",[[17,3],[17,15]],[[17,10],[17,12]],["t"],["instance","b"]]]]],[["a",[[25,0],[25,9]],[[25,7],[25,8]],[],["module"]],[[["ONE",[[26,3],[26,43]],[[26,13],[26,16]],["a"],["parameter"]]]]],[["b",[[33,0],[35,6]],[[33,7],[33,8]],[],["module"]],[[["TWO",[[34,4],[34,43]],[[34,14],[34,17]],["b"],["parameter-port","parameter"]]]]],[["p",[[43,0],[43,10]],[[43,8],[43,9]],[],["package"]],[[["INPACK",[[44,3],[44,46]],[[44,14],[44,20]],["p"],["localparam"]]]]]]],[],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_real.v",[[[[["mod",[[6,0],[8,2]],[[6,7],[6,10]],[],["module"]],[[["HZ",[[7,4],[7,25]],[[7,19],[7,21]],["mod"],["parameter-port","real"]]]]],[["t",[[16,0],[16,11]],[[16,7],[16,8]],[],["module"]],[[["mod1",[[17,3],[17,28]],[[17,22],[17,26]],["t"],["instance","mod"]],["mod2",[[18,3],[18,27]],[[18,21],[18,25]],["t"],["instance","mod"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_real2.v",[[[[["foo",[[5,0],[7,3]],[[5,7],[5,10]],[],["module"]],[[["bar",[[6,3],[6,27]],[[6,18],[6,21]],["foo"],["parameter-port","real"]]]]],[["t",[[11,0],[11,11]],[[11,7],[11,8]],[],["module"]],[[["m",[[13,3],[13,11]],[[13,10],[13,11]],["t"],["variable","genvar"]],["r",[[13,3],[13,14]],[[13,13],[13,14]],["t"],["variable","m"]],["lparam",[[17,12],[17,51]],[[17,28],[17,34]],["t"],["localparam","real"]],["foo_inst",[[26,12],[26,44]],[[26,33],[26,41]],["t"],["instance","foo"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_repl.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["TWENTY4",[[12,3],[12,33]],[[12,20],[12,27]],["t"],["parameter"]],["PA",[[13,3],[13,35]],[[13,20],[13,22]],["t"],["parameter"]],["VALUE",[[14,3],[14,33]],[[14,19],[14,24]],["t"],["parameter"]],["REPL",[[15,3],[15,38]],[[15,19],[15,23]],["t"],["parameter"]],["CONC",[[16,3],[16,39]],[[16,19],[16,23]],["t"],["parameter"]],["DBITS",[[18,3],[18,26]],[[18,15],[18,20]],["t"],["parameter"]],["INIT_BYTE",[[19,3],[19,33]],[[19,15],[19,24]],["t"],["parameter"]],["DWORDS_LOG2",[[20,3],[20,31]],[[20,15],[20,26]],["t"],["parameter"]],["DWORDS",[[21,3],[21,41]],[[21,15],[21,21]],["t"],["parameter"]],["DBYTES",[[22,3],[22,30]],[[22,15],[22,21]],["t"],["parameter"]],["mem",[[24,3],[24,35]],[[24,19],[24,22]],["t"],["variable","reg"]],["i",[[27,3],[27,18]],[[27,17],[27,18]],["t"],["variable","integer"]],["cyc",[[29,3],[29,16]],[[29,11],[29,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_scope_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["value",[[10,9],[10,20]],[[10,15],[10,20]],["t"],["port"]],["p0",[[12,3],[12,36]],[[12,25],[12,27]],["t"],["instance","sub"]],["p1",[[13,3],[13,36]],[[13,25],[13,27]],["t"],["instance","sub"]],["p2",[[14,3],[14,36]],[[14,25],[14,27]],["t"],["instance","sub"]],["p3",[[15,3],[15,36]],[[15,25],[15,27]],["t"],["instance","sub"]]]]],[["sub",[[19,0],[21,22]],[[19,7],[19,10]],[],["module"]],[[["value",[[21,3],[21,20]],[[21,15],[21,20]],["sub"],["port","input"]],["CASEVAL",[[23,3],[23,34]],[[23,19],[23,26]],["sub"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_seg.v",[[[[["t",[[10,0],[15,5]],[[10,7],[10,8]],[],["module"]],[[["err_count",[[12,3],[12,12]],[[12,3],[12,12]],["t"],["port"]],["clk",[[14,3],[14,6]],[[14,3],[14,6]],["t"],["port","err_count"]],["syndromes",[[14,8],[14,17]],[[14,8],[14,17]],["t"],["port","clk"]],["clk",[[17,9],[17,12]],[[17,9],[17,12]],["t"],["port"]],["syndromes",[[18,9],[18,24]],[[18,15],[18,24]],["t"],["port"]],["err_count",[[19,10],[19,34]],[[19,21],[19,30]],["t"],["port","reg"]],["M",[[21,3],[21,31]],[[21,21],[21,22]],["t"],["localparam"]],["syn1",[[22,3],[22,36]],[[22,14],[22,18]],["t"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_sel_range.v",[[[[["t",[[7,0],[11,12]],[[7,7],[7,8]],[],["module"]],[[["rst_n",[[8,10],[8,22]],[[8,17],[8,22]],["t"],["port","input"]],["clk",[[9,10],[9,20]],[[9,17],[9,20]],["t"],["port","input"]],["out",[[10,10],[10,20]],[[10,17],[10,20]],["t"],["port","output"]],["u2",[[13,3],[13,30]],[[13,24],[13,26]],["t"],["instance","submod"]]]]],[["submod",[[17,0],[22,5]],[[17,7],[17,13]],[],["module"]],[[["out",[[28,11],[28,14]],[[28,11],[28,14]],["submod"],["port"]],["rst_n",[[21,3],[21,8]],[[21,3],[21,8]],["submod"],["port","out"]],["clk",[[21,10],[21,13]],[[21,10],[21,13]],["submod"],["port","rst_n"]],["STAGES",[[24,3],[24,24]],[[24,13],[24,19]],["submod"],["parameter"]],["rst_n",[[26,11],[26,16]],[[26,11],[26,16]],["submod"],["port"]],["clk",[[27,11],[27,14]],[[27,11],[27,14]],["submod"],["port"]],["r_rst",[[30,3],[30,25]],[[30,20],[30,25]],["submod"],["variable","reg"]],["out",[[48,3],[48,29]],[[48,8],[48,11]],["submod"],["variable","wire"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_sel.v",[[[[["t",[[5,0],[8,5]],[[5,7],[5,8]],[],["module"]],[[["clk",[[9,9],[9,12]],[[9,9],[9,12]],["t"],["port"]],["cyc",[[11,3],[11,19]],[[11,12],[11,15]],["t"],["variable","integer"]],["crc",[[12,3],[12,18]],[[12,15],[12,18]],["t"],["variable","reg"]],["sum",[[13,3],[13,18]],[[13,15],[13,18]],["t"],["variable","reg"]],["in",[[16,3],[16,30]],[[16,16],[16,18]],["t"],["variable","wire"]],["out",[[20,3],[20,19]],[[20,16],[20,19]],["t"],["variable","wire"]],["test",[[23,3],[28,24]],[[23,16],[23,20]],["t"],["instance","Test"]],["result",[[31,3],[31,36]],[[31,15],[31,21]],["t"],["variable","wire"]]]]],[["Test",[[64,0],[69,5]],[[64,7],[64,11]],[],["module"]],[[["out",[[73,10],[73,20]],[[73,17],[73,20]],["Test"],["port"]],["clk",[[68,3],[68,6]],[[68,3],[68,6]],["Test"],["port","out"]],["in",[[68,8],[68,10]],[[68,8],[68,10]],["Test"],["port","clk"]],["clk",[[71,9],[71,12]],[[71,9],[71,12]],["Test"],["port"]],["in",[[72,9],[72,18]],[[72,16],[72,18]],["Test"],["port"]],["N",[[75,3],[75,20]],[[75,14],[75,15]],["Test"],["parameter"]],["PASSDOWN",[[76,3],[76,27]],[[76,14],[76,22]],["Test"],["parameter"]],["add",[[78,3],[79,14]],[[78,19],[78,22]],["Test"],["instance","add"]]]]],[["add",[[83,0],[88,5]],[[83,7],[83,10]],[],["module"]],[[["out",[[91,10],[91,20]],[[91,17],[91,20]],["add"],["port"]],["in",[[87,3],[87,5]],[[87,3],[87,5]],["add"],["port","out"]],["PASSDOWN",[[89,3],[89,29]],[[89,13],[89,21]],["add"],["parameter"]],["in",[[90,9],[90,18]],[[90,16],[90,18]],["add"],["port"]],["out",[[92,3],[92,29]],[[92,10],[92,13]],["add"],["variable","wire"]]]]]],null,null,null,[["EXPECTED_SUM",[[55,0],[56,2]],[[55,8],[55,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_shift.v",[[[[["t",[[6,0],[8,15]],[[6,7],[6,8]],[],["module"]],[[["P",[[7,4],[7,25]],[[7,20],[7,21]],["t"],["parameter-port","parameter"]],["clk",[[8,4],[8,13]],[[8,10],[8,13]],["t"],["port","input"]],["M",[[10,3],[10,27]],[[10,21],[10,22]],["t"],["localparam"]],["lfsr",[[16,3],[16,23]],[[16,15],[16,19]],["t"],["variable","reg"]],["lfsr_w",[[21,3],[21,31]],[[21,16],[21,22]],["t"],["variable","wire"]],["lfsr_p",[[23,3],[23,38]],[[23,22],[23,28]],["t"],["localparam"]]],null,[[["gen_matrix",[[12,3],[12,29]],[[12,18],[12,28]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_type_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["t",[[7,3],[7,29]],[[7,19],[7,20]],["t"],["localparam","#Unknown"]],["bad2",[[8,3],[8,28]],[[8,19],[8,23]],["t"],["localparam","#Unknown"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_type_bad2.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["t",[[7,3],[7,24]],[[7,14],[7,15]],["t"],["localparam"]],["t2",[[8,3],[8,28]],[[8,14],[8,16]],["t"],["localparam"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_type.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["cnt",[[14,3],[14,10]],[[14,7],[14,10]],["t"],["variable","int"]],["cnt_bit",[[15,3],[15,14]],[[15,7],[15,14]],["t"],["variable","int"]],["cnt_byte",[[16,3],[16,15]],[[16,7],[16,15]],["t"],["variable","int"]],["cnt_int",[[17,3],[17,14]],[[17,7],[17,14]],["t"],["variable","int"]],["cnt_ar1d",[[18,3],[18,15]],[[18,7],[18,15]],["t"],["variable","int"]],["cnt_ar2d",[[19,3],[19,15]],[[19,7],[19,15]],["t"],["variable","int"]],["siz_bit",[[22,3],[22,14]],[[22,7],[22,14]],["t"],["variable","int"]],["siz_byte",[[23,3],[23,15]],[[23,7],[23,15]],["t"],["variable","int"]],["siz_int",[[24,3],[24,14]],[[24,7],[24,14]],["t"],["variable","int"]],["siz_ar1d",[[25,3],[25,15]],[[25,7],[25,15]],["t"],["variable","int"]],["siz_ar2d",[[26,3],[26,15]],[[26,7],[26,15]],["t"],["variable","int"]],["mod_bit",[[45,3],[45,78]],[[45,36],[45,43]],["t"],["instance","mod_typ"]],["mod_byte",[[46,3],[46,78]],[[46,36],[46,44]],["t"],["instance","mod_typ"]],["mod_int",[[47,3],[47,78]],[[47,36],[47,43]],["t"],["instance","mod_typ"]],["mod_ar1d",[[48,3],[48,78]],[[48,36],[48,44]],["t"],["instance","mod_typ"]],["mod_ar2d",[[49,3],[49,78]],[[49,36],[49,44]],["t"],["instance","mod_typ"]],["mod2_3_3",[[52,3],[52,66]],[[52,56],[52,64]],["t"],["instance","mod_typ2"]],["mod2_3_5",[[53,3],[53,83]],[[53,73],[53,81]],["t"],["instance","mod_typ2"]]]]],[["mod_typ",[[58,0],[64,2]],[[58,7],[58,14]],[],["module"]],[[["TYP",[[59,3],[59,28]],[[59,18],[59,21]],["mod_typ"],["parameter-port","#Unknown"]],["clk",[[61,3],[61,19]],[[61,16],[61,19]],["mod_typ"],["port","logic"]],["cnt",[[62,3],[62,19]],[[62,16],[62,19]],["mod_typ"],["port","TYP"]],["siz",[[63,3],[63,19]],[[63,16],[63,19]],["mod_typ"],["port","int"]]]]],[["mod_typ2",[[75,0],[82,8]],[[75,7],[75,15]],[],["module"]],[[["WIDTH1",[[77,4],[77,28]],[[77,18],[77,24]],["mod_typ2"],["parameter-port","int"]],["WIDTH2",[[78,4],[78,33]],[[78,18],[78,24]],["mod_typ2"],["parameter-port","int"]],["TYP1",[[79,4],[79,30]],[[79,19],[79,23]],["mod_typ2"],["parameter-port","#Unknown"]],["TYP2",[[81,4],[81,15]],[[81,4],[81,8]],["mod_typ2"],["parameter-port","#Unknown"]],["t1",[[84,3],[84,10]],[[84,8],[84,10]],["mod_typ2"],["variable","TYP1"]],["t2",[[85,3],[85,10]],[[85,8],[85,10]],["mod_typ2"],["variable","TYP2"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_type2.v",[[[[["tt_pkg",[[6,0],[6,15]],[[6,8],[6,14]],[],["package"]],[[["L0",[[7,29],[7,31]],[[7,29],[7,31]],["tt_pkg"],["enum_member","#AnonymousEnum44"]],["L1",[[7,33],[7,35]],[[7,33],[7,35]],["tt_pkg"],["enum_member","#AnonymousEnum44"]],["L2",[[7,37],[7,39]],[[7,37],[7,39]],["tt_pkg"],["enum_member","#AnonymousEnum44"]],["L3",[[7,41],[7,43]],[[7,41],[7,43]],["tt_pkg"],["enum_member","#AnonymousEnum44"]],["test_t",[[7,3],[7,52]],[[7,45],[7,51]],["tt_pkg"],["typedef","#AnonymousEnum44"]]]]],[["t",[[10,0],[13,5]],[[10,7],[10,8]],[],["module"]],[[["ob",[[15,10],[15,18]],[[15,16],[15,18]],["t"],["port"]],["a",[[19,3],[19,11]],[[19,10],[19,11]],["t"],["variable","test_t"]],["b",[[20,3],[20,11]],[[20,10],[20,11]],["t"],["variable","test_t"]],["u_test",[[25,3],[27,19]],[[26,3],[26,9]],["t"],["instance","tt_buf"]]],[["tt_pkg",["*"]]]]],[["tt_buf",[[31,0],[38,6]],[[31,7],[31,13]],[],["module"]],[[["T_t",[[33,4],[33,36]],[[33,19],[33,22]],["tt_buf"],["parameter-port","#Unknown"]],["i",[[36,4],[36,16]],[[36,15],[36,16]],["tt_buf"],["port","T_t"]],["o",[[37,4],[37,16]],[[37,15],[37,16]],["tt_buf"],["port","T_t"]]]]]]],["tt_pkg"],0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_type3.v",[[[[["t",[[8,0],[13,5]],[[8,7],[8,8]],[],["module"]],[[["o",[[10,3],[10,4]],[[10,3],[10,4]],["t"],["port"]],["o2",[[10,6],[10,8]],[[10,6],[10,8]],["t"],["port","o"]],["i",[[12,3],[12,4]],[[12,3],[12,4]],["t"],["port","o2"]],["i",[[15,9],[15,14]],[[15,13],[15,14]],["t"],["port","T_t"]],["o",[[16,10],[16,15]],[[16,14],[16,15]],["t"],["port","T_t"]],["o2",[[17,10],[17,16]],[[17,14],[17,16]],["t"],["port","T_t"]],["sub1",[[19,3],[20,16]],[[20,3],[20,7]],["t"],["instance","sub1"]],["sub2",[[22,3],[23,20]],[[23,3],[23,7]],["t"],["instance","sub2"]],["sub1b",[[25,3],[26,15]],[[26,3],[26,8]],["t"],["instance","sub1"]],["sub2b",[[28,3],[29,16]],[[29,3],[29,8]],["t"],["instance","sub2"]]]]],[["sub1",[[33,0],[33,18]],[[33,7],[33,11]],[],["module"]],[[["i",[[33,13],[33,14]],[[33,13],[33,14]],["sub1"],["port"]],["o",[[33,15],[33,16]],[[33,15],[33,16]],["sub1"],["port","i"]],["T_t",[[34,3],[34,29]],[[34,18],[34,21]],["sub1"],["parameter","#Unknown"]],["T2_t",[[35,3],[35,30]],[[35,19],[35,23]],["sub1"],["localparam","#Unknown"]],["CHECK",[[36,3],[36,27]],[[36,17],[36,22]],["sub1"],["parameter","int"]],["i",[[37,10],[37,15]],[[37,14],[37,15]],["sub1"],["port","T_t"]],["o",[[38,10],[38,16]],[[38,15],[38,16]],["sub1"],["port","T2_t"]]]]],[["sub2",[[43,0],[52,6]],[[43,7],[43,11]],[],["module"]],[[["T_t",[[45,4],[45,29]],[[45,19],[45,22]],["sub2"],["parameter-port","#Unknown"]],["T2_t",[[46,4],[46,30]],[[46,20],[46,24]],["sub2"],["parameter-port","#Unknown"]],["CHECK",[[47,4],[47,27]],[[47,18],[47,23]],["sub2"],["parameter-port","#Unknown"]],["i",[[50,4],[50,16]],[[50,15],[50,16]],["sub2"],["port","T_t"]],["o",[[51,4],[51,16]],[[51,15],[51,16]],["sub2"],["port","T_t"]]]]]],null,null,null,[["T_t",[[6,0],[6,18]],[[6,14],[6,17]],[],["typedef","logic"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_type4.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["o0",[[12,3],[12,11]],[[12,9],[12,11]],["t"],["variable","wire"]],["o1",[[12,3],[12,15]],[[12,13],[12,15]],["t"],["variable","o0"]],["a",[[14,3],[14,31]],[[14,12],[14,13]],["t"],["instance","sub"]],["b",[[15,3],[15,31]],[[15,12],[15,13]],["t"],["instance","sub"]]]]],[["sub",[[32,0],[39,6]],[[32,7],[32,10]],[],["module"]],[[["W",[[34,4],[34,19]],[[34,18],[34,19]],["sub"],["parameter-port","int"]],["i",[[37,4],[37,17]],[[37,16],[37,17]],["sub"],["port","wire"]],["o",[[38,4],[38,17]],[[38,16],[38,17]],["sub"],["port","wire"]],["s",[[41,3],[43,7]],[[43,5],[43,6]],["sub"],["typedef","#AnonymousStructUnion155"]],["c",[[45,3],[45,28]],[[45,13],[45,14]],["sub"],["instance","sub2"]]],null,[[["#AnonymousStructUnion155",[[41,11],[43,4]],[[41,11],[41,17]],["sub"],["struct"]],[[["a",[[42,6],[42,21]],[[42,20],[42,21]],["sub","#AnonymousStructUnion155"],["struct_union_member"]]]]]]]],[["sub2",[[49,0],[56,6]],[[49,7],[49,11]],[],["module"]],[[["T",[[51,5],[51,29]],[[51,20],[51,21]],["sub2"],["port","#Unknown"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_unreachable.v",[[[[["t",[[5,0],[5,21]],[[5,7],[5,8]],[],["module"]],[[["clk",[[5,10],[5,19]],[[5,16],[5,19]],["t"],["port","input"]],["DEPTH",[[7,3],[7,23]],[[7,13],[7,18]],["t"],["parameter"]],["shiftreg_gen",[[8,3],[8,31]],[[8,19],[8,31]],["t"],["variable","reg"]],["shiftreg",[[9,3],[9,27]],[[9,19],[9,27]],["t"],["variable","reg"]],["my_sr_input",[[10,3],[10,23]],[[10,7],[10,18]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_up_bad.v",[[[[["#AnonymousStructUnion156",[[8,8],[10,1]],[[8,8],[8,14]],[],["struct"]],[[["foo",[[9,3],[9,18]],[[9,15],[9,18]],["#AnonymousStructUnion156"],["struct_union_member"]]]]],[["child",[[12,0],[12,16]],[[12,7],[12,12]],[],["module"]],[[["a_bad",[[13,3],[13,14]],[[13,9],[13,14]],["child"],["variable","logic"]]]]],[["parent",[[18,0],[23,6]],[[18,7],[18,13]],[],["module"]],[[["PARAM",[[20,4],[20,23]],[[20,14],[20,19]],["parent"],["parameter-port","parameter"]],["bar",[[24,3],[24,20]],[[24,17],[24,20]],["parent"],["variable","some_struct_t"]],["c",[[25,3],[25,13]],[[25,9],[25,10]],["parent"],["instance","child"]]]]],[["t",[[28,0],[28,12]],[[28,7],[28,8]],[],["module"]],[[["p",[[30,3],[30,21]],[[30,17],[30,18]],["t"],["instance","parent"]]]]]],null,null,null,[["some_struct_t",[[8,0],[10,16]],[[10,2],[10,15]],[],["typedef","#AnonymousStructUnion156"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_value.v",[[[[["t",[[8,0],[8,23]],[[8,7],[8,8]],[],["module"]],[[["UNSIGNED",[[13,3],[13,62]],[[13,30],[13,38]],["t"],["localparam","unsigned"]],["SIGNED",[[14,3],[14,62]],[[14,30],[14,36]],["t"],["localparam","signed"]],["REAL",[[15,3],[15,30]],[[15,19],[15,23]],["t"],["localparam","real"]],["A1_WIDE",[[20,3],[20,33]],[[20,14],[20,21]],["t"],["localparam"]],["A2_REAL",[[23,3],[23,29]],[[23,14],[23,21]],["t"],["localparam"]],["A3_SIGNED",[[26,3],[26,33]],[[26,14],[26,23]],["t"],["localparam"]],["A4_EXPR",[[29,3],[29,40]],[[29,14],[29,21]],["t"],["localparam"]],["B_UNSIGNED",[[33,3],[33,41]],[[33,21],[33,31]],["t"],["localparam"]],["C_SIGNED",[[37,3],[37,41]],[[37,21],[37,29]],["t"],["localparam","signed"]],["C_UNSIGNED",[[40,3],[40,43]],[[40,23],[40,33]],["t"],["localparam","unsigned"]],["D_SIGNED",[[45,3],[45,48]],[[45,28],[45,36]],["t"],["localparam","signed"]],["D_UNSIGNED",[[50,3],[50,50]],[[50,30],[50,40]],["t"],["localparam","unsigned"]],["UNSIZED",[[55,3],[55,27]],[[55,14],[55,21]],["t"],["localparam"]]]]]],null,null,null,[["ASSERT",[[10,0],[11,3]],[[10,8],[10,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_while.v",[[[[["t",[[8,0],[11,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[12,9],[12,12]],[[12,9],[12,12]],["t"],["port"]],["WIDTH",[[14,3],[14,25]],[[14,14],[14,19]],["t"],["parameter"]],["MAX_WIDTH",[[15,3],[15,29]],[[15,14],[15,23]],["t"],["localparam"]],["NUM_OUT",[[16,3],[16,39]],[[16,14],[16,21]],["t"],["localparam"]],["z",[[18,3],[18,23]],[[18,22],[18,23]],["t"],["variable","wire"]]],null,[[["num_out",[[20,3],[20,28]],[[20,20],[20,27]],["t"],["function"]],[]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_wide_io.v",[[[[["t",[[8,0],[15,3]],[[8,7],[8,8]],[],["module"]],[[["P",[[10,4],[10,54]],[[10,20],[10,21]],["t"],["parameter-port","parameter"]],["in",[[13,1],[13,22]],[[13,20],[13,22]],["t"],["port","input"]],["out",[[14,1],[14,23]],[[14,20],[14,23]],["t"],["port","output"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_width_loc_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["test_i",[[13,3],[13,31]],[[13,25],[13,31]],["t"],["variable","test"]]]]],[["test",[[21,0],[24,9]],[[21,7],[21,11]],[],["module"]],[[["param",[[23,4],[23,32]],[[23,20],[23,25]],["test"],["parameter-port","logic"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param_width.v",[[[[["t",[[8,0],[12,5]],[[8,7],[8,8]],[],["module"]],[[["clk",[[13,9],[13,12]],[[13,9],[13,12]],["t"],["port"]],["s0",[[14,3],[14,24]],[[14,20],[14,22]],["t"],["instance","socket"]],["s1",[[15,3],[15,24]],[[15,20],[15,22]],["t"],["instance","socket"]],["s2",[[16,3],[16,23]],[[16,19],[16,21]],["t"],["instance","socket"]],["s3",[[17,3],[17,23]],[[17,19],[17,21]],["t"],["instance","socket"]]]]],[["socket",[[34,0],[34,24]],[[34,7],[34,13]],[],["module"]],[[["ADDR",[[34,16],[34,20]],[[34,16],[34,20]],["socket"],["parameter-port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_param.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[16,9],[16,12]],[[16,9],[16,12]],["t"],["port"]],["PAR",[[10,3],[10,21]],[[10,13],[10,16]],["t"],["parameter"]],["m1",[[12,3],[12,17]],[[12,13],[12,15]],["t"],["instance","m1"]],["m3",[[13,3],[13,17]],[[13,13],[13,15]],["t"],["instance","m3"]],["mno",[[14,3],[14,26]],[[14,21],[14,24]],["t"],["instance","mnooverride"]],["cyc",[[17,3],[17,16]],[[17,11],[17,14]],["t"],["variable","integer"]],["bitsel",[[18,3],[18,19]],[[18,13],[18,19]],["t"],["variable","reg"]]]]],[["m1",[[38,0],[38,10]],[[38,7],[38,9]],[],["module"]],[[["PAR1MINUS1",[[39,3],[39,39]],[[39,14],[39,24]],["m1"],["localparam"]],["PAR1DUP",[[40,3],[40,31]],[[40,14],[40,21]],["m1"],["localparam"]],["PAR1",[[41,3],[41,22]],[[41,13],[41,17]],["m1"],["parameter"]],["m2",[[42,3],[42,25]],[[42,20],[42,22]],["m1"],["instance","m2"]],["PACKED_PARAM",[[45,3],[45,55]],[[45,25],[45,37]],["m1"],["localparam"]]]]],[["m2",[[50,0],[50,45]],[[50,7],[50,9]],[],["module"]],[[["PAR2",[[50,26],[50,43]],[[50,34],[50,38]],["m2"],["parameter-port","integer"]]]]],[["m3",[[57,0],[57,10]],[[57,7],[57,9]],[],["module"]],[[["LOC",[[58,3],[58,23]],[[58,14],[58,17]],["m3"],["localparam"]],["PAR",[[59,3],[59,22]],[[59,13],[59,16]],["m3"],["parameter"]]]]],[["mnooverride",[[67,0],[67,19]],[[67,7],[67,18]],[],["module"]],[[["LOC",[[68,3],[68,23]],[[68,14],[68,17]],["mnooverride"],["localparam"]],["PAR",[[69,3],[69,22]],[[69,13],[69,16]],["mnooverride"],["parameter"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_parse_delay.v",[[[[["t",[[6,0],[6,23]],[[6,7],[6,8]],[],["module"]],[[["myreg1",[[9,3],[9,19]],[[9,13],[9,19]],["t"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_past_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["d",[[10,9],[10,10]],[[10,9],[10,10]],["t"],["port"]],["clk",[[8,6],[8,9]],[[8,6],[8,9]],["t"],["port","d"]],["num",[[8,11],[8,14]],[[8,11],[8,14]],["t"],["port","clk"]],["clk",[[11,9],[11,12]],[[11,9],[11,12]],["t"],["port"]],["num",[[12,9],[12,16]],[[12,13],[12,16]],["t"],["port","int"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_past_funcs.v",[[[[["t",[[5,0],[8,5]],[[5,7],[5,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[11,3],[11,14]],[[11,11],[11,14]],["t"],["variable","integer"]],["in",[[12,3],[12,23]],[[12,15],[12,17]],["t"],["variable","wire"]],["test",[[14,3],[17,51]],[[14,8],[14,12]],["t"],["instance","Test"]],["test2",[[19,3],[22,51]],[[19,9],[19,14]],["t"],["instance","Test2"]]]]],[["Test",[[36,0],[39,5]],[[36,7],[36,11]],[],["module"]],[[["clk",[[41,9],[41,12]],[[41,9],[41,12]],["Test"],["port"]],["in",[[38,8],[38,10]],[[38,8],[38,10]],["Test"],["port","clk"]],["in",[[42,9],[42,18]],[[42,16],[42,18]],["Test"],["port"]],["dly0",[[44,3],[44,24]],[[44,16],[44,20]],["Test"],["variable","reg"]],["dly1",[[45,3],[45,24]],[[45,16],[45,20]],["Test"],["variable","reg"]],["dly2",[[46,3],[46,25]],[[46,16],[46,20]],["Test"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_past_unsup_bad.v",[[[[["t",[[6,0],[6,18]],[[6,7],[6,8]],[],["module"]],[[["d",[[7,9],[7,10]],[[7,9],[7,10]],["t"],["port"]],["clk",[[6,13],[6,16]],[[6,13],[6,16]],["t"],["port","d"]],["clk",[[8,9],[8,12]],[[8,9],[8,12]],["t"],["port"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_past.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,23]],[[12,16],[12,19]],["t"],["variable","integer"]],["crc",[[13,3],[13,19]],[[13,16],[13,19]],["t"],["variable","reg"]],["sum",[[14,3],[14,19]],[[14,16],[14,19]],["t"],["variable","reg"]],["in",[[17,3],[17,30]],[[17,16],[17,18]],["t"],["variable","wire"]],["test",[[19,3],[22,51]],[[19,8],[19,12]],["t"],["instance","Test"]],["test2",[[24,3],[27,51]],[[24,9],[24,14]],["t"],["instance","Test2"]]]]],[["Test",[[49,0],[52,5]],[[49,7],[49,11]],[],["module"]],[[["clk",[[54,9],[54,12]],[[54,9],[54,12]],["Test"],["port"]],["in",[[51,8],[51,10]],[[51,8],[51,10]],["Test"],["port","clk"]],["in",[[55,9],[55,18]],[[55,16],[55,18]],["Test"],["port"]],["dly0",[[57,3],[57,20]],[[57,16],[57,20]],["Test"],["variable","reg"]],["dly1",[[58,3],[58,20]],[[58,16],[58,20]],["Test"],["variable","reg"]],["dly2",[[59,3],[59,20]],[[59,16],[59,20]],["Test"],["variable","reg"]],["dly3",[[60,3],[60,20]],[[60,16],[60,20]],["Test"],["variable","reg"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_pgo_profoutofdate_bad.v",[[[[["t",[[6,0],[9,5]],[[6,7],[6,8]],[],["module"]],[[["clk",[[10,9],[10,12]],[[10,9],[10,12]],["t"],["port"]],["cyc",[[12,3],[12,18]],[[12,11],[12,14]],["t"],["variable","integer"]]]]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_pipe_filter_inc.vh",[[null,null,null,null,[["line",[[9,0],[9,10]],[[9,4],[9,8]],[],["variable","inc"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_pipe_filter.v",[[null,["/home/mlefebvre/workspace/verilator/test_regress/t/t_pipe_filter_inc.vh"],null,null,[["line",[[18,0],[18,15]],[[18,8],[18,12]],[],["variable","example"]],["line",["file:///home/mlefebvre/workspace/verilator/test_regress/t/t_pipe_filter_inc.vh",[[9,0],[9,10]]],["file:///home/mlefebvre/workspace/verilator/test_regress/t/t_pipe_filter_inc.vh",[[9,4],[9,8]]],[],["variable","inc"]]]],null,0]],["/home/mlefebvre/workspace/verilator/test_regress/t/t_pli_bad.v",[[[[["t",[[6,0],[6,9]],[[6,7],[6,8]],[],["module"]],[[["i",[[7,3],[7,12]],[[7,11],[7,12]],["t"],["variable","integer"]]]]]]],null,0]]]}