##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADCInput_intClock       | N/A                   | Target: 6.00 MHz   | 
Clock: ADCInput_intClock(FFB)  | N/A                   | Target: 6.00 MHz   | 
Clock: Clock_1                 | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_1(FFB)            | N/A                   | Target: 0.01 MHz   | 
Clock: CyHFClk                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFClk                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1               | N/A                   | Target: 24.00 MHz  | 
Clock: CySysClk                | N/A                   | Target: 24.00 MHz  | 
Clock: GLCD_SPIM_UDB_IntClock  | Frequency: 59.70 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
GLCD_SPIM_UDB_IntClock  GLCD_SPIM_UDB_IntClock  83333.3          66583       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase          
------------------  ------------  ------------------------  
\GLCD:MOSI(0)_PAD\  25045         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SCLK(0)_PAD\  22522         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SS(0)_PAD\    23626         GLCD_SPIM_UDB_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
****************************************************
Clock: GLCD_SPIM_UDB_IntClock
Frequency: 59.70 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 66583p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15181
-------------------------------------   ----- 
End-of-path arrival time (ps)           15181
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  66583  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell4      4284   9564  66583  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell4      3350  12914  66583  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2267  15181  66583  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
*************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 66583p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15181
-------------------------------------   ----- 
End-of-path arrival time (ps)           15181
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  66583  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell4      4284   9564  66583  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell4      3350  12914  66583  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2267  15181  66583  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 66583p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15181
-------------------------------------   ----- 
End-of-path arrival time (ps)           15181
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  66583  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell4      4284   9564  66583  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell4      3350  12914  66583  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2267  15181  66583  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \GLCD:Net_41\/main_4
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 68698p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb  datapathcell2   8300   8300  68698  RISE       1
\GLCD:Net_41\/main_4                      macrocell5      2826  11126  68698  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 69790p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11973
-------------------------------------   ----- 
End-of-path arrival time (ps)           11973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4   count7cell     2110   2110  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_0  macrocell1     2724   4834  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell1     3350   8184  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3    statusicell1   3789  11973  69790  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 70088p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11675
-------------------------------------   ----- 
End-of-path arrival time (ps)           11675
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q           macrocell7     1250   1250  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/main_1  macrocell2     4197   5447  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/q       macrocell2     3350   8797  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0   statusicell1   2878  11675  70088  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 70283p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11201
-------------------------------------   ----- 
End-of-path arrival time (ps)           11201
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4   count7cell      2110   2110  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_0  macrocell1      2724   4834  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell1      3350   8184  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   3016  11201  70283  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 70296p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11187
-------------------------------------   ----- 
End-of-path arrival time (ps)           11187
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4   count7cell      2110   2110  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_0  macrocell1      2724   4834  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell1      3350   8184  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   3003  11187  70296  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 70875p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell7      1250   1250  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   4908   6158  70875  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 70878p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell7      1250   1250  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   4905   6155  70878  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 71840p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  71840  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_8               macrocell6      2703   7983  71840  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 71840p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  71840  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_8               macrocell7      2703   7983  71840  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 71846p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  71840  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_3               macrocell8      2697   7977  71846  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 72202p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell8      1250   1250  71008  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   3582   4832  72202  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 72202p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell8      1250   1250  71008  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   3581   4831  72202  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 72636p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell6      1250   1250  71155  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   3147   4397  72636  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 72637p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell6      1250   1250  71155  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   3146   4396  72637  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_43\/main_1
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 73507p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell7    1250   1250  70088  RISE       1
\GLCD:Net_43\/main_1             macrocell9    5066   6316  73507  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell9                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_42\/main_1
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 73507p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell7    1250   1250  70088  RISE       1
\GLCD:Net_42\/main_1             macrocell13   5066   6316  73507  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell13                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 73509p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q         macrocell7    1250   1250  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_1  macrocell10   5064   6314  73509  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73509p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q        macrocell7    1250   1250  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1  macrocell11   5064   6314  73509  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 73532p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q          macrocell7    1250   1250  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1  macrocell12   5041   6291  73532  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_41\/main_2
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 73534p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell7    1250   1250  70088  RISE       1
\GLCD:Net_41\/main_2             macrocell5    5039   6289  73534  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 73931p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q          macrocell8    1250   1250  71008  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2  macrocell12   4642   5892  73931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_41\/main_3
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 73932p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell8    1250   1250  71008  RISE       1
\GLCD:Net_41\/main_3             macrocell5    4642   5892  73932  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_43\/main_0
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 74026p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell6    1250   1250  71155  RISE       1
\GLCD:Net_43\/main_0             macrocell9    4548   5798  74026  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell9                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_42\/main_0
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 74026p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell6    1250   1250  71155  RISE       1
\GLCD:Net_42\/main_0             macrocell13   4548   5798  74026  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell13                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74030p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q         macrocell6    1250   1250  71155  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_0  macrocell10   4544   5794  74030  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74030p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q        macrocell6    1250   1250  71155  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0  macrocell11   4544   5794  74030  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 74051p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q          macrocell6    1250   1250  71155  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0  macrocell12   4522   5772  74051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_41\/main_1
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74053p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell6    1250   1250  71155  RISE       1
\GLCD:Net_41\/main_1             macrocell5    4521   5771  74053  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74106p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69809  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_4    macrocell10   3607   5717  74106  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74106p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69809  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4     macrocell11   3607   5717  74106  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74124p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69959  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_5    macrocell10   3589   5699  74124  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74124p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69959  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5     macrocell11   3589   5699  74124  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:Net_41\/main_5
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74126p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69790  RISE       1
\GLCD:Net_41\/main_5                      macrocell5    3588   5698  74126  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74126p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69964  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_6    macrocell10   3588   5698  74126  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74126p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69964  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6     macrocell11   3588   5698  74126  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74127p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69968  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_7    macrocell10   3586   5696  74127  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74127p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69968  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7     macrocell11   3586   5696  74127  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74128p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_3    macrocell10   3585   5695  74128  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74128p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3     macrocell11   3585   5695  74128  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:Net_41\/main_7
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74137p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69959  RISE       1
\GLCD:Net_41\/main_7                      macrocell5    3576   5686  74137  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:Net_41\/main_8
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74139p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69964  RISE       1
\GLCD:Net_41\/main_8                      macrocell5    3575   5685  74139  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:Net_41\/main_9
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74140p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69968  RISE       1
\GLCD:Net_41\/main_9                      macrocell5    3573   5683  74140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:Net_41\/main_6
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74149p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69809  RISE       1
\GLCD:Net_41\/main_6                      macrocell5    3564   5674  74149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74351p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q         macrocell8    1250   1250  71008  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_2  macrocell10   4222   5472  74351  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74351p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q        macrocell8    1250   1250  71008  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2  macrocell11   4222   5472  74351  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_43\/main_2
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 74356p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell8    1250   1250  71008  RISE       1
\GLCD:Net_43\/main_2             macrocell9    4218   5468  74356  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell9                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_42\/main_2
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 74356p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell8    1250   1250  71008  RISE       1
\GLCD:Net_42\/main_2             macrocell13   4218   5468  74356  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell13                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74376p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell7    1250   1250  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_1  macrocell6    4197   5447  74376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74376p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell7    1250   1250  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_1  macrocell7    4197   5447  74376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74709p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell11   1250   1250  74709  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_9  macrocell6    3865   5115  74709  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74709p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell11   1250   1250  74709  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_9  macrocell7    3865   5115  74709  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 74892p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell7    1250   1250  70088  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_1  macrocell8    3682   4932  74892  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74989p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_3      macrocell6    2724   4834  74989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74989p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69790  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_3      macrocell7    2724   4834  74989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 75007p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell8    1250   1250  71008  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_2  macrocell8    3567   4817  75007  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75007p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69809  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_4      macrocell6    2706   4816  75007  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75007p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69809  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_4      macrocell7    2706   4816  75007  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_43\/q
Path End       : \GLCD:Net_43\/main_3
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75057p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell9                 0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_43\/q       macrocell9    1250   1250  75057  RISE       1
\GLCD:Net_43\/main_3  macrocell9    3517   4767  75057  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell9                 0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_42\/q
Path End       : \GLCD:Net_42\/main_3
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 75102p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell13                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_42\/q       macrocell13   1250   1250  75102  RISE       1
\GLCD:Net_42\/main_3  macrocell13   3471   4721  75102  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell13                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 75143p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6540
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               76793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell1   1650   1650  75143  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir      datapathcell2      0   1650  75143  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75158p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69959  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_5      macrocell6    2556   4666  75158  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75158p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69959  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_5      macrocell7    2556   4666  75158  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69964  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_6      macrocell6    2551   4661  75162  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69964  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_6      macrocell7    2551   4661  75162  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75167p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69968  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_7      macrocell6    2547   4657  75167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75167p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69968  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_7      macrocell7    2547   4657  75167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75296p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell8    1250   1250  71008  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_2  macrocell6    3277   4527  75296  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75296p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell8    1250   1250  71008  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_2  macrocell7    3277   4527  75296  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:BitCounter\/enable
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:BitCounter\/clock
Path slack     : 75382p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3340
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell12   1250   1250  75382  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/enable  count7cell    3362   4612  75382  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 75442p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell6    1250   1250  71155  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_0  macrocell8    3131   4381  75442  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75443p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell6    1250   1250  71155  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_0  macrocell6    3130   4380  75443  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75443p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell6    1250   1250  71155  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_0  macrocell7    3130   4380  75443  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:Net_41\/main_10
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75451p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q  macrocell11   1250   1250  74709  RISE       1
\GLCD:Net_41\/main_10             macrocell5    3122   4372  75451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75457p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q       macrocell11   1250   1250  74709  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8  macrocell11   3116   4366  75457  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell11                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 75950p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell12   1250   1250  75382  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3  macrocell12   2624   3874  75950  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_41\/q
Path End       : \GLCD:Net_41\/main_0
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_41\/q       macrocell5    1250   1250  76271  RISE       1
\GLCD:Net_41\/main_0  macrocell5    2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell5                 0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:load_cond\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:load_cond\/q       macrocell10   1250   1250  76274  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_8  macrocell10   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell10                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

