auxclkpll_top.ljpll_cr_sb.fractional_control=0x4000000
    auxclkpll_top.ljpll_cr_sb.fractional_control.frac_ratio=0x0
    auxclkpll_top.ljpll_cr_sb.fractional_control.int_ratio=0x10
    auxclkpll_top.ljpll_cr_sb.fractional_control.freq_change_busy=0x0
auxclkpll_top.ljpll_cr_sb.ssc_control=0x29e95c
    auxclkpll_top.ljpll_cr_sb.ssc_control.ssc_mode=0x0
    auxclkpll_top.ljpll_cr_sb.ssc_control.ssc_cyc_to_peak_m1=0x257
    auxclkpll_top.ljpll_cr_sb.ssc_control.ssc_frac_step=0x29e
auxclkpll_top.ljpll_cr_sb.overclocking_control=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.oc_mode_0=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.oc_mode_1=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.oc_mode_2=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.oc_mode_3=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.oc_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.ldo_trim=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.ldo_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.ldo_use_cr_config=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.clkout_pdiv_ratio=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.clkout_pdiv_factor=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.clkout_use_cr_config=0x0
    auxclkpll_top.ljpll_cr_sb.overclocking_control.pll_reserved=0x0
auxclkpll_top.ljpll_cr_sb.crashdump=0x7e00808a
    auxclkpll_top.ljpll_cr_sb.crashdump.disable_ro=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.pwrgood_rstb=0x1
    auxclkpll_top.ljpll_cr_sb.crashdump.ip_ready=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.fuse_to_view=0x1
    auxclkpll_top.ljpll_cr_sb.crashdump.pll_enable=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.refclk_ready=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.vr_ready=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.cal_done=0x1
    auxclkpll_top.ljpll_cr_sb.crashdump.loop_closed=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.raw_lock=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.sticky_lock=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.unlock_flag=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.pll_ratio=0x8
    auxclkpll_top.ljpll_cr_sb.crashdump.lock_timeout=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.error_flag=0x0
    auxclkpll_top.ljpll_cr_sb.crashdump.lock_time=0x7e
auxclkpll_top.ljpll_cr_sb.fusecr_proc_0=0x786b0022
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.ldo_vrefsel=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.vco_trim_pg=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.pvd_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.pvd_threshold=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.startup_rdac=0xb
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.startup_rdac_hifreq=0x6
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.startup_rdac_hifreq_thresh=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.fast_lock_higain_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.fast_lock_higain_duration=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_0.pll_lockthresh_prelock=0x7
auxclkpll_top.ljpll_cr_sb.fusecr_proc_1=0x27341082
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.cpi_trim=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.cpi_trim_fastlock=0x4
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.cpp_trim=0x4
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.cpp_trim_fastlock=0x8
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.ro_freq_sel=0x3
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.pwrup_clk_ovrd=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.iref_trim=0x7
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.iref2_nlvcascode=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.reserved3=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_1.ldo_vrefgen_sel=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_proc_2=0x69c0001
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.iref_sel=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.iref_ramp_time=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.iref_serial_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.func_clksel_ovrd=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.reserved0=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.iref1_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.reserved1=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.ldo_ramp_timer_cfg=0x4
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.ldo1_leaker_mode=0x3
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.ldo1_rcomp_cfg=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.lpf_reset_trim=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.lpf_pgcntl=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.lpf_halftrim_en=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_proc_2.reserved3=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_perf_0=0x4066
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_up_delta_t=0x6
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_dn_delta_t=0x6
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_up_delta_f=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_dn_delta_f=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_overdamp_cp_ctrl=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_overdamp_duration=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_ack_interrupt_latency=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.cp_specal_en=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.cp_specal_code=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.cp_specal_cb=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.pll_cbb_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.ldo_cbb_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_perf_0.misc_df_reserved=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0=0x20000180
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_run_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_offset_dca_static=0x20
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_num_samples=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_updt_thresh=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_init_delay=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dca1_dca2_cb=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_cb=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_stop_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_timer_cfg=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_restart_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_adapt_filter_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_coarse_delay_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dca2_ctrl=0x20
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_start_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_reserved3=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_app_0=0x2bc4
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_ifc_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_disable_ovrdval=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_delta_f_ovrdval=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_delta_t=0x4
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_delta_f_no1p5=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.tllm_en=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.tllm_output_gating=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.tllm_switch_latency=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.tog_clkout_parking=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.pll_gv_vid_boost_disable=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_app_0.pll_safe_mode=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_surv_0=0x29908
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.pfd_chop_val=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.pfd_residual_pw=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.cpi_nbstk=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.cpp_nbstk=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.cp_lp_en=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.vco_cb=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.lock_count=0x3
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.fracn_extra_lock_count=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.freq_crawl_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.freq_crawl_overdamp_cp_disable=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.freq_crawl_overdamp_wait_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.freq_crawl_dn_allow_overdamp=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.skadj_ctrl=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.lock_ind_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.det_lock_timeout=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.unlock_timer_skip=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.unlock_timer_extend=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.outclk_gate_timeout_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_surv_0.ratio_scale_use_frac=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_afs_0=0xa6
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_enable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_delta_f=0x3
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_mode=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_dd_comp_offset=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_vid_boost_disable=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_hysterisis=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_force_pfdchop=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_hpf_fast_rst_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_ext_trig_sel=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_calibration_en=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_debug_mode=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_afs_1=0x40404040
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd0_enable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd0_comp_thresh=0x20
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd0_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd1_enable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd1_comp_thresh=0x20
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd1_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd2_enable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd2_comp_thresh=0x20
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd2_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd3_enable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd3_comp_thresh=0x20
    auxclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd3_reserved=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_viewcfg=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_viewcfg.sel_view_cfg_cr=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_viewcfg.view_sel0=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_viewcfg.view_reserved1=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_viewcfg.view_sel1=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_viewcfg.debug_trig_sel=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_viewcfg.reserved3=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0=0x10000000
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.refclk_freq_cfg=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.refclk_freq_cfg_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.ratio_scaling_factor=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.ratio_scaling_factor_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.refclk_div_cfg=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.refclk_div_cfg_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.pll_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.pll_mode_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.fdbk_src_sel=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.fdbk_src_sel_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.dcc_src_sel=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.dcc_src_sel_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.ratio_source_from_creg=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.ratio_source_from_creg_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.clkout3_div_ratio=0x10
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.clkout3_enable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.clkout3_ovrden=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.ref_clk_sel=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.ref_clk_sel_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync12_in_stage=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync12_in_stage_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.dcc_enable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.dcc_enable_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync1_out_stage=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync1_out_stage_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.crim_sai_check_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.crim_sai_check_disable_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync6_out_stage=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync6_out_stage_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.fp_suppress_ip_ready=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.fp_suppress_ip_ready_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync12_out_stage=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync12_out_stage_ovrden=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.clkout2_enable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.clkout2_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.afs_vsense3_sel_ext=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.afs_vsense3_sel_ext_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.afs_vsense_disable_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.afs_vsense_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.fp_suppress_repull_ovrd=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.fp_suppress_repull_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.throttle_delta_f_req=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.throttle_delta_f_req_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.usync_in_iso=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.bypass_clk_ovrd=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.reserved1=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_fusa_0=0xe6
    auxclkpll_top.ljpll_cr_sb.fusecr_fusa_0.fusa_unlockerr_cfg=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_fusa_0.pll_lockthresh_postlock=0x9
    auxclkpll_top.ljpll_cr_sb.fusecr_fusa_0.fll_lockthresh_postlock=0x3
    auxclkpll_top.ljpll_cr_sb.fusecr_fusa_0.fusa_force_unlock_err=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fusa_0.fusa_reserved1=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0=0x68311c18
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_ireftune=0x8
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_irefres=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_range_sel=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_ffc_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.banding_max_ratio=0x1c
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.core_c6_exit_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.fll_gv_vid_boost_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.fll_safe_mode=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.fll_overclock_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.gv_target_offset=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_settle_time=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.reserved3=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.ldo2_leaker_mode=0x5
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.ldo2_rcompensation_cfg=0x1
auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0=0x5101290e
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_psa_first_jump_limit=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_psa_meas_acc=0x3
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_psa_num_steps=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_psa_jump_factor=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_mode_use_afc=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_afc_ramp_rate=0x4
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_afc_damping=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_afc_exit_err=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.banding_meas_acc=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.banding_binary_early_exit=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.banding_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.station_keep_meas_acc=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.station_keep_delta_f=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.det_lock_enable=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.det_lock_count=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.raw_lock_count=0x2
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.raw_lock_thresh=0x1
auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0=0x400040
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.banding_min_ratio=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.reserved0=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.banding_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.banding_mode_use_linear=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.stn_keep_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.reserved1=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.dco_initial_settle_time=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.cal_meas_compute_time=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.gv_psa_extra_compute_time=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.gv_afc_extra_compute_time=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.dco_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.dco_pva_stagger_disable=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_cbb_reserved=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_pva_lres_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_pva_lpwr_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_iref_bleeder=0x1
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_iref_startup=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.reserved3=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.cal_meas_win_afc_ovrdval=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.cal_meas_win_afc_ovrden=0x0
auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0=0x10000000
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_win_bin_ovrd=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_win_bin_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_win_lin_ovrd=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_win_lin_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_bin_ovrd=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_bin_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_lin_ovrd=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_lin_ovrden=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.open_loop_dco_code=0x400
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.open_loop_mode=0x0
    auxclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.reserved3=0x0
auxclkpll_top.ljpll_mem_sb.fractional_control=0x4000000
    auxclkpll_top.ljpll_mem_sb.fractional_control.frac_ratio=0x0
    auxclkpll_top.ljpll_mem_sb.fractional_control.int_ratio=0x10
    auxclkpll_top.ljpll_mem_sb.fractional_control.freq_change_busy=0x0
auxclkpll_top.ljpll_mem_sb.ssc_control=0x29e95c
    auxclkpll_top.ljpll_mem_sb.ssc_control.ssc_mode=0x0
    auxclkpll_top.ljpll_mem_sb.ssc_control.ssc_cyc_to_peak_m1=0x257
    auxclkpll_top.ljpll_mem_sb.ssc_control.ssc_frac_step=0x29e
auxclkpll_top.ljpll_mem_sb.overclocking_control=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.oc_mode_0=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.oc_mode_1=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.oc_mode_2=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.oc_mode_3=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.oc_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.ldo_trim=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.ldo_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.ldo_use_cr_config=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.clkout_pdiv_ratio=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.clkout_pdiv_factor=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.clkout_use_cr_config=0x0
    auxclkpll_top.ljpll_mem_sb.overclocking_control.pll_reserved=0x0
auxclkpll_top.ljpll_mem_sb.crashdump=0x7e00808a
    auxclkpll_top.ljpll_mem_sb.crashdump.disable_ro=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.pwrgood_rstb=0x1
    auxclkpll_top.ljpll_mem_sb.crashdump.ip_ready=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.fuse_to_view=0x1
    auxclkpll_top.ljpll_mem_sb.crashdump.pll_enable=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.refclk_ready=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.vr_ready=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.cal_done=0x1
    auxclkpll_top.ljpll_mem_sb.crashdump.loop_closed=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.raw_lock=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.sticky_lock=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.unlock_flag=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.pll_ratio=0x8
    auxclkpll_top.ljpll_mem_sb.crashdump.lock_timeout=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.error_flag=0x0
    auxclkpll_top.ljpll_mem_sb.crashdump.lock_time=0x7e
auxclkpll_top.ljpll_mem_sb.fusecr_proc_0=0x786b0022
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.ldo_vrefsel=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.vco_trim_pg=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.pvd_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.pvd_threshold=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.startup_rdac=0xb
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.startup_rdac_hifreq=0x6
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.startup_rdac_hifreq_thresh=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.fast_lock_higain_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.fast_lock_higain_duration=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_0.pll_lockthresh_prelock=0x7
auxclkpll_top.ljpll_mem_sb.fusecr_proc_1=0x27341082
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.cpi_trim=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.cpi_trim_fastlock=0x4
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.cpp_trim=0x4
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.cpp_trim_fastlock=0x8
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.ro_freq_sel=0x3
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.pwrup_clk_ovrd=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.iref_trim=0x7
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.iref2_nlvcascode=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.reserved3=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_1.ldo_vrefgen_sel=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_proc_2=0x69c0001
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.iref_sel=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.iref_ramp_time=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.iref_serial_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.func_clksel_ovrd=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.reserved0=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.iref1_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.reserved1=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.ldo_ramp_timer_cfg=0x4
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.ldo1_leaker_mode=0x3
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.ldo1_rcomp_cfg=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.lpf_reset_trim=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.lpf_pgcntl=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.lpf_halftrim_en=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_proc_2.reserved3=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_perf_0=0x4066
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_up_delta_t=0x6
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_dn_delta_t=0x6
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_up_delta_f=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_dn_delta_f=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_overdamp_cp_ctrl=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_overdamp_duration=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_ack_interrupt_latency=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.cp_specal_en=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.cp_specal_code=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.cp_specal_cb=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.pll_cbb_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.ldo_cbb_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_perf_0.misc_df_reserved=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0=0x20000180
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_run_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_offset_dca_static=0x20
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_num_samples=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_updt_thresh=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_init_delay=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dca1_dca2_cb=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_cb=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_stop_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_timer_cfg=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_restart_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_adapt_filter_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_coarse_delay_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dca2_ctrl=0x20
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_start_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_reserved3=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_app_0=0x2bc4
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_ifc_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_disable_ovrdval=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_delta_f_ovrdval=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_delta_t=0x4
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_delta_f_no1p5=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.tllm_en=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.tllm_output_gating=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.tllm_switch_latency=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.tog_clkout_parking=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.pll_gv_vid_boost_disable=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_app_0.pll_safe_mode=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_surv_0=0x29908
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.pfd_chop_val=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.pfd_residual_pw=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.cpi_nbstk=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.cpp_nbstk=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.cp_lp_en=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.vco_cb=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.lock_count=0x3
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.fracn_extra_lock_count=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.freq_crawl_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.freq_crawl_overdamp_cp_disable=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.freq_crawl_overdamp_wait_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.freq_crawl_dn_allow_overdamp=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.skadj_ctrl=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.lock_ind_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.det_lock_timeout=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.unlock_timer_skip=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.unlock_timer_extend=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.outclk_gate_timeout_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_surv_0.ratio_scale_use_frac=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_afs_0=0xa6
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_enable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_delta_f=0x3
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_mode=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_dd_comp_offset=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_vid_boost_disable=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_hysterisis=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_force_pfdchop=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_hpf_fast_rst_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_ext_trig_sel=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_calibration_en=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_debug_mode=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_afs_1=0x40404040
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd0_enable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd0_comp_thresh=0x20
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd0_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd1_enable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd1_comp_thresh=0x20
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd1_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd2_enable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd2_comp_thresh=0x20
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd2_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd3_enable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd3_comp_thresh=0x20
    auxclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd3_reserved=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_viewcfg=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_viewcfg.sel_view_cfg_cr=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_viewcfg.view_sel0=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_viewcfg.view_reserved1=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_viewcfg.view_sel1=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_viewcfg.debug_trig_sel=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_viewcfg.reserved3=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0=0x10000000
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.refclk_freq_cfg=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.refclk_freq_cfg_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.ratio_scaling_factor=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.ratio_scaling_factor_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.refclk_div_cfg=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.refclk_div_cfg_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.pll_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.pll_mode_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.fdbk_src_sel=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.fdbk_src_sel_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.dcc_src_sel=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.dcc_src_sel_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.ratio_source_from_creg=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.ratio_source_from_creg_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.clkout3_div_ratio=0x10
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.clkout3_enable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.clkout3_ovrden=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.ref_clk_sel=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.ref_clk_sel_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync12_in_stage=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync12_in_stage_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.dcc_enable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.dcc_enable_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync1_out_stage=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync1_out_stage_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.crim_sai_check_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.crim_sai_check_disable_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync6_out_stage=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync6_out_stage_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.fp_suppress_ip_ready=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.fp_suppress_ip_ready_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync12_out_stage=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync12_out_stage_ovrden=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.clkout2_enable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.clkout2_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.afs_vsense3_sel_ext=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.afs_vsense3_sel_ext_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.afs_vsense_disable_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.afs_vsense_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.fp_suppress_repull_ovrd=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.fp_suppress_repull_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.throttle_delta_f_req=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.throttle_delta_f_req_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.usync_in_iso=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.bypass_clk_ovrd=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.reserved1=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_fusa_0=0xe6
    auxclkpll_top.ljpll_mem_sb.fusecr_fusa_0.fusa_unlockerr_cfg=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_fusa_0.pll_lockthresh_postlock=0x9
    auxclkpll_top.ljpll_mem_sb.fusecr_fusa_0.fll_lockthresh_postlock=0x3
    auxclkpll_top.ljpll_mem_sb.fusecr_fusa_0.fusa_force_unlock_err=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fusa_0.fusa_reserved1=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0=0x68311c18
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_ireftune=0x8
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_irefres=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_range_sel=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_ffc_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.banding_max_ratio=0x1c
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.core_c6_exit_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.fll_gv_vid_boost_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.fll_safe_mode=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.fll_overclock_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.gv_target_offset=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_settle_time=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.reserved3=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.ldo2_leaker_mode=0x5
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.ldo2_rcompensation_cfg=0x1
auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0=0x5101290e
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_psa_first_jump_limit=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_psa_meas_acc=0x3
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_psa_num_steps=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_psa_jump_factor=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_mode_use_afc=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_afc_ramp_rate=0x4
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_afc_damping=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_afc_exit_err=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.banding_meas_acc=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.banding_binary_early_exit=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.banding_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.station_keep_meas_acc=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.station_keep_delta_f=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.det_lock_enable=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.det_lock_count=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.raw_lock_count=0x2
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.raw_lock_thresh=0x1
auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0=0x400040
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.banding_min_ratio=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.reserved0=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.banding_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.banding_mode_use_linear=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.stn_keep_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.reserved1=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.dco_initial_settle_time=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.cal_meas_compute_time=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.gv_psa_extra_compute_time=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.gv_afc_extra_compute_time=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.dco_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.dco_pva_stagger_disable=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_cbb_reserved=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_pva_lres_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_pva_lpwr_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_iref_bleeder=0x1
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_iref_startup=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.reserved3=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.cal_meas_win_afc_ovrdval=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.cal_meas_win_afc_ovrden=0x0
auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0=0x10000000
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_win_bin_ovrd=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_win_bin_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_win_lin_ovrd=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_win_lin_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_bin_ovrd=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_bin_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_lin_ovrd=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_lin_ovrden=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.open_loop_dco_code=0x400
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.open_loop_mode=0x0
    auxclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.reserved3=0x0
ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrmulticastcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrmulticastcontrol_0_0_0_mchbar.ddrgvcrblock=0x0
    ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrmulticastcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrview_0_0_0_mchbar=0x0
    ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrview_0_0_0_mchbar.view1_fubaddr=0x0
    ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrview_0_0_0_mchbar.view_en=0x0
    ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrview_0_0_0_mchbar.view1_sel=0x0
    ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrview_0_0_0_mchbar.view0_fubaddr=0x0
    ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrview_0_0_0_mchbar.view_analog_en=0x0
    ddrphy_ddrbroadcast.ddrbroadcast.sideband_mem.ddr_cr_ddrview_0_0_0_mchbar.view0_sel=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0xc00000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x3
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x5c278681
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x81
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x86
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x27
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2e
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1fc00
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1fc00
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x42a05022
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x8
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x4
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x22
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x22
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x400000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x5c188679
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x79
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x86
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x18
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2e
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0xff00
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0xff00
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x44a05022
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x8
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x4
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x2
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x22
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x22
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch0ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x400000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x5c188679
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x79
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x86
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x18
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2e
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0xff00
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0xff00
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x44a05022
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x8
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x4
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x2
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x22
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x22
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch0ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x400000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x60c18058
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x58
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x3
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x60178279
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x79
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x82
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x30
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1f8
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1f8
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x42984c22
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x3
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x23
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x23
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch1ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x2c00000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x3
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x2
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x5c278681
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x81
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x86
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x27
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2e
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1fc00
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1fc00
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40a04c22
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x4
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x22
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x22
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch1ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x2c00000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x3
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x2
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x5c278681
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x81
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x86
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x27
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2e
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1fc00
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1fc00
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40a04c22
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x4
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x22
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x22
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch2ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0xc00000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x3
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x5c278681
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x81
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x86
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x27
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2e
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1fc00
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1fc00
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x42a05022
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x8
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x4
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x22
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x22
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch2ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x2800000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x2
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x2
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x60228283
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x83
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x82
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x22
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x30
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1fc0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1fc0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40984c22
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x3
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x23
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x23
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch3ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x1800000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x2
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x5c188678
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x78
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x86
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x18
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2e
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1f80
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1f80
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x44a05022
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x8
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x4
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x2
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x22
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x22
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch3ddr5.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0xc00000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x3
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x5c278681
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x81
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x86
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x27
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2e
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1fc00
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1fc00
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x42a05022
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x8
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x4
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x22
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x22
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch4ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x2c00000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x3
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x2
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x60c18058
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x58
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x3
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x601e8283
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x83
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x82
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x1e
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x30
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1fc0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1fc0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x42984c22
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x3
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x23
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x23
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch5ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x1800000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x2
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x40c1805c
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x5c
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x5c188678
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x78
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x86
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x18
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2e
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1f80
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1f80
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x44a05022
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x8
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x4
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x2
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x22
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x22
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch6ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlscompoffset=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.ctlrcompdrvoffset=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.clkrcompdrvoffset=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.cascompoffset=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.carcompdrvoffset=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrclkctlcacompoffset_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane0_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane1_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane2_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane3_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane4_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane5_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane6_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane7_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane8_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar=0x1480000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.picode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidiven=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.pien=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrccclane9_0_0_0_mchbar.rsvd=0x1
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar=0x1800000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnr5=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnf5=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved0=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.reserved1=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.enclkfeedback=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedback=0x2
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.prnffeedback=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrperbitdeskewrisefall_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar=0x60c18058
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.capicode=0x58
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicode=0xc0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.ctlpicode=0x30
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x3
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar=0x1c000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.pidccen=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktargetelse=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget5=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.cktarget67=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.enlane12=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar=0x60178278
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi=0x78
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x82
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x30
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane5result=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane67result=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.lane89result=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.lane34result=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x1f8
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x1f8
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40984822
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x4
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x3
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar=0x3c
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x3
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar=0x55
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.lfsrseed=0x55
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneval=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.skiplaneen=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.sweepincr=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ddrcrmarginmodecontrol1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.refpidisclkgate=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmdmisccbb_i_bonus=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.cmd2xcbb_i_bonus=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_cbb_bonus0_0_0_0_mchbar.clk2xcbb_i_bonus=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar=0x23
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi4xoveroffset=0x23
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_refpiclkoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.caflyby=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.csflyby=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.clkflyby=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.cccbufflyby=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_lpmode4_flyby_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.dispiovrdonlp0p5=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpiref=0x1
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.crenpibuf=0x0
    ddrphy_ddrccc.ch7ccc.sideband_mem.ddrccc_cr_ccc_ovrdctl_0_0_0_mchbar.cccbypdataen=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0xe0a3cfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar=0x32920cb
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tckcsh=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcsh=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcslortxp=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tsrx2ckstop=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.timercount=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ranken=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch1=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ensrxfsm=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dissrxfsmclkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.disshadowblock=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dislpmode4clkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forcecadrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forceclkdrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.encadrvensrx=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar=0x32920cb
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tckcsh=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcsh=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcslortxp=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tsrx2ckstop=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.timercount=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ranken=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch1=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ensrxfsm=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dissrxfsmclkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.disshadowblock=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dislpmode4clkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forcecadrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forceclkdrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.encadrvensrx=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem0.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar=0x22920cb
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tckcsh=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcsh=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcslortxp=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tsrx2ckstop=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.timercount=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ranken=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ensrxfsm=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dissrxfsmclkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.disshadowblock=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dislpmode4clkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forcecadrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forceclkdrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.encadrvensrx=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem1.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar=0x32920cb
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tckcsh=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcsh=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcslortxp=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tsrx2ckstop=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.timercount=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ranken=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch1=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ensrxfsm=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dissrxfsmclkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.disshadowblock=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dislpmode4clkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forcecadrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forceclkdrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.encadrvensrx=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem2.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar=0x32920cb
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tckcsh=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcsh=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tcslortxp=0x3
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.tsrx2ckstop=0x8
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.timercount=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ranken=0x5
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.lpddr5dch1=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.ensrxfsm=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dissrxfsmclkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.disshadowblock=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.dislpmode4clkgate=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forcecadrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.forceclkdrven=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_ddrcrlpmode4ctrl0_0_0_0_mchbar.encadrvensrx=0x0
ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar=0x100000
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x1
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrccc_sbmem_space.ddrccc_sbmem3.sideband_ugmem.ddrccc_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x9999979a
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0xa
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x9
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar=0x4620e9
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ctlvoltageselect=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cavoltageselect=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txcanmosonly=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txctlnmosonly=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrcaslwdlybypass=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrctlslwdlybypass=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ckusectlcomp=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusecacomp=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cccstaticlegctrl=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.causepi1forpi0=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusepi1forpi0=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.xovermindelayctl=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar=0x8007ff84
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.defdrvenlow=0x2
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.rto=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.cavalidpigatedisable=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.catxeq=0x1f
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ctltxeq=0x1f
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.iobufact=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.caparkidle=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar=0x10
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclktarget=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar=0x4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x4
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0x20a0040
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x218dc90
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6116628
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2cc
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x13a
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar=0x80a5294a
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpienall2pidis=0xa
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpidis2resetdeassert=0xa
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tresetdeassert2pien=0xa
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpien2iobufact=0xa
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tiobufact2done=0xa
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrden=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrdval=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrden=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrdval=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrden=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrdval=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.qualifydllwakeup=0x1
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar=0x1e3
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.ffcodetxdllccc=0x23
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.bwsel_txdllccc=0x7
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.ffcodetxdllcccoffset=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar=0x4e00000
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccgear4en=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.disdllqual=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccpienduration=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp4=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp3=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp2=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enpowerdownmodelp4=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.channelnotpopqual=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrdval=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrden=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrdval=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrden=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdlltopcbb_i_bonus=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phenableana_i_bonus=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phbufcbb_i_bonus=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f388
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x8
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x8
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar=0x11522
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x0
    ddrphy_ddrccc_shared.cccshared.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x9999979a
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0xa
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x9
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar=0x4620e9
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ctlvoltageselect=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cavoltageselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txcanmosonly=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txctlnmosonly=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrcaslwdlybypass=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrctlslwdlybypass=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ckusectlcomp=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusecacomp=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cccstaticlegctrl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.causepi1forpi0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusepi1forpi0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.xovermindelayctl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar=0x8005ff84
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.defdrvenlow=0x2
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.rto=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.cavalidpigatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.catxeq=0x1f
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ctltxeq=0x1f
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.caparkidle=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar=0x10
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclktarget=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar=0x4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x4
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0x20a0040
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x218dc90
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6116ba8
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2d7
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar=0x80a5294a
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpienall2pidis=0xa
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpidis2resetdeassert=0xa
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tresetdeassert2pien=0xa
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpien2iobufact=0xa
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tiobufact2done=0xa
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.qualifydllwakeup=0x1
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar=0x1e3
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.ffcodetxdllccc=0x23
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.bwsel_txdllccc=0x7
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.ffcodetxdllcccoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar=0x4e00000
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccgear4en=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.disdllqual=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccpienduration=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp4=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp3=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp2=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enpowerdownmodelp4=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.channelnotpopqual=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdlltopcbb_i_bonus=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phenableana_i_bonus=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phbufcbb_i_bonus=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f388
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x8
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x8
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar=0x11522
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x0
    ddrphy_ddrccc_shared.ddrccc_shared0.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x9999979a
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0xa
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x9
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar=0x4620e9
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ctlvoltageselect=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cavoltageselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txcanmosonly=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txctlnmosonly=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrcaslwdlybypass=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrctlslwdlybypass=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ckusectlcomp=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusecacomp=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cccstaticlegctrl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.causepi1forpi0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusepi1forpi0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.xovermindelayctl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar=0x8007ff84
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.defdrvenlow=0x2
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.rto=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.cavalidpigatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.catxeq=0x1f
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ctltxeq=0x1f
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.iobufact=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.caparkidle=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar=0x10
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclktarget=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar=0x2
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x2
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0x20a0040
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x218dc08
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x2
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x61164a8
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2c9
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar=0x80a5294a
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpienall2pidis=0xa
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpidis2resetdeassert=0xa
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tresetdeassert2pien=0xa
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpien2iobufact=0xa
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tiobufact2done=0xa
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.qualifydllwakeup=0x1
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar=0x1e3
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.ffcodetxdllccc=0x23
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.bwsel_txdllccc=0x7
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.ffcodetxdllcccoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar=0x4e00000
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccgear4en=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.disdllqual=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccpienduration=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp4=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp3=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp2=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enpowerdownmodelp4=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.channelnotpopqual=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdlltopcbb_i_bonus=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phenableana_i_bonus=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phbufcbb_i_bonus=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f377
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x7
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar=0x11522
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x0
    ddrphy_ddrccc_shared.ddrccc_shared1.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x9999979a
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0xa
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x9
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar=0x4620e9
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ctlvoltageselect=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cavoltageselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txcanmosonly=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txctlnmosonly=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrcaslwdlybypass=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrctlslwdlybypass=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ckusectlcomp=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusecacomp=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cccstaticlegctrl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.causepi1forpi0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusepi1forpi0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.xovermindelayctl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar=0x8005ff84
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.defdrvenlow=0x2
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.rto=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.cavalidpigatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.catxeq=0x1f
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ctltxeq=0x1f
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.caparkidle=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar=0x10
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclktarget=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar=0x3f
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x3f
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0x20a0040
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x218dc7c
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x1f
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x61162a8
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2c5
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar=0x80a5294a
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpienall2pidis=0xa
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpidis2resetdeassert=0xa
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tresetdeassert2pien=0xa
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpien2iobufact=0xa
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tiobufact2done=0xa
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.qualifydllwakeup=0x1
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar=0x1e3
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.ffcodetxdllccc=0x23
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.bwsel_txdllccc=0x7
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.ffcodetxdllcccoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar=0x4e00000
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccgear4en=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.disdllqual=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccpienduration=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp4=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp3=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp2=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enpowerdownmodelp4=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.channelnotpopqual=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdlltopcbb_i_bonus=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phenableana_i_bonus=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phbufcbb_i_bonus=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f377
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x7
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar=0x11522
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x0
    ddrphy_ddrccc_shared.ddrccc_shared2.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x9999979a
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0xa
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x9
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar=0x4620e9
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ctlvoltageselect=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cavoltageselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txcanmosonly=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txctlnmosonly=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrcaslwdlybypass=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ddrctlslwdlybypass=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.ckusectlcomp=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusecacomp=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.cccstaticlegctrl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.causepi1forpi0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.csusepi1forpi0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.xovermindelayctl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvoltageusedclkcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar=0x8007ff84
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.defdrvenlow=0x2
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.rto=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.cavalidpigatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.catxeq=0x1f
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.ctltxeq=0x1f
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.iobufact=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.caparkidle=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.spare=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccpincontrols_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar=0x10
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.qclktarget=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x1
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0x20a0040
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x218dc84
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x61160a8
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2c1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar=0x80a5294a
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpienall2pidis=0xa
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpidis2resetdeassert=0xa
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tresetdeassert2pien=0xa
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tpien2iobufact=0xa
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.tiobufact2done=0xa
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.pienovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.resetpiovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.iobufactovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrcccdllwakeupcontrols_0_0_0_mchbar.qualifydllwakeup=0x1
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar=0x1e3
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.ffcodetxdllccc=0x23
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.bwsel_txdllccc=0x7
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.ffcodetxdllcccoffset=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompcccoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar=0x4e00000
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccgear4en=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.disdllqual=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.cccpienduration=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp4=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp3=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enweaklockonlp2=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.enpowerdownmodelp4=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.channelnotpopqual=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdllpowerdownovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrdval=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.weaklockovrden=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.txdlltopcbb_i_bonus=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phenableana_i_bonus=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_cbb_bonus1_0_0_0_mchbar.phbufcbb_i_bonus=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_sharedcr_bonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f377
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x7
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar=0x11522
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x0
    ddrphy_ddrccc_shared.ddrccc_shared3.sideband_mem.ddrccc_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacomp_0_0_0_mchbar=0xc6f500
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacomp_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacomp_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacomp_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacomp_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacomp_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcacomp_0_0_0_mchbar=0x33b40
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcacomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvup=0x2d
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcacomp_0_0_0_mchbar.rcompdrvdown=0x33
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcacomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar=0x2c8c0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvup=0x23
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar.rcompdrvdown=0x2c
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrctlcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar.scomp=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar=0x6b86a80
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.envttodt=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.disablefallingpd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.sinstepadvbin=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.sinstepbin=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.ctlvoltageselect=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.cavoltageselect=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.txcanmosonly=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.txctlnmosonly=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.cccstaticlegctl=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.dqodtvrefdn=0x86
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.dqodtvrefup=0x6b
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.forcelvron=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl0_0_0_0_mchbar.runrefpifsm=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar=0x18180a9a
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.cmdscompcells=0xa
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.cmdscomppc=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.ctlscompcells=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.ctlscomppc=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.disablecomprotate=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.compclkon=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.rcompvrefvdd2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.cmddrvvrefdnvdd2=0x60
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.cmddrvvrefupvdd2=0x60
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.sinstep=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl1_0_0_0_mchbar.sinstepadv=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl2_0_0_0_mchbar=0x8e8e898e
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl2_0_0_0_mchbar.cmddrvvrefup=0x8e
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl2_0_0_0_mchbar.ctldrvvrefup=0x89
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl2_0_0_0_mchbar.clkdrvvrefup=0x8e
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl2_0_0_0_mchbar.dqdrvvrefup=0x8e
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar=0x1fc04
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.dqdrvu=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.dqdrvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.dqodtu=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.dqodtd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.cmddrvu=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.cmddrvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.ctldrvu=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.ctldrvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.clkdrvu=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.clkdrvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.cmddrvuvdd2=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.cmddrvdvdd2=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.rloadcomp=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.cmdsr=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.ctlsr=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.panicvttdn=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.panicvttup=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.viewdrvup=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.viewdrvdn=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.ffphdrvg=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.ffphdrvpi=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.ffrxdrv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.ffpidata=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.ffpiccc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.ffpird=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.leakphdrvg=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.leakphdrvpi=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.leakrxdrv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.leakpidata=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.leakpiccc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.leakpird=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompovr0_0_0_0_mchbar.spare11=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl3_0_0_0_mchbar=0x60606060
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl3_0_0_0_mchbar.cmddrvvrefdn=0x60
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl3_0_0_0_mchbar.ctldrvvrefdn=0x60
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl3_0_0_0_mchbar.clkdrvvrefdn=0x60
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl3_0_0_0_mchbar.dqdrvvrefdn=0x60
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcomptemp_0_0_0_mchbar=0x383
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcomptemp_0_0_0_mchbar.leakcodephdrvg=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcomptemp_0_0_0_mchbar.leakcodepiccc=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcomptemp_0_0_0_mchbar.rcompdrvupvdd2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcomptemp_0_0_0_mchbar.rcompdrvdownvdd2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcomptemp_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar=0x800008
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.init_mrc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.skip_comp=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.forcecomp_init=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.comp_complete=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.vttpanic_polarinv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.drvcccup_polarinv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.drvcccdn_polarinv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.drvdqodtup_polarinv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.drvdqodtdn_polarinv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.scompcmdctl_polarinv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.vccclkff0_polarinv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.vccclkff1_polarinv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.vccdllcomp_polarinv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.leakcodetxdll=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.leakcoderxdll=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.leakcodetxdllccc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.ffcodetxdll=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.ffcoderxdll=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.ffcodetxdllccc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.clkcomp_en_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.gvrefen_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.vccclkglvren_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.vccclkglvrvccrsten_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.swcapreset_enb_ovrd=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.dvfsmode_en_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.ffen_txdll_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.leaken_txdll_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.ffen_rxdll_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.leaken_rxdll_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.leakcode_ovrd_en=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.ffcode_ovrd_en=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_fsmcodedelayctrl_0_0_0_mchbar=0x5b6d
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_fsmcodedelayctrl_0_0_0_mchbar.compcodestage2switch=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_fsmcodedelayctrl_0_0_0_mchbar.compcodestage3switch=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_fsmcodedelayctrl_0_0_0_mchbar.compcodestage4switch=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_fsmcodedelayctrl_0_0_0_mchbar.compcodestage5switch=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_fsmcodedelayctrl_0_0_0_mchbar.compcodestage6switch=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_fsmcodedelayctrl_0_0_0_mchbar.reserved=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcompdata_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcompdata_0_0_0_mchbar.viewdrvup=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcompdata_0_0_0_mchbar.viewdrvdn=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar=0x15f608d
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.compinitdelay=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.compstageswitch=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.compcodeswitch=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.compsamples=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.biasirefadj=0xf
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.dramreset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.cccpidiv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.bwselcompclkon=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.enablebwselcomp=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl4_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar=0x2c80bafa
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.compvtarget=0xfa
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.codeleaksearch=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.pbiascalibration=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.leakscale=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.cbmix=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.cbmux=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.enableoversamplepi=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.dcabw=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.picode=0xb
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclktarget_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic_0_0_0_mchbar.vttpanicupvref=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic_0_0_0_mchbar.vttpanicdnvref=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic_0_0_0_mchbar.vttpaniccompup0mult=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic_0_0_0_mchbar.vttpaniccompup1mult=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic_0_0_0_mchbar.vttpaniccompdn0mult=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic_0_0_0_mchbar.vttpaniccompdn1mult=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic2_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic2_0_0_0_mchbar.vttpaniccompdnlpmult=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic2_0_0_0_mchbar.paniccccpu=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic2_0_0_0_mchbar.panicpdn2xstep=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompvttpanic2_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar=0x40003c4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar.eqdelay=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar.eqcoeff=0xf
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar.tcocomp0=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar.tcocomp1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar.wrenviewdrv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar.drven=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar.drv2xsen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar.rcompviewanaouten=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrviewctl_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrfllwired_0_0_0_mchbar=0x47a
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrfllwired_0_0_0_mchbar.fllcalensrc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrfllwired_0_0_0_mchbar.fllcalratiosrc=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrfllwired_0_0_0_mchbar.forceclkreq=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrfllwired_0_0_0_mchbar.spare1=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrfllwired_0_0_0_mchbar.fllwireratio=0x23
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrfllwired_0_0_0_mchbar.fllwirecalcode=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrfllwired_0_0_0_mchbar.fllwirecodevld=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrfllwired_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar=0x2012ff5e
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x15e
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x17f
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x78000000
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x3
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x895bd719
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0xd
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0xb
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar=0x4070157
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x17
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrpll_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dfxccmon_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar.countstatus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpifsmcontrol_0_0_0_mchbar=0x88342c2f
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpifsmcontrol_0_0_0_mchbar.param=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpifsmcontrol_0_0_0_mchbar.minval=0xb
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10b
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpicontrol_0_0_0_mchbar=0x4036
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpicontrol_0_0_0_mchbar.refpi=0x36
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x40
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclktemp_0_0_0_mchbar=0xe1c109
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclktemp_0_0_0_mchbar.leakcodephdrvpi=0x9
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclktemp_0_0_0_mchbar.leakcoderxdrv=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclktemp_0_0_0_mchbar.leakcodepidata=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclktemp_0_0_0_mchbar.leakcodepiread=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccclktemp_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_wrongphasecontrol_0_0_0_mchbar=0xa80
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_wrongphasecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_wrongphasecontrol_0_0_0_mchbar.phdelayvccsa=0x15
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_wrongphasecontrol_0_0_0_mchbar.qclkdelayvccclk=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_visa2view_0_0_0_mchbar=0x2000
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_visa2view_0_0_0_mchbar.spare=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_visa2view_0_0_0_mchbar.i_anaviewoutench0=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_visa2view_0_0_0_mchbar.i_anaviewoutench1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_visa2view_0_0_0_mchbar.i_localforcedacen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_visa2view_0_0_0_mchbar.i_localforcedaccode=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_visa2view_0_0_0_mchbar.obstypesel_onview1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_visa2view_0_0_0_mchbar.obstypesel_onview0=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar=0xff0000
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.phbufpllcbb_o_bonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.phbufpllcbbtxdll_o_bonus=0x3fc
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.o_txdll_dcdsampfall=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.o_txdll_dcdsamprise=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.phbufpllcbb_i_bonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_pm_miscbonus_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa8a0040
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x208dc00
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x61179a8
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2f3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x13a
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_cbb_bonus_0_0_0_mchbar=0x1c000
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_cbb_bonus_0_0_0_mchbar.rcompcbb_i_bonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_cbb_bonus_0_0_0_mchbar.rcompcbb_o_bonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_cbb_bonus_0_0_0_mchbar.viewanapad_i_bonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_cbb_bonus_0_0_0_mchbar.txresetana_i_bonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_cbb_bonus_0_0_0_mchbar.txresetana_o_bonus=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_cbb_bonus_0_0_0_mchbar.vccclkcompcbb_i_bonus=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_cbb_bonus_0_0_0_mchbar.vccclkcompcbb_o_bonus=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompccc_0_0_0_mchbar=0x1e3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompccc_0_0_0_mchbar.ffcodetxdllccc=0x23
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompccc_0_0_0_mchbar.bwsel_txdllccc=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccdlltemp_0_0_0_mchbar=0x126649
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccdlltemp_0_0_0_mchbar.leakcodetxdll=0x49
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccdlltemp_0_0_0_mchbar.leakcoderxdll=0x4c
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccdlltemp_0_0_0_mchbar.leakcodetxdllccc=0x49
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrvccdlltemp_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar=0x70010
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.qclktarget=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar=0x178020
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.txdlldcccode=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.dlldcden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.updatepulse=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.vccclkcomp_fastlock_sag=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.phbufpllcbb_fastlock_sag=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.vccclkcomp_turbotrimonrelock_sag=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.phbufpllcbb_turbotrimonrelock_sag=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.dllsegmentdisable_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdlldcccontrol0_0_0_0_mchbar.spare0=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f377
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar=0xdf7dcfa
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.vccdllcomplvrenovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.vccclkgcompvrefsel=0x7d
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.selvdd2ladder=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.bwctrltxdll=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.cbentxdll=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.bwctrlrxdll=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.cbenrxdll=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.bwctrltxdllccc=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.cbentxdllccc=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar=0x72000
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.daccodeinit=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.dftm=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.dllresetovrd=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.turbotrim=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.codeleaksearchvccdll=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.vccdlldaccode=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.vccdllfunclock=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol1_0_0_0_mchbar.vccdllcomp_swcompout=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar=0xc7e08000
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.ffcode_txdll_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.leakcode_txdll_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.piclkdiv2en_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.dlltype_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.weaklockb_ovrd=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.dllen_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.openloop_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.bwctrlovrden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.cbenovrden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.clkmuxselovrden=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.clkmuxseltxdll=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.clkmuxselrxdll=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.clkmuxseltxdllccc=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.dlllock_override=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.cccdllpiclkdiv2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.openloop_onsag=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.vccclk_vctltrim=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride1_0_0_0_mchbar.vccclk_turboonstartup=0x1
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride2_0_0_0_mchbar=0x1b840
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride2_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride2_0_0_0_mchbar.txdllstaticff=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride2_0_0_0_mchbar.ddrcrcompvccdllinitdelayqnnnh=0x1b8
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride2_0_0_0_mchbar.vccclk_endaccodeout=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride2_0_0_0_mchbar.vccclk_dcccodeupdatepulse=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride2_0_0_0_mchbar.ffcode_rxdll_ovrd=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride2_0_0_0_mchbar.leakcode_rxdll_ovrd=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar=0x600001
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.thermsensoren=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.gvrefselvdd2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.load_phdrvg=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.load_phdrvpi=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.load_rxdrv=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.picodeph1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.nbiasload_vccclkcomp=0x40
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.nbiasload_mux_sel=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.bwsel_done=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.bwsel_error=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.previous_pass=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_ddrcrcompctl5_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrtxdll_compcr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dlltimercontrol_0_0_0_mchbar=0x11522
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.leakphdrvg_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.leakpidata_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.dqdrvu_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ffphdrvg_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ffpidata_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.cmddrvu_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.dqodtd_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.leakphdrvpi_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.leakpiccc_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.clkdrvu_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.cmddrvd_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.dqdrvd_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ffphdrvpi_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ffpiccc_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ctldrvu_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.clkdrvd_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.leakrxdrv_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.leakpird_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ctldrvd_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ffrxdrv_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ffpird_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.leakcodetxdll_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ffcodetxdll_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.leakcoderxdll_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ffcoderxdll_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.leakcodetxdllccc_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.ffcodetxdllccc_dvfs=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddr_compcr_dvfsoverride0_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.dlllockfsm_qual_disable=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.txdllpowerdown=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.sparerw1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.sparerw2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.sparerw3=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.sparerw4=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.sparerw5=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.sparerw6=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.sparerw8=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compoverride3_0_0_0_mchbar.daccodefreeze_ovrd=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol2_0_0_0_mchbar=0x344d80f1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol2_0_0_0_mchbar.dllfsm_output_en=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol2_0_0_0_mchbar.tlvrsettle=0x78
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol2_0_0_0_mchbar.tdlllock_fastlock=0x6c
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol2_0_0_0_mchbar.tdlldisable=0x2
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol2_0_0_0_mchbar.tlvrdisable=0xd
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol2_0_0_0_mchbar.sparerw=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar=0x1a100b4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.tdlllock=0xb4
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.tdllenlow=0x20
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.force_dll_enable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.force_dll_relock=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.disable_dlllock_error=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.force_dll_disable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.dll_lock_flag=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.dll_lock_timeout_flag=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.dlllockfsm_clkg_disable=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.funclock_avg_cntr=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol3_0_0_0_mchbar.saprerw=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol4_0_0_0_mchbar=0xc000810
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol4_0_0_0_mchbar.funclock_target_samples=0x10
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol4_0_0_0_mchbar.avg_cntr_low=0x8
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_vccdllcompcontrol4_0_0_0_mchbar.avg_cntr_high=0xc0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol0_0_0_0_mchbar=0x3820019a
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol0_0_0_0_mchbar.daccode_lo_thresh=0x19a
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol0_0_0_0_mchbar.daccode_hi_thresh=0x400
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol0_0_0_0_mchbar.daccodefreeze_timer_val=0x20
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol0_0_0_0_mchbar.enable_txdllcrwr=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol0_0_0_0_mchbar.enable_rxdllcrwr=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol0_0_0_0_mchbar.enable_txdllccccrwr=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol0_0_0_0_mchbar.sparerw=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol1_0_0_0_mchbar=0x279f82cc
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol1_0_0_0_mchbar.daccode_targ_thresh=0x2cc
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol1_0_0_0_mchbar.dllshutdown_timer_val=0x10
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol1_0_0_0_mchbar.bwselstatvalue=0xf
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol1_0_0_0_mchbar.vccdlldaccode_txdll=0x279
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol1_0_0_0_mchbar.sparerw=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol2_0_0_0_mchbar=0xf53ca79
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol2_0_0_0_mchbar.vccdlldaccode_rxdll=0x279
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol2_0_0_0_mchbar.vccdlldaccode_txdllccc=0x279
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol2_0_0_0_mchbar.bwselclkcompsel=0x1
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol2_0_0_0_mchbar.bwseldec_timer_val=0xf
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_bwselcompcontrol2_0_0_0_mchbar.sparerw=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup0_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup0_0_0_0_mchbar.sparerw1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup0_0_0_0_mchbar.sparerw2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup0_0_0_0_mchbar.sparerw3=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup0_0_0_0_mchbar.sparerw4=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup0_0_0_0_mchbar.sparerw5=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup0_0_0_0_mchbar.sparerw6=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup0_0_0_0_mchbar.sparerw7=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup0_0_0_0_mchbar.sparerw=0x0
ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup1_0_0_0_mchbar=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup1_0_0_0_mchbar.sparerw1=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup1_0_0_0_mchbar.sparerw2=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup1_0_0_0_mchbar.sparerw3=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup1_0_0_0_mchbar.sparerw4=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup1_0_0_0_mchbar.sparerw5=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup1_0_0_0_mchbar.sparerw6=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup1_0_0_0_mchbar.sparerw7=0x0
    ddrphy_ddrcomp.ddrphy_ddrcomp.sideband_mem.ddrcomp_cr_compbackup1_0_0_0_mchbar.sparerw=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar=0x2644e377
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.target=0x177
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp0_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar=0x2644e377
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.target=0x177
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp1_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar=0x2644e377
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.target=0x177
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp2_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar=0x2644e377
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.target=0x177
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvcciogcontrol_wp3_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar=0x2644e2f0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.target=0xf0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp0_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar=0x2644e2f0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.target=0xf0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp1_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar=0x2644e2f0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.target=0xf0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp2_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar=0x2644e2f0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.target=0xf0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccddqcontrol_wp3_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint0_0_0_0_mchbar=0x48144012
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint0_0_0_0_mchbar.qclkratio=0x12
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint0_0_0_0_mchbar.auxclkratio=0x20
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint0_0_0_0_mchbar.gear4=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint0_0_0_0_mchbar.distglvrselvdd2ladder=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint0_0_0_0_mchbar.distglvrvrefsel=0x81
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint0_0_0_0_mchbar.vddqcompvrefsel=0x4
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint0_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint1_0_0_0_mchbar=0x48148a24
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint1_0_0_0_mchbar.qclkratio=0x24
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint1_0_0_0_mchbar.auxclkratio=0x45
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint1_0_0_0_mchbar.gear4=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint1_0_0_0_mchbar.distglvrselvdd2ladder=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint1_0_0_0_mchbar.distglvrvrefsel=0x81
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint1_0_0_0_mchbar.vddqcompvrefsel=0x4
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint1_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint2_0_0_0_mchbar=0x4814ae30
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint2_0_0_0_mchbar.qclkratio=0x30
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint2_0_0_0_mchbar.auxclkratio=0x57
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint2_0_0_0_mchbar.gear4=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint2_0_0_0_mchbar.distglvrselvdd2ladder=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint2_0_0_0_mchbar.distglvrvrefsel=0x81
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint2_0_0_0_mchbar.vddqcompvrefsel=0x4
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint2_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint3_0_0_0_mchbar=0x4834fc40
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint3_0_0_0_mchbar.qclkratio=0x40
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint3_0_0_0_mchbar.auxclkratio=0x7e
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint3_0_0_0_mchbar.gear4=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint3_0_0_0_mchbar.distglvrselvdd2ladder=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint3_0_0_0_mchbar.distglvrvrefsel=0x83
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint3_0_0_0_mchbar.vddqcompvrefsel=0x4
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_workpoint3_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar=0xda6bb9f4
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.coldlocktime=0x1f4
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.locksource=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.plllocksel=0x3
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.intplllocksel=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.statusplllocksel=0x3
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.lockcountf=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.lockcountp_m=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.lockwindow=0x9
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.lockphyst=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.fusaflagunlock=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusevirtual_0_0_0_mchbar.pllenlow=0xd
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar=0x35d
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.deskewen=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.offsetcalbyp=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.offsetcalcnt=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.offsetcalcntearly=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.offsetcalen=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.offsetcalwr=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.pllreserved0=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.pllreserved1=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.altrefclk=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfusephclk_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar=0x35d
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.deskewen=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.offsetcalbyp=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.offsetcalcnt=0x7
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.offsetcalcntearly=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.offsetcalen=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.offsetcalwr=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.pllreserved0=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.pllreserved1=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.altrefclk=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllfuseauxclk_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar=0x1001f
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclkpllen=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclklock=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclkfilterlock=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclklatelock=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclkstickylock=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclklockfallcount=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclkoffsetcallock_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclklatecallock_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclkstickycallock_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclkcallockfallcount_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.phclkfinallock=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.auxclkpllen=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.auxclklock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.auxclklatelock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.auxclklockfallcount=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.auxclkfinallock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.tllock_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.tllatelock_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.tlstickylock_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_pllstatus_0_0_0_mchbar.tllockfallcount_spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar=0x4e8800
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.ovrdphclock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.ovrdphclkpllen=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.phclkdtesten=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.phclkforcebypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.phclkoffsetfastcal=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.ovrdauxclock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.ovrdauxpllen=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.auxdtesten=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.auxforcebypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.auxoffsetfastcal=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.phclkpllfeedback=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.tldelay=0x8
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.tlfsmstart=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.tlfsmen=0x3
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.tlfsmcount=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.tlrstdelay=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcomppll_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompqclk0cal1_0_0_0_mchbar=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompqclk0cal1_0_0_0_mchbar.offsetcal2_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompqclk0cal1_0_0_0_mchbar.offsetcal3_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompqclk0cal1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompqclk0cal0_0_0_0_mchbar=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompqclk0cal0_0_0_0_mchbar.offsetcal0_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompqclk0cal0_0_0_0_mchbar.offsetcal1_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompqclk0cal0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal3_0_0_0_mchbar=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal3_0_0_0_mchbar.offsetcal2_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal3_0_0_0_mchbar.offsetcal3_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal3_0_0_0_mchbar.qclkdcc3=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal2_0_0_0_mchbar=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal2_0_0_0_mchbar.offsetcal0_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal2_0_0_0_mchbar.offsetcal1_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal2_0_0_0_mchbar.qclkdcc2=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal1_0_0_0_mchbar=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal1_0_0_0_mchbar.offsetcal2_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal1_0_0_0_mchbar.offsetcal3_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal1_0_0_0_mchbar.qclkdcc1=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal0_0_0_0_mchbar=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal0_0_0_0_mchbar.offsetcal0_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal0_0_0_0_mchbar.offsetcal1_spare=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal0_0_0_0_mchbar.qclkdcc0=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_ddrcrcompauxclk0cal0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ugbcontrol_0_0_0_mchbar=0x2640008
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ugbcontrol_0_0_0_mchbar.bggndrefbypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ugbcontrol_0_0_0_mchbar.bgbiastrim=0x4
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ugbcontrol_0_0_0_mchbar.ugb0offset=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ugbcontrol_0_0_0_mchbar.ugb1offset=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ugbcontrol_0_0_0_mchbar.ugbrampupdelay=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ugbcontrol_0_0_0_mchbar.vccioslopeoc=0x9
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ugbcontrol_0_0_0_mchbar.vccclkslopeoc=0x9
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ugbcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar=0x165352
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.phclklocktime=0x352
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.auxclklocktime=0x2ca
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.phclkphaseearly=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.phclkphaselate=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.auxclkphaseearly=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.auxclkphaselate=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.fusaphpllresetstatus=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.fusaauxpllresetstatus=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.auxclkoffsetcallock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.auxclklatecallock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.auxclkstickycallock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrpll_cr_plllocktimestatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrtlclk_cr_ddrcrtlclkdrvctrl_0_0_0_mchbar=0x1a384210
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrtlclk_cr_ddrcrtlclkdrvctrl_0_0_0_mchbar.endrvnclk=0x10
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrtlclk_cr_ddrcrtlclkdrvctrl_0_0_0_mchbar.endrvnclkb=0x10
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrtlclk_cr_ddrcrtlclkdrvctrl_0_0_0_mchbar.endrvsclk=0x10
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrtlclk_cr_ddrcrtlclkdrvctrl_0_0_0_mchbar.endrvsclkb=0x10
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrtlclk_cr_ddrcrtlclkdrvctrl_0_0_0_mchbar.ljpllusync12in=0x3
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrtlclk_cr_ddrcrtlclkdrvctrl_0_0_0_mchbar.ljpllusync1out=0xd
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrtlclk_cr_ddrcrtlclkdrvctrl_0_0_0_mchbar.ljpll_clk_bypass_sel=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrtlclk_cr_ddrcrtlclkdrvctrl_0_0_0_mchbar.auxpll_clk_bypass_sel=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar=0x403
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.vsshivrefsel=0x3
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.lvrenabletimer=0x80
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.vsshipwrgood_ovrd=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.vddqlvrcbb_i_bonus=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.vddqlvrcbb_o_bonus=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.vsshigencbb_i_bonus=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.vsshigencbb_o_bonus=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.ffnbiasgenbonusin_1=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.ffnbiasgenbonusout_1=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_complvrcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar=0x10000
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.eniogddqglpmode4mask=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.distlvrbonusin=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.distlvrbonusout=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.bgvrefbonusin=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.bgvref0bonusout=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_miscbonus_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar=0x8202
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.disable_ringosc_h=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.dcc_enable=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.pwrup_clk_sel=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.bypass_clk_sel=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.ratio_scaling_factor=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.fdbk_src_sel=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.dcc_src_sel=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.pll_refclk_valid=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.finallocksel_int=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.finallocksel_ext=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.clkout3_en=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.backuppll_qclk_lock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.early_lock_selection=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.keep_regulator_on=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_qclkpllstrap_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar=0x8002
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.disable_ringosc_h=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.dcc_enable=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.pwrup_clk_sel=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.bypass_clk_sel=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.ratio_scaling_factor=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.fdbk_src_sel=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.dcc_src_sel=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.pll_refclk_valid=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.finallocksel_int=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.finallocksel_ext=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.clkout3_en=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.backuppll_auxclk_lock=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.keep_regulator_on=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.auxclkgear=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_auxclkpllstrap_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar=0x28b4cfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.nbiasload=0x53
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.disable=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrcomp_sbmem.sideband_ugmem.ddrcomp_cr_ddrcrvccclkffnbias1_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x7a2100
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x8
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x47a1100
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x3df1880
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x6
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x43e0480
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x7fe08c0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x103d0000
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x4
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x17ff0000
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x5
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0xc3e0040
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100c8
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc8
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042902
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x102
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3cde867
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x67
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x404c503
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x103
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x62
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0x101
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1fcef
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xef
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfe
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x3dec60a
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x7
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x6
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xfc000000
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xfc000000
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61011a8
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x23
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444c22
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b836
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x36
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42078a67
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x67
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x7
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa02a0a9
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa9
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa8
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa0
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa5298ad
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xad
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xa6
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa5
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f29cab
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xab
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa7
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x7a2100
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x8
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x47a1100
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x3df1880
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x6
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x43e0480
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x7fe08c0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x103d0000
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x4
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x17ff0000
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x5
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0xc3e0040
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100c8
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc8
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042902
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x102
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3cde867
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x67
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x404c503
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x103
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x62
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0x101
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1fcef
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xef
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfe
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x3dec60a
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x7
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x6
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xfc000000
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xfc000000
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61011a8
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x23
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444c22
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b836
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x36
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42078a67
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x67
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x7
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa02a0a9
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa9
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa8
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa0
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa5298ad
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xad
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xa6
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa5
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f29cab
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xab
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa7
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data0ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x43d0000
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0xbc00000
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x87a0000
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x83d0000
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0xb90400
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x19
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x5
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x7ff0400
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x5c0d40
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x5
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x3a10440
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100b9
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xb9
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x50428f6
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0xf6
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3e9ec3a
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x3a
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf6
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xfa
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3f870fb
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0xfb
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x38
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfe
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1f502
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0x102
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfa
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x2dec60a
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x7
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x6
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xc000001f
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xc000001f
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1b
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6104228
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x84
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x19a
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40c24822
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x4
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b837
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x10034
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x100
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x56168c6f
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x6f
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8c
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x16
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2b
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa6280a0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa0
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa6
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa82b0a8
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa8
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xac
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa8
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f298a3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xa3
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa6
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data0ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x7fe0040
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x3c10040
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x3df0000
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x83e0040
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x3fe08c0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x3810d00
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1c
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x3f0d00
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x43d0d00
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x84f8c3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x1f
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x21
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042908
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x108
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3adf06b
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x6b
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf8
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xeb
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3e0cefe
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0xfe
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x67
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xf8
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x208f2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x104
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x2fac4c8
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x6
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x7
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x8e
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x8e
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x7e000000
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x7e000000
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61033a8
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x67
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41434822
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b838
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x38
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42078a67
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x67
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x7
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa5284ad
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xad
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa1
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa5
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xb82a0aa
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xaa
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xa8
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xb8
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2acac
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xac
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xab
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data1ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x13a10000
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x4
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0xfa10000
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0xf450040
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x5
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1a
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0xc3d0000
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x43d0440
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x83d0440
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x7df0c80
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x3ff1780
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0xe
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x84e8bd
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xbd
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x1d
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x21
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x50428ef
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0xef
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x409ea42
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x42
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf5
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0x102
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3ec7504
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x104
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x3a
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfb
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1f8ff
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xff
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfc
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x3fac4c8
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x6
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x7
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x8e
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x8e
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xc000000f
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xc000000f
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1b
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6103d28
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x7a
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40c34a22
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1ba41
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x41
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x56158c6b
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x6b
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8c
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x15
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2b
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xad29ca6
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa6
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa7
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xad
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xb42a8a4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xaa
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xb4
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2acaa
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xaa
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xab
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data1ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0xbff1000
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0xfa20400
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0xbdf0c40
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0xc3c0000
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x85d0840
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x7611c40
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x7
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1b
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0xfa00c40
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0xb611880
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x6
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1b
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x84f8c4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x1f
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x21
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x504290c
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x10c
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x415fe36
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x36
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xff
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0x105
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3e07305
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x105
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x39
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xf8
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1f907
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0x107
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfc
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x321ab37
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x7
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x6
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x5
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x95
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x95
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x8000000f
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x8000000f
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6105228
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0xa4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444a22
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1c039
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x39
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x38
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42178a75
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x75
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xae2c4a2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xb1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xae
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa42bca1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa1
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xaf
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa4
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2a4a2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xa2
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa9
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data2ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x1ba10400
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x1be00000
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x17ff0400
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x5
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0xbff0c00
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x13a20440
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x4
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x3fd0c00
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x7820c00
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1c
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x4990c40
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x19
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x4
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x7cf0c8
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc8
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x1e
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x1f
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x50428fd
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0xfd
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3f1e21d
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x1d
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xfc
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3f43900
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x100
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x1c
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfd
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x204ed
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xed
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x102
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x221ab37
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x7
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x6
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x5
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x95
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x95
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xc
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xc
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x1fc
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x1fc
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1b
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6100028
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40c34a22
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1a835
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x35
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x35
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x88b4
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x88
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x56178c76
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x76
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8c
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2b
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa12b4a2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa2
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xad
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa1
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0x9e280ab
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xab
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xa0
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0x9e
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f25cac
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xac
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0x97
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data2ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x43c0000
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x7a00000
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x7a10000
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0xbfd0000
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x7830f00
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0xc
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1c
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x3df0b40
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0xd
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x45d0780
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0xe
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x3c01700
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0xc
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x7d00ba
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xba
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x1f
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042906
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x106
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3f9ee3c
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x3c
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf7
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xfe
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x40076fd
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0xfd
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x3b
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0x100
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x208f5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x104
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x32839ee
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x6
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x7
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x4
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x93
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x93
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x8000001f
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x8000001f
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61014a8
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x29
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x19a
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444a22
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1d037
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x3a
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x100b4
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x100
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42178a74
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x74
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa32b4a5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa5
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xad
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa3
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa12c0a0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xb0
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa1
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f27cb7
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xb7
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0x9f
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data3ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0xbff0000
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x3e103c0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x7a103c0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x3c003c0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x7b0000
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1b
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x5b07c0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1b
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x7a203c0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x3a20800
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x7900c1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x1e
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x50428f8
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0xf8
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3b9f813
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x13
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xfc
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xee
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3e80105
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x105
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfa
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1f8f3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfc
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x22839ee
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x6
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x5
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x7
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x4
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x93
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x93
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xc
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xc
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x1f8
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x1f8
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1b
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6100028
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40c44a22
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b036
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x36
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x36
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x56178c76
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x76
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8c
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2b
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa12c0ab
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xab
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xb0
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa22b0ac
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xac
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xac
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa2
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f284ac
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xac
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa1
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data3ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x3822880
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0xa
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1c
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0xffd1400
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x7fd1c40
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x7
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x1b430040
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1a
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x1bdf0880
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x183f0000
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x1b430000
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1a
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x185d0000
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100c5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042905
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x105
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3e1f22e
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x2e
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf9
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf8
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3e848f6
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0xf6
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x24
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfa
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x200f5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x100
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x3dec60a
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x7
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x6
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x91
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x91
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x3f
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x3f
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61030a8
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x61
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444a22
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1c037
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x38
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42178a75
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x75
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa32c4a9
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa9
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xb1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xaf2ccb0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xb0
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xb3
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xaf
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2b4a1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xa1
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xad
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data4ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x147c0000
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x5
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x101e0000
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x4
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0xc3a0040
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x83d0040
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x7df0880
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x87d0880
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x3a01580
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x6
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x7fe1140
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x80f0b8
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xb8
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x1e
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x50428fd
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0xfd
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3e20c29
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x29
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0x106
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf8
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3d44d03
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x103
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x26
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xf5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x202f3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x101
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x2dec60a
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x7
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x6
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x91
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x91
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xff
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xff
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1b
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6106328
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0xc6
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40c44a22
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b839
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x39
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x56178c73
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x73
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8c
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2b
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0x9f294aa
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xaa
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0x9f
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xaa2a0a5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa5
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xa8
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xaa
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2bcab
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xab
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xaf
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data4ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x87a0040
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x3df0900
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x47d0000
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x83c0900
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x83e0900
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x3d0d40
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x5
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x3a11180
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x6
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x3a115c0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x7
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8110b4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xb4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x22
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042901
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x101
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3ae0233
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x33
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0x101
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xeb
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3f45904
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x104
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x2c
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfd
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1f2fb
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xfb
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xf9
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x2f4e518
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x6
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x5
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x7
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xe
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xe
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x7e
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x7e
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61019a8
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x33
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x19a
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444a22
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b037
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x36
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x8234
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x82
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42178a74
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x74
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xba27ca1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0x9f
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xba
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xb12b4a2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa2
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xad
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xb1
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2b0ac
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xac
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xac
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data5ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0xc3c0000
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0xc3d0000
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0xfe10480
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0xfff0000
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x43d0880
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x7fe0880
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x7c11080
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x3ff10c0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8108bc
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xbc
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x21
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x50428f2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0xf2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x38e022d
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x2d
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0x101
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xe3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x40c5100
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x100
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x28
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0x103
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1fcf2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfe
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x3f4e518
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x6
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x5
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x7
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xe
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xe
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xfe
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xfe
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1b
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61025a8
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x4b
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40c44822
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b838
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x38
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x56178c71
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x71
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8c
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2b
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xb02ccac
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xac
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xb3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xb0
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa62a4a6
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa6
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xa9
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa6
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f288a3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xa3
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa2
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data5ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x3de0cc0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x7fe07c0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0xd810c0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x18
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x6
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x3df0840
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0xc3e0040
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x81f0000
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x7fe0000
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0xbc10000
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100c1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x504290c
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x10c
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3c1ea40
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x40
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf5
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3f48701
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x101
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x43
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfd
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1eaf4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xf5
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x321ad2f
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x7
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x5
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x6
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xe000000f
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xe000000f
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6104ca8
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x99
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444822
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b837
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42098a69
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x69
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x9
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa8294a7
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa7
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa5
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa8
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xb12e0a3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa3
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xb8
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xb1
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2a0ae
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xae
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa8
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data6ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x17df0000
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x5
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x1b630040
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1b
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x17ff07c0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x5
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x7ff10c0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x10790c80
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x19
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x4
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x43f1900
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x6
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x3fd2500
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x9
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x3c12540
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x5
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x9
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x78f8c4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x1f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x1e
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x50428f5
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0xf5
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3bdf659
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x59
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xfb
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xef
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3f8b903
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x103
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x5c
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfe
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x210fc
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xfc
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x108
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x221ad2f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x7
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x5
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x6
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0x1
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xfc000001
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xfc000001
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1b
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6102fa8
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x5f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40c24c22
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1c038
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x38
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x38
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x204b4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x204
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x56088c67
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x67
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8c
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x8
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2b
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa52c8b3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xb3
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xb2
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa5
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa426cab
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xab
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0x9b
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa4
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2a8b1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xb1
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xaa
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data6ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x3e17c0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x7c11000
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x47b1780
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0xe
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1b
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x83d0880
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0xc3d0880
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x83e0400
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0xfc20880
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x145e0000
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x5
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8508c5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x21
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x21
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042904
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x104
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3a9fc4f
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x4f
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xfe
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xea
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3e892fa
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0xfa
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x49
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfa
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x20cf3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x106
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x2fa52d0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x4
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x6
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x7
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x95
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x95
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xe000000f
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xe000000f
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61038a8
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x71
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x19a
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41434a22
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b838
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x38
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x10b4
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x10
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42098a68
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x68
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x9
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0x9a298a0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa0
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa6
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0x9a
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0x9e2b4a3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa3
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xad
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0x9e
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f298ac
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xac
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa6
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data7ch0.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0xbc103c0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0xc9b0000
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1b
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0xbff0000
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0xbff0400
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x76110c0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1b
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x3e1900
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x6
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x47c1080
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x7a10c00
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x7cf0c5
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc5
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x1e
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x1f
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042902
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x102
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3a9fa5e
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x5e
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xfd
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xea
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3ecb706
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x106
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x5b
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfb
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x202f9
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf9
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x101
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x3fa52d0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x5
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x6
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x7
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x95
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x95
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0x3
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xf8000003
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xf8000003
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61020a8
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x41
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x19a
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x40c34a22
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b039
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x39
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x36
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x9034
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x90
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x56088c67
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x67
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8c
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x8
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x2b
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xae2c8a7
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa7
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xb2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xae
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa328cb2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xb2
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xa3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa3
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f274aa
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xaa
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0x9d
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.data7ch1.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x7a2100
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x8
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x47a1100
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x3df1880
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x6
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x43e0480
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x7fe08c0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x103d0000
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x4
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x17ff0000
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x5
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0xc3e0040
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100c8
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc8
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042902
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x102
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3cde867
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x67
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x404c503
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x103
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x62
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0x101
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1fcef
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xef
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfe
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x3dec60a
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x7
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x6
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xfc000000
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xfc000000
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61011a8
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x23
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x19a
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444c22
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b836
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x36
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x22234
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x222
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42078a67
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x67
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x7
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa02a0a9
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa9
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa8
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa0
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa5298ad
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xad
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xa6
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa5
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f29cab
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xab
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa7
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.dataddr5ch0il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x7a2100
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x8
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x47a1100
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x3df1880
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x6
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x43e0480
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x7fe08c0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x103d0000
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x4
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x17ff0000
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x5
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0xc3e0040
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100c8
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc8
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042902
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x102
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3cde867
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x67
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x404c503
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x103
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x62
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0x101
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1fcef
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xef
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfe
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x3dec60a
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x7
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x6
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xfc000000
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xfc000000
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61011a8
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x23
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444c22
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x6
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b836
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x36
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42078a67
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x67
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x7
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa02a0a9
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa9
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa8
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa0
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa5298ad
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xad
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xa6
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa5
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f29cab
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xab
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa7
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.dataddr5ch0nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x3de0cc0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x7fe07c0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0xd810c0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x18
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x6
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x3df0840
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0xc3e0040
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x81f0000
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x7fe0000
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0xbc10000
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100c1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x504290c
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x10c
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3c1ea40
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x40
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf5
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3f48701
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x101
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x43
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfd
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1eaf4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xf5
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x321ad2f
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x7
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x5
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x6
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xe000000f
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xe000000f
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6104ca8
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x99
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444822
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b837
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x24834
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x248
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42098a69
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x69
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x9
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa8294a7
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa7
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa5
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa8
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xb12e0a3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa3
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xb8
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xb1
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2a0ae
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xae
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa8
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.dataddr5ch1il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0xbff1000
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0xfa20400
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0xbdf0c40
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0xc3c0000
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x85d0840
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x7611c40
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x7
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1b
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0xfa00c40
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0xb611880
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x6
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1b
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x84f8c4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x1f
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x21
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x504290c
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x10c
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x415fe36
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x36
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xff
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0x105
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3e07305
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x105
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x39
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xf8
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1f907
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0x107
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xfc
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x321ab37
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x7
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x6
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x5
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x95
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x95
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x8000000f
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x8000000f
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6105228
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0xa4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444a22
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1c039
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x39
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x38
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42178a75
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x75
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xae2c4a2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xb1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xae
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa42bca1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa1
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xaf
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa4
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2a4a2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xa2
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa9
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.dataddr5ch1nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x43c0000
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x7a00000
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x7a10000
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0xbfd0000
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x7830f00
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0xc
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1c
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x3df0b40
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0xd
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x45d0780
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0xe
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x3c01700
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0xc
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x7d00ba
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xba
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x1f
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042906
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x106
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3f9ee3c
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x3c
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf7
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xfe
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x40076fd
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0xfd
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x3b
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0x100
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x208f5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x104
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x32839ee
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x6
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x7
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x4
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x93
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x93
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x8000001f
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x8000001f
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61014a8
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x29
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444a22
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1d037
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x3a
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42178a74
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x74
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa32b4a5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa5
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xad
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa3
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xa12c0a0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xb0
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xa1
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f27cb7
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xb7
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0x9f
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.dataddr5ch2il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x3822880
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0xa
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1c
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0xffd1400
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x7fd1c40
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x7
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x1b430040
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1a
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x1bdf0880
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x183f0000
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x1b430000
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1a
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x185d0000
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x6
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100c5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042905
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x105
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3e1f22e
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x2e
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf9
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf8
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3e848f6
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0xf6
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x24
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfa
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x200f5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0x100
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x3dec60a
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x4
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x7
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x6
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x91
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x91
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x3f
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x3f
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61030a8
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x61
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444a22
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1c037
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x38
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x28134
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x281
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42178a75
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x75
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa32c4a9
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa9
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xb1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xaf2ccb0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xb0
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xb3
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xaf
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2b4a1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xa1
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xad
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.dataddr5ch2nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x87a0040
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1a
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x3df0900
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0x47d0000
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x83c0900
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1c
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0x83e0900
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x3d0d40
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x5
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1d
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x3a11180
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x6
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0x3a115c0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x7
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x5
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1d
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8110b4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xb4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x22
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x5042901
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x101
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3ae0233
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x33
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0x101
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xeb
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3f45904
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x104
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x2c
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfd
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1f2fb
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xfb
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xf9
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x2f4e518
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x6
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x5
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x7
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xe
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xe
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0x7e
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0x7e
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x61019a8
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x33
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444a22
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x5
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b037
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x36
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42178a74
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x74
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x17
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xba27ca1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0x9f
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xba
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xb12b4a2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa2
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xad
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xb1
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2b0ac
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xac
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xac
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.dataddr5ch3il.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar=0x3de0cc0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqperbitdeskew=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar=0x7fe07c0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0xf
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqperbitdeskew=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane1_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar=0xd810c0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqperbitdeskew=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x18
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x6
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar=0x3df0840
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqperbitdeskew=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar=0xc3e0040
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane4_0_0_0_mchbar.txdqperbitdeskew=0x3
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar=0x81f0000
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x1f
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane5_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar=0x7fe0000
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x1e
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x1f
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane6_0_0_0_mchbar.txdqperbitdeskew=0x1
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar=0xbc10000
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x1e
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane7_0_0_0_mchbar.txdqperbitdeskew=0x2
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank0lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank1lane8_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank2lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane0_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane1_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane2_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane3_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane4_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane5_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane6_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskewoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqperbitdeskew=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetr=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.rxdqvrefoffsetf=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqrank3lane7_0_0_0_mchbar.txdqperbitdeskew=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank0_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank1_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank2_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.txdqsdccoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rxdqsvrefoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqstcocode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqsprnftcodelay=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrdatadqsrank3_0_0_0_mchbar.dqspfnrtcodelay=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar=0x8100c1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxrcvenpi=0xc1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar=0x810024
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxrcvenpi=0x24
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar=0x810004
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxrcvenpi=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqspdelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.rxdqsndelaypi=0x20
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_rxcontrol0rank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar=0x504290c
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqdelay=0x10c
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank0_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar=0x5042865
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqdelay=0x65
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.txdqsdelay=0x85
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank1_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank2_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar=0x5052885
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqdelay=0x85
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.txdqsdelay=0xa5
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqtxequalization=0x14
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_txcontrol0rank3_0_0_0_mchbar.dqstxequalization=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar=0x1008
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankovrd=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rankvalue=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxampoffseten=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rxtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.wltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.rltrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.senseamptrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.catrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparityodd=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.caparitytrain=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.lpddr5=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.r2rtrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.dqsrftrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.en16uimask=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.ddr5_cstrainingmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_datatrainfeedback_0_0_0_mchbar.datatrainfeedback=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqdrvcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.dqodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdqdbi=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq10=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq32=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq54=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsetcomp_0_0_0_mchbar.rxxtalkdq76=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rcvenoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.rxdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.txdqsoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdataoffsettrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar=0xf8009700
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.tx_clock_on_with_txanalogen=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.local_gate_d0tx=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.internalclockson=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txpion=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txon=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.txdisable=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqodtparkhi=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.endqsodtparkmode=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.biaspmctrl=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.vrefpmctrl=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxdisable=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.forcerxon=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxmode=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsnparklowvoh=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtforceqdrven=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtsampoff=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disableodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.ddrcrforceodton=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.odtmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.rxpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.disrxsaloffwhendrvenhi=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.gvblock_blockretrainload_dis=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqidlemodedrven=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqdrvstatlegen=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol0_0_0_0_mchbar.dqsidlemodedrven=0x1
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar=0x70b0a841
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.disabletxdqs=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqssecterfinalmuxsel=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbienable=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dbimode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtdelay=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqsodtduration=0x5
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtdelay=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dqodtduration=0x6
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampdelay=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.senseampduration=0x7
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar=0x84c72282
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.bertmode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsaltailctrl=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.wrpreamble=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.blocksdlwithrcven=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rcvenextff=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvddqprogmfc=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxvrefvttprogmfc=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxburstlenby2minus1=0x7
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.endqsnrcven=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.disabledqsodtstatic=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkstgnum=0x13
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.forcercvenon=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxclkdlysel=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol2_0_0_0_mchbar.rxsalspeed=0x1
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar=0x3f809090
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxxtalk=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxpion=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.txdqnmosonly=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasrloadvref=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.biasirefadj=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxdqstailctl=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.odtsinglesegen=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.dqsodtcompoffset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.vrefpwrmuxselvdd2=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatacontrol5_0_0_0_mchbar.rxvref=0x7f
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar=0x300c03
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap0=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank0tap1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap0=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank1tap1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap0=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rxeqrank2tap1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap01_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar=0x45000003
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap0=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rxeqrank3tap1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqcap=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqres=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxeqtap_0_0_0_mchbar.dqseqlegs=0x4
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar=0xc00000
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrdmodeen=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrdqovrddata=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrnumofpulses=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrmaskcntpulsenumstart=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.ddrcrwrpostamble=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcmdbustrain_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar=0x1081c000
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rankmap=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.rorank=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.measpoint=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangeenable=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmcontrol_0_0_0_mchbar.targetbitdbi=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar=0x20000006
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr0=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqtargetr1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr0=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.dqstargetr1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremelane=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.wrlutdq0=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcccalccontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar=0x3c1ea40
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane0result=0x40
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane1result=0xf5
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.lane2result=0xf0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar=0x3f48701
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane3result=0x101
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane4result=0x43
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.lane5result=0xfd
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar=0x1eaf4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane6result=0xf4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane7result=0xf5
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.lane8result=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar=0x1ff7e00
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.lane9result=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanestatus3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit0=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit2=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit3=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.dqtcocompbit4=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit5=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit6=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqtcocompbit7=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dmitcocomp=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.dqmmskipcount=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatatcocontrol1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit0=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit2=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit3=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit4=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit5=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit6=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dcclanetarget_0_0_0_mchbar.targetbit7=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar=0x321ad2f
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq0=0x7
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq1=0x5
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq2=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq3=0x6
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq4=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq5=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq6=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_dq7=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrain_bytesel=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.dataretrainen=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.serialmrrorder=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretrainswizzlecontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraindeltarank_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar=0x94
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.initpicode=0x94
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder0=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder2=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraindeltarank_0_0_0_mchbar.deltapicoder3=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.initpicode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.rocount=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraininitrank0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar=0x30c0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration=0x60
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrwrretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar=0x3002
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.duration=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.resetstatus=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangedelta=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.updonlargechange=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.stoponlargechange=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r0status=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r1status=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r2status=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.r3status=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmstatus=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.fsmrank=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrdretraincontrolstatus_0_0_0_mchbar.largechangetrig=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.burstidleburst=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol0_0_0_0_mchbar.endqsdrvpark=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar=0xf
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb0_0_0_0_mchbar.result=0xf
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar=0xe000000f
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb0_0_0_0_mchbar.result=0xe000000f
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar=0x1000001b
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqsoffset=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayfordqoffset=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrxpi=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdelayforrcven=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforeq=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqsdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.r2rdqdelayforpi=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.rxrankmuxdelay=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrankmuxdelay_0_0_0_mchbar.txrankmuxdelay=0x1
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar=0x6104ca8
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.vctlinit=0x99
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar=0x19a
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.longlock=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar=0x41444822
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.selcnt=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi0=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi1=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightphpi2=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi0=0x8
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi1=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightpi2=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.weightrxdrv=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.cntstart=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrvccclkffcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar=0x1b837
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayp=0x37
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsptargetnui=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqspoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.rxdqsdelayn=0x37
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsntargetnui=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsnoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqstargetnui=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.dqsoffsetnui=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrcompdqsdelay_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar=0x3ffb4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_frz=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adc_en=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcstartcount=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcclkdiv=0x3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcchopen=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.adcdone=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.countstatus=0x3ff
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcradc_0_0_0_mchbar.vrefoffset=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine0=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine1=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine2=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine3=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine4=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine5=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine6=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_dccpilut0_0_0_0_mchbar.fine7=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar=0x88343000
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.maxval=0x10c
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.minwidth=0x6
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.testcycle=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.forcewrongphase=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.writevalparam=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpifsmcontrol_0_0_0_mchbar.savemodn=0x2
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar=0x42098a69
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi=0x69
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpioffset=0x8a
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xover=0x9
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_refpicontrol_0_0_0_mchbar.refpi4xoveroffset=0x21
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar=0xaaaa958a
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleen=0x0
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlecap=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleres=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctleeq=0x4
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctlercmn=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledcload=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctledccmn=0x1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq0=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq1=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq2=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq3=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq4=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq5=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq6=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dq7=0x2
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrrxctle_0_0_0_mchbar.ctletailctl_dbi=0x2
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar=0xa8294a7
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref0=0xa7
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref1=0xa5
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rxvref2=0xa8
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit012_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar=0xb12e0a3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref3=0xa3
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref4=0xb8
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rxvref5=0xb1
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit345_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar=0x7f2a0ae
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref6=0xae
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvref7=0xa8
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rxvrefdbi=0x7f
    ddrphy_ddrdata.dataddr5ch3nil.sideband_mem.ddrdata_cr_ddrcrdatavrefperbit67dbi_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0xe0a3cfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem0.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0xe0a3cfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem1.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem2.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem3.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem4.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem5.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem6.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar=0x20a3cfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasload=0xf
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar=0x20a78fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasload=0x1e
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar=0x20aa0fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasload=0x28
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp2_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar=0x20b84fa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbtarget=0xfa
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ocdivider=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasload=0x61
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasfaststartup=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiastimer0=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.nbiasenleaker=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.localvsxhibypass=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.shortnbias=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.ffready=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.pwrgoodnbias=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrvccclkffnbias_wp3_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar=0x18
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.runbusy=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.sellvr=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.delay=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.statuschop1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetiog=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetddq=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.offsetclk=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrlvrautotrim_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar=0x788995
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw0=0x5
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw1=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw2=0x9
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw3=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw4=0x8
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.bw5=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar=0x16bf447
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw6=0x7
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw7=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.bw8=0x4
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb0=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb1=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb2=0x3
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb3=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb4=0x2
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb5=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb6=0x1
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb7=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.cb8=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_ddrcrtxdllcbtune1_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ffnbiasgenbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg0bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgpg1bonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.pwrgooddistparbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.eniogddqglpmode4mask=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.vccdd2gpgbonusout=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusin=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout0=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ldobonusout1=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.iogdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.ddqgdisable=0x0
    ddrphy_ddrdata_sbmem_space.ddrdata_sbmem7.sideband_ugmem.ddrdata_cr_pm_misc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar=0x4070150
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar=0x8280148
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enphasegating=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.openloop=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.vctrlcap=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turbotrim=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89999799
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar=0x6570195
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitlocal=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitglobal=0x19
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.traintargetoffsetui=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsaccap=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsslope=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.usedramdqs=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.override=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsvref=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxfullspeed=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.compsamples=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllsamples=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllcodeswitch=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar=0xc6f500
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar=0x3641200
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte0=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte1=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rdearlydqs=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.shiftvttcompspinegated=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.usedefaultrdptrcalc=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rstnumpre=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxtogglepreamble=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxsaldfeovrdsel=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenwaveshape=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxreadpointer=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar=0x800162ca
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.rsvd3=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.cccstaticlegctrl=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.diswckpupdcc=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckdivenpreamble=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckincpreamble=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar=0x43398000
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech0=0xc0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech1=0xce
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch1=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar=0x6c9d000
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rankmap=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.savefulldcc=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rorank=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.measpoint=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar=0x210001e6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.cktargetelse=0xf
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremelane=0x8
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa0a0040
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x9208dc7c
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x1f
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x9
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6116c28
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2d8
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte0_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte1_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte0_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte1_bonus=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte0_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte1_bonus=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar=0x4494fa0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte0=0x20
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte1=0x1f
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte0=0x25
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte1=0x22
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f347
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar=0xff
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar=0x311522
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x3
    ddrphy_ddrdata_shared.datashared.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar=0x4070150
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar=0x8280148
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enphasegating=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.openloop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.vctrlcap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turbotrim=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89999799
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar=0x6570195
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitlocal=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitglobal=0x19
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.traintargetoffsetui=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsaccap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsslope=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.usedramdqs=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.override=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsvref=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxfullspeed=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.compsamples=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllsamples=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllcodeswitch=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar=0xc6f500
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar=0x3641200
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rdearlydqs=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.shiftvttcompspinegated=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.usedefaultrdptrcalc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rstnumpre=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxtogglepreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxsaldfeovrdsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenwaveshape=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxreadpointer=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar=0x800162ca
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.rsvd3=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.cccstaticlegctrl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.diswckpupdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckdivenpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckincpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar=0x43398000
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech0=0xc0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech1=0xce
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch1=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar=0x6c9d000
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rankmap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.savefulldcc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rorank=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.measpoint=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar=0x210001e6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.cktargetelse=0xf
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremelane=0x8
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa0a0040
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x9208dc7c
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x1f
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x9
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6116c28
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2d8
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte1_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar=0x4494fa0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte0=0x20
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte1=0x1f
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte0=0x25
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte1=0x22
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f347
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar=0xff
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar=0x311522
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x3
    ddrphy_ddrdata_shared.ddrdata_shared0.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar=0x4070150
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar=0x8280148
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enphasegating=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.openloop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.vctrlcap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turbotrim=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89999799
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar=0x6570195
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitlocal=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitglobal=0x19
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.traintargetoffsetui=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsaccap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsslope=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.usedramdqs=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.override=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsvref=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxfullspeed=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.compsamples=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllsamples=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllcodeswitch=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar=0xc6f500
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar=0x3641200
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rdearlydqs=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.shiftvttcompspinegated=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.usedefaultrdptrcalc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rstnumpre=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxtogglepreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxsaldfeovrdsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenwaveshape=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxreadpointer=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar=0x800162ca
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.rsvd3=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.cccstaticlegctrl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.diswckpupdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckdivenpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckincpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar=0x63018400
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech0=0xc2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech1=0xc0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch1=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar=0x6c9d000
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rankmap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.savefulldcc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rorank=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.measpoint=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar=0x210001e6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.cktargetelse=0xf
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremelane=0x8
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa0a0040
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x9208dc00
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x9
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6115828
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2b0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x13a
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte1_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar=0x4494fa0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte0=0x20
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte1=0x1f
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte0=0x25
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte1=0x22
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f348
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x8
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar=0xff
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar=0x311522
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x3
    ddrphy_ddrdata_shared.ddrdata_shared1.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar=0x4070150
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar=0x8280148
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enphasegating=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.openloop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.vctrlcap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turbotrim=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89999799
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar=0x6570195
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitlocal=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitglobal=0x19
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.traintargetoffsetui=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsaccap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsslope=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.usedramdqs=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.override=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsvref=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxfullspeed=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.compsamples=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllsamples=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllcodeswitch=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar=0xc6f500
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar=0x3641200
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rdearlydqs=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.shiftvttcompspinegated=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.usedefaultrdptrcalc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rstnumpre=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxtogglepreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxsaldfeovrdsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenwaveshape=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxreadpointer=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar=0x800162ca
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.rsvd3=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.cccstaticlegctrl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.diswckpupdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckdivenpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckincpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar=0x43319800
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech0=0xcc
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech1=0xcc
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch1=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar=0x6c9d000
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rankmap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.savefulldcc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rorank=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.measpoint=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar=0x210001e6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.cktargetelse=0xf
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremelane=0x8
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa0a0040
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x9208dc80
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x9
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6117aa8
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2f5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte1_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar=0x4494fa0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte0=0x20
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte1=0x1f
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte0=0x25
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte1=0x22
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f347
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar=0xff
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar=0x311522
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x3
    ddrphy_ddrdata_shared.ddrdata_shared2.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar=0x4070150
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar=0x8280148
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enphasegating=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.openloop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.vctrlcap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turbotrim=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89999799
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar=0x6570195
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitlocal=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitglobal=0x19
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.traintargetoffsetui=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsaccap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsslope=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.usedramdqs=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.override=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsvref=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxfullspeed=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.compsamples=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllsamples=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllcodeswitch=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar=0xc6f500
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar=0x3641200
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rdearlydqs=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.shiftvttcompspinegated=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.usedefaultrdptrcalc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rstnumpre=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxtogglepreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxsaldfeovrdsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenwaveshape=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxreadpointer=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar=0x800162ca
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.rsvd3=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.cccstaticlegctrl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.diswckpupdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckdivenpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckincpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar=0x43219400
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech0=0xca
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech1=0xc8
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch1=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar=0x6c9d000
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rankmap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.savefulldcc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rorank=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.measpoint=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar=0x210001e6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.cktargetelse=0xf
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremelane=0x8
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa0a0040
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x9208dc84
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x9
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6116128
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2c2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x1ba
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte1_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar=0x4494fa0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte0=0x20
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte1=0x1f
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte0=0x25
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte1=0x22
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f337
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar=0xff
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar=0x311522
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x3
    ddrphy_ddrdata_shared.ddrdata_shared3.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar=0x4070150
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar=0x8280148
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enphasegating=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.openloop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.vctrlcap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turbotrim=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89999799
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar=0x6570195
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitlocal=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitglobal=0x19
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.traintargetoffsetui=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsaccap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsslope=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.usedramdqs=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.override=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsvref=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxfullspeed=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.compsamples=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllsamples=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllcodeswitch=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar=0xc6f500
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar=0x3641200
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rdearlydqs=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.shiftvttcompspinegated=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.usedefaultrdptrcalc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rstnumpre=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxtogglepreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxsaldfeovrdsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenwaveshape=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxreadpointer=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar=0x800162ca
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.rsvd3=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.cccstaticlegctrl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.diswckpupdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckdivenpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckincpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar=0x43199400
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech0=0xca
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech1=0xc6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch1=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar=0x6c9d000
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rankmap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.savefulldcc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rorank=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.measpoint=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar=0x210001e6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.cktargetelse=0xf
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremelane=0x8
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa0a0040
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x9208dc88
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x9
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x61164a8
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2c9
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x13a
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte1_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar=0x4494fa0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte0=0x20
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte1=0x1f
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte0=0x25
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte1=0x22
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f347
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar=0xff
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar=0x311522
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x3
    ddrphy_ddrdata_shared.ddrdata_shared4.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar=0x4070150
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar=0x8280148
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enphasegating=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.openloop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.vctrlcap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turbotrim=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89999799
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar=0x6570195
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitlocal=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitglobal=0x19
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.traintargetoffsetui=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsaccap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsslope=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.usedramdqs=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.override=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsvref=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxfullspeed=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.compsamples=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllsamples=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllcodeswitch=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar=0xc6f500
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar=0x3641200
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rdearlydqs=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.shiftvttcompspinegated=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.usedefaultrdptrcalc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rstnumpre=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxtogglepreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxsaldfeovrdsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenwaveshape=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxreadpointer=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar=0x800162ca
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.rsvd3=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.cccstaticlegctrl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.diswckpupdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckdivenpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckincpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar=0x62f99400
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech0=0xca
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech1=0xbe
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch1=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar=0x6c9d000
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rankmap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.savefulldcc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rorank=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.measpoint=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar=0x210001e6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.cktargetelse=0xf
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremelane=0x8
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa0a0040
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x9208dc80
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x9
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6114c28
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x298
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte1_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar=0x4494fa0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte0=0x20
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte1=0x1f
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte0=0x25
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte1=0x22
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f348
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x8
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar=0xff
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar=0x311522
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x3
    ddrphy_ddrdata_shared.ddrdata_shared5.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar=0x4070150
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar=0x8280148
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enphasegating=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.openloop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.vctrlcap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turbotrim=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89999799
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar=0x6570195
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitlocal=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitglobal=0x19
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.traintargetoffsetui=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsaccap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsslope=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.usedramdqs=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.override=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsvref=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxfullspeed=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.compsamples=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllsamples=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllcodeswitch=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar=0xc6f500
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar=0x3641200
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rdearlydqs=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.shiftvttcompspinegated=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.usedefaultrdptrcalc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rstnumpre=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxtogglepreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxsaldfeovrdsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenwaveshape=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxreadpointer=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar=0x800162ca
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.rsvd3=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.cccstaticlegctrl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.diswckpupdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckdivenpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckincpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar=0x43299800
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech0=0xcc
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech1=0xca
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch1=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar=0x6c9d000
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rankmap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.savefulldcc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rorank=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.measpoint=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar=0x210001e6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.cktargetelse=0xf
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremelane=0x8
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa0a0040
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x9208dc08
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x9
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6117fa8
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2ff
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte1_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar=0x4494fa0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte0=0x20
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte1=0x1f
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte0=0x25
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte1=0x22
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f347
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar=0xff
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar=0x311522
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x3
    ddrphy_ddrdata_shared.ddrdata_shared6.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar=0x4070150
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangereset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.skipcrwrite=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.savefulldcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkphaseen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclkdutycycleen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.phclktarget=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.qclktarget=0xa
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dcccontrol_0_0_0_mchbar.dccstepsize=0x10
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar=0x8280148
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enphasegating=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.openloop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.vctrlcap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.turbotrim=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.dccqclkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.phasedrvgpmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph3delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph2delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph1delay=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater0_0_0_0_mchbar.ph0delay=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.qclkdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph3dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph2dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph1dcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phclockrepeater1_0_0_0_mchbar.ph0dcc=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89999799
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x9
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar=0x748fb30
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodephdrvpi=0x30
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcoderxdrv=0x2c
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepidata=0xf
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiread=0x12
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.ffcodepiccc=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccclkcompdataccc_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar=0x6570195
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitlocal=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.driftlimitglobal=0x19
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.traintargetoffsetui=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsaccap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsslope=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.usedramdqs=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.inittrain=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.override=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxdqsvref=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.rxfullspeed=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.compsamples=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllsamples=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.dllcodeswitch=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrcompdqsdelaycontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar=0x24c4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.encnt=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.duration=0x11
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.enchop=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.sellvr=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.amphyster=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensor_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_lvrcurrentsensorcount_0_0_0_mchbar.count=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlstartupoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.txvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rxvctlfastrelockoffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdlloffsetcontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttdn1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrdatacompvtt_0_0_0_mchbar.panicvttup1=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar=0xc6f500
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompodtdown=0x14
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvup=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rcompdrvdown=0x31
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.rparkodtdown=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_rcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar=0x3641200
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenffmuxsel_byte1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rdearlydqs=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.shiftvttcompspinegated=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.usedefaultrdptrcalc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rstnumpre=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxtogglepreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxsaldfeovrdsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rcvenwaveshape=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdatacontrol6_0_0_0_mchbar.rxreadpointer=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar=0x800162ca
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkvoltageselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.txclknmosonly=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.rsvd3=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.cccstaticlegctrl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.diswckpupdcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckdivenpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.wckincpreamble=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.pisyncdivider=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.piclkduration=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.seclk=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.phasedrvpipmen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.intckon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.ckeidlepigatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.iobufact=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.predrvon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.runrefpifsm=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckcontrol_0_0_0_mchbar.blocktrainrst=0x1
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch0lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar=0x400000
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.picode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.tcocode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.dcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidiven=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pidivinc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.laneen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.pien=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccch1lane0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar=0x63397c00
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech0=0xbe
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.clkpicodech1=0xce
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.zerorefpilatency=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.pienovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.cccmuxselect=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcccpicodes_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnfch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.enfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.pfnrfeedbackch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckperbitdeskewrisefall_0_0_0_mchbar.prnffeedbackch1=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar=0x2c371000
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.ddrbscanenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.datavalue=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvref=0x71
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.forcevrefon=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasvrefsel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.biasirefadj=0x8
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxvcmressel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.rxtailctl=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbscandata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar=0x6c9d000
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.ranken=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.laneen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rankmap=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.dccsamples=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.savefulldcc=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rorank=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.enrankovrd=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.measpoint=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.skipcrwrite=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.forceack=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.updatetcocomp=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmcontrol_0_0_0_mchbar.rsvd1=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar=0x210001e6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.dccstepsize=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.cktargetelse=0xf
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.wcktargetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremelane=0x8
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextrememax=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.trackextremerank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechange=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangeenable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcccalccontrol_0_0_0_mchbar.largechangereset=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar=0x1400000
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.lanedone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rankdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcstate=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calcrank=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.calclane=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updateready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.largechange=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdccfsmstatus_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar=0xffbf
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremeoffset=0x3f
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.extremecount=0x1ff
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.laneresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_wckdcclanestatus1_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar=0x2fb80
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvup=0x2e
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.rcompdrvdown=0x2f
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcomp_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.clkrcompdrvoffsetch1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.dqsrcompdrvoffsetbyte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.runtest=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.param=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.maxval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.minwidth=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.calccenter=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolbcycles=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.iolb_ccc_force_odten=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodecontrol_0_0_0_mchbar.laneresult=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodedebugmsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrmarginmodedebuglsb_0_0_0_mchbar.result=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph2result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph1result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus0_0_0_0_mchbar.ph0result=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar=0x500000
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.dccready=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangedcc=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.updatedone=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.sampledone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.largechangeph=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.qclkresult=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_phdcclanestatus1_0_0_0_mchbar.ph3result=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar=0xa0a0040
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.inputclkselect=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enphasegating=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enfusachecking=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lockovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.openloop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.forcedllreset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.endllwithrcvenpi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.enablepiwhenoff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.runsinglecal=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fusaflagunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllweaklockdisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode3dllshutdowndisable=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.lpmode4dllshutdowndisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.fastlock=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.disableff=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.vctrlcap=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turboovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.turbotrim=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rxdllwlwithnotlpmode0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.rsvd2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllturbotrimrelock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol1_0_0_0_mchbar.dllsorten=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar=0x9208dc04
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccrangesel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.selresetrefpidivflop=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllresetflushpulse=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllstaticff=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.dllshutdowntodacstoringdelay=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdllpienbeforeresetflush=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.phasedrvpipmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txpidisable=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldccen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdll_dccfsmen=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.txdlldcccode_extend_en=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrtxdllcontrol2_0_0_0_mchbar.rxdlllpmode2txdlllpmode=0x9
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar=0x6116aa8
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllphclksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldaccodefreeze=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.lockctr=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.locksel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.vctlinit=0x2d5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllpwrdownovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dlldcdtargetsel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccodeen=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllvcdldcccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.fastlockctr=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enturboonstartup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.enwl=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllcontrol0_0_0_0_mchbar.dllsegmentdisable=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllreset=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dllready=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcompleteonce=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.startup=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.detrmlockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.funclockstat=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.stickyunlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.longlock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklockdone=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.compcomplete=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.weaklock=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoolow=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.pdvctlwaytoohi=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.dlldaccode=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrtxdllstatus_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte0_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_done=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_result=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clk_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_bcnt_ival=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.spare2=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_clkgate_dis=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_reset_n=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_dfxccmonbyte1_0_0_0_mchbar.ccm_start=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusin=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.isenselvrbonusout=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddr_pmbonus0_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar=0x77e63
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcodetxdll=0x23
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.ffcoderxdll=0x39
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.bwsel_rxdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdata_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcodetxdlloffset=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.ffcoderxdlloffset1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddr_cr_ddrcrvccdllcompdataoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phbufbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenupperbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenmiddlebonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.phenlowerbonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.refpibonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.txdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllwlovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrden=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.rxdllshutdownovrdval=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.endaccodeoutovrd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrclockingbonusovrd0_0_0_0_mchbar.iobufactovrd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte0databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq2_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq3_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq4_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq5_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq6_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrbyte1databufferbonusperbit0_0_0_0_mchbar.dq7_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.dqsbyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdlldcccode_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllsourcephclksel_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.rxdllterdcdselrefclk_byte1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrwckdqsbufferbonus0_0_0_0_mchbar.wckbyte1_bonus=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte0_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.dbibyte1_bonus=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrcbbbonus0_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar=0x4494fa0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte0=0x20
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_dqsbyte1=0x1f
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte0=0x25
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi4xoveroffset_wckbyte1=0x22
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_refpidqswckoffset_0_0_0_mchbar.refpi2pi_full_sweep=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar=0x3f347
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bw_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_txdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.cb_rxdll_ovrden=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.bwsel_compdist_val_sel=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrdllcbtuneovrd_0_0_0_mchbar.spare=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol0_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar=0xffffffff
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq2_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq3_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq4_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq5_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq6_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol1_0_0_0_mchbar.dq7_dqsfifon_dlysel=0x3
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar=0xff
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte0_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifop_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.dqdbi_byte1_dqsfifon_dlysel=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdata_cr_ddrcrrxfifodlycontrol2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrtxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar=0x13977977
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode0ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode1ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode2ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode3ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode4ph0=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode5ph0=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode6ph0=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode7ph0=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode8ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.mixercode9ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut0_0_0_0_mchbar.dcabw=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar=0x1a2014c1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode10ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode11ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode12ph0=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode13ph0=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode14ph0=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode15ph0=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode0ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode1ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode2ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.mixercode3ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut1_0_0_0_mchbar.cbmix=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar=0xcfac688
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode4ph1=0x0
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode5ph1=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode6ph1=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode7ph1=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode8ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode9ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode10ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode11ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.mixercode12ph1=0x4
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.cbmux=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut2_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar=0x1f5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode13ph1=0x5
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode14ph1=0x6
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.mixercode15ph1=0x7
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrrxdll_cr_picodelut3_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar=0x311522
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrtxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.fastlockctrrxdll=0x2
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllweaklockexitdelay=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rxdllstartupcntsel=0x1
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.txdllshutdowngracecounter=0x3
    ddrphy_ddrdata_shared.ddrdata_shared7.sideband_mem.ddrdll_cr_dlltimercontrol_0_0_0_mchbar.rsvd=0x0
ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr2.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr3.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr4.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr5.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr6.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr7.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr8.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgcr9.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr0.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.ddrpgtermcr1.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar=0x20000000
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target0=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.target1=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.spare=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.ensensor=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.rstcount=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.selcount=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.countmsb=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.usepsal=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.chop=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.endiv=0x1
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaundervoltage=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensor_0_0_0_mchbar.fusaovervoltage=0x0
ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar=0x58000000
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count0=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.count1=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.cntstart=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.duration=0x6
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddr_cr_lvrvoltagesensorcount_0_0_0_mchbar.sellvr=0x2
ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x89888888
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0x8
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x8
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x8
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x8
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x8
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x8
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x8
ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.tlbonusout=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusin=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout0=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.vsbonusout1=0x0
    ddrphy_ddrpgcombo.pgcrshared.sideband_mem.ddrpg_cr_tlinetermination_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar=0x4990021e
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.eccpresent=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.gvblock_blockretrain_dis=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.dficmddecode_en=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.ddrnochinterleave=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.gearmode=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.forcelpmode=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.clkgatedisable=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.dataclkgatedisatidle=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.lp5wck2ckratio=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.lpddr4mode=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.channel_not_populated=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.dis_iosf_sb_clk_gate=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.scramen=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.write0en=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.bgmode=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.rdretrainovrd=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.wrretrainovrd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.ddr5mode=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.disablecccph1=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.ddr52nmode=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.ddr52dpc=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.lp5mode=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar.cmddelay=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar=0x10803c
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.io_train_rst=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.io_train_rst_quiet_time=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.io_train_rst_duration=0xf
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.dccclkgatedisable=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.ca_mirrored=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.chsyncdgnt_disable=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.gnt_ch_cntr_value=0x10
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.gnt_ch_0_error=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.gnt_ch_1_error=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.gnt_ch_2_error=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.gnt_ch_3_error=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.gnt_ch_4_error=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.gnt_ch_5_error=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.gnt_ch_6_error=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.gnt_ch_7_error=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol1_0_0_0_mchbar.spare1=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar=0x8011d08
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar.txburstlen=0x8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar.rxburstlen=0x8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar.wckdrvenextension=0x3
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar.lpdeltadqstrainmode=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar.datainvertnibble=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar.cas2fswck=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar.trainwcksyncratio=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar.trainwcken=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrmisccontrol2_0_0_0_mchbar.xsyncdelay=0x4
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar=0x22801c10
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.tcwl4txdqfifowren=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.tcwl4txdqfiforden=0x7
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.tx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.spare=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.rptchdqtxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.rptchdqrxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.rptchrepclkon=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.txanlgengracecnt=0x22
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch0_0_0_0_mchbar.spare1=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar=0x22801c10
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.tcwl4txdqfifowren=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.tcwl4txdqfiforden=0x7
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.tx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.spare=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.rptchdqtxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.rptchdqrxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.rptchrepclkon=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.txanlgengracecnt=0x22
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch1_0_0_0_mchbar.spare1=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar=0x21801810
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.tcwl4txdqfifowren=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.tcwl4txdqfiforden=0x6
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.tx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.spare=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.rptchdqtxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.rptchdqrxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.rptchrepclkon=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.txanlgengracecnt=0x21
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch2_0_0_0_mchbar.spare1=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar=0x21801810
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.tcwl4txdqfifowren=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.tcwl4txdqfiforden=0x6
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.tx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.spare=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.rptchdqtxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.rptchdqrxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.rptchrepclkon=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.txanlgengracecnt=0x21
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch3_0_0_0_mchbar.spare1=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar=0x20801410
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.tcwl4txdqfifowren=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.tcwl4txdqfiforden=0x5
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.tx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.spare=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.rptchdqtxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.rptchdqrxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.rptchrepclkon=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.txanlgengracecnt=0x20
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch4_0_0_0_mchbar.spare1=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar=0x20801410
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.tcwl4txdqfifowren=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.tcwl4txdqfiforden=0x5
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.tx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.spare=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.rptchdqtxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.rptchdqrxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.rptchrepclkon=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.txanlgengracecnt=0x20
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch5_0_0_0_mchbar.spare1=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar=0x21801810
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.tcwl4txdqfifowren=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.tcwl4txdqfiforden=0x6
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.tx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.spare=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.rptchdqtxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.rptchdqrxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.rptchrepclkon=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.txanlgengracecnt=0x21
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch6_0_0_0_mchbar.spare1=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar=0x21801810
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.rsvd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.tcwl4txdqfifowren=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.tcwl4txdqfiforden=0x6
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.tx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.spare=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.rptchdqtxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.rptchdqrxclkon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.rptchrepclkon=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.txanlgengracecnt=0x21
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_writecfgch7_0_0_0_mchbar.spare1=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch0_0_0_0_mchbar=0x58533
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch0_0_0_0_mchbar.rx_analogen_grace_cnt=0x33
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch0_0_0_0_mchbar.tcl4rcven=0xa
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch0_0_0_0_mchbar.tcl4rxdqfiforden=0x16
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch0_0_0_0_mchbar.rx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch0_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch1_0_0_0_mchbar=0x58533
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch1_0_0_0_mchbar.rx_analogen_grace_cnt=0x33
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch1_0_0_0_mchbar.tcl4rcven=0xa
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch1_0_0_0_mchbar.tcl4rxdqfiforden=0x16
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch1_0_0_0_mchbar.rx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch1_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch2_0_0_0_mchbar=0x484af
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch2_0_0_0_mchbar.rx_analogen_grace_cnt=0x2f
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch2_0_0_0_mchbar.tcl4rcven=0x9
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch2_0_0_0_mchbar.tcl4rxdqfiforden=0x12
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch2_0_0_0_mchbar.rx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch2_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch3_0_0_0_mchbar=0x484af
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch3_0_0_0_mchbar.rx_analogen_grace_cnt=0x2f
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch3_0_0_0_mchbar.tcl4rcven=0x9
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch3_0_0_0_mchbar.tcl4rxdqfiforden=0x12
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch3_0_0_0_mchbar.rx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch3_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch4_0_0_0_mchbar=0x4442e
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch4_0_0_0_mchbar.rx_analogen_grace_cnt=0x2e
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch4_0_0_0_mchbar.tcl4rcven=0x8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch4_0_0_0_mchbar.tcl4rxdqfiforden=0x11
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch4_0_0_0_mchbar.rx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch4_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch5_0_0_0_mchbar=0x4442e
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch5_0_0_0_mchbar.rx_analogen_grace_cnt=0x2e
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch5_0_0_0_mchbar.tcl4rcven=0x8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch5_0_0_0_mchbar.tcl4rxdqfiforden=0x11
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch5_0_0_0_mchbar.rx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch5_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch6_0_0_0_mchbar=0x504b1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch6_0_0_0_mchbar.rx_analogen_grace_cnt=0x31
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch6_0_0_0_mchbar.tcl4rcven=0x9
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch6_0_0_0_mchbar.tcl4rxdqfiforden=0x14
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch6_0_0_0_mchbar.rx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch6_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch7_0_0_0_mchbar=0x504b1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch7_0_0_0_mchbar.rx_analogen_grace_cnt=0x31
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch7_0_0_0_mchbar.tcl4rcven=0x9
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch7_0_0_0_mchbar.tcl4rxdqfiforden=0x14
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch7_0_0_0_mchbar.rx_analog_clk_gate_dis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_readcfgch7_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench01_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench01_0_0_0_mchbar.rxdqfifordenrank0chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench01_0_0_0_mchbar.rxdqfifordenrank1chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench01_0_0_0_mchbar.rxdqfifordenrank2chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench01_0_0_0_mchbar.rxdqfifordenrank3chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench01_0_0_0_mchbar.rxdqfifordenrank0chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench01_0_0_0_mchbar.rxdqfifordenrank1chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench01_0_0_0_mchbar.rxdqfifordenrank2chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench01_0_0_0_mchbar.rxdqfifordenrank3chbdel=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench23_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench23_0_0_0_mchbar.rxdqfifordenrank0chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench23_0_0_0_mchbar.rxdqfifordenrank1chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench23_0_0_0_mchbar.rxdqfifordenrank2chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench23_0_0_0_mchbar.rxdqfifordenrank3chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench23_0_0_0_mchbar.rxdqfifordenrank0chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench23_0_0_0_mchbar.rxdqfifordenrank1chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench23_0_0_0_mchbar.rxdqfifordenrank2chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench23_0_0_0_mchbar.rxdqfifordenrank3chbdel=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench45_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench45_0_0_0_mchbar.rxdqfifordenrank0chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench45_0_0_0_mchbar.rxdqfifordenrank1chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench45_0_0_0_mchbar.rxdqfifordenrank2chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench45_0_0_0_mchbar.rxdqfifordenrank3chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench45_0_0_0_mchbar.rxdqfifordenrank0chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench45_0_0_0_mchbar.rxdqfifordenrank1chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench45_0_0_0_mchbar.rxdqfifordenrank2chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench45_0_0_0_mchbar.rxdqfifordenrank3chbdel=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench67_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench67_0_0_0_mchbar.rxdqfifordenrank0chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench67_0_0_0_mchbar.rxdqfifordenrank1chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench67_0_0_0_mchbar.rxdqfifordenrank2chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench67_0_0_0_mchbar.rxdqfifordenrank3chadel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench67_0_0_0_mchbar.rxdqfifordenrank0chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench67_0_0_0_mchbar.rxdqfifordenrank1chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench67_0_0_0_mchbar.rxdqfifordenrank2chbdel=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_rxdqfifordench67_0_0_0_mchbar.rxdqfifordenrank3chbdel=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar=0x40e59798
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.phasedrvgbib=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.parktoggle=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.enqclkgating=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.qclkcountmod=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.qclkcountref=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.phclk_gracelimitentry=0xf
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.gracelimitentry=0x19
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.enrstrefpieveryn=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.spinegate_en_lpmode05=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.spinegate_en_lpmode2=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.spinegate_en_lpmode3=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.spinegate_en_lpmode4=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.phclkgate_en_lpmode05=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.phclkgate_en_lpmode1=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.phclkgate_en_lpmode2=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.phclkgate_en_lpmode3=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.phclkgate_en_lpmode4=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.entlclkgating=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrpll_cr_txclockglobal_0_0_0_mchbar.enphclkgatingwithkeepgatingoff=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar=0x84408
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar.cas2rdwck=0x8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar.cas2wrwck=0x8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar.twckhalfrate=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar.twckpre=0x4
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar.trainwckpulse=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar.spare=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar.wckdifflowinidle=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar.trainwckbl=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_ddrwckcontrol_0_0_0_mchbar.trainwckmask=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar=0x4000370
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.forcecomp=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.forcedvfscomp=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.forcecompdist=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.forcecompupdate=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.bqtgrant2bqtreqfall=0x37
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.disable_lpm4exitcccbufupdatemask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.disable_lpm4exitmcbusquietreqmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.skip_comp_dist=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.disable_lpm4updatetobqt2srxfsmhandshake=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.disable_periodicupdatetobqt2srxfsmhandshake=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.disable_lpm4mcbusquietreqmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.mcmiscs_comp_clken=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_compcontrol_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrlastcr_0_0_0_mchbar=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrlastcr_0_0_0_mchbar.eninitcomplete=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrlastcr_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmcmisc_cr_ddrvdd2power_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmcmisc_cr_ddrvdd2power_0_0_0_mchbar.readpj=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmcmisc_cr_ddrvdd2power_0_0_0_mchbar.writepj=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmcmisc_cr_ddrvdd2power_0_0_0_mchbar.idlemw=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmcmisc_cr_ddrvdd2power_0_0_0_mchbar.ckemw=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech10_0_0_0_mchbar=0x79e7e197
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech10_0_0_0_mchbar.scramkeych0=0xe197
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech10_0_0_0_mchbar.scramkeych1=0x79e7
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech32_0_0_0_mchbar=0x782e78fd
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech32_0_0_0_mchbar.scramkeych0=0x78fd
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech32_0_0_0_mchbar.scramkeych1=0x782e
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech54_0_0_0_mchbar=0xc277290c
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech54_0_0_0_mchbar.scramkeych0=0x290c
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech54_0_0_0_mchbar.scramkeych1=0xc277
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech76_0_0_0_mchbar=0x8fe3d44b
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech76_0_0_0_mchbar.scramkeych0=0xd44b
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_ddrscramblech76_0_0_0_mchbar.scramkeych1=0x8fe3
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl0_0_0_0_mchbar=0xa061443f
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl0_0_0_0_mchbar.lp_ctrl_en=0xf
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl0_0_0_0_mchbar.dfi_lp0p5_wakeup=0x3
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl0_0_0_0_mchbar.dfi_lp2_wakeup=0x4
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl0_0_0_0_mchbar.dfi_lp3_wakeup=0x5
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl0_0_0_0_mchbar.dfi_lp4_wakeup=0x6
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl0_0_0_0_mchbar.dfi_lp_resp=0x8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl0_0_0_0_mchbar.lpmode_qual_with_initcomplete=0x1
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl1_0_0_0_mchbar=0x1c0706
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl1_0_0_0_mchbar.dfi_lpmode0p5_exit_lat=0x6
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl1_0_0_0_mchbar.dfi_lpmode2_exit_lat=0xe
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl1_0_0_0_mchbar.dfi_lpmode3_exit_lat=0xe
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl2_0_0_0_mchbar=0xb8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl2_0_0_0_mchbar.dfi_lpmode4_exit_lat=0xb8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl2_0_0_0_mchbar.lpctrldisclkgate=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl2_0_0_0_mchbar.lpmode0p5_spinegate=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl2_0_0_0_mchbar.lpmode2_spinegate=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl2_0_0_0_mchbar.lpmode3_spinegate=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_ddrphy_dfi_lpctrl2_0_0_0_mchbar.lpmode4_spinegate=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar=0xfc00000
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.sourceenable=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.destid=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.rsvd_7_2=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.operationmode=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.startcapture=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.stopcapture=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.forceidle=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.enactivestart=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.enactivestop=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.rsvd_17_14=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.ovrdresourceusage=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.clkackovrd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.stoponfull=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.entraceduringblockreq=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.clkoffdetthresh=0x3f
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.donotcaptureatclockon=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_config_0_0_0_mchbar.rsvd_31_29=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_status_0_0_0_mchbar=0xa6
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_status_0_0_0_mchbar.masterid=0xa6
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_status_0_0_0_mchbar.channelid=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_status_0_0_0_mchbar.bufferstate=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_src_status_0_0_0_mchbar.rsvd_31_20=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_encdr_dtf_src_config_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_encdr_dtf_src_config_0_0_0_mchbar.crdt_ctrl=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_encdr_dtf_src_config_0_0_0_mchbar.eof_ctrl=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_encdr_dtf_src_config_0_0_0_mchbar.patgen_ctrl=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_encdr_dtf_src_config_0_0_0_mchbar.patgen_mode=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_encdr_dtf_src_config_0_0_0_mchbar.dest_id=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_encdr_dtf_src_config_0_0_0_mchbar.clkgateovrden=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_encdr_dtf_src_config_0_0_0_mchbar.resourceownovrd=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_encdr_dtf_src_config_0_0_0_mchbar.rsvd_31_9=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar=0xe0a2e620
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.rsvd_4_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.numpktstreams=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.clkoffdetlogic=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.numlatstages=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.fastcntrwidth=0x7
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.triggermaskmatchen=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.rsvd_20_18=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.dvp_ext_ver=0x5
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.standalone_top=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.rsvd_28_25=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_cap_0_0_0_mchbar.dvp_ver=0x7
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar=0x8080
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.funreset=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.contdatapktgen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.clkoffcntrdis=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.visasnapshot=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.framecntrmatch=0x8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.trigdata=0x80
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.partialbufemptyen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.allpktzroverflow=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.patgenchidmode=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_ctrl_0_0_0_mchbar.rsvd_31_19=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar=0x61f20001
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.srcclkactive=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.clkoffonstat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.pktwrittenstat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.pktdrainstat=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.dvptrig=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.dtfactstat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.arttimestampstat=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.xtalclkstat=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.dtfcreditavail=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.ucifsmstat=0x3
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.periodictsstat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.rsvd_28_26=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.allvalidtsclkstat=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.ltaval=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_status_0_0_0_mchbar.rsvd_31_31=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar=0x8
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.rsvd_1_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.datawidth=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.forceval=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.capmode=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.storqualen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.forcecaptureen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.triggermode0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.triggermode1=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.triggermode2=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.triggermode3=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.triglatadjust=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.rsvd_15_15=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_ctrl_0_0_0_0_mchbar.capmask=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar=0xc51002
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.inwidth=0x2
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.pendclkoffstat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.rsvd_7_3=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.storagefsmstate=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.rsvd_10_10=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.pktwritten=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.validtsclkstat=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.validtimeoutstat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.qlt3stat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.qfullstat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.qemptystat=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.storeenstat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.datavalidstat=0x1
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.datardystat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.frmrdystat=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.newdataflag=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.eventrecogoutstat=0x3
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.activeinjstatus=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_pktstrm_status_0_0_0_0_mchbar.rsvd_31_31=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_0_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_0_0_0_0_mchbar.visabiten=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_0_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_0_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_0_0_0_0_mchbar.rsvd_15_10=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_0_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_0_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_1_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_1_0_0_0_mchbar.visabiten=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_1_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_1_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_1_0_0_0_mchbar.rsvd_15_10=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_1_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_1_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_2_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_2_0_0_0_mchbar.visabiten=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_2_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_2_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_2_0_0_0_mchbar.rsvd_15_10=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_2_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_2_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_3_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_3_0_0_0_mchbar.visabiten=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_3_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_3_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_3_0_0_0_mchbar.rsvd_15_10=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_3_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_byte_lane_ctrl_3_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_visa_capture_0_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_visa_capture_0_0_0_0_mchbar.visacaptureval=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_debug_0_0_0_mchbar=0xfc004408
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_debug_0_0_0_mchbar.debugstatus=0x4408
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_dtf_dvp_debug_0_0_0_mchbar.dfdc2_2_ctrl=0x3f
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_0_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_0_0_0_0_mchbar.rsvd_7_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_0_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_0_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_0_0_0_0_mchbar.trigen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_0_0_0_0_mchbar.rsvd_15_11=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_0_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_0_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_1_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_1_0_0_0_mchbar.rsvd_7_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_1_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_1_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_1_0_0_0_mchbar.trigen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_1_0_0_0_mchbar.rsvd_15_11=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_1_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_1_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_2_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_2_0_0_0_mchbar.rsvd_7_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_2_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_2_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_2_0_0_0_mchbar.trigen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_2_0_0_0_mchbar.rsvd_15_11=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_2_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_2_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_3_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_3_0_0_0_mchbar.rsvd_7_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_3_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_3_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_3_0_0_0_mchbar.trigen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_3_0_0_0_mchbar.rsvd_15_11=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_3_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_0_3_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_0_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_0_0_0_0_mchbar.rsvd_7_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_0_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_0_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_0_0_0_0_mchbar.trigen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_0_0_0_0_mchbar.rsvd_15_11=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_0_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_0_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_1_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_1_0_0_0_mchbar.rsvd_7_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_1_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_1_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_1_0_0_0_mchbar.trigen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_1_0_0_0_mchbar.rsvd_15_11=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_1_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_1_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_2_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_2_0_0_0_mchbar.rsvd_7_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_2_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_2_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_2_0_0_0_mchbar.trigen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_2_0_0_0_mchbar.rsvd_15_11=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_2_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_2_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_3_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_3_0_0_0_mchbar.rsvd_7_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_3_0_0_0_mchbar.andmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_3_0_0_0_mchbar.invmatch=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_3_0_0_0_mchbar.trigen=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_3_0_0_0_mchbar.rsvd_15_11=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_3_0_0_0_mchbar.blbmask=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrmiscs_cr_dvp_pktzr_trig_byte_lane_ctrl_1_3_0_0_0_mchbar.blbmatch=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit1=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit2=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit3=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit4=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit5=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit6=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit7=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit8=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.pulse_stretcher_counter_bit9=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.dvp_fast_counter_0=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.dvp_fast_counter_1=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.dvp_survive_mode=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_dvp_misc_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_visa2view_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_visa2view_0_0_0_mchbar.ddrcrobsvisasel0_16to1=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_visa2view_0_0_0_mchbar.ddrcrobsvisasel1_16to1=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_visa2view_0_0_0_mchbar.ddrcrobsvisasel0_24to8=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_visa2view_0_0_0_mchbar.ddrcrobsvisasel1_24to8=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.ddrscram_cr_visa2view_0_0_0_mchbar.spare=0x0
ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_cr_spare_0_0_0_mchbar=0x0
    ddrphy_ddrscram.ddrphy_ddrscram.sideband_mem.mcmiscs_cr_spare_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x9999979a
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0xa
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrvccclk.ddrvccclk.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x9
ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x9999979a
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0xa
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrvccclk.ddrvccclk0.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x9
ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar=0x830
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar.ffcodephdrvg=0x30
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar.panicvttdnrd=0x20
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkpg_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar=0x0
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvgoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodephdrvpioffset=0x0
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcoderxdrvoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepidataoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepicccoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.ffcodepireadoffset=0x0
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcompoffset_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar=0x9999979a
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvg=0xa
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodephdrvpi=0x9
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdrv=0x7
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepidata=0x9
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiccc=0x9
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodepiread=0x9
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcodetxdll=0x9
    ddrphy_ddrvccclk.ddrvccclk1.sideband_mem.ddrvccclk_cr_ddrcrvccclkcouplingcap_0_0_0_mchbar.capcancelcoderxdll=0x9
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar=0x2644e6fa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.target=0xfa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.ocdivider=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar=0x2644e6fa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.target=0xfa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.ocdivider=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar=0x2644e6fa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.target=0xfa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.ocdivider=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar=0x2644e6fc
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.target=0xfc
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.ocdivider=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar=0x60080a07
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.ileaksel=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.pwrpmos=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.tailcurctrl=0xa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.capsel=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.isenseen=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.istartupstr=0x4
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.isorten=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.bonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.tltermcomp=0x10
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.tltermstaticen=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.tltermovrden=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar=0x60080a07
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.ileaksel=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.pwrpmos=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.tailcurctrl=0xa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.capsel=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.isenseen=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.istartupstr=0x4
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.isorten=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.bonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.tltermcomp=0x10
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.tltermstaticen=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.tltermovrden=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar=0x60080a07
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.ileaksel=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.pwrpmos=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.tailcurctrl=0xa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.capsel=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.isenseen=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.istartupstr=0x4
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.isorten=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.bonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.tltermcomp=0x10
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.tltermstaticen=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.tltermovrden=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar=0x60080a07
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.ileaksel=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.pwrpmos=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.tailcurctrl=0xa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.capsel=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.isenseen=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.istartupstr=0x4
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.isorten=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.bonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.tltermcomp=0x10
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.tltermstaticen=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.tltermovrden=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.pwrgoodpodbonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.pwrgoodpodbonusout=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.memgpgbonusout=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.dd2gpgbonusout=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.pgtermbonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.bonusout=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.rampuplvrfbffparallel=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.bypassvccclkdaccounter=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.bypassplllock=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.vccclkoverd1=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.vccclkoverd2=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem0.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar=0x2644e6fa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.target=0xfa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.ocdivider=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.disable=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp0_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar=0x2644e6fa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.target=0xfa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.ocdivider=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.disable=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp1_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar=0x2644e6fa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.target=0xfa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.ocdivider=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.disable=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp2_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar=0x2644e6fe
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.target=0xfe
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.remotesense=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.ocdivider=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.bypass=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.disable=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.biasadj=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.adaptivezeroadj1=0x2
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.adaptivezeroadj2=0x12
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.locktimer=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.pmbiasadj=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.lvrpm=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_wp3_0_0_0_mchbar.pwrgoodfb=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar=0x60080a07
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.ileaksel=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.pwrpmos=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.tailcurctrl=0xa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.capsel=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.isenseen=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.istartupstr=0x4
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.isorten=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.bonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.tltermcomp=0x10
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.tltermstaticen=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp0_0_0_0_mchbar.tltermovrden=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar=0x60080a07
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.ileaksel=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.pwrpmos=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.tailcurctrl=0xa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.capsel=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.isenseen=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.istartupstr=0x4
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.isorten=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.bonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.tltermcomp=0x10
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.tltermstaticen=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp1_0_0_0_mchbar.tltermovrden=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar=0x60080a07
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.ileaksel=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.pwrpmos=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.tailcurctrl=0xa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.capsel=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.isenseen=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.istartupstr=0x4
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.isorten=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.bonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.tltermcomp=0x10
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.tltermstaticen=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp2_0_0_0_mchbar.tltermovrden=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar=0x60080a07
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.ileaksel=0x7
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.pwrpmos=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.tailcurctrl=0xa
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.capsel=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.isenseen=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.istartupstr=0x4
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.isorten=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.bonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.tltermcomp=0x10
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.tltermstaticen=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol1_wp3_0_0_0_mchbar.tltermovrden=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.pwrgoodpodbonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.pwrgoodpodbonusout=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.memgpgbonusout=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.dd2gpgbonusout=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.pgtermbonusin=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.bonusout=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_pmmisc_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.rampuplvrfbffparallel=0x1
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.bypassvccclkdaccounter=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.bypassplllock=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.vccclkoverd1=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.vccclkoverd2=0x0
    ddrphy_ddrvccclk_sbmem_space.ddrvccclk_sbmem1.sideband_ugmem.ddrvccclk_cr_ddrcrvccclkcontrol_misc_0_0_0_mchbar.spare=0x0
ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmmessage_0_0_0_mchbar=0xe
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmmessage_0_0_0_mchbar.pmmessage=0xe
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmmessage_0_0_0_mchbar.workpointsel=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmmessage_0_0_0_mchbar.spares=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmmessage_0_0_0_mchbar.runbusy=0x0
ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmcfg_0_0_0_mchbar=0x3
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmcfg_0_0_0_mchbar.skippmack=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmcfg_0_0_0_mchbar.skipretentioncr=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmcfg_0_0_0_mchbar.skiprestorecr=0x1
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmcfg_0_0_0_mchbar.pchannelen=0x1
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmcfg_0_0_0_mchbar.spares=0x0
ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar=0xde000000
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.workpointupdateovrd=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.workpointupdateovrdval=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.auxworkpointupdateovrd=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.auxworkpointupdateovrdval=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.nowaitcompblock=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.disdvfsexitcomp=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.iosf_clkgate_dis=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.cri_clkgate_dis=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.skipddripready=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.skipsripready=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.cri_fusepull_bypass=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.selpllbypassclkovrd=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.fusepulldoneovrd=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.ip_ready_ovrd_val=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.ip_ready_ovrd_en=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.delaycomponpmexit=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.discompabort=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.dvp_blockreqen=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.dvp_forcetsen=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.dvp_ignoreack=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.dvp_blockreqen_pkgc_only=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.dvp_forcetsen_dvfs_only=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.ddrswitch2deepsleepovrd=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.ddrswitch2deepsleepovrdval=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.selpllbypassclkovrdval=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.dvfsrptcntdelay=0x3
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.pllrptcntdelay=0x3
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.endynrestorecr=0x0
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.upma_sbclk_gate_disable=0x1
    ddrphy_misc_pma_saug_mem.sideband_ugmem.pma_mcmiscssaug_cr_pmaovrd_0_0_0_mchbar.pmsb_sbclk_gate_disable=0x1
ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg=0x82869
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.lvrrampdn=0x1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.vdd2grampup=0x1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.vdd2gpwrgooddelay=0x3
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.vdd2grampdn=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.vccsagrampup=0x2
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.vccsagpwrgooddelay=0x1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.vccsagrampdn=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.pgramprate=0x2
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.reportfusaerrors=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.pgramprate_sag=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg.spare=0x0
ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_vccclkrange=0x51a40f9
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_vccclkrange.vccf0=0xf9
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_vccclkrange.vccf1=0x120
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_vccclkrange.vccf2=0x146
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_vccclkrange.enoverclocking=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_vccclkrange.spare=0x0
ddrphy_misc_saug.sideband_msg.ddrcomp_cr_ugbcontrol=0x2660008
    ddrphy_misc_saug.sideband_msg.ddrcomp_cr_ugbcontrol.bggndrefbypass=0x0
    ddrphy_misc_saug.sideband_msg.ddrcomp_cr_ugbcontrol.bgbiastrim=0x4
    ddrphy_misc_saug.sideband_msg.ddrcomp_cr_ugbcontrol.ugb0offset=0x0
    ddrphy_misc_saug.sideband_msg.ddrcomp_cr_ugbcontrol.ugb1offset=0x0
    ddrphy_misc_saug.sideband_msg.ddrcomp_cr_ugbcontrol.ugbrampupdelay=0x8
    ddrphy_misc_saug.sideband_msg.ddrcomp_cr_ugbcontrol.vccioslopeoc=0x9
    ddrphy_misc_saug.sideband_msg.ddrcomp_cr_ugbcontrol.vccclkslopeoc=0x9
    ddrphy_misc_saug.sideband_msg.ddrcomp_cr_ugbcontrol.spare=0x0
ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune0=0x788995
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune0.bw0=0x5
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune0.bw1=0x9
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune0.bw2=0x9
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune0.bw3=0x8
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune0.bw4=0x8
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune0.bw5=0x7
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune0.spare=0x0
ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1=0x16bf447
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.bw6=0x7
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.bw7=0x4
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.bw8=0x4
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.cb0=0x3
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.cb1=0x3
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.cb2=0x3
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.cb3=0x2
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.cb4=0x2
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.cb5=0x1
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.cb6=0x1
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.cb7=0x0
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.cb8=0x0
    ddrphy_misc_saug.sideband_msg.ddrdata_cr_ddrcrdllcbtune1.spare=0x0
ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual=0xda6bb9f4
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.coldlocktime=0x1f4
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.locksource=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.plllocksel=0x3
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.intplllocksel=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.statusplllocksel=0x3
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.lockcountf=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.lockcountp_m=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.lockwindow=0x9
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.lockphyst=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.fusaflagunlock=0x1
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusevirtual.pllenlow=0xd
ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk=0x349
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.deskewen=0x1
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.offsetcalbyp=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.offsetcalcnt=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.offsetcalcntearly=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.offsetcalen=0x1
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.offsetcalwr=0x1
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.pllreserved0=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.pllreserved1=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.altrefclk=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfusephclk.spare=0x0
ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk=0x349
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.deskewen=0x1
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.offsetcalbyp=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.offsetcalcnt=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.offsetcalcntearly=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.offsetcalen=0x1
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.offsetcalwr=0x1
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.pllreserved0=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.pllreserved1=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.altrefclk=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_pllfuseauxclk.spare=0x0
ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll=0x4e8800
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.ovrdphclock=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.ovrdphclkpllen=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.phclkdtesten=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.phclkforcebypass=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.phclkoffsetfastcal=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.ovrdauxclock=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.ovrdauxpllen=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.auxdtesten=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.auxforcebypass=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.auxoffsetfastcal=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.phclkpllfeedback=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.tldelay=0x8
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.tlfsmstart=0x2
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.tlfsmen=0x3
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.tlfsmcount=0x0
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.tlrstdelay=0x1
    ddrphy_misc_saug.sideband_msg.ddrpll_cr_ddrcrcomppll.spare=0x0
ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_ucsramtrim=0xd081a1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_ucsramtrim.sramtrim=0x1a1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_ucsramtrim.rftrim=0x1a1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_ucsramtrim.spare=0x0
ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune0=0x788995
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune0.bw0=0x5
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune0.bw1=0x9
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune0.bw2=0x9
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune0.bw3=0x8
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune0.bw4=0x8
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune0.bw5=0x7
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune0.spare=0x0
ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1=0x16bf447
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.bw6=0x7
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.bw7=0x4
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.bw8=0x4
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.cb0=0x3
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.cb1=0x3
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.cb2=0x3
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.cb3=0x2
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.cb4=0x2
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.cb5=0x1
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.cb6=0x1
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.cb7=0x0
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.cb8=0x0
    ddrphy_misc_saug.sideband_msg.ddrdll_cr_ddrcrtxdllcbtune1.spare=0x0
ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2=0x2a41205
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.distg_rampupdelay=0x1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.distg_lvrdisabledelay=0x1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vcciogpgramprate=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vcciogrampdn=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vcciogpwrgooddelay=0x1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vcciogrampup=0x2
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vccddqgpgramprate=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vccddqgrampdn=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vccddqgpwrgooddelay=0x1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vccddqgrampup=0x2
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vccsaxgrampup=0x2
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vccsaxgpwrgooddelay=0x1
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.vccsaxgrampdn=0x0
    ddrphy_misc_saug.sideband_msg.mcmiscssaug_cr_pg_ctrl2.pgramprate_saxg=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar=0x3e0000
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.fusedistdoneovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.saxgackovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.initcompleteovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.initcompleteovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.compdistdoneovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.vttackovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.vccclkackovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.vccddqackovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.dd2gackovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.iogackovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.sagackovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.blockabpreq=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.iosfclkgatedis=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.criclkgatedis=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.trainrstoninit=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.othercrwait=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.vccclkffcrwait=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.vcclvrcrwait=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.initcompletewait=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.forcelpmode=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.blockcrrestore=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.mrc_workaround=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.ungateinitcompletebypm15=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.enperiodiccomp=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd_0_0_0_mchbar.discstateexitcomp=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar=0x3e20287f
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.dd2pwrgood=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.sapwrgood=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.ispid_pwrgood_rstb=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.fusepull=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.pmaipready=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.sagpwrgood=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.dd2gpwrgood=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.iogpwrgood=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.clkpwrgood=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.ddqpwrgood=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.vttpwrgood=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.qclklocked=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.auxclklocked=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.safusepush=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.dlllock=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.compdone=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.compdist=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.compupdate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.vttoffset=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.dcc=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.weaklockcal=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.readcdr=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.allcompdone=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.readretraining=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.writeretraining=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.initcomplete=0xf
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.pmack=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.txdlllock=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus0_0_0_0_mchbar.clkfbpwrgood=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar=0x2a41205
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.distg_rampupdelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.distg_lvrdisabledelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vcciogpgramprate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vcciogrampdn=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vcciogpwrgooddelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vcciogrampup=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vccddqgpgramprate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vccddqgrampdn=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vccddqgpwrgooddelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vccddqgrampup=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vccsaxgrampup=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vccsaxgpwrgooddelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.vccsaxgrampdn=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl4_0_0_0_mchbar.pgramprate_saxg=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar=0x83469
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.lvrrampdn=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.vdd2grampup=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.vdd2gpwrgooddelay=0x3
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.vdd2grampdn=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.vccsagrampup=0x5
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.vccsagpwrgooddelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.vccsagrampdn=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.pgramprate=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.reportfusaerrors=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.pgramprate_sag=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_dimm_vdd2l_1p8_power_0_0_0_mchbar=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_dimm_vdd2l_1p8_power_0_0_0_mchbar.readpj=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_dimm_vdd2l_1p8_power_0_0_0_mchbar.writepj=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_dimm_vdd2l_1p8_power_0_0_0_mchbar.idlemw=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_dimm_vdd2l_1p8_power_0_0_0_mchbar.ckemw=0x0
ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_phy_vddio_power_0_0_0_mchbar=0x2fe91e16
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_phy_vddio_power_0_0_0_mchbar.readpj=0x16
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_phy_vddio_power_0_0_0_mchbar.writepj=0x1e
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_phy_vddio_power_0_0_0_mchbar.idlemw=0xe9
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddr_phy_vddio_power_0_0_0_mchbar.ckemw=0x2f
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_vccclkrange_0_0_0_mchbar=0x51a40f9
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_vccclkrange_0_0_0_mchbar.vccf0=0xf9
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_vccclkrange_0_0_0_mchbar.vccf1=0x120
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_vccclkrange_0_0_0_mchbar.vccf2=0x146
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_vccclkrange_0_0_0_mchbar.enoverclocking=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_vccclkrange_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar=0x8f001000
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.currentstate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.currentwp=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.fusavoltagesense=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.fusapllcheck=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.fusaauxcheck=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.fusadllcheck=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.fusadcccheck=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.fusaretraincheck=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.saverestoredonecheck=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.pwrfsmovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.pwrfsmovrden=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.pmackovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.cri_fuse_force_repull=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.ovrdcompblock=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.forcefusedist=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.fusatxdllcheck=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.saxgpwrgood=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.vsshipwrgood=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.distgpwrgood=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.dd2pgenableack=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.sapgenableack=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.iogpgenableack=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.ddqgpgenableack=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.lvrpwrgoodonsa=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus1_0_0_0_mchbar.plllockext=0x1
ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddrperfmon_0_0_0_mchbar=0x8e8b8c69
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddrperfmon_0_0_0_mchbar.count=0xe8b8c69
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ddrperfmon_0_0_0_mchbar.counten=0x2
ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ipversion_0_0_0_mchbar=0x8
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ipversion_0_0_0_mchbar.version=0x8
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ipversion_0_0_0_mchbar.derivative=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ipversion_0_0_0_mchbar.segment=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ipversion_0_0_0_mchbar.subversion=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_ipversion_0_0_0_mchbar.rsvd=0x0
ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_rtl_version_0_0_0_mchbar=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmcmisc_cr_rtl_version_0_0_0_mchbar.ip_model=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar.srdebugen=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar.forcestartsave=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar.forcestartrestore=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar.romgrp0=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar.romgrp1=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar.romgrp2=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar.romgrp3=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar.disablesrmiscclkgate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_sr_ovrd_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar=0x54a952a
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccsag_forceon_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccsag_pwrgood_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccsag_enableack_assert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccsag_pgctrlfsm_clkgate_disable=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccdd2g_forceon_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccdd2g_pwrgood_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccdd2g_enableack_assert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccdd2g_pgctrlfsm_clkgate_disable=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccddqg_forceon_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccddqg_pwrgood_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccddqg_enableack_assert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vccddqg_pgctrlfsm_clkgate_disable=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vcciog_forceon_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vcciog_pwrgood_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vcciog_enableack_assert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.vcciog_pgctrlfsm_clkgate_disable=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl0_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar=0xaa00446f
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccsag_prampictl=0xf
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccdd2g_prampictl=0x6
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccddqg_prampictl=0x4
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vcciog_prampictl=0x4
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccsag_pg_bonus=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccdd2g_pg_bonus=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccddqg_pg_bonus=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vcciog_pg_bonus=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccsaxg_clkgateen_assert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccsaxg_reset_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccsaxg_reset_assert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl1_0_0_0_mchbar.vccsaxg_clkgateen_deassert_dly=0x2
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar=0x202410
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.sbclk_gate_disable=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.qclk_gate_disable=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.distg_rampdndelay=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.distg_pwrgooddeassertdelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.sagpwrgoodearlydly=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.distg_lvrenabledelay=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.distg_lvrrelockdelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.lvrpwrgoodfsmcntdelay=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.distgresetdeassertdelay=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.distgresetassertdelay=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.distglvrresetovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.phy_content_start=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.phy_content_done=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.rptch_sbclk_spine_clkgate_dis=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl2_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_ucsramtrim_0_0_0_mchbar=0xd081a1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_ucsramtrim_0_0_0_mchbar.sramtrim=0x1a1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_ucsramtrim_0_0_0_mchbar.rftrim=0x1a1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_ucsramtrim_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar.visa_cmd_request=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar.visa_write_addr_offset=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar.visa_local_mode=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar.visa_write_addr_id=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar.visa_cmd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar.visa_vrc_range=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar.sbr_local_vrc_mode=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar.sr_local_vrc_mode=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_ctrl_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_write_data_0_0_0_mchbar=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_write_data_0_0_0_mchbar.ddrphy_visa_write_data=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_read_data_0_0_0_mchbar=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_visa_read_data_0_0_0_mchbar.ddrphy_visa_read_data=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar=0xc020009d
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.dvfsprepoverpchannel=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.pchannelalwaysaccept=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.dfiinitcomplete4bitresolution=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.dfiinitblockinitcomplete=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.dvfsoverdfiintpropdelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpmode4intpropdelay=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4disphcheck=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4distrainreset=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4dispowerdownfsm=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.pchpacceptovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.pchpacceptovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.pchpdenyovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.pchpdenyovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4fsmstateovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4fsmstateovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4dislvrpwrdn=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4dissagpwrdn=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4disddqgpwrdn=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4disiogpwrdn=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4sagthenlvrpwrup=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4discompupdate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.pmsagthenlvrpwrup=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.lpm4fsmclkgatedis=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ctrl_0_0_0_mchbar.spare=0xc
ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar=0x8f1a0003
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.pmstc_crrst=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.pmstc_rst=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.pmstc_forceclken=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.pmstc_clkgateen=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.rsvd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.xt_fe_sram_pg_en=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.xt_fe_side_clken=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.mptu_crirst=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.dunclk_div2ordiv4b=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.dunclk_rst=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.write_retrain_done=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.read_retrain_done=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.initcomplete_cmd=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.initcomplete_mrr=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.initcomplete_rdr=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.initcomplete_wrr=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.mptu_clken=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.dfi_mux_sel=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.mptu_en=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_mptuss_ctrl0_0_0_0_mchbar.mptu_rst=0x1
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pmctrl_0_0_0_mchbar=0x2d06020
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pmctrl_0_0_0_mchbar.reset_abort=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pmctrl_0_0_0_mchbar.distglvrctrlfsm=0x10
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pmctrl_0_0_0_mchbar.lpm4fsmstate=0x6
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pmctrl_0_0_0_mchbar.pgsaxgfsmstate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pmctrl_0_0_0_mchbar.pgsagfsmstate=0x5
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pmctrl_0_0_0_mchbar.pgdd2gfsmstate=0x5
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pmctrl_0_0_0_mchbar.pgiogfsmstate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pmctrl_0_0_0_mchbar.pgddqgfsmstate=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar=0x4812a045
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.distg_lvrdisabledelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.distg_pwrgooddeassertdelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.distg_lvrenabledelay=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.distg_lvrrelockdelay=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.sag_pwrgoodearly_override=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.pg_pwrgoodearly_override=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.saxg_enable=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.vccsaxg_pgctrlfsm_clkgate_disable=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.vccsaxg_enableack_assert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.vccsaxg_pwrgood_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.vccsaxg_forceon_deassert_dly=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.vccsaxg_prampictl=0x4
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.vccsaxg_pg_bonus=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.vccsaxg_bisrbypass=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.skipsaxgoffchkduringrstabrt=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.saxg_ready=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.vccsaxg_disduringrstabort=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.bisrhandshakestartdelay=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.bypass_srsram_bisr=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pg_ctrl3_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.sag_pgovrdmodeen=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.sag_pgenableovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.sag_powerupovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.sag_forceonovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.sag_pwrgoodovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.saxg_pgovrdmodeen=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.saxg_pgenableovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.saxg_powerupovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.saxg_forceonovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.saxg_pwrgoodovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.saxg_resetovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.saxg_clkenovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.dd2g_pgovrdmodeen=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.dd2g_pgenableovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.dd2g_powerupovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.dd2g_forceonovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.dd2g_pwrgoodovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.iog_pgovrdmodeen=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.iog_pgenableovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.iog_powerupovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.iog_forceonovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.iog_pwrgoodovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.ddqg_pgovrdmodeen=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.ddqg_pgenableovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.ddqg_powerupovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.ddqg_forceonovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.ddqg_pwrgoodovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.sag_pgenackovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.saxg_pgenackovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.dd2g_pgenackovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.iog_pgenackovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd1_0_0_0_mchbar.ddqg_pgenackovrdval=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar=0x8000000
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.lvrovrdmodeen=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.lvrenableovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.lvrpwrgoodovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.lvroffovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.distg_lvrovrdmodeen=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.distg_lvrenableovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.distg_pwrgoodovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.distg_lvroffovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.vccclkfbpwrgoodovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.retentionctrlovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.retentionctrlovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.retentioncrrestoreovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.retentioncrrestoreovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_clken_qclk_ovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_clken_qclk_ovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_reset_ovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_reset_ovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_cr_reset_ovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_cr_reset_ovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_pllen_ovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_pllen_ovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_plllock_ovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_plllock_ovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.pllonoffovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.pllonovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.plloffovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.pllunlockrstallcompdone=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.ddrphy_sr_safe_mode_rst_b=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.retentionsrsbclkdisovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.retentionsrsbclkdisovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.retentioncriclkenovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd2_0_0_0_mchbar.retentioncriclkenovrdval=0x0
ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar=0xe81045e2
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.qualifylpmode4en=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.qualifypmlp4fsm=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.enable_lpmode4=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.scr_tlpmode4endone=0x4
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.scr_twaitsrxdone=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.scr_twaitsrx=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.lpmode4exittimer=0xbc
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.dislpmode4clkgate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.plloffmode=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.ddrmiscs_cr_lpmode4_ctrl0_0_0_0_mchbar.crforcelpmode4=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar=0x10000000
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.pchpmstateovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.pchpmstateovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.pchifstateovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.pchifstateovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.dvfsoverdfistateovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.dvfsoverdfistateovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.pchpactiveovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.pchpactiveovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.ddrphy_cr_reset_saug_qclk_ovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.ddrphy_cr_reset_saug_qclk_ovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.retentionclkenovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.initcompleteextovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.initcompleteintmcmiscsovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.initcompleteintrptchovrd=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_pch_dfi_ovrd_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar=0x570038
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.ddrpchifstate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.ddrpchpmstate=0x7
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.dvfsoverdfifsmstate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.compctrlfsmstate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.auxpllfsmstate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.initcompletefsmstate=0x6
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.pllctrlfsmstate=0x15
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.dvfsfsmstate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.lvrpwrgoodfsmstate=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmstatus2_0_0_0_mchbar.spare=0x0
ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar=0x828d2000
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.initcompletesetovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.phcheckfsmdoneovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.dccackovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.dlllockovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.dllcompcompleteovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.dqsdlycompcompleteovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.trainresetdoneovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.txdlllockovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.initcompletefsmstateovrd=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.initcompletefsmstateovrdval=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.skewcntdelay=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.propcntdelay=0x2
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.criclkenpropcntdelay=0x3
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.retentionctrlrptcntdelay=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.uselpm4pllopt=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.uselpm4plloptforpkgc=0x0
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.spare=0x1
    ddrphy_misc_saug_mem.sideband_ugmem.mcmiscssaug_cr_phypmovrd3_0_0_0_mchbar.perfcounten=0x4
gated_policy_regs_mem.sideband_mem.cpl=0x1000208
    gated_policy_regs_mem.sideband_mem.cpl.sai_policy0_cp=0x1000208
gated_policy_regs_mem.sideband_mem.cph=0x400
    gated_policy_regs_mem.sideband_mem.cph.sai_policy0_cp=0x400
gated_policy_regs_mem.sideband_mem.wacl=0x100061a
    gated_policy_regs_mem.sideband_mem.wacl.sai_policy0_wac=0x100061a
gated_policy_regs_mem.sideband_mem.wach=0x400
    gated_policy_regs_mem.sideband_mem.wach.sai_policy0_wac=0x400
gated_policy_regs_ugmem.sideband_ugmem.cpl=0x1000208
    gated_policy_regs_ugmem.sideband_ugmem.cpl.sai_policy0_cp=0x1000208
gated_policy_regs_ugmem.sideband_ugmem.cph=0x400
    gated_policy_regs_ugmem.sideband_ugmem.cph.sai_policy0_cp=0x400
gated_policy_regs_ugmem.sideband_ugmem.wacl=0x100061a
    gated_policy_regs_ugmem.sideband_ugmem.wacl.sai_policy0_wac=0x100061a
gated_policy_regs_ugmem.sideband_ugmem.wach=0x400
    gated_policy_regs_ugmem.sideband_ugmem.wach.sai_policy0_wac=0x400
qclkpll_top.ljpll_cr_sb.fractional_control=0x4000000
    qclkpll_top.ljpll_cr_sb.fractional_control.frac_ratio=0x0
    qclkpll_top.ljpll_cr_sb.fractional_control.int_ratio=0x10
    qclkpll_top.ljpll_cr_sb.fractional_control.freq_change_busy=0x0
qclkpll_top.ljpll_cr_sb.ssc_control=0x29e95c
    qclkpll_top.ljpll_cr_sb.ssc_control.ssc_mode=0x0
    qclkpll_top.ljpll_cr_sb.ssc_control.ssc_cyc_to_peak_m1=0x257
    qclkpll_top.ljpll_cr_sb.ssc_control.ssc_frac_step=0x29e
qclkpll_top.ljpll_cr_sb.overclocking_control=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.oc_mode_0=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.oc_mode_1=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.oc_mode_2=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.oc_mode_3=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.oc_reserved=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.ldo_trim=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.ldo_reserved=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.ldo_use_cr_config=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.clkout_pdiv_ratio=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.clkout_pdiv_factor=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.clkout_use_cr_config=0x0
    qclkpll_top.ljpll_cr_sb.overclocking_control.pll_reserved=0x0
qclkpll_top.ljpll_cr_sb.crashdump=0xa00037fa
    qclkpll_top.ljpll_cr_sb.crashdump.disable_ro=0x0
    qclkpll_top.ljpll_cr_sb.crashdump.pwrgood_rstb=0x1
    qclkpll_top.ljpll_cr_sb.crashdump.ip_ready=0x0
    qclkpll_top.ljpll_cr_sb.crashdump.fuse_to_view=0x1
    qclkpll_top.ljpll_cr_sb.crashdump.pll_enable=0x1
    qclkpll_top.ljpll_cr_sb.crashdump.refclk_ready=0x1
    qclkpll_top.ljpll_cr_sb.crashdump.vr_ready=0x1
    qclkpll_top.ljpll_cr_sb.crashdump.cal_done=0x1
    qclkpll_top.ljpll_cr_sb.crashdump.loop_closed=0x1
    qclkpll_top.ljpll_cr_sb.crashdump.raw_lock=0x1
    qclkpll_top.ljpll_cr_sb.crashdump.sticky_lock=0x1
    qclkpll_top.ljpll_cr_sb.crashdump.unlock_flag=0x0
    qclkpll_top.ljpll_cr_sb.crashdump.pll_ratio=0x3
    qclkpll_top.ljpll_cr_sb.crashdump.lock_timeout=0x0
    qclkpll_top.ljpll_cr_sb.crashdump.error_flag=0x0
    qclkpll_top.ljpll_cr_sb.crashdump.lock_time=0xa0
qclkpll_top.ljpll_cr_sb.fusecr_proc_0=0x786b0022
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.ldo_vrefsel=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.vco_trim_pg=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.pvd_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.pvd_threshold=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.startup_rdac=0xb
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.startup_rdac_hifreq=0x6
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.startup_rdac_hifreq_thresh=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.fast_lock_higain_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.fast_lock_higain_duration=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_proc_0.pll_lockthresh_prelock=0x7
qclkpll_top.ljpll_cr_sb.fusecr_proc_1=0x27341082
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.cpi_trim=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.cpi_trim_fastlock=0x4
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.cpp_trim=0x4
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.cpp_trim_fastlock=0x8
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.ro_freq_sel=0x3
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.pwrup_clk_ovrd=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.iref_trim=0x7
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.iref2_nlvcascode=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.reserved3=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_1.ldo_vrefgen_sel=0x0
qclkpll_top.ljpll_cr_sb.fusecr_proc_2=0x69c0001
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.iref_sel=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.iref_ramp_time=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.iref_serial_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.func_clksel_ovrd=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.reserved0=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.iref1_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.reserved1=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.ldo_ramp_timer_cfg=0x4
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.ldo1_leaker_mode=0x3
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.ldo1_rcomp_cfg=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.lpf_reset_trim=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.lpf_pgcntl=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.lpf_halftrim_en=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_proc_2.reserved3=0x0
qclkpll_top.ljpll_cr_sb.fusecr_perf_0=0x4066
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_up_delta_t=0x6
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_dn_delta_t=0x6
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_up_delta_f=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_dn_delta_f=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_overdamp_cp_ctrl=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_crawl_overdamp_duration=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.freq_ack_interrupt_latency=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.cp_specal_en=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.cp_specal_code=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.cp_specal_cb=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.pll_cbb_reserved=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.ldo_cbb_reserved=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_perf_0.misc_df_reserved=0x0
qclkpll_top.ljpll_cr_sb.fusecr_dcc_0=0x20000178
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_run_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_offset_dca_static=0x1e
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_num_samples=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_updt_thresh=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_init_delay=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dca1_dca2_cb=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_cb=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_stop_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_timer_cfg=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_restart_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_adapt_filter_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_coarse_delay_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dca2_ctrl=0x20
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_start_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_dcc_0.dcs_reserved3=0x0
qclkpll_top.ljpll_cr_sb.fusecr_app_0=0x2bc4
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_ifc_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_disable_ovrdval=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_delta_f_ovrdval=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_delta_t=0x4
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.freq_throttle_delta_f_no1p5=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.tllm_en=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.tllm_output_gating=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.tllm_switch_latency=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.tog_clkout_parking=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.pll_gv_vid_boost_disable=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_app_0.pll_safe_mode=0x0
qclkpll_top.ljpll_cr_sb.fusecr_surv_0=0x29908
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.pfd_chop_val=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.pfd_residual_pw=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.cpi_nbstk=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.cpp_nbstk=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.cp_lp_en=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.vco_cb=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.lock_count=0x3
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.fracn_extra_lock_count=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.freq_crawl_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.freq_crawl_overdamp_cp_disable=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.freq_crawl_overdamp_wait_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.freq_crawl_dn_allow_overdamp=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.skadj_ctrl=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.lock_ind_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.det_lock_timeout=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.unlock_timer_skip=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.unlock_timer_extend=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.outclk_gate_timeout_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_surv_0.ratio_scale_use_frac=0x0
qclkpll_top.ljpll_cr_sb.fusecr_afs_0=0xa6
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_enable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_delta_f=0x3
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_mode=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_dd_comp_offset=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_vid_boost_disable=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_hysterisis=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_force_pfdchop=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_hpf_fast_rst_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_ext_trig_sel=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_calibration_en=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_0.afs_debug_mode=0x0
qclkpll_top.ljpll_cr_sb.fusecr_afs_1=0x40404040
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd0_enable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd0_comp_thresh=0x20
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd0_reserved=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd1_enable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd1_comp_thresh=0x20
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd1_reserved=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd2_enable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd2_comp_thresh=0x20
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd2_reserved=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd3_enable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd3_comp_thresh=0x20
    qclkpll_top.ljpll_cr_sb.fusecr_afs_1.afs_dd3_reserved=0x0
qclkpll_top.ljpll_cr_sb.fusecr_viewcfg=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_viewcfg.sel_view_cfg_cr=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_viewcfg.view_sel0=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_viewcfg.view_reserved1=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_viewcfg.view_sel1=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_viewcfg.debug_trig_sel=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_viewcfg.reserved3=0x0
qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0=0x10000000
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.refclk_freq_cfg=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.refclk_freq_cfg_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.ratio_scaling_factor=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.ratio_scaling_factor_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.refclk_div_cfg=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.refclk_div_cfg_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.pll_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.pll_mode_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.fdbk_src_sel=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.fdbk_src_sel_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.dcc_src_sel=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.dcc_src_sel_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.ratio_source_from_creg=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.ratio_source_from_creg_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.clkout3_div_ratio=0x10
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.clkout3_enable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_0.clkout3_ovrden=0x0
qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.ref_clk_sel=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.ref_clk_sel_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync12_in_stage=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync12_in_stage_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.dcc_enable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.dcc_enable_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync1_out_stage=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync1_out_stage_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.crim_sai_check_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.crim_sai_check_disable_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync6_out_stage=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync6_out_stage_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.fp_suppress_ip_ready=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.fp_suppress_ip_ready_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync12_out_stage=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_1.usync12_out_stage_ovrden=0x0
qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.clkout2_enable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.clkout2_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.afs_vsense3_sel_ext=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.afs_vsense3_sel_ext_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.afs_vsense_disable_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.afs_vsense_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.fp_suppress_repull_ovrd=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.fp_suppress_repull_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.throttle_delta_f_req=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.throttle_delta_f_req_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.usync_in_iso=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.bypass_clk_ovrd=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_ovrd_2.reserved1=0x0
qclkpll_top.ljpll_cr_sb.fusecr_fusa_0=0xe6
    qclkpll_top.ljpll_cr_sb.fusecr_fusa_0.fusa_unlockerr_cfg=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_fusa_0.pll_lockthresh_postlock=0x9
    qclkpll_top.ljpll_cr_sb.fusecr_fusa_0.fll_lockthresh_postlock=0x3
    qclkpll_top.ljpll_cr_sb.fusecr_fusa_0.fusa_force_unlock_err=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fusa_0.fusa_reserved1=0x0
qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0=0x68311c18
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_ireftune=0x8
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_irefres=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_range_sel=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_ffc_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.banding_max_ratio=0x1c
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.core_c6_exit_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.fll_gv_vid_boost_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.fll_safe_mode=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.fll_overclock_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.gv_target_offset=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.dco_settle_time=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.reserved3=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.ldo2_leaker_mode=0x5
    qclkpll_top.ljpll_cr_sb.fusecr_fll_proc_0.ldo2_rcompensation_cfg=0x1
qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0=0x5101290e
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_psa_first_jump_limit=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_psa_meas_acc=0x3
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_psa_num_steps=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_psa_jump_factor=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_mode_use_afc=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_afc_ramp_rate=0x4
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_afc_damping=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.gv_afc_exit_err=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.banding_meas_acc=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.banding_binary_early_exit=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.banding_reserved=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.station_keep_meas_acc=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.station_keep_delta_f=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.det_lock_enable=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.det_lock_count=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.raw_lock_count=0x2
    qclkpll_top.ljpll_cr_sb.fusecr_fll_perf_0.raw_lock_thresh=0x1
qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0=0x400040
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.banding_min_ratio=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.reserved0=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.banding_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.banding_mode_use_linear=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.stn_keep_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.reserved1=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.dco_initial_settle_time=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.cal_meas_compute_time=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.gv_psa_extra_compute_time=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.gv_afc_extra_compute_time=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.dco_reserved=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.dco_pva_stagger_disable=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_cbb_reserved=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_pva_lres_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_pva_lpwr_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_iref_bleeder=0x1
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.fll_iref_startup=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.reserved3=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.cal_meas_win_afc_ovrdval=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_surv_0.cal_meas_win_afc_ovrden=0x0
qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0=0x10000000
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_win_bin_ovrd=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_win_bin_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_win_lin_ovrd=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_win_lin_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_bin_ovrd=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_bin_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_lin_ovrd=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_lin_ovrden=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.open_loop_dco_code=0x400
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.open_loop_mode=0x0
    qclkpll_top.ljpll_cr_sb.fusecr_fll_ovrd_0.reserved3=0x0
qclkpll_top.ljpll_mem_sb.fractional_control=0x4000000
    qclkpll_top.ljpll_mem_sb.fractional_control.frac_ratio=0x0
    qclkpll_top.ljpll_mem_sb.fractional_control.int_ratio=0x10
    qclkpll_top.ljpll_mem_sb.fractional_control.freq_change_busy=0x0
qclkpll_top.ljpll_mem_sb.ssc_control=0x29e95c
    qclkpll_top.ljpll_mem_sb.ssc_control.ssc_mode=0x0
    qclkpll_top.ljpll_mem_sb.ssc_control.ssc_cyc_to_peak_m1=0x257
    qclkpll_top.ljpll_mem_sb.ssc_control.ssc_frac_step=0x29e
qclkpll_top.ljpll_mem_sb.overclocking_control=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.oc_mode_0=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.oc_mode_1=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.oc_mode_2=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.oc_mode_3=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.oc_reserved=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.ldo_trim=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.ldo_reserved=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.ldo_use_cr_config=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.clkout_pdiv_ratio=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.clkout_pdiv_factor=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.clkout_use_cr_config=0x0
    qclkpll_top.ljpll_mem_sb.overclocking_control.pll_reserved=0x0
qclkpll_top.ljpll_mem_sb.crashdump=0xa00037fa
    qclkpll_top.ljpll_mem_sb.crashdump.disable_ro=0x0
    qclkpll_top.ljpll_mem_sb.crashdump.pwrgood_rstb=0x1
    qclkpll_top.ljpll_mem_sb.crashdump.ip_ready=0x0
    qclkpll_top.ljpll_mem_sb.crashdump.fuse_to_view=0x1
    qclkpll_top.ljpll_mem_sb.crashdump.pll_enable=0x1
    qclkpll_top.ljpll_mem_sb.crashdump.refclk_ready=0x1
    qclkpll_top.ljpll_mem_sb.crashdump.vr_ready=0x1
    qclkpll_top.ljpll_mem_sb.crashdump.cal_done=0x1
    qclkpll_top.ljpll_mem_sb.crashdump.loop_closed=0x1
    qclkpll_top.ljpll_mem_sb.crashdump.raw_lock=0x1
    qclkpll_top.ljpll_mem_sb.crashdump.sticky_lock=0x1
    qclkpll_top.ljpll_mem_sb.crashdump.unlock_flag=0x0
    qclkpll_top.ljpll_mem_sb.crashdump.pll_ratio=0x3
    qclkpll_top.ljpll_mem_sb.crashdump.lock_timeout=0x0
    qclkpll_top.ljpll_mem_sb.crashdump.error_flag=0x0
    qclkpll_top.ljpll_mem_sb.crashdump.lock_time=0xa0
qclkpll_top.ljpll_mem_sb.fusecr_proc_0=0x786b0022
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.ldo_vrefsel=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.vco_trim_pg=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.pvd_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.pvd_threshold=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.startup_rdac=0xb
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.startup_rdac_hifreq=0x6
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.startup_rdac_hifreq_thresh=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.fast_lock_higain_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.fast_lock_higain_duration=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_proc_0.pll_lockthresh_prelock=0x7
qclkpll_top.ljpll_mem_sb.fusecr_proc_1=0x27341082
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.cpi_trim=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.cpi_trim_fastlock=0x4
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.cpp_trim=0x4
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.cpp_trim_fastlock=0x8
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.ro_freq_sel=0x3
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.pwrup_clk_ovrd=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.iref_trim=0x7
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.iref2_nlvcascode=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.reserved3=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_1.ldo_vrefgen_sel=0x0
qclkpll_top.ljpll_mem_sb.fusecr_proc_2=0x69c0001
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.iref_sel=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.iref_ramp_time=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.iref_serial_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.func_clksel_ovrd=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.reserved0=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.iref1_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.reserved1=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.ldo_ramp_timer_cfg=0x4
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.ldo1_leaker_mode=0x3
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.ldo1_rcomp_cfg=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.lpf_reset_trim=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.lpf_pgcntl=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.lpf_halftrim_en=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_proc_2.reserved3=0x0
qclkpll_top.ljpll_mem_sb.fusecr_perf_0=0x4066
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_up_delta_t=0x6
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_dn_delta_t=0x6
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_up_delta_f=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_dn_delta_f=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_overdamp_cp_ctrl=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_crawl_overdamp_duration=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.freq_ack_interrupt_latency=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.cp_specal_en=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.cp_specal_code=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.cp_specal_cb=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.pll_cbb_reserved=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.ldo_cbb_reserved=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_perf_0.misc_df_reserved=0x0
qclkpll_top.ljpll_mem_sb.fusecr_dcc_0=0x20000178
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_run_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_offset_dca_static=0x1e
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_num_samples=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_updt_thresh=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_init_delay=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dca1_dca2_cb=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_cb=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_stop_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_timer_cfg=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_restart_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_adapt_filter_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_coarse_delay_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dca2_ctrl=0x20
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_start_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_dcc_0.dcs_reserved3=0x0
qclkpll_top.ljpll_mem_sb.fusecr_app_0=0x2bc4
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_ifc_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_disable_ovrdval=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_delta_f_ovrdval=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_delta_t=0x4
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.freq_throttle_delta_f_no1p5=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.tllm_en=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.tllm_output_gating=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.tllm_switch_latency=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.tog_clkout_parking=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.pll_gv_vid_boost_disable=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_app_0.pll_safe_mode=0x0
qclkpll_top.ljpll_mem_sb.fusecr_surv_0=0x29908
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.pfd_chop_val=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.pfd_residual_pw=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.cpi_nbstk=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.cpp_nbstk=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.cp_lp_en=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.vco_cb=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.lock_count=0x3
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.fracn_extra_lock_count=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.freq_crawl_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.freq_crawl_overdamp_cp_disable=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.freq_crawl_overdamp_wait_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.freq_crawl_dn_allow_overdamp=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.skadj_ctrl=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.lock_ind_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.det_lock_timeout=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.unlock_timer_skip=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.unlock_timer_extend=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.outclk_gate_timeout_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_surv_0.ratio_scale_use_frac=0x0
qclkpll_top.ljpll_mem_sb.fusecr_afs_0=0xa6
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_enable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_delta_f=0x3
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_mode=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_dd_comp_offset=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_vid_boost_disable=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_hysterisis=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_force_pfdchop=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_hpf_fast_rst_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_ext_trig_sel=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_calibration_en=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_0.afs_debug_mode=0x0
qclkpll_top.ljpll_mem_sb.fusecr_afs_1=0x40404040
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd0_enable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd0_comp_thresh=0x20
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd0_reserved=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd1_enable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd1_comp_thresh=0x20
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd1_reserved=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd2_enable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd2_comp_thresh=0x20
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd2_reserved=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd3_enable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd3_comp_thresh=0x20
    qclkpll_top.ljpll_mem_sb.fusecr_afs_1.afs_dd3_reserved=0x0
qclkpll_top.ljpll_mem_sb.fusecr_viewcfg=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_viewcfg.sel_view_cfg_cr=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_viewcfg.view_sel0=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_viewcfg.view_reserved1=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_viewcfg.view_sel1=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_viewcfg.debug_trig_sel=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_viewcfg.reserved3=0x0
qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0=0x10000000
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.refclk_freq_cfg=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.refclk_freq_cfg_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.ratio_scaling_factor=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.ratio_scaling_factor_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.refclk_div_cfg=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.refclk_div_cfg_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.pll_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.pll_mode_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.fdbk_src_sel=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.fdbk_src_sel_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.dcc_src_sel=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.dcc_src_sel_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.ratio_source_from_creg=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.ratio_source_from_creg_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.clkout3_div_ratio=0x10
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.clkout3_enable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_0.clkout3_ovrden=0x0
qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.ref_clk_sel=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.ref_clk_sel_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync12_in_stage=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync12_in_stage_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.dcc_enable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.dcc_enable_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync1_out_stage=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync1_out_stage_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.crim_sai_check_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.crim_sai_check_disable_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync6_out_stage=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync6_out_stage_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.fp_suppress_ip_ready=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.fp_suppress_ip_ready_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync12_out_stage=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_1.usync12_out_stage_ovrden=0x0
qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.clkout2_enable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.clkout2_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.afs_vsense3_sel_ext=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.afs_vsense3_sel_ext_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.afs_vsense_disable_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.afs_vsense_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.fp_suppress_repull_ovrd=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.fp_suppress_repull_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.throttle_delta_f_req=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.throttle_delta_f_req_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.usync_in_iso=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.bypass_clk_ovrd=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_ovrd_2.reserved1=0x0
qclkpll_top.ljpll_mem_sb.fusecr_fusa_0=0xe6
    qclkpll_top.ljpll_mem_sb.fusecr_fusa_0.fusa_unlockerr_cfg=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_fusa_0.pll_lockthresh_postlock=0x9
    qclkpll_top.ljpll_mem_sb.fusecr_fusa_0.fll_lockthresh_postlock=0x3
    qclkpll_top.ljpll_mem_sb.fusecr_fusa_0.fusa_force_unlock_err=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fusa_0.fusa_reserved1=0x0
qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0=0x68311c18
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_ireftune=0x8
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_irefres=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_range_sel=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_ffc_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.banding_max_ratio=0x1c
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.core_c6_exit_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.fll_gv_vid_boost_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.fll_safe_mode=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.fll_overclock_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.gv_target_offset=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.dco_settle_time=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.reserved3=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.ldo2_leaker_mode=0x5
    qclkpll_top.ljpll_mem_sb.fusecr_fll_proc_0.ldo2_rcompensation_cfg=0x1
qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0=0x5101290e
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_psa_first_jump_limit=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_psa_meas_acc=0x3
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_psa_num_steps=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_psa_jump_factor=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_mode_use_afc=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_afc_ramp_rate=0x4
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_afc_damping=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.gv_afc_exit_err=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.banding_meas_acc=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.banding_binary_early_exit=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.banding_reserved=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.station_keep_meas_acc=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.station_keep_delta_f=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.det_lock_enable=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.det_lock_count=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.raw_lock_count=0x2
    qclkpll_top.ljpll_mem_sb.fusecr_fll_perf_0.raw_lock_thresh=0x1
qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0=0x400040
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.banding_min_ratio=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.reserved0=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.banding_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.banding_mode_use_linear=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.stn_keep_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.reserved1=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.dco_initial_settle_time=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.cal_meas_compute_time=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.gv_psa_extra_compute_time=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.gv_afc_extra_compute_time=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.dco_reserved=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.dco_pva_stagger_disable=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_cbb_reserved=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_pva_lres_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_pva_lpwr_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_iref_bleeder=0x1
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.fll_iref_startup=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.reserved3=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.cal_meas_win_afc_ovrdval=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_surv_0.cal_meas_win_afc_ovrden=0x0
qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0=0x10000000
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_win_bin_ovrd=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_win_bin_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_win_lin_ovrd=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_win_lin_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_bin_ovrd=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_bin_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_lin_ovrd=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.cal_meas_numcnt_lin_ovrden=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.open_loop_dco_code=0x400
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.open_loop_mode=0x0
    qclkpll_top.ljpll_mem_sb.fusecr_fll_ovrd_0.reserved3=0x0
save_restore.save_restore_regs.sr_command=0x40ff26
    save_restore.save_restore_regs.sr_command.sr_fsm0_group_id=0x6
    save_restore.save_restore_regs.sr_command.sr_fsm1_group_id=0x2
    save_restore.save_restore_regs.sr_command.sr_fsm2_group_id=0xf
    save_restore.save_restore_regs.sr_command.sr_fsm3_group_id=0xf
    save_restore.save_restore_regs.sr_command.restore_run_busy=0x0
    save_restore.save_restore_regs.sr_command.save_run_busy=0x0
    save_restore.save_restore_regs.sr_command.start_sram_init=0x0
    save_restore.save_restore_regs.sr_command.ur_disable=0x0
    save_restore.save_restore_regs.sr_command.disable_64bit_reads=0x0
    save_restore.save_restore_regs.sr_command.disable_64bit_writes=0x0
    save_restore.save_restore_regs.sr_command.disable_zero_restore=0x1
    save_restore.save_restore_regs.sr_command.use_surv_cmd_params=0x0
    save_restore.save_restore_regs.sr_command.ignore_num_of_registers=0x0
    save_restore.save_restore_regs.sr_command.dis_extra_compld_det=0x0
save_restore.save_restore_regs.surv_cmd_params=0x0
    save_restore.save_restore_regs.surv_cmd_params.start_address=0x0
    save_restore.save_restore_regs.surv_cmd_params.register_count=0x0
    save_restore.save_restore_regs.surv_cmd_params.extended_address_offset=0x0
save_restore.save_restore_regs.mca_debug_info=0x0
    save_restore.save_restore_regs.mca_debug_info.ecc_double_error_1st_addr=0x0
    save_restore.save_restore_regs.mca_debug_info.extra_compld_detected=0x0
    save_restore.save_restore_regs.mca_debug_info.ecc_double_error_count=0x0
    save_restore.save_restore_regs.mca_debug_info.unsupported_cmp_1st_addr=0x0
    save_restore.save_restore_regs.mca_debug_info.reserved=0x0
    save_restore.save_restore_regs.mca_debug_info.unsupported_cmp_error_count=0x0
save_restore.save_restore_regs.sr_cp=0x40001000200
    save_restore.save_restore_regs.sr_cp.sai_mask=0x40001000200
save_restore.save_restore_regs.sr_wac=0x40001000200
    save_restore.save_restore_regs.sr_wac.sai_mask=0x40001000200
save_restore.save_restore_regs.sr_rac=0x40001000200
    save_restore.save_restore_regs.sr_rac.sai_mask=0x40001000200
save_restore.save_restore_regs.clkgate_dis=0x0
    save_restore.save_restore_regs.clkgate_dis.cg_dis=0x0
    save_restore.save_restore_regs.clkgate_dis.rsvd=0x0
save_restore.save_restore_regs.blacklisted_pid=0xffffffff
    save_restore.save_restore_regs.blacklisted_pid.blacklist_pid0=0xff
    save_restore.save_restore_regs.blacklisted_pid.blacklist_pid1=0xff
    save_restore.save_restore_regs.blacklisted_pid.blacklist_pid2=0xff
    save_restore.save_restore_regs.blacklisted_pid.blacklist_pid3=0xff
save_restore.save_restore_regs.sr_fuse_debug=0x8
    save_restore.save_restore_regs.sr_fuse_debug.no_wait=0x0
    save_restore.save_restore_regs.sr_fuse_debug.repull=0x0
    save_restore.save_restore_regs.sr_fuse_debug.ip_ready=0x0
    save_restore.save_restore_regs.sr_fuse_debug.puller_done=0x1
    save_restore.save_restore_regs.sr_fuse_debug.puller_error=0x0
    save_restore.save_restore_regs.sr_fuse_debug.rsvd_31_4=0x0
save_restore.save_restore_regs.fuse_data0=0x62000
    save_restore.save_restore_regs.fuse_data0.fuse_data0=0x62000
save_restore.save_restore_regs.max_registers_num_in_bulk=0x64
    save_restore.save_restore_regs.max_registers_num_in_bulk.max_registers_num_in_bulk=0x64
save_restore.save_restore_regs.mca_debug_info_1=0x0
    save_restore.save_restore_regs.mca_debug_info_1.cpl_size_mismatch_addr=0x0
    save_restore.save_restore_regs.mca_debug_info_1.cpl_size_mismatch_detected=0x0
    save_restore.save_restore_regs.mca_debug_info_1.reserved=0x0
save_restore.save_restore_regs.rom_group_desc_array_0=0x26000
    save_restore.save_restore_regs.rom_group_desc_array_0.rom_group_desc=0x26000
save_restore.save_restore_regs.rom_group_desc_array_1=0x54013
    save_restore.save_restore_regs.rom_group_desc_array_1.rom_group_desc=0x54013
save_restore.save_restore_regs.rom_group_desc_array_2=0x2d203d
    save_restore.save_restore_regs.rom_group_desc_array_2.rom_group_desc=0x2d203d
save_restore.save_restore_regs.rom_group_desc_array_3=0x2d21a6
    save_restore.save_restore_regs.rom_group_desc_array_3.rom_group_desc=0x2d21a6
save_restore.save_restore_regs.rom_group_desc_array_4=0x2d230f
    save_restore.save_restore_regs.rom_group_desc_array_4.rom_group_desc=0x2d230f
save_restore.save_restore_regs.rom_group_desc_array_5=0x2d2478
    save_restore.save_restore_regs.rom_group_desc_array_5.rom_group_desc=0x2d2478
save_restore.save_restore_regs.rom_group_desc_array_6=0xa245e1
    save_restore.save_restore_regs.rom_group_desc_array_6.rom_group_desc=0xa245e1
save_restore.save_restore_regs.rom_group_desc_array_7=0xa24af3
    save_restore.save_restore_regs.rom_group_desc_array_7.rom_group_desc=0xa24af3
save_restore.save_restore_regs.rom_group_desc_array_8=0xa25005
    save_restore.save_restore_regs.rom_group_desc_array_8.rom_group_desc=0xa25005
save_restore.save_restore_regs.rom_group_desc_array_9=0xa25517
    save_restore.save_restore_regs.rom_group_desc_array_9.rom_group_desc=0xa25517
save_restore.save_restore_regs.rom_group_desc_array_10=0x7ba29
    save_restore.save_restore_regs.rom_group_desc_array_10.rom_group_desc=0x7ba29
save_restore.save_restore_regs.rom_group_desc_array_11=0x0
    save_restore.save_restore_regs.rom_group_desc_array_11.rom_group_desc=0x0
save_restore.save_restore_regs.rom_group_desc_array_12=0x0
    save_restore.save_restore_regs.rom_group_desc_array_12.rom_group_desc=0x0
save_restore.save_restore_regs.rom_group_desc_array_13=0x0
    save_restore.save_restore_regs.rom_group_desc_array_13.rom_group_desc=0x0
save_restore.save_restore_regs.rom_group_desc_array_14=0x0
    save_restore.save_restore_regs.rom_group_desc_array_14.rom_group_desc=0x0
save_restore.save_restore_sram.sr_sram=0xfa7cadf6
    save_restore.save_restore_sram.sr_sram.data=0xfa7cadf6
ungated_policy_regs_msg.sideband_msg.ug_cpl=0x1000208
    ungated_policy_regs_msg.sideband_msg.ug_cpl.sai_ug_policy0_cp=0x1000208
ungated_policy_regs_msg.sideband_msg.ug_cph=0x400
    ungated_policy_regs_msg.sideband_msg.ug_cph.sai_ug_policy0_cp=0x400
ungated_policy_regs_msg.sideband_msg.ug_wacl=0x100020a
    ungated_policy_regs_msg.sideband_msg.ug_wacl.sai_ug_policy0_wac=0x100020a
ungated_policy_regs_msg.sideband_msg.ug_wach=0x400
    ungated_policy_regs_msg.sideband_msg.ug_wach.sai_ug_policy0_wac=0x400
xtensa.coresight.traxid=0x0
    xtensa.coresight.traxid.cfgid=0x0
    xtensa.coresight.traxid.stdcfg=0x0
    xtensa.coresight.traxid.minver=0x0
    xtensa.coresight.traxid.majver=0x0
    xtensa.coresight.traxid.prodopt=0x0
    xtensa.coresight.traxid.prodno=0x0
xtensa.coresight.traxctrl=0x0
    xtensa.coresight.traxctrl.aten=0x0
    xtensa.coresight.traxctrl.itatv=0x0
    xtensa.coresight.traxctrl.itctia=0x0
    xtensa.coresight.traxctrl.itcto=0x0
    xtensa.coresight.traxctrl.ctows=0x0
    xtensa.coresight.traxctrl.ctowt=0x0
    xtensa.coresight.traxctrl.ptows=0x0
    xtensa.coresight.traxctrl.ptowt=0x0
    xtensa.coresight.traxctrl.smper=0x0
    xtensa.coresight.traxctrl.cntu=0x0
    xtensa.coresight.traxctrl.tmen=0x0
    xtensa.coresight.traxctrl.ctien=0x0
    xtensa.coresight.traxctrl.ptien=0x0
    xtensa.coresight.traxctrl.pcmen=0x0
    xtensa.coresight.traxctrl.trstp=0x0
    xtensa.coresight.traxctrl.tren=0x0
xtensa.coresight.traxstat=0x0
    xtensa.coresight.traxstat.tract=0x0
    xtensa.coresight.traxstat.trig=0x0
    xtensa.coresight.traxstat.pcmtg=0x0
    xtensa.coresight.traxstat.pjtr=0x0
    xtensa.coresight.traxstat.ptitg=0x0
    xtensa.coresight.traxstat.ctitg=0x0
    xtensa.coresight.traxstat.memsz=0x0
    xtensa.coresight.traxstat.pto=0x0
    xtensa.coresight.traxstat.cto=0x0
    xtensa.coresight.traxstat.itctoa=0x0
    xtensa.coresight.traxstat.itcti=0x0
    xtensa.coresight.traxstat.itatr=0x0
xtensa.coresight.traxdata=0x0
    xtensa.coresight.traxdata.byte0=0x0
    xtensa.coresight.traxdata.byte1=0x0
    xtensa.coresight.traxdata.byte2=0x0
    xtensa.coresight.traxdata.byte3=0x0
xtensa.coresight.traxaddr=0x0
    xtensa.coresight.traxaddr.taddr=0x0
    xtensa.coresight.traxaddr.twrap=0x0
    xtensa.coresight.traxaddr.twsat=0x0
xtensa.coresight.triggerpc=0x0
    xtensa.coresight.triggerpc.pcstop0=0x0
xtensa.coresight.pcmatchctrl=0x0
    xtensa.coresight.pcmatchctrl.pcml=0x0
    xtensa.coresight.pcmatchctrl.pcms=0x0
xtensa.coresight.delaycnt=0x0
    xtensa.coresight.delaycnt.delay=0x0
xtensa.coresight.memaddrstart=0x0
    xtensa.coresight.memaddrstart.start=0x0
xtensa.coresight.memaddrend=0x0
    xtensa.coresight.memaddrend.end=0x0
xtensa.coresight.pdebuginst=0x0
    xtensa.coresight.pdebuginst.instsize=0x0
    xtensa.coresight.pdebuginst.reserved=0x0
    xtensa.coresight.pdebuginst.instsource=0x0
    xtensa.coresight.pdebuginst.reserved1=0x0
    xtensa.coresight.pdebuginst.lpbkstatus=0x0
    xtensa.coresight.pdebuginst.cintlevel=0x0
xtensa.coresight.pdebugstatus=0x0
    xtensa.coresight.pdebugstatus.status=0x0
xtensa.coresight.pdebugdata=0x0
    xtensa.coresight.pdebugdata.data=0x0
xtensa.coresight.pdebugpc=0x0
    xtensa.coresight.pdebugpc.pc=0x0
xtensa.coresight.pmg=0x0
    xtensa.coresight.pmg.pmen=0x0
xtensa.coresight.intpc=0x0
    xtensa.coresight.intpc.intpc=0x0
xtensa.coresight.pm0=0x0
    xtensa.coresight.pm0.counter=0x0
xtensa.coresight.pm1=0x0
    xtensa.coresight.pm1.counter=0x0
xtensa.coresight.pm2=0x0
    xtensa.coresight.pm2.counter=0x0
xtensa.coresight.pm3=0x0
    xtensa.coresight.pm3.counter=0x0
xtensa.coresight.pm4=0x0
    xtensa.coresight.pm4.counter=0x0
xtensa.coresight.pm5=0x0
    xtensa.coresight.pm5.counter=0x0
xtensa.coresight.pm6=0x0
    xtensa.coresight.pm6.counter=0x0
xtensa.coresight.pm7=0x0
    xtensa.coresight.pm7.counter=0x0
xtensa.coresight.pmctrl0=0x0
    xtensa.coresight.pmctrl0.control=0x0
xtensa.coresight.pmctrl1=0x0
    xtensa.coresight.pmctrl1.control=0x0
xtensa.coresight.pmctrl2=0x0
    xtensa.coresight.pmctrl2.control=0x0
xtensa.coresight.pmctrl3=0x0
    xtensa.coresight.pmctrl3.control=0x0
xtensa.coresight.pmctrl4=0x0
    xtensa.coresight.pmctrl4.control=0x0
xtensa.coresight.pmctrl5=0x0
    xtensa.coresight.pmctrl5.control=0x0
xtensa.coresight.pmctrl6=0x0
    xtensa.coresight.pmctrl6.control=0x0
xtensa.coresight.pmctrl7=0x0
    xtensa.coresight.pmctrl7.control=0x0
xtensa.coresight.pmstat0=0x0
    xtensa.coresight.pmstat0.status=0x0
xtensa.coresight.pmstat1=0x0
    xtensa.coresight.pmstat1.status=0x0
xtensa.coresight.pmstat2=0x0
    xtensa.coresight.pmstat2.status=0x0
xtensa.coresight.pmstat3=0x0
    xtensa.coresight.pmstat3.status=0x0
xtensa.coresight.pmstat4=0x0
    xtensa.coresight.pmstat4.status=0x0
xtensa.coresight.pmstat5=0x0
    xtensa.coresight.pmstat5.status=0x0
xtensa.coresight.pmstat6=0x0
    xtensa.coresight.pmstat6.status=0x0
xtensa.coresight.pmstat7=0x0
    xtensa.coresight.pmstat7.status=0x0
xtensa.coresight.ocdid=0x0
    xtensa.coresight.ocdid.cfgid=0x0
    xtensa.coresight.ocdid.stdcfg=0x0
    xtensa.coresight.ocdid.minver=0x0
    xtensa.coresight.ocdid.majver=0x0
    xtensa.coresight.ocdid.prodopt=0x0
    xtensa.coresight.ocdid.prodno=0x0
xtensa.coresight.dcrclr=0x0
    xtensa.coresight.dcrclr.enableocd=0x0
    xtensa.coresight.dcrclr.debuginterrupt=0x0
    xtensa.coresight.dcrclr.interruptallcond=0x0
    xtensa.coresight.dcrclr.breakinen=0x0
    xtensa.coresight.dcrclr.breakouten=0x0
    xtensa.coresight.dcrclr.debugswactive=0x0
    xtensa.coresight.dcrclr.runstallen=0x0
    xtensa.coresight.dcrclr.debugmodeouten=0x0
xtensa.coresight.dcrset=0x0
    xtensa.coresight.dcrset.enableocd=0x0
    xtensa.coresight.dcrset.debuginterrupt=0x0
    xtensa.coresight.dcrset.interruptallcond=0x0
    xtensa.coresight.dcrset.breakinen=0x0
    xtensa.coresight.dcrset.breakouten=0x0
    xtensa.coresight.dcrset.debugswactive=0x0
    xtensa.coresight.dcrset.runstallen=0x0
    xtensa.coresight.dcrset.debugmodeouten=0x0
xtensa.coresight.dsr=0x0
    xtensa.coresight.dsr.execdone=0x0
    xtensa.coresight.dsr.execexception=0x0
    xtensa.coresight.dsr.execbusy=0x0
    xtensa.coresight.dsr.execoverrun=0x0
    xtensa.coresight.dsr.stopped=0x0
    xtensa.coresight.dsr.corewroteddr=0x0
    xtensa.coresight.dsr.corereadddr=0x0
    xtensa.coresight.dsr.hostwroteddr=0x0
    xtensa.coresight.dsr.hostreadddr=0x0
    xtensa.coresight.dsr.debugpendbreak=0x0
    xtensa.coresight.dsr.debugpendhost=0x0
    xtensa.coresight.dsr.debugpendtrax=0x0
    xtensa.coresight.dsr.debugintbreak=0x0
    xtensa.coresight.dsr.debuginthost=0x0
    xtensa.coresight.dsr.debuginttrax=0x0
    xtensa.coresight.dsr.runstalltoggle=0x0
    xtensa.coresight.dsr.runstallsample=0x0
    xtensa.coresight.dsr.breakoutackiti=0x0
    xtensa.coresight.dsr.breakiniti=0x0
    xtensa.coresight.dsr.status=0x0
xtensa.coresight.ddr=0x0
    xtensa.coresight.ddr.value_=0x0
xtensa.coresight.ddrexec=0x0
    xtensa.coresight.ddrexec.value_=0x0
xtensa.coresight.dir0exec=0x0
    xtensa.coresight.dir0exec.value_=0x0
xtensa.coresight.dir0=0x0
    xtensa.coresight.dir0.value_=0x0
xtensa.coresight.dir1=0x0
    xtensa.coresight.dir1.value_=0x0
xtensa.coresight.dir2=0x0
    xtensa.coresight.dir2.value_=0x0
xtensa.coresight.dir3=0x0
    xtensa.coresight.dir3.value_=0x0
xtensa.coresight.dir4=0x0
    xtensa.coresight.dir4.value_=0x0
xtensa.coresight.dir5=0x0
    xtensa.coresight.dir5.value_=0x0
xtensa.coresight.dir6=0x0
    xtensa.coresight.dir6.value_=0x0
xtensa.coresight.dir7=0x0
    xtensa.coresight.dir7.value_=0x0
xtensa.coresight.pwrctl=0x0
    xtensa.coresight.pwrctl.jtagdebuguse=0x0
    xtensa.coresight.pwrctl.debugreset=0x0
    xtensa.coresight.pwrctl.corereset=0x0
    xtensa.coresight.pwrctl.debugwakeup=0x0
    xtensa.coresight.pwrctl.memwakeup=0x0
    xtensa.coresight.pwrctl.corewakeup=0x0
xtensa.coresight.pwrstat=0x0
    xtensa.coresight.pwrstat.debugwasreset=0x0
    xtensa.coresight.pwrstat.corewasreset=0x0
    xtensa.coresight.pwrstat.corestillneeded=0x0
    xtensa.coresight.pwrstat.debugdomainon=0x0
    xtensa.coresight.pwrstat.memdomainon=0x0
    xtensa.coresight.pwrstat.coredomainon=0x0
xtensa.coresight.eristat=0x0
    xtensa.coresight.eristat.wrsuc=0x0
xtensa.coresight.itctrl=0x0
    xtensa.coresight.itctrl.itmode=0x0
xtensa.coresight.claimset=0x0
    xtensa.coresight.claimset.claimset=0x0
xtensa.coresight.claimclr=0x0
    xtensa.coresight.claimclr.claimclr=0x0
xtensa.coresight.lockaccess=0x0
    xtensa.coresight.lockaccess.value_=0x0
xtensa.coresight.lockstatus=0x0
    xtensa.coresight.lockstatus.value_=0x0
xtensa.coresight.authstatus=0x0
    xtensa.coresight.authstatus.value_=0x0
xtensa.coresight.devid=0x0
    xtensa.coresight.devid.value_=0x0
xtensa.coresight.devtype=0x0
    xtensa.coresight.devtype.value_=0x0
xtensa.coresight.peripheral_id4=0x0
    xtensa.coresight.peripheral_id4.value_=0x0
xtensa.coresight.peripheral_id5=0x0
    xtensa.coresight.peripheral_id5.value_=0x0
xtensa.coresight.peripheral_id6=0x0
    xtensa.coresight.peripheral_id6.value_=0x0
xtensa.coresight.peripheral_id7=0x0
    xtensa.coresight.peripheral_id7.value_=0x0
xtensa.coresight.peripheral_id0=0x0
    xtensa.coresight.peripheral_id0.value_=0x0
xtensa.coresight.peripheral_id1=0x0
    xtensa.coresight.peripheral_id1.value_=0x0
xtensa.coresight.peripheral_id2=0x0
    xtensa.coresight.peripheral_id2.value_=0x0
xtensa.coresight.peripheral_id3=0x0
    xtensa.coresight.peripheral_id3.value_=0x0
xtensa.coresight.component_id0=0x0
    xtensa.coresight.component_id0.value_=0x0
xtensa.coresight.component_id1=0x0
    xtensa.coresight.component_id1.value_=0x0
xtensa.coresight.component_id2=0x0
    xtensa.coresight.component_id2.value_=0x0
xtensa.coresight.component_id3=0x0
    xtensa.coresight.component_id3.value_=0x0
xtensa.tap.pwrctl=0x0
    xtensa.tap.pwrctl.jtagdebuguse=0x0
    xtensa.tap.pwrctl.debugreset=0x0
    xtensa.tap.pwrctl.corereset=0x0
    xtensa.tap.pwrctl.debugwakup=0x0
    xtensa.tap.pwrctl.memwakeup=0x0
    xtensa.tap.pwrctl.corewakeup=0x0
xtensa.tap.pwrstat=0x0
    xtensa.tap.pwrstat.debugwasreset=0x0
    xtensa.tap.pwrstat.corewasreset=0x0
    xtensa.tap.pwrstat.corestillneeded=0x0
    xtensa.tap.pwrstat.debugdomainon=0x0
    xtensa.tap.pwrstat.memdomainon=0x0
    xtensa.tap.pwrstat.coredomainon=0x0
xtensa.tap.narselect=0x0
    xtensa.tap.narselect.ndr=0x0
xtensa.tap.idcode=0x0
    xtensa.tap.idcode.version=0x0
    xtensa.tap.idcode.partnumber=0x0
    xtensa.tap.idcode.manufactorid=0x0
