<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a100t-csg324-1</Part>
        <TopModelName>train_step</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4855</Best-caseLatency>
            <Average-caseLatency>6281</Average-caseLatency>
            <Worst-caseLatency>7705</Worst-caseLatency>
            <Best-caseRealTimeLatency>48.550 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>62.810 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>77.050 us</Worst-caseRealTimeLatency>
            <Interval-min>4856</Interval-min>
            <Interval-max>7706</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../src/forward_fw.cpp:109</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>3</BRAM_18K>
            <DSP>124</DSP>
            <FF>5088</FF>
            <LUT>10756</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>270</BRAM_18K>
            <DSP>240</DSP>
            <FF>126800</FF>
            <LUT>63400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>train_step</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>train_step</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>train_step</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWADDR</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWLEN</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWSIZE</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWBURST</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWLOCK</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWCACHE</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWPROT</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWQOS</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWREGION</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WDATA</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WSTRB</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WLAST</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARADDR</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARLEN</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARSIZE</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARBURST</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARLOCK</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARCACHE</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARPROT</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARQOS</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARREGION</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RDATA</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RLAST</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RRESP</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BRESP</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_pos_address0</name>
            <Object>img_pos</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_pos_ce0</name>
            <Object>img_pos</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_pos_q0</name>
            <Object>img_pos</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_pos_address1</name>
            <Object>img_pos</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_pos_ce1</name>
            <Object>img_pos</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_pos_q1</name>
            <Object>img_pos</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_neg_address0</name>
            <Object>img_neg</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_neg_ce0</name>
            <Object>img_neg</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_neg_q0</name>
            <Object>img_neg</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_neg_address1</name>
            <Object>img_neg</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_neg_ce1</name>
            <Object>img_neg</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_neg_q1</name>
            <Object>img_neg</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>train_step</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_forwardHidden_fu_1732</InstName>
                    <ModuleName>forwardHidden</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1732</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_forwardHidden_Pipeline_VITIS_LOOP_36_1_fu_621</InstName>
                            <ModuleName>forwardHidden_Pipeline_VITIS_LOOP_36_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>621</ID>
                            <BindInstances>icmp_ln36_fu_1201_p2 add_ln36_fu_1207_p2 mac_muladd_8s_2s_10s_10_4_1_U33 mul_8s_2s_10_1_1_U1 mul_8s_2s_10_1_1_U2 mac_muladd_8s_2s_10s_10_4_1_U34 mul_8s_2s_10_1_1_U3 mac_muladd_8s_2s_10s_10_4_1_U35 mul_8s_2s_10_1_1_U4 mac_muladd_8s_2s_10s_10_4_1_U36 mul_8s_2s_10_1_1_U5 mac_muladd_8s_2s_10s_10_4_1_U37 mul_8s_2s_10_1_1_U6 mac_muladd_8s_2s_10s_10_4_1_U38 mul_8s_2s_10_1_1_U7 mac_muladd_8s_2s_10s_10_4_1_U39 mul_8s_2s_10_1_1_U8 mac_muladd_8s_2s_10s_10_4_1_U40 mul_8s_2s_10_1_1_U9 mac_muladd_8s_2s_10s_10_4_1_U41 mul_8s_2s_10_1_1_U10 mac_muladd_8s_2s_10s_10_4_1_U42 mul_8s_2s_10_1_1_U11 mac_muladd_8s_2s_10s_10_4_1_U43 mul_8s_2s_10_1_1_U12 mac_muladd_8s_2s_10s_10_4_1_U44 mul_8s_2s_10_1_1_U13 mac_muladd_8s_2s_10s_10_4_1_U45 mul_8s_2s_10_1_1_U14 mac_muladd_8s_2s_10s_10_4_1_U46 mul_8s_2s_10_1_1_U15 mac_muladd_8s_2s_10s_10_4_1_U47 mul_8s_2s_10_1_1_U16 mac_muladd_8s_2s_10s_10_4_1_U48 mul_8s_2s_10_1_1_U17 mac_muladd_8s_2s_10s_10_4_1_U49 mul_8s_2s_10_1_1_U18 mac_muladd_8s_2s_10s_10_4_1_U50 mul_8s_2s_10_1_1_U19 mac_muladd_8s_2s_10s_10_4_1_U51 mul_8s_2s_10_1_1_U20 mac_muladd_8s_2s_10s_10_4_1_U52 mul_8s_2s_10_1_1_U21 mac_muladd_8s_2s_10s_10_4_1_U53 mul_8s_2s_10_1_1_U22 mac_muladd_8s_2s_10s_10_4_1_U54 mul_8s_2s_10_1_1_U23 mac_muladd_8s_2s_10s_10_4_1_U55 mul_8s_2s_10_1_1_U24 mac_muladd_8s_2s_10s_10_4_1_U56 mul_8s_2s_10_1_1_U25 mac_muladd_8s_2s_10s_10_4_1_U57 mul_8s_2s_10_1_1_U26 mac_muladd_8s_2s_10s_10_4_1_U58 mul_8s_2s_10_1_1_U27 mac_muladd_8s_2s_10s_10_4_1_U59 mul_8s_2s_10_1_1_U28 mac_muladd_8s_2s_10s_10_4_1_U60 mul_8s_2s_10_1_1_U29 mac_muladd_8s_2s_10s_10_4_1_U61 mul_8s_2s_10_1_1_U30 mac_muladd_8s_2s_10s_10_4_1_U62 mul_8s_2s_10_1_1_U31 mac_muladd_8s_2s_10s_10_4_1_U63 mul_8s_2s_10_1_1_U32 mac_muladd_8s_2s_10s_10_4_1_U64 mac_muladd_8s_2s_10s_10_4_1_U33 mac_muladd_8s_2s_10s_10_4_1_U34 add_ln41_2_fu_1281_p2 mac_muladd_8s_2s_10s_10_4_1_U35 mac_muladd_8s_2s_10s_10_4_1_U36 add_ln41_5_fu_1319_p2 mac_muladd_8s_2s_10s_10_4_1_U37 mac_muladd_8s_2s_10s_10_4_1_U38 add_ln41_9_fu_1357_p2 mac_muladd_8s_2s_10s_10_4_1_U39 mac_muladd_8s_2s_10s_10_4_1_U40 add_ln41_12_fu_1398_p2 add_ln41_13_fu_1408_p2 mac_muladd_8s_2s_10s_10_4_1_U41 mac_muladd_8s_2s_10s_10_4_1_U42 add_ln41_17_fu_1463_p2 mac_muladd_8s_2s_10s_10_4_1_U43 mac_muladd_8s_2s_10s_10_4_1_U44 add_ln41_20_fu_1501_p2 mac_muladd_8s_2s_10s_10_4_1_U45 mac_muladd_8s_2s_10s_10_4_1_U46 add_ln41_24_fu_1539_p2 mac_muladd_8s_2s_10s_10_4_1_U47 mac_muladd_8s_2s_10s_10_4_1_U48 add_ln41_27_fu_1580_p2 add_ln41_28_fu_1590_p2 mac_muladd_8s_2s_10s_10_4_1_U49 mac_muladd_8s_2s_10s_10_4_1_U50 add_ln41_33_fu_1645_p2 mac_muladd_8s_2s_10s_10_4_1_U51 mac_muladd_8s_2s_10s_10_4_1_U52 add_ln41_36_fu_1686_p2 add_ln41_37_fu_1696_p2 mac_muladd_8s_2s_10s_10_4_1_U53 mac_muladd_8s_2s_10s_10_4_1_U54 add_ln41_40_fu_1734_p2 mac_muladd_8s_2s_10s_10_4_1_U55 mac_muladd_8s_2s_10s_10_4_1_U56 add_ln41_43_fu_1775_p2 add_ln41_44_fu_1785_p2 mac_muladd_8s_2s_10s_10_4_1_U57 mac_muladd_8s_2s_10s_10_4_1_U58 add_ln41_48_fu_1823_p2 mac_muladd_8s_2s_10s_10_4_1_U59 mac_muladd_8s_2s_10s_10_4_1_U60 add_ln41_51_fu_1861_p2 mac_muladd_8s_2s_10s_10_4_1_U61 mac_muladd_8s_2s_10s_10_4_1_U62 add_ln41_55_fu_1899_p2 mac_muladd_8s_2s_10s_10_4_1_U63 mac_muladd_8s_2s_10s_10_4_1_U64 add_ln41_58_fu_1918_p2 add_ln41_59_fu_1928_p2 select_ln13_fu_1977_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_forwardOutput_fu_1835</InstName>
                    <ModuleName>forwardOutput</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1835</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_forwardOutput_Pipeline_VITIS_LOOP_54_1_fu_321</InstName>
                            <ModuleName>forwardOutput_Pipeline_VITIS_LOOP_54_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>321</ID>
                            <BindInstances>icmp_ln54_fu_571_p2 add_ln54_fu_577_p2 mac_muladd_8s_2s_10s_11_4_1_U279 mac_muladd_8s_2s_10s_11_4_1_U279 mul_8s_2s_10_1_1_U263 mul_8s_2s_10_1_1_U264 mac_muladd_8s_2s_10s_11_4_1_U280 mac_muladd_8s_2s_10s_11_4_1_U280 mul_8s_2s_10_1_1_U265 mac_muladd_8s_2s_10s_11_4_1_U281 mac_muladd_8s_2s_10s_11_4_1_U281 mul_8s_2s_10_1_1_U266 mac_muladd_8s_2s_10s_11_4_1_U282 mac_muladd_8s_2s_10s_11_4_1_U282 mul_8s_2s_10_1_1_U267 mac_muladd_8s_2s_10s_11_4_1_U283 mac_muladd_8s_2s_10s_11_4_1_U283 mul_8s_2s_10_1_1_U268 mac_muladd_8s_2s_10s_11_4_1_U284 mac_muladd_8s_2s_10s_11_4_1_U284 mul_8s_2s_10_1_1_U269 mac_muladd_8s_2s_10s_11_4_1_U285 mac_muladd_8s_2s_10s_11_4_1_U285 mul_8s_2s_10_1_1_U270 mac_muladd_8s_2s_10s_11_4_1_U286 mac_muladd_8s_2s_10s_11_4_1_U286 mul_8s_2s_10_1_1_U271 mac_muladd_8s_2s_10s_11_4_1_U287 mac_muladd_8s_2s_10s_11_4_1_U287 mul_8s_2s_10_1_1_U272 mac_muladd_8s_2s_10s_11_4_1_U288 mac_muladd_8s_2s_10s_11_4_1_U288 mul_8s_2s_10_1_1_U273 mac_muladd_8s_2s_10s_11_4_1_U289 mac_muladd_8s_2s_10s_11_4_1_U289 mul_8s_2s_10_1_1_U274 mac_muladd_8s_2s_10s_11_4_1_U290 mac_muladd_8s_2s_10s_11_4_1_U290 mul_8s_2s_10_1_1_U275 mac_muladd_8s_2s_10s_11_4_1_U291 mac_muladd_8s_2s_10s_11_4_1_U291 mul_8s_2s_10_1_1_U276 mac_muladd_8s_2s_10s_11_4_1_U292 mac_muladd_8s_2s_10s_11_4_1_U292 mul_8s_2s_10_1_1_U277 mac_muladd_8s_2s_10s_11_4_1_U293 mac_muladd_8s_2s_10s_11_4_1_U293 mul_8s_2s_10_1_1_U278 mac_muladd_8s_2s_10s_11_4_1_U294 mac_muladd_8s_2s_10s_11_4_1_U294 mac_muladd_8s_2s_10s_11_4_1_U279 mac_muladd_8s_2s_10s_11_4_1_U280 mac_muladd_8s_2s_10s_11_4_1_U281 mac_muladd_8s_2s_10s_11_4_1_U282 add_ln58_5_fu_685_p2 mac_muladd_8s_2s_10s_11_4_1_U283 mac_muladd_8s_2s_10s_11_4_1_U284 mac_muladd_8s_2s_10s_11_4_1_U285 mac_muladd_8s_2s_10s_11_4_1_U286 add_ln58_12_fu_778_p2 mac_muladd_8s_2s_10s_11_4_1_U287 mac_muladd_8s_2s_10s_11_4_1_U288 add_ln58_17_fu_839_p2 mac_muladd_8s_2s_10s_11_4_1_U289 mac_muladd_8s_2s_10s_11_4_1_U290 add_ln58_20_fu_883_p2 mac_muladd_8s_2s_10s_11_4_1_U291 mac_muladd_8s_2s_10s_11_4_1_U292 mac_muladd_8s_2s_10s_11_4_1_U293 mac_muladd_8s_2s_10s_11_4_1_U294 add_ln58_27_fu_937_p2 select_ln13_fu_986_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884</InstName>
                    <ModuleName>train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1884</ID>
                    <BindInstances>icmp_ln73_fu_960_p2 add_ln73_fu_966_p2 icmp_ln75_fu_983_p2 select_ln73_fu_989_p3 add_ln73_1_fu_997_p2 select_ln73_1_fu_1003_p3 sparsemux_21_4_2_1_1_U384 sparsemux_21_4_2_1_1_U385 delta_fu_1099_p2 sparsemux_129_6_2_1_1_U386 mul_2s_3s_4_1_1_U387 w_new_fu_1378_p2 select_ln78_fu_1392_p3 add_ln75_fu_1313_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_updateOutput_fu_1975</InstName>
                    <ModuleName>updateOutput</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1975</ID>
                    <BindInstances>icmp_ln92_fu_926_p2 add_ln92_fu_932_p2 add_ln93_fu_950_p2 sparsemux_21_4_2_1_1_U477 sparsemux_21_4_2_1_1_U478 delta_fu_1060_p2 mac_muladd_3s_2s_8s_9_4_1_U479 mac_muladd_3s_2s_8s_9_4_1_U479 mac_muladd_3s_2s_8s_9_4_1_U479 select_ln96_fu_1414_p3 mac_muladd_3s_2s_8s_9_4_1_U480 mac_muladd_3s_2s_8s_9_4_1_U480 mac_muladd_3s_2s_8s_9_4_1_U480 select_ln96_1_fu_1432_p3 mac_muladd_3s_2s_8s_9_4_1_U481 mac_muladd_3s_2s_8s_9_4_1_U481 mac_muladd_3s_2s_8s_9_4_1_U481 select_ln96_2_fu_1446_p3 mac_muladd_3s_2s_8s_9_4_1_U482 mac_muladd_3s_2s_8s_9_4_1_U482 mac_muladd_3s_2s_8s_9_4_1_U482 select_ln96_3_fu_1453_p3 mac_muladd_3s_2s_8s_9_4_1_U483 mac_muladd_3s_2s_8s_9_4_1_U483 mac_muladd_3s_2s_8s_9_4_1_U483 select_ln96_4_fu_1460_p3 mac_muladd_3s_2s_8s_9_4_1_U484 mac_muladd_3s_2s_8s_9_4_1_U484 mac_muladd_3s_2s_8s_9_4_1_U484 select_ln96_5_fu_1467_p3 mac_muladd_3s_2s_8s_9_4_1_U485 mac_muladd_3s_2s_8s_9_4_1_U485 mac_muladd_3s_2s_8s_9_4_1_U485 select_ln96_6_fu_1474_p3 mac_muladd_3s_2s_8s_9_4_1_U486 mac_muladd_3s_2s_8s_9_4_1_U486 mac_muladd_3s_2s_8s_9_4_1_U486 select_ln96_7_fu_1481_p3 mac_muladd_3s_2s_8s_9_4_1_U487 mac_muladd_3s_2s_8s_9_4_1_U487 mac_muladd_3s_2s_8s_9_4_1_U487 select_ln96_8_fu_1488_p3 mac_muladd_3s_2s_8s_9_4_1_U488 mac_muladd_3s_2s_8s_9_4_1_U488 mac_muladd_3s_2s_8s_9_4_1_U488 select_ln96_9_fu_1495_p3 mac_muladd_3s_2s_8s_9_4_1_U489 mac_muladd_3s_2s_8s_9_4_1_U489 mac_muladd_3s_2s_8s_9_4_1_U489 select_ln96_10_fu_1502_p3 mac_muladd_3s_2s_8s_9_4_1_U490 mac_muladd_3s_2s_8s_9_4_1_U490 mac_muladd_3s_2s_8s_9_4_1_U490 select_ln96_11_fu_1509_p3 mac_muladd_3s_2s_8s_9_4_1_U491 mac_muladd_3s_2s_8s_9_4_1_U491 mac_muladd_3s_2s_8s_9_4_1_U491 select_ln96_12_fu_1516_p3 mac_muladd_3s_2s_8s_9_4_1_U492 mac_muladd_3s_2s_8s_9_4_1_U492 mac_muladd_3s_2s_8s_9_4_1_U492 select_ln96_13_fu_1523_p3 mac_muladd_3s_2s_8s_9_4_1_U493 mac_muladd_3s_2s_8s_9_4_1_U493 mac_muladd_3s_2s_8s_9_4_1_U493 select_ln96_14_fu_1530_p3 mac_muladd_3s_2s_8s_9_4_1_U494 mac_muladd_3s_2s_8s_9_4_1_U494 mac_muladd_3s_2s_8s_9_4_1_U494 select_ln96_15_fu_1537_p3 mac_muladd_3s_2s_8s_9_4_1_U495 mac_muladd_3s_2s_8s_9_4_1_U495 mac_muladd_3s_2s_8s_9_4_1_U495 select_ln96_16_fu_1544_p3 mac_muladd_3s_2s_8s_9_4_1_U496 mac_muladd_3s_2s_8s_9_4_1_U496 mac_muladd_3s_2s_8s_9_4_1_U496 select_ln96_17_fu_1551_p3 mac_muladd_3s_2s_8s_9_4_1_U497 mac_muladd_3s_2s_8s_9_4_1_U497 mac_muladd_3s_2s_8s_9_4_1_U497 select_ln96_18_fu_1558_p3 mac_muladd_3s_2s_8s_9_4_1_U498 mac_muladd_3s_2s_8s_9_4_1_U498 mac_muladd_3s_2s_8s_9_4_1_U498 select_ln96_19_fu_1565_p3 mac_muladd_3s_2s_8s_9_4_1_U499 mac_muladd_3s_2s_8s_9_4_1_U499 mac_muladd_3s_2s_8s_9_4_1_U499 select_ln96_20_fu_1572_p3 mac_muladd_3s_2s_8s_9_4_1_U500 mac_muladd_3s_2s_8s_9_4_1_U500 mac_muladd_3s_2s_8s_9_4_1_U500 select_ln96_21_fu_1579_p3 mac_muladd_3s_2s_8s_9_4_1_U501 mac_muladd_3s_2s_8s_9_4_1_U501 mac_muladd_3s_2s_8s_9_4_1_U501 select_ln96_22_fu_1586_p3 mac_muladd_3s_2s_8s_9_4_1_U502 mac_muladd_3s_2s_8s_9_4_1_U502 mac_muladd_3s_2s_8s_9_4_1_U502 select_ln96_23_fu_1593_p3 mac_muladd_3s_2s_8s_9_4_1_U503 mac_muladd_3s_2s_8s_9_4_1_U503 mac_muladd_3s_2s_8s_9_4_1_U503 select_ln96_24_fu_1600_p3 mac_muladd_3s_2s_8s_9_4_1_U504 mac_muladd_3s_2s_8s_9_4_1_U504 mac_muladd_3s_2s_8s_9_4_1_U504 select_ln96_25_fu_1607_p3 mac_muladd_3s_2s_8s_9_4_1_U505 mac_muladd_3s_2s_8s_9_4_1_U505 mac_muladd_3s_2s_8s_9_4_1_U505 select_ln96_26_fu_1614_p3 mac_muladd_3s_2s_8s_9_4_1_U506 mac_muladd_3s_2s_8s_9_4_1_U506 mac_muladd_3s_2s_8s_9_4_1_U506 select_ln96_27_fu_1621_p3 mac_muladd_3s_2s_8s_9_4_1_U507 mac_muladd_3s_2s_8s_9_4_1_U507 mac_muladd_3s_2s_8s_9_4_1_U507 select_ln96_28_fu_1628_p3 mac_muladd_3s_2s_8s_9_4_1_U508 mac_muladd_3s_2s_8s_9_4_1_U508 mac_muladd_3s_2s_8s_9_4_1_U508 select_ln96_29_fu_1635_p3 mac_muladd_3s_2s_8s_9_4_1_U509 mac_muladd_3s_2s_8s_9_4_1_U509 mac_muladd_3s_2s_8s_9_4_1_U509 select_ln96_30_fu_1642_p3 mac_muladd_3s_2s_8s_9_4_1_U510 mac_muladd_3s_2s_8s_9_4_1_U510 mac_muladd_3s_2s_8s_9_4_1_U510 select_ln92_fu_1649_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>in_pos_fu_2066_p3 in_neg_fu_2644_p3 in_pos_1_fu_2073_p3 in_neg_1_fu_2651_p3 in_pos_2_fu_2080_p3 in_neg_2_fu_2658_p3 in_pos_3_fu_2087_p3 in_neg_3_fu_2665_p3 in_pos_4_fu_2094_p3 in_neg_4_fu_2672_p3 in_pos_5_fu_2101_p3 in_neg_5_fu_2679_p3 in_pos_6_fu_2108_p3 in_neg_6_fu_2686_p3 in_pos_7_fu_2115_p3 in_neg_7_fu_2693_p3 in_pos_8_fu_2122_p3 in_neg_8_fu_2700_p3 in_pos_9_fu_2129_p3 in_neg_9_fu_2707_p3 in_pos_10_fu_2136_p3 in_neg_10_fu_2714_p3 in_pos_11_fu_2143_p3 in_neg_11_fu_2721_p3 in_pos_12_fu_2150_p3 in_neg_12_fu_2728_p3 in_pos_13_fu_2157_p3 in_neg_13_fu_2735_p3 in_pos_14_fu_2164_p3 in_neg_14_fu_2742_p3 in_pos_15_fu_2171_p3 in_neg_15_fu_2749_p3 in_pos_16_fu_2178_p3 in_neg_16_fu_2756_p3 in_pos_17_fu_2185_p3 in_neg_17_fu_2763_p3 in_pos_18_fu_2192_p3 in_neg_18_fu_2770_p3 in_pos_19_fu_2199_p3 in_neg_19_fu_2777_p3 in_pos_20_fu_2206_p3 in_neg_20_fu_2784_p3 in_pos_21_fu_2213_p3 in_neg_21_fu_2791_p3 in_pos_22_fu_2220_p3 in_neg_22_fu_2798_p3 in_pos_23_fu_2227_p3 in_neg_23_fu_2805_p3 in_pos_24_fu_2234_p3 in_neg_24_fu_2812_p3 in_pos_25_fu_2241_p3 in_neg_25_fu_2819_p3 in_pos_26_fu_2248_p3 in_neg_26_fu_2826_p3 in_pos_27_fu_2255_p3 in_neg_27_fu_2833_p3 in_pos_28_fu_2262_p3 in_neg_28_fu_2840_p3 in_pos_29_fu_2269_p3 in_neg_29_fu_2847_p3 in_pos_30_fu_2276_p3 in_neg_30_fu_2854_p3 in_pos_31_fu_2283_p3 in_neg_31_fu_2861_p3 in_pos_32_fu_2290_p3 in_neg_32_fu_2868_p3 in_pos_33_fu_2297_p3 in_neg_33_fu_2875_p3 in_pos_34_fu_2304_p3 in_neg_34_fu_2882_p3 in_pos_35_fu_2311_p3 in_neg_35_fu_2889_p3 in_pos_36_fu_2318_p3 in_neg_36_fu_2896_p3 in_pos_37_fu_2325_p3 in_neg_37_fu_2903_p3 in_pos_38_fu_2332_p3 in_neg_38_fu_2910_p3 in_pos_39_fu_2339_p3 in_neg_39_fu_2917_p3 in_pos_40_fu_2346_p3 in_neg_40_fu_2924_p3 in_pos_41_fu_2353_p3 in_neg_41_fu_2931_p3 in_pos_42_fu_2360_p3 in_neg_42_fu_2938_p3 in_pos_43_fu_2367_p3 in_neg_43_fu_2945_p3 in_pos_44_fu_2374_p3 in_neg_44_fu_2952_p3 in_pos_45_fu_2381_p3 in_neg_45_fu_2959_p3 in_pos_46_fu_2388_p3 in_neg_46_fu_2966_p3 in_pos_47_fu_2395_p3 in_neg_47_fu_2973_p3 in_pos_48_fu_2402_p3 in_neg_48_fu_2980_p3 in_pos_49_fu_2409_p3 in_neg_49_fu_2987_p3 in_pos_50_fu_2416_p3 in_neg_50_fu_2994_p3 in_pos_51_fu_2423_p3 in_neg_51_fu_3001_p3 in_pos_52_fu_2430_p3 in_neg_52_fu_3008_p3 in_pos_53_fu_2437_p3 in_neg_53_fu_3015_p3 in_pos_54_fu_2444_p3 in_neg_54_fu_3022_p3 in_pos_55_fu_2451_p3 in_neg_55_fu_3029_p3 in_pos_56_fu_2458_p3 in_neg_56_fu_3036_p3 in_pos_57_fu_2465_p3 in_neg_57_fu_3043_p3 in_pos_58_fu_2472_p3 in_neg_58_fu_3050_p3 in_pos_59_fu_2479_p3 in_neg_59_fu_3057_p3 in_pos_60_fu_2486_p3 in_neg_60_fu_3064_p3 in_pos_61_fu_2493_p3 in_neg_61_fu_3071_p3 in_pos_62_fu_2500_p3 in_neg_62_fu_3078_p3 in_pos_63_fu_2508_p3 in_neg_63_fu_3086_p3 mac_muladd_2s_2s_4s_5_4_1_U606 mac_muladd_2s_2s_4s_5_4_1_U606 mul_2s_2s_4_1_1_U566 mul_2s_2s_4_1_1_U567 mac_muladd_2s_2s_4s_5_4_1_U607 mac_muladd_2s_2s_4s_5_4_1_U607 mul_2s_2s_4_1_1_U568 mac_muladd_2s_2s_4s_5_4_1_U608 mac_muladd_2s_2s_4s_5_4_1_U608 mul_2s_2s_4_1_1_U569 mac_muladd_2s_2s_4s_5_4_1_U609 mac_muladd_2s_2s_4s_5_4_1_U609 mul_2s_2s_4_1_1_U570 mac_muladd_2s_2s_4s_5_4_1_U610 mac_muladd_2s_2s_4s_5_4_1_U610 mul_2s_2s_4_1_1_U571 mac_muladd_2s_2s_4s_5_4_1_U611 mac_muladd_2s_2s_4s_5_4_1_U611 mul_2s_2s_4_1_1_U572 mac_muladd_2s_2s_4s_5_4_1_U612 mac_muladd_2s_2s_4s_5_4_1_U612 mul_2s_2s_4_1_1_U573 mac_muladd_2s_2s_4s_5_4_1_U613 mac_muladd_2s_2s_4s_5_4_1_U613 mul_2s_2s_4_1_1_U574 mac_muladd_2s_2s_4s_5_4_1_U614 mac_muladd_2s_2s_4s_5_4_1_U614 mul_2s_2s_4_1_1_U575 mac_muladd_2s_2s_4s_5_4_1_U615 mac_muladd_2s_2s_4s_5_4_1_U615 mul_2s_2s_4_1_1_U576 mac_muladd_2s_2s_4s_5_4_1_U616 mac_muladd_2s_2s_4s_5_4_1_U616 mul_2s_2s_4_1_1_U577 mac_muladd_2s_2s_4s_5_4_1_U617 mac_muladd_2s_2s_4s_5_4_1_U617 mul_2s_2s_4_1_1_U578 mac_muladd_2s_2s_4s_5_4_1_U618 mac_muladd_2s_2s_4s_5_4_1_U618 mul_2s_2s_4_1_1_U579 mac_muladd_2s_2s_4s_5_4_1_U619 mac_muladd_2s_2s_4s_5_4_1_U619 mul_2s_2s_4_1_1_U580 mac_muladd_2s_2s_4s_5_4_1_U620 mac_muladd_2s_2s_4s_5_4_1_U620 mul_2s_2s_4_1_1_U581 mac_muladd_2s_2s_4s_5_4_1_U621 mac_muladd_2s_2s_4s_5_4_1_U621 mac_muladd_2s_2s_4s_5_4_1_U606 mac_muladd_2s_2s_4s_5_4_1_U607 add_ln24_2_fu_3548_p2 mac_muladd_2s_2s_4s_5_4_1_U608 mac_muladd_2s_2s_4s_5_4_1_U609 add_ln24_5_fu_3564_p2 add_ln24_6_fu_3574_p2 mac_muladd_2s_2s_4s_5_4_1_U610 mac_muladd_2s_2s_4s_5_4_1_U611 add_ln24_9_fu_3586_p2 mac_muladd_2s_2s_4s_5_4_1_U612 mac_muladd_2s_2s_4s_5_4_1_U613 add_ln24_12_fu_3602_p2 add_ln24_13_fu_3612_p2 add_ln24_14_fu_3936_p2 mac_muladd_2s_2s_4s_5_4_1_U614 mac_muladd_2s_2s_4s_5_4_1_U615 add_ln24_17_fu_3624_p2 mac_muladd_2s_2s_4s_5_4_1_U616 mac_muladd_2s_2s_4s_5_4_1_U617 add_ln24_20_fu_3640_p2 add_ln24_21_fu_3650_p2 mac_muladd_2s_2s_4s_5_4_1_U618 mac_muladd_2s_2s_4s_5_4_1_U619 add_ln24_24_fu_3662_p2 mac_muladd_2s_2s_4s_5_4_1_U620 mac_muladd_2s_2s_4s_5_4_1_U621 add_ln24_27_fu_3678_p2 add_ln24_28_fu_3688_p2 add_ln24_29_fu_3952_p2 add_ln24_30_fu_3962_p2 mac_muladd_2s_2s_4s_5_4_1_U622 mac_muladd_2s_2s_4s_5_4_1_U622 mul_2s_2s_4_1_1_U582 mul_2s_2s_4_1_1_U583 mac_muladd_2s_2s_4s_5_4_1_U623 mac_muladd_2s_2s_4s_5_4_1_U623 mul_2s_2s_4_1_1_U584 mac_muladd_2s_2s_4s_5_4_1_U624 mac_muladd_2s_2s_4s_5_4_1_U624 mul_2s_2s_4_1_1_U585 mac_muladd_2s_2s_4s_5_4_1_U625 mac_muladd_2s_2s_4s_5_4_1_U625 mul_2s_2s_4_1_1_U586 mac_muladd_2s_2s_4s_5_4_1_U626 mac_muladd_2s_2s_4s_5_4_1_U626 mul_2s_2s_4_1_1_U587 mac_muladd_2s_2s_4s_5_4_1_U627 mac_muladd_2s_2s_4s_5_4_1_U627 mul_2s_2s_4_1_1_U588 mac_muladd_2s_2s_4s_5_4_1_U628 mac_muladd_2s_2s_4s_5_4_1_U628 mul_2s_2s_4_1_1_U589 mac_muladd_2s_2s_4s_5_4_1_U629 mac_muladd_2s_2s_4s_5_4_1_U629 mul_2s_2s_4_1_1_U590 mac_muladd_2s_2s_4s_5_4_1_U630 mac_muladd_2s_2s_4s_5_4_1_U630 mul_2s_2s_4_1_1_U591 mac_muladd_2s_2s_4s_5_4_1_U631 mac_muladd_2s_2s_4s_5_4_1_U631 mul_2s_2s_4_1_1_U592 mac_muladd_2s_2s_4s_5_4_1_U632 mac_muladd_2s_2s_4s_5_4_1_U632 mul_2s_2s_4_1_1_U593 mac_muladd_2s_2s_4s_5_4_1_U633 mac_muladd_2s_2s_4s_5_4_1_U633 mul_2s_2s_4_1_1_U594 mac_muladd_2s_2s_4s_5_4_1_U634 mac_muladd_2s_2s_4s_5_4_1_U634 mul_2s_2s_4_1_1_U595 mac_muladd_2s_2s_4s_5_4_1_U635 mac_muladd_2s_2s_4s_5_4_1_U635 mul_2s_2s_4_1_1_U596 mac_muladd_2s_2s_4s_5_4_1_U636 mac_muladd_2s_2s_4s_5_4_1_U636 mul_2s_2s_4_1_1_U597 mac_muladd_2s_2s_4s_5_4_1_U637 mac_muladd_2s_2s_4s_5_4_1_U637 mac_muladd_2s_2s_4s_5_4_1_U622 mac_muladd_2s_2s_4s_5_4_1_U623 add_ln24_33_fu_3974_p2 mac_muladd_2s_2s_4s_5_4_1_U624 mac_muladd_2s_2s_4s_5_4_1_U625 add_ln24_36_fu_3990_p2 add_ln24_37_fu_4000_p2 mac_muladd_2s_2s_4s_5_4_1_U626 mac_muladd_2s_2s_4s_5_4_1_U627 add_ln24_40_fu_4012_p2 mac_muladd_2s_2s_4s_5_4_1_U628 mac_muladd_2s_2s_4s_5_4_1_U629 add_ln24_43_fu_4028_p2 add_ln24_44_fu_4038_p2 add_ln24_45_fu_4182_p2 mac_muladd_2s_2s_4s_5_4_1_U630 mac_muladd_2s_2s_4s_5_4_1_U631 add_ln24_48_fu_4050_p2 mac_muladd_2s_2s_4s_5_4_1_U632 mac_muladd_2s_2s_4s_5_4_1_U633 add_ln24_51_fu_4066_p2 add_ln24_52_fu_4076_p2 mac_muladd_2s_2s_4s_5_4_1_U634 mac_muladd_2s_2s_4s_5_4_1_U635 add_ln24_55_fu_4088_p2 mac_muladd_2s_2s_4s_5_4_1_U636 mac_muladd_2s_2s_4s_5_4_1_U637 add_ln24_58_fu_4104_p2 add_ln24_59_fu_4114_p2 add_ln24_60_fu_4198_p2 mac_muladd_2s_2s_4s_5_4_1_U642 mac_muladd_2s_2s_4s_5_4_1_U642 mul_2s_2s_4_1_1_U602 mac_muladd_2s_2s_5s_5_4_1_U643 mac_muladd_2s_2s_5s_5_4_1_U643 mul_2s_2s_4_1_1_U598 mac_muladd_2s_2s_4s_5_4_1_U638 mac_muladd_2s_2s_4s_5_4_1_U638 mul_2s_2s_4_1_1_U603 mac_muladd_2s_2s_4s_5_4_1_U644 mac_muladd_2s_2s_4s_5_4_1_U644 mac_muladd_2s_2s_5s_5_4_1_U645 mac_muladd_2s_2s_5s_5_4_1_U645 mul_2s_2s_4_1_1_U599 mac_muladd_2s_2s_4s_5_4_1_U639 mac_muladd_2s_2s_4s_5_4_1_U639 mac_muladd_2s_2s_4s_5_4_1_U642 mac_muladd_2s_2s_4s_5_4_1_U638 mac_muladd_2s_2s_5s_5_4_1_U643 add_ln24_65_fu_4376_p2 mac_muladd_2s_2s_4s_5_4_1_U644 mac_muladd_2s_2s_4s_5_4_1_U639 mac_muladd_2s_2s_5s_5_4_1_U645 add_ln24_69_fu_4392_p2 add_ln24_70_fu_4402_p2 mac_muladd_2s_2s_4s_5_4_1_U646 mac_muladd_2s_2s_4s_5_4_1_U646 mul_2s_2s_4_1_1_U604 mac_muladd_2s_2s_5s_5_4_1_U647 mac_muladd_2s_2s_5s_5_4_1_U647 mul_2s_2s_4_1_1_U600 mac_muladd_2s_2s_4s_5_4_1_U640 mac_muladd_2s_2s_4s_5_4_1_U640 mul_2s_2s_4_1_1_U605 mac_muladd_2s_2s_4s_5_4_1_U648 mac_muladd_2s_2s_4s_5_4_1_U648 mac_muladd_2s_2s_5s_5_4_1_U649 mac_muladd_2s_2s_5s_5_4_1_U649 mul_2s_2s_4_1_1_U601 mac_muladd_2s_2s_4s_5_4_1_U641 mac_muladd_2s_2s_4s_5_4_1_U641 mac_muladd_2s_2s_4s_5_4_1_U646 mac_muladd_2s_2s_4s_5_4_1_U640 mac_muladd_2s_2s_5s_5_4_1_U647 add_ln24_74_fu_4414_p2 mac_muladd_2s_2s_4s_5_4_1_U648 mac_muladd_2s_2s_4s_5_4_1_U641 mac_muladd_2s_2s_5s_5_4_1_U649 add_ln24_78_fu_4430_p2 add_ln24_79_fu_4440_p2 icmp_ln158_fu_4365_p2 sub_ln159_fu_4446_p2 icmp_ln159_fu_4460_p2 CTRL_s_axi_U control_s_axi_U WEIGHTS_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>forwardHidden_Pipeline_VITIS_LOOP_36_1</Name>
            <Loops>
                <VITIS_LOOP_36_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2057</Best-caseLatency>
                    <Average-caseLatency>2057</Average-caseLatency>
                    <Worst-caseLatency>2057</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2056</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_1>
                        <Name>VITIS_LOOP_36_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>2055</Latency>
                        <AbsoluteTimeLatency>20.550 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_36_1>
                            <Name>VITIS_LOOP_36_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../src/forward_fw.cpp:36</SourceLocation>
                        </VITIS_LOOP_36_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>1479</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2353</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_1201_p2" SOURCE="../src/forward_fw.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1207_p2" SOURCE="../src/forward_fw.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U33" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U1" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U34" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U3" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U35" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U4" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U36" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U5" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U37" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U6" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U38" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U7" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U39" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U8" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U40" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U9" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U41" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U10" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U42" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U11" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U43" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U12" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U44" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U13" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U45" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U14" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U46" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U15" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U47" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U16" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U48" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U17" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U49" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U18" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U50" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U19" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U51" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U20" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U52" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U21" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U53" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U22" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U54" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U23" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U55" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U24" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U56" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U25" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U57" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U26" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U58" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U27" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U59" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U28" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U60" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U29" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U61" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U30" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U62" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U31" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U63" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U32" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U64" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U33" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U34" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_1281_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U35" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U36" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_1319_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U37" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U38" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_9_fu_1357_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U39" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U40" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_12_fu_1398_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_13_fu_1408_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U41" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U42" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_17_fu_1463_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U43" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U44" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_20_fu_1501_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U45" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U46" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_24_fu_1539_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U47" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U48" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_27_fu_1580_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_28_fu_1590_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U49" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U50" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_33_fu_1645_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U51" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U52" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_36_fu_1686_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_37_fu_1696_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U53" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U54" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_40_fu_1734_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U55" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U56" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_43_fu_1775_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_44_fu_1785_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U57" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U58" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_48_fu_1823_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U59" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U60" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_51_fu_1861_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U61" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U62" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_55_fu_1899_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U63" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U64" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_58_fu_1918_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_59_fu_1928_p2" SOURCE="../src/forward_fw.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_fu_1977_p3" SOURCE="../src/forward_fw.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln13" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardHidden</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2066</Best-caseLatency>
                    <Average-caseLatency>2066</Average-caseLatency>
                    <Worst-caseLatency>2066</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2066</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>1554</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2824</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>forwardOutput_Pipeline_VITIS_LOOP_54_1</Name>
            <Loops>
                <VITIS_LOOP_54_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>329</Best-caseLatency>
                    <Average-caseLatency>329</Average-caseLatency>
                    <Worst-caseLatency>329</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>328</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1>
                        <Name>VITIS_LOOP_54_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>327</Latency>
                        <AbsoluteTimeLatency>3.270 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_54_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_54_1>
                            <Name>VITIS_LOOP_54_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../src/forward_fw.cpp:54</SourceLocation>
                        </VITIS_LOOP_54_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>769</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1198</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_571_p2" SOURCE="../src/forward_fw.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_577_p2" SOURCE="../src/forward_fw.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U279" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U279" SOURCE="../src/forward_fw.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U263" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U264" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U280" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U280" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U265" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U281" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U281" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U266" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U282" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U282" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U267" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U283" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U283" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U268" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U284" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U284" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U269" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U285" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U285" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U270" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U286" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U286" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U271" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U287" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U287" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U272" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U288" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U288" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U273" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U289" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U289" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U274" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U290" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U290" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U275" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U291" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U291" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U276" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U292" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U292" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U277" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U293" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U293" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U278" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U294" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U294" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln58_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U279" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U280" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U281" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U282" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_5_fu_685_p2" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U283" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U284" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U285" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U286" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_12_fu_778_p2" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U287" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U288" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_17_fu_839_p2" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U289" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U290" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_20_fu_883_p2" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U291" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U292" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U293" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_11_4_1_U294" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_27_fu_937_p2" SOURCE="../src/forward_fw.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_fu_986_p3" SOURCE="../src/forward_fw.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln13" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardOutput</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>338</Best-caseLatency>
                    <Average-caseLatency>338</Average-caseLatency>
                    <Worst-caseLatency>338</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>338</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:52</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>800</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1471</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2</Name>
            <Loops>
                <VITIS_LOOP_73_1_VITIS_LOOP_75_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2067</Best-caseLatency>
                    <Average-caseLatency>2067</Average-caseLatency>
                    <Worst-caseLatency>2067</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_1_VITIS_LOOP_75_2>
                        <Name>VITIS_LOOP_73_1_VITIS_LOOP_75_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2065</Latency>
                        <AbsoluteTimeLatency>20.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_73_1_VITIS_LOOP_75_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:75~../src/forward_fw.cpp:158</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_73_1_VITIS_LOOP_75_2>
                            <Name>VITIS_LOOP_73_1_VITIS_LOOP_75_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/forward_fw.cpp:73~../src/forward_fw.cpp:158</SourceLocation>
                        </VITIS_LOOP_73_1_VITIS_LOOP_75_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>290</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>787</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_960_p2" SOURCE="../src/forward_fw.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_966_p2" SOURCE="../src/forward_fw.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_983_p2" SOURCE="../src/forward_fw.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_989_p3" SOURCE="../src/forward_fw.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_997_p2" SOURCE="../src/forward_fw.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_1_fu_1003_p3" SOURCE="../src/forward_fw.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_2_1_1_U384" SOURCE="../src/forward_fw.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_2_1_1_U385" SOURCE="../src/forward_fw.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="sub" PRAGMA="" RTLNAME="delta_fu_1099_p2" SOURCE="../src/forward_fw.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="delta" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_2_1_1_U386" SOURCE="../src/forward_fw.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_3s_4_1_1_U387" SOURCE="../src/forward_fw.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="add" PRAGMA="" RTLNAME="w_new_fu_1378_p2" SOURCE="../src/forward_fw.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_fu_1392_p3" SOURCE="../src/forward_fw.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_75_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_1313_p2" SOURCE="../src/forward_fw.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>updateOutput</Name>
            <Loops>
                <VITIS_LOOP_92_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>782</Best-caseLatency>
                    <Average-caseLatency>782</Average-caseLatency>
                    <Worst-caseLatency>782</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>781</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_92_1>
                        <Name>VITIS_LOOP_92_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>780</Latency>
                        <AbsoluteTimeLatency>7.800 us</AbsoluteTimeLatency>
                        <PipelineII>78</PipelineII>
                        <PipelineDepth>79</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_92_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:92</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_92_1>
                            <Name>VITIS_LOOP_92_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../src/forward_fw.cpp:92</SourceLocation>
                        </VITIS_LOOP_92_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>647</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1042</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_fu_926_p2" SOURCE="../src/forward_fw.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_932_p2" SOURCE="../src/forward_fw.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_950_p2" SOURCE="../src/forward_fw.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_2_1_1_U477" SOURCE="../src/forward_fw.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_2_1_1_U478" SOURCE="../src/forward_fw.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="sub" PRAGMA="" RTLNAME="delta_fu_1060_p2" SOURCE="../src/forward_fw.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="delta" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U479" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U479" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U479" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_fu_1414_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U480" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U480" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U480" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_1_fu_1432_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U481" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U481" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U481" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_2_fu_1446_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U482" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U482" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U482" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_3_fu_1453_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U483" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U483" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U483" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_4_fu_1460_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U484" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U484" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U484" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_5_fu_1467_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U485" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U485" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U485" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_6_fu_1474_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U486" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U486" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U486" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_7_fu_1481_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U487" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U487" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U487" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_8_fu_1488_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U488" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U488" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U488" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_9_fu_1495_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U489" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U489" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U489" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_10_fu_1502_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U490" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U490" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U490" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_11_fu_1509_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U491" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U491" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U491" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_12_fu_1516_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U492" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U492" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U492" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_13_fu_1523_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U493" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U493" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U493" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_14_fu_1530_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U494" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U494" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U494" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_15_fu_1537_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U495" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U495" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U495" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_16_fu_1544_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U496" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U496" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U496" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_17_fu_1551_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U497" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U497" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U497" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_18_fu_1558_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U498" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U498" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U498" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_19_fu_1565_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U499" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U499" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U499" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_20_fu_1572_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U500" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U500" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U500" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_21_fu_1579_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U501" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U501" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U501" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_22_fu_1586_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U502" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U502" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U502" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_23_fu_1593_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U503" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U503" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U503" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_24_fu_1600_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U504" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U504" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U504" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_25_fu_1607_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U505" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U505" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U505" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_26_fu_1614_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U506" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U506" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U506" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_27_fu_1621_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U507" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U507" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U507" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_28_fu_1628_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U508" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U508" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U508" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_29_fu_1635_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U509" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U509" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U509" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_30_fu_1642_p3" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U510" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U510" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U510" SOURCE="../src/forward_fw.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_1649_p3" SOURCE="../src/forward_fw.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>train_step</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4855</Best-caseLatency>
                    <Average-caseLatency>6281</Average-caseLatency>
                    <Worst-caseLatency>7705</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>62.810 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>77.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4856 ~ 7706</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:109</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>124</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>51</UTIL_DSP>
                    <FF>5088</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>10758</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_fu_2066_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_fu_2644_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_1_fu_2073_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_1_fu_2651_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_2_fu_2080_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_2_fu_2658_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_3_fu_2087_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_3_fu_2665_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_4_fu_2094_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_4_fu_2672_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_5_fu_2101_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_5_fu_2679_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_6_fu_2108_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_6_fu_2686_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_7_fu_2115_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_7_fu_2693_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_8_fu_2122_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_8_fu_2700_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_9_fu_2129_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_9_fu_2707_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_10_fu_2136_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_10_fu_2714_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_11_fu_2143_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_11_fu_2721_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_12_fu_2150_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_12_fu_2728_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_13_fu_2157_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_13_fu_2735_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_14_fu_2164_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_14_fu_2742_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_15_fu_2171_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_15_fu_2749_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_16_fu_2178_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_16_fu_2756_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_17_fu_2185_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_17_fu_2763_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_18_fu_2192_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_18_fu_2770_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_19_fu_2199_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_19_fu_2777_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_20_fu_2206_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_20_fu_2784_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_21_fu_2213_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_21_fu_2791_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_22_fu_2220_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_22_fu_2798_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_23_fu_2227_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_23_fu_2805_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_24_fu_2234_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_24_fu_2812_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_25_fu_2241_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_25_fu_2819_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_26_fu_2248_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_26_fu_2826_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_27_fu_2255_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_27_fu_2833_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_28_fu_2262_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_28_fu_2840_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_29_fu_2269_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_29_fu_2847_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_30_fu_2276_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_30_fu_2854_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_31_fu_2283_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_31_fu_2861_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_32_fu_2290_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_32_fu_2868_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_33_fu_2297_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_33_fu_2875_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_34_fu_2304_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_34_fu_2882_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_35_fu_2311_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_35_fu_2889_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_36_fu_2318_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_36_fu_2896_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_37_fu_2325_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_37_fu_2903_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_38_fu_2332_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_38_fu_2910_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_39_fu_2339_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_39_fu_2917_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_40_fu_2346_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_40_fu_2924_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_41_fu_2353_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_41_fu_2931_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_42_fu_2360_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_42_fu_2938_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_43_fu_2367_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_43_fu_2945_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_44_fu_2374_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_44_fu_2952_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_45_fu_2381_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_45_fu_2959_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_46_fu_2388_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_46_fu_2966_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_47_fu_2395_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_47_fu_2973_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_48_fu_2402_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_48_fu_2980_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_49_fu_2409_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_49_fu_2987_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_50_fu_2416_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_50_fu_2994_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_51_fu_2423_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_51_fu_3001_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_52_fu_2430_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_52_fu_3008_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_53_fu_2437_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_53_fu_3015_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_54_fu_2444_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_54_fu_3022_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_55_fu_2451_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_55_fu_3029_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_56_fu_2458_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_56_fu_3036_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_57_fu_2465_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_57_fu_3043_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_58_fu_2472_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_58_fu_3050_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_59_fu_2479_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_59_fu_3057_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_60_fu_2486_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_60_fu_3064_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_61_fu_2493_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_61_fu_3071_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_62_fu_2500_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_62_fu_3078_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_pos_63_fu_2508_p3" SOURCE="../src/forward_fw.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="in_pos_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_neg_63_fu_3086_p3" SOURCE="../src/forward_fw.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="in_neg_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U606" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="acc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U606" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U566" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U567" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U607" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U607" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U568" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U608" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U608" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U569" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U609" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U609" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U570" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U610" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U610" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U571" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U611" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U611" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U572" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U612" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U612" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U573" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U613" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U613" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U574" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U614" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U614" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U575" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U615" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U615" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U576" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U616" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U616" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U577" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U617" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U617" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U578" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U618" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U618" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U579" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U619" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U619" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U580" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U620" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U620" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U581" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U621" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U621" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U606" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U607" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_3548_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U608" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U609" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_5_fu_3564_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_6_fu_3574_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U610" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U611" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_9_fu_3586_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U612" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U613" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_12_fu_3602_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_13_fu_3612_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_14_fu_3936_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U614" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U615" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_17_fu_3624_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U616" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U617" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_20_fu_3640_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_21_fu_3650_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U618" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U619" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_24_fu_3662_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U620" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U621" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_27_fu_3678_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_28_fu_3688_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_29_fu_3952_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_30_fu_3962_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U622" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U622" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U582" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U583" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U623" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U623" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U584" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U624" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U624" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U585" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U625" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U625" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U586" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U626" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U626" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U587" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U627" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U627" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U588" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U628" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U628" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U589" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U629" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U629" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U590" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U630" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U630" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U591" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U631" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U631" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U592" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U632" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U632" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U593" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U633" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U633" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U594" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U634" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U634" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U595" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U635" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U635" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U596" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U636" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U636" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U597" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U637" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U637" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U622" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U623" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_33_fu_3974_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U624" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U625" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_36_fu_3990_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_37_fu_4000_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U626" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U627" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_40_fu_4012_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U628" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U629" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_43_fu_4028_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_44_fu_4038_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_45_fu_4182_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U630" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U631" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_48_fu_4050_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U632" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U633" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_51_fu_4066_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_52_fu_4076_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U634" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U635" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_55_fu_4088_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U636" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U637" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_58_fu_4104_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_59_fu_4114_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_60_fu_4198_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U642" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U642" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U602" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U643" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U643" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U598" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U638" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U638" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U603" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U644" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U644" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U645" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U645" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U599" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U639" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U639" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U642" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U638" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U643" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_65_fu_4376_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U644" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U639" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U645" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_69_fu_4392_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_70_fu_4402_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U646" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U646" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U604" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U647" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U647" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U600" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U640" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U640" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U605" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U648" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U648" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U649" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U649" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_4_1_1_U601" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U641" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U641" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln24_233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U646" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U640" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U647" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_74_fu_4414_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U648" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_4s_5_4_1_U641" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2s_2s_5s_5_4_1_U649" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_78_fu_4430_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_79_fu_4440_p2" SOURCE="../src/forward_fw.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln158_fu_4365_p2" SOURCE="../src/forward_fw.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln159_fu_4446_p2" SOURCE="../src/forward_fw.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln159_fu_4460_p2" SOURCE="../src/forward_fw.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="3" BUNDLEDNAME="WEIGHTS" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="WEIGHTS_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img_pos" index="0" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="img_pos_address0" name="img_pos_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_pos_ce0" name="img_pos_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_pos_q0" name="img_pos_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="img_pos_address1" name="img_pos_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="img_pos_ce1" name="img_pos_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="img_pos_q1" name="img_pos_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_neg" index="1" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="img_neg_address0" name="img_neg_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_neg_ce0" name="img_neg_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_neg_q0" name="img_neg_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="img_neg_address1" name="img_neg_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="img_neg_ce1" name="img_neg_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="img_neg_q1" name="img_neg_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sample_idx" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="sample_idx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W1" index="3" direction="inout" srcType="ap_fixed&lt;8, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_WEIGHTS" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="W1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W2" index="4" direction="inout" srcType="ap_fixed&lt;8, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_WEIGHTS" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="W2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="sample_idx" access="W" description="Data signal of sample_idx" range="32">
                    <fields>
                        <field offset="0" width="32" name="sample_idx" access="W" description="Bit 31 to 0 of sample_idx"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="sample_idx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="W1_1" access="W" description="Data signal of W1" range="32">
                    <fields>
                        <field offset="0" width="32" name="W1" access="W" description="Bit 31 to 0 of W1"/>
                    </fields>
                </register>
                <register offset="0x14" name="W1_2" access="W" description="Data signal of W1" range="32">
                    <fields>
                        <field offset="0" width="32" name="W1" access="W" description="Bit 63 to 32 of W1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="W2_1" access="W" description="Data signal of W2" range="32">
                    <fields>
                        <field offset="0" width="32" name="W2" access="W" description="Bit 31 to 0 of W2"/>
                    </fields>
                </register>
                <register offset="0x20" name="W2_2" access="W" description="Data signal of W2" range="32">
                    <fields>
                        <field offset="0" width="32" name="W2" access="W" description="Bit 63 to 32 of W2"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="W1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="W2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axi_control:m_axi_WEIGHTS</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_WEIGHTS" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_WEIGHTS_" paramPrefix="C_M_AXI_WEIGHTS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_WEIGHTS_ARADDR</port>
                <port>m_axi_WEIGHTS_ARBURST</port>
                <port>m_axi_WEIGHTS_ARCACHE</port>
                <port>m_axi_WEIGHTS_ARID</port>
                <port>m_axi_WEIGHTS_ARLEN</port>
                <port>m_axi_WEIGHTS_ARLOCK</port>
                <port>m_axi_WEIGHTS_ARPROT</port>
                <port>m_axi_WEIGHTS_ARQOS</port>
                <port>m_axi_WEIGHTS_ARREADY</port>
                <port>m_axi_WEIGHTS_ARREGION</port>
                <port>m_axi_WEIGHTS_ARSIZE</port>
                <port>m_axi_WEIGHTS_ARUSER</port>
                <port>m_axi_WEIGHTS_ARVALID</port>
                <port>m_axi_WEIGHTS_AWADDR</port>
                <port>m_axi_WEIGHTS_AWBURST</port>
                <port>m_axi_WEIGHTS_AWCACHE</port>
                <port>m_axi_WEIGHTS_AWID</port>
                <port>m_axi_WEIGHTS_AWLEN</port>
                <port>m_axi_WEIGHTS_AWLOCK</port>
                <port>m_axi_WEIGHTS_AWPROT</port>
                <port>m_axi_WEIGHTS_AWQOS</port>
                <port>m_axi_WEIGHTS_AWREADY</port>
                <port>m_axi_WEIGHTS_AWREGION</port>
                <port>m_axi_WEIGHTS_AWSIZE</port>
                <port>m_axi_WEIGHTS_AWUSER</port>
                <port>m_axi_WEIGHTS_AWVALID</port>
                <port>m_axi_WEIGHTS_BID</port>
                <port>m_axi_WEIGHTS_BREADY</port>
                <port>m_axi_WEIGHTS_BRESP</port>
                <port>m_axi_WEIGHTS_BUSER</port>
                <port>m_axi_WEIGHTS_BVALID</port>
                <port>m_axi_WEIGHTS_RDATA</port>
                <port>m_axi_WEIGHTS_RID</port>
                <port>m_axi_WEIGHTS_RLAST</port>
                <port>m_axi_WEIGHTS_RREADY</port>
                <port>m_axi_WEIGHTS_RRESP</port>
                <port>m_axi_WEIGHTS_RUSER</port>
                <port>m_axi_WEIGHTS_RVALID</port>
                <port>m_axi_WEIGHTS_WDATA</port>
                <port>m_axi_WEIGHTS_WID</port>
                <port>m_axi_WEIGHTS_WLAST</port>
                <port>m_axi_WEIGHTS_WREADY</port>
                <port>m_axi_WEIGHTS_WSTRB</port>
                <port>m_axi_WEIGHTS_WUSER</port>
                <port>m_axi_WEIGHTS_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="W1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="W2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_pos_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="img_pos_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_pos_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_pos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_pos_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_pos_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_pos_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_pos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_pos_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="img_pos_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_pos_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_pos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_pos_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_pos_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_pos_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_pos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_neg_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="img_neg_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_neg_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_neg"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_neg_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_neg_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_neg_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_neg"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_neg_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="img_neg_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_neg_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_neg"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_neg_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_neg_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_neg_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_neg"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_WEIGHTS">READ_WRITE, 8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=3</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 5, 16, 0</column>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">sample_idx, 0x10, 32, W, Data signal of sample_idx, </column>
                    <column name="s_axi_control">W1_1, 0x10, 32, W, Data signal of W1, </column>
                    <column name="s_axi_control">W1_2, 0x14, 32, W, Data signal of W1, </column>
                    <column name="s_axi_control">W2_1, 0x1c, 32, W, Data signal of W2, </column>
                    <column name="s_axi_control">W2_2, 0x20, 32, W, Data signal of W2, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="img_neg_address0">out, 6</column>
                    <column name="img_neg_address1">out, 6</column>
                    <column name="img_neg_q0">in, 8</column>
                    <column name="img_neg_q1">in, 8</column>
                    <column name="img_pos_address0">out, 6</column>
                    <column name="img_pos_address1">out, 6</column>
                    <column name="img_pos_q0">in, 8</column>
                    <column name="img_pos_q1">in, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_pos">in, unsigned char const *</column>
                    <column name="img_neg">in, unsigned char const *</column>
                    <column name="sample_idx">in, int</column>
                    <column name="W1">inout, ap_fixed&lt;8 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="W2">inout, ap_fixed&lt;8 8 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="img_pos">img_pos_address0, port, offset, </column>
                    <column name="img_pos">img_pos_ce0, port, , </column>
                    <column name="img_pos">img_pos_q0, port, , </column>
                    <column name="img_pos">img_pos_address1, port, offset, </column>
                    <column name="img_pos">img_pos_ce1, port, , </column>
                    <column name="img_pos">img_pos_q1, port, , </column>
                    <column name="img_neg">img_neg_address0, port, offset, </column>
                    <column name="img_neg">img_neg_ce0, port, , </column>
                    <column name="img_neg">img_neg_q0, port, , </column>
                    <column name="img_neg">img_neg_address1, port, offset, </column>
                    <column name="img_neg">img_neg_ce1, port, , </column>
                    <column name="img_neg">img_neg_q1, port, , </column>
                    <column name="sample_idx">s_axi_CTRL, register, , name=sample_idx offset=0x10 range=32</column>
                    <column name="W1">m_axi_WEIGHTS, interface, , channel=0</column>
                    <column name="W1">s_axi_control, register, offset, name=W1_1 offset=0x10 range=32</column>
                    <column name="W1">s_axi_control, register, offset, name=W1_2 offset=0x14 range=32</column>
                    <column name="W2">m_axi_WEIGHTS, interface, , channel=0</column>
                    <column name="W2">s_axi_control, register, offset, name=W2_1 offset=0x1c range=32</column>
                    <column name="W2">s_axi_control, register, offset, name=W2_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_WEIGHTS">read, 2048, 8, VITIS_LOOP_36_1, ../src/forward_fw.cpp:36:22</column>
                    <column name="m_axi_WEIGHTS">read, 320, 8, VITIS_LOOP_54_1, ../src/forward_fw.cpp:54:22</column>
                    <column name="m_axi_WEIGHTS">write, 32, 8, , </column>
                    <column name="m_axi_WEIGHTS">read, 32, 8, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_WEIGHTS">W1, ../src/forward_fw.cpp:41:27, read, Widen Fail, , VITIS_LOOP_36_1, ../src/forward_fw.cpp:36:22, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_WEIGHTS">W1, ../src/forward_fw.cpp:41:27, read, Inferred, 2048, VITIS_LOOP_36_1, ../src/forward_fw.cpp:36:22, , </column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:58:28, read, Widen Fail, , VITIS_LOOP_54_1, ../src/forward_fw.cpp:54:22, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:58:28, read, Inferred, 320, VITIS_LOOP_54_1, ../src/forward_fw.cpp:54:22, , </column>
                    <column name="m_axi_WEIGHTS">W1, ../src/forward_fw.cpp:76:27, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_WEIGHTS">W1, ../src/forward_fw.cpp:78:22, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:96:16, read, Widen Fail, , , , 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:96:16, read, Inferred, 32, VITIS_LOOP_92_1, ../src/forward_fw.cpp:92:22, , </column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:98:22, write, Widen Fail, , , , 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:98:22, write, Inferred, 32, VITIS_LOOP_92_1, ../src/forward_fw.cpp:92:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../src/forward_fw.cpp:23" status="valid" parentFunction="computegoodness" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/forward_fw.cpp:40" status="valid" parentFunction="forwardhidden" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/forward_fw.cpp:57" status="valid" parentFunction="forwardoutput" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/forward_fw.cpp:95" status="valid" parentFunction="updateoutput" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../src/forward_fw.cpp:115" status="valid" parentFunction="train_step" variable="W1" isDirective="0" options="m_axi port=W1 offset=slave bundle=WEIGHTS depth=N_HIDDEN*N_INPUT"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:116" status="valid" parentFunction="train_step" variable="W2" isDirective="0" options="m_axi port=W2 offset=slave bundle=WEIGHTS depth=N_OUTPUT*N_HIDDEN"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:119" status="invalid" parentFunction="train_step" variable="img_pos" isDirective="0" options="s_axilite port=img_pos bundle=CTRL depth=N_INPUT"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:120" status="invalid" parentFunction="train_step" variable="img_neg" isDirective="0" options="s_axilite port=img_neg bundle=CTRL depth=N_INPUT"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:121" status="valid" parentFunction="train_step" variable="sample_idx" isDirective="0" options="s_axilite port=sample_idx bundle=CTRL"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:122" status="valid" parentFunction="train_step" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="array_partition" location="../src/forward_fw.cpp:126" status="valid" parentFunction="train_step" variable="in_pos" isDirective="0" options="variable=in_pos complete"/>
        <Pragma type="array_partition" location="../src/forward_fw.cpp:127" status="valid" parentFunction="train_step" variable="in_neg" isDirective="0" options="variable=in_neg complete"/>
        <Pragma type="unroll" location="../src/forward_fw.cpp:130" status="valid" parentFunction="train_step" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../src/forward_fw.cpp:138" status="valid" parentFunction="train_step" variable="hidden_pos" isDirective="0" options="variable=hidden_pos complete"/>
        <Pragma type="array_partition" location="../src/forward_fw.cpp:139" status="valid" parentFunction="train_step" variable="hidden_neg" isDirective="0" options="variable=hidden_neg complete"/>
        <Pragma type="array_partition" location="../src/forward_fw.cpp:140" status="valid" parentFunction="train_step" variable="out_pos" isDirective="0" options="variable=out_pos complete"/>
        <Pragma type="array_partition" location="../src/forward_fw.cpp:141" status="valid" parentFunction="train_step" variable="out_neg" isDirective="0" options="variable=out_neg complete"/>
    </PragmaReport>
</profile>

