{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728631957074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728631957083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 20:32:36 2024 " "Processing started: Fri Oct 11 20:32:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728631957083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631957083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TransactionsBetweenCPU -c TransactionsBetweenCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off TransactionsBetweenCPU -c TransactionsBetweenCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631957083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728631957512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728631957512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transactionsbetweencpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file transactionsbetweencpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TransactionsBetweenCPU " "Found entity 1: TransactionsBetweenCPU" {  } { { "TransactionsBetweenCPU.bdf" "" { Schematic "C:/COMPSYS700 - WITH MSI/TransactionsBetweenCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631966570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631966570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu0-Behavioral " "Found design unit 1: cpu0-Behavioral" {  } { { "cpu0.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/cpu0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631967015 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Found entity 1: cpu0" {  } { { "cpu0.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/cpu0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631967015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631967015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-Behavioral " "Found design unit 1: sdram-Behavioral" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631967023 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728631967023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631967023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TransactionsBetweenCPU " "Elaborating entity \"TransactionsBetweenCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728631967232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0 cpu0:inst0 " "Elaborating entity \"cpu0\" for hierarchy \"cpu0:inst0\"" {  } { { "TransactionsBetweenCPU.bdf" "inst0" { Schematic "C:/COMPSYS700 - WITH MSI/TransactionsBetweenCPU.bdf" { { 160 200 616 432 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728631967279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sendDataFromCacheToCpu cpu0.vhd(70) " "Verilog HDL or VHDL warning at cpu0.vhd(70): object \"sendDataFromCacheToCpu\" assigned a value but never read" {  } { { "cpu0.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/cpu0.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728631967285 "|TransactionsBetweenCPU|cpu0:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:inst3 " "Elaborating entity \"sdram\" for hierarchy \"sdram:inst3\"" {  } { { "TransactionsBetweenCPU.bdf" "inst3" { Schematic "C:/COMPSYS700 - WITH MSI/TransactionsBetweenCPU.bdf" { { 160 1168 1392 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728631967433 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728631968712 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728631968712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cpu0_cache_to_cache_response_out_rdy VCC " "Pin \"cpu0_cache_to_cache_response_out_rdy\" is stuck at VCC" {  } { { "TransactionsBetweenCPU.bdf" "" { Schematic "C:/COMPSYS700 - WITH MSI/TransactionsBetweenCPU.bdf" { { 280 720 1010 296 "cpu0_cache_to_cache_response_out_rdy" "" } { 576 80 356 593 "cpu0_cache_to_cache_response_out_rdy" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728631968929 "|TransactionsBetweenCPU|cpu0_cache_to_cache_response_out_rdy"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu0_cache_to_cache_req VCC " "Pin \"cpu0_cache_to_cache_req\" is stuck at VCC" {  } { { "TransactionsBetweenCPU.bdf" "" { Schematic "C:/COMPSYS700 - WITH MSI/TransactionsBetweenCPU.bdf" { { 328 720 941 344 "cpu0_cache_to_cache_req" "" } { 624 80 285 641 "cpu0_cache_to_cache_req" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728631968929 "|TransactionsBetweenCPU|cpu0_cache_to_cache_req"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu1_cache_to_cache_response_out_ready VCC " "Pin \"cpu1_cache_to_cache_response_out_ready\" is stuck at VCC" {  } { { "TransactionsBetweenCPU.bdf" "" { Schematic "C:/COMPSYS700 - WITH MSI/TransactionsBetweenCPU.bdf" { { 584 720 1022 600 "cpu1_cache_to_cache_response_out_ready" "" } { 272 80 354 289 "cpu1_cache_to_cache_response_out_ready" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728631968929 "|TransactionsBetweenCPU|cpu1_cache_to_cache_response_out_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "cpu1_cache_to_cache_req VCC " "Pin \"cpu1_cache_to_cache_req\" is stuck at VCC" {  } { { "TransactionsBetweenCPU.bdf" "" { Schematic "C:/COMPSYS700 - WITH MSI/TransactionsBetweenCPU.bdf" { { 632 720 941 648 "cpu1_cache_to_cache_req" "" } { 320 80 263 337 "cpu1_cache_to_cache_req" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728631968929 "|TransactionsBetweenCPU|cpu1_cache_to_cache_req"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728631968929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728631969033 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[5\]\[2\] High " "Register sdram:inst3\|memory\[5\]\[2\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[6\]\[2\] High " "Register sdram:inst3\|memory\[6\]\[2\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[4\]\[2\] High " "Register sdram:inst3\|memory\[4\]\[2\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[7\]\[2\] High " "Register sdram:inst3\|memory\[7\]\[2\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[6\]\[1\] High " "Register sdram:inst3\|memory\[6\]\[1\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[7\]\[1\] High " "Register sdram:inst3\|memory\[7\]\[1\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[2\]\[1\] High " "Register sdram:inst3\|memory\[2\]\[1\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[3\]\[1\] High " "Register sdram:inst3\|memory\[3\]\[1\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[5\]\[0\] High " "Register sdram:inst3\|memory\[5\]\[0\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[7\]\[0\] High " "Register sdram:inst3\|memory\[7\]\[0\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[1\]\[0\] High " "Register sdram:inst3\|memory\[1\]\[0\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdram:inst3\|memory\[3\]\[0\] High " "Register sdram:inst3\|memory\[3\]\[0\] will power up to High" {  } { { "sdram.vhd" "" { Text "C:/COMPSYS700 - WITH MSI/sdram.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728631969074 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1728631969074 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728631969531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728631969728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728631969728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "774 " "Implemented 774 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728631969859 ""} { "Info" "ICUT_CUT_TM_OPINS" "226 " "Implemented 226 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728631969859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "538 " "Implemented 538 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728631969859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728631969859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728631969886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 20:32:49 2024 " "Processing ended: Fri Oct 11 20:32:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728631969886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728631969886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728631969886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728631969886 ""}
