Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 10 10:11:51 2019
| Host         : conw705 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file Voice_recognition_timing_summary_routed.rpt -pb Voice_recognition_timing_summary_routed.pb -rpx Voice_recognition_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_recognition
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.564        0.000                      0                 2623        0.048        0.000                      0                 2623        3.750        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.564        0.000                      0                 2623        0.048        0.000                      0                 2623        3.750        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 2.538ns (31.417%)  route 5.540ns (68.583%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.770    13.393    k
    SLICE_X11Y80         FDCE                                         r  k_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.516    14.939    CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  k_reg[28]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y80         FDCE (Setup_fdce_C_CE)      -0.205    14.957    k_reg[28]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 2.538ns (31.417%)  route 5.540ns (68.583%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.770    13.393    k
    SLICE_X11Y80         FDCE                                         r  k_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.516    14.939    CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  k_reg[29]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y80         FDCE (Setup_fdce_C_CE)      -0.205    14.957    k_reg[29]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 2.538ns (31.417%)  route 5.540ns (68.583%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.770    13.393    k
    SLICE_X11Y80         FDCE                                         r  k_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.516    14.939    CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  k_reg[30]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y80         FDCE (Setup_fdce_C_CE)      -0.205    14.957    k_reg[30]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 2.538ns (31.417%)  route 5.540ns (68.583%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.770    13.393    k
    SLICE_X11Y80         FDCE                                         r  k_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.516    14.939    CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  k_reg[31]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y80         FDCE (Setup_fdce_C_CE)      -0.205    14.957    k_reg[31]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.538ns (31.454%)  route 5.531ns (68.546%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.761    13.384    k
    SLICE_X11Y78         FDCE                                         r  k_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.515    14.938    CLK_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  k_reg[20]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.956    k_reg[20]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.538ns (31.454%)  route 5.531ns (68.546%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.761    13.384    k
    SLICE_X11Y78         FDCE                                         r  k_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.515    14.938    CLK_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  k_reg[21]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.956    k_reg[21]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.538ns (31.454%)  route 5.531ns (68.546%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.761    13.384    k
    SLICE_X11Y78         FDCE                                         r  k_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.515    14.938    CLK_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  k_reg[22]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.956    k_reg[22]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.538ns (31.454%)  route 5.531ns (68.546%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.761    13.384    k
    SLICE_X11Y78         FDCE                                         r  k_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.515    14.938    CLK_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  k_reg[23]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X11Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.956    k_reg[23]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.538ns (31.453%)  route 5.531ns (68.547%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.761    13.384    k
    SLICE_X11Y79         FDCE                                         r  k_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.516    14.939    CLK_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  k_reg[24]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y79         FDCE (Setup_fdce_C_CE)      -0.205    14.957    k_reg[24]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.538ns (31.453%)  route 5.531ns (68.547%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  i_reg_rep[3]/Q
                         net (fo=144, routed)         1.658     7.429    received_reg_448_511_0_2/ADDRC3
    SLICE_X14Y61         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.553 r  received_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.953     8.506    received_reg_448_511_0_2_n_2
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  k[0]_i_164/O
                         net (fo=1, routed)           0.000     8.630    k[0]_i_164_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     8.875 r  k_reg[0]_i_91/O
                         net (fo=1, routed)           0.000     8.875    k_reg[0]_i_91_n_0
    SLICE_X13Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     8.979 r  k_reg[0]_i_48/O
                         net (fo=2, routed)           1.413    10.392    p_1_out[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.316    10.708 r  k[0]_i_26/O
                         net (fo=1, routed)           0.000    10.708    k[0]_i_26_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.221 r  k_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.221    k_reg[0]_i_9_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  k_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.338    k_reg[0]_i_5_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.567 r  k_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.746    12.313    k_reg[0]_i_3_n_1
    SLICE_X10Y74         LUT3 (Prop_lut3_I2_O)        0.310    12.623 r  k[0]_i_1/O
                         net (fo=32, routed)          0.761    13.384    k
    SLICE_X11Y79         FDCE                                         r  k_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.516    14.939    CLK_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  k_reg[25]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y79         FDCE (Setup_fdce_C_CE)      -0.205    14.957    k_reg[25]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  1.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_256_319_27_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.566     1.485    CLK_IBUF_BUFG
    SLICE_X13Y70         FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  index_reg[0]/Q
                         net (fo=369, routed)         0.230     1.856    received_reg_256_319_27_29/ADDRD0
    SLICE_X12Y70         RAMD64E                                      r  received_reg_256_319_27_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.835     2.000    received_reg_256_319_27_29/WCLK
    SLICE_X12Y70         RAMD64E                                      r  received_reg_256_319_27_29/RAMA/CLK
                         clock pessimism             -0.501     1.498    
    SLICE_X12Y70         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.808    received_reg_256_319_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_256_319_27_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.566     1.485    CLK_IBUF_BUFG
    SLICE_X13Y70         FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  index_reg[0]/Q
                         net (fo=369, routed)         0.230     1.856    received_reg_256_319_27_29/ADDRD0
    SLICE_X12Y70         RAMD64E                                      r  received_reg_256_319_27_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.835     2.000    received_reg_256_319_27_29/WCLK
    SLICE_X12Y70         RAMD64E                                      r  received_reg_256_319_27_29/RAMB/CLK
                         clock pessimism             -0.501     1.498    
    SLICE_X12Y70         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.808    received_reg_256_319_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_256_319_27_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.566     1.485    CLK_IBUF_BUFG
    SLICE_X13Y70         FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  index_reg[0]/Q
                         net (fo=369, routed)         0.230     1.856    received_reg_256_319_27_29/ADDRD0
    SLICE_X12Y70         RAMD64E                                      r  received_reg_256_319_27_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.835     2.000    received_reg_256_319_27_29/WCLK
    SLICE_X12Y70         RAMD64E                                      r  received_reg_256_319_27_29/RAMC/CLK
                         clock pessimism             -0.501     1.498    
    SLICE_X12Y70         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.808    received_reg_256_319_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_256_319_27_29/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.566     1.485    CLK_IBUF_BUFG
    SLICE_X13Y70         FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  index_reg[0]/Q
                         net (fo=369, routed)         0.230     1.856    received_reg_256_319_27_29/ADDRD0
    SLICE_X12Y70         RAMD64E                                      r  received_reg_256_319_27_29/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.835     2.000    received_reg_256_319_27_29/WCLK
    SLICE_X12Y70         RAMD64E                                      r  received_reg_256_319_27_29/RAMD/CLK
                         clock pessimism             -0.501     1.498    
    SLICE_X12Y70         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.808    received_reg_256_319_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_576_639_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.574     1.493    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  uart_i/uart_rx_i/rx_data_reg[3]/Q
                         net (fo=19, routed)          0.080     1.714    received_reg_576_639_3_5/DIA
    SLICE_X10Y59         RAMD64E                                      r  received_reg_576_639_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.845     2.010    received_reg_576_639_3_5/WCLK
    SLICE_X10Y59         RAMD64E                                      r  received_reg_576_639_3_5/RAMA/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X10Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.653    received_reg_576_639_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_640_703_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.387%)  route 0.092ns (39.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.573     1.492    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  uart_i/uart_rx_i/rx_data_reg[0]/Q
                         net (fo=18, routed)          0.092     1.726    received_reg_640_703_0_2/DIA
    SLICE_X12Y61         RAMD64E                                      r  received_reg_640_703_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.844     2.009    received_reg_640_703_0_2/WCLK
    SLICE_X12Y61         RAMD64E                                      r  received_reg_640_703_0_2/RAMA/CLK
                         clock pessimism             -0.503     1.505    
    SLICE_X12Y61         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.652    received_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_512_575_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.203%)  route 0.140ns (49.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.574     1.493    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  uart_i/uart_rx_i/rx_data_reg[4]/Q
                         net (fo=19, routed)          0.140     1.774    received_reg_512_575_3_5/DIB
    SLICE_X8Y59          RAMD64E                                      r  received_reg_512_575_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.845     2.010    received_reg_512_575_3_5/WCLK
    SLICE_X8Y59          RAMD64E                                      r  received_reg_512_575_3_5/RAMB/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X8Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.676    received_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_128_191_31_31/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.566     1.485    CLK_IBUF_BUFG
    SLICE_X13Y70         FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  index_reg[0]/Q
                         net (fo=369, routed)         0.282     1.908    received_reg_128_191_31_31/A0
    SLICE_X14Y69         RAMD64E                                      r  received_reg_128_191_31_31/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.836     2.001    received_reg_128_191_31_31/WCLK
    SLICE_X14Y69         RAMD64E                                      r  received_reg_128_191_31_31/DP/CLK
                         clock pessimism             -0.500     1.500    
    SLICE_X14Y69         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    received_reg_128_191_31_31/DP
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_128_191_31_31/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.566     1.485    CLK_IBUF_BUFG
    SLICE_X13Y70         FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  index_reg[0]/Q
                         net (fo=369, routed)         0.282     1.908    received_reg_128_191_31_31/A0
    SLICE_X14Y69         RAMD64E                                      r  received_reg_128_191_31_31/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.836     2.001    received_reg_128_191_31_31/WCLK
    SLICE_X14Y69         RAMD64E                                      r  received_reg_128_191_31_31/SP/CLK
                         clock pessimism             -0.500     1.500    
    SLICE_X14Y69         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    received_reg_128_191_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_reg_192_255_31_31/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.035%)  route 0.211ns (59.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.566     1.485    CLK_IBUF_BUFG
    SLICE_X13Y70         FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  index_reg[3]/Q
                         net (fo=371, routed)         0.211     1.838    received_reg_192_255_31_31/A3
    SLICE_X14Y70         RAMD64E                                      r  received_reg_192_255_31_31/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.835     2.000    received_reg_192_255_31_31/WCLK
    SLICE_X14Y70         RAMD64E                                      r  received_reg_192_255_31_31/DP/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X14Y70         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.739    received_reg_192_255_31_31/DP
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y72     i_reg[23]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y73     i_reg[24]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y73     i_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y73     i_reg[26]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y73     i_reg[27]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y74     i_reg[28]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y74     i_reg[29]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y67     i_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y74     i_reg[30]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y58    received_reg_256_319_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y58    received_reg_256_319_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y58    received_reg_256_319_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y58    received_reg_256_319_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     received_reg_640_703_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     received_reg_640_703_27_29/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     received_reg_640_703_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     received_reg_640_703_27_29/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y60    received_reg_832_895_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y72    received_reg_256_319_31_31/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    received_reg_384_447_31_31/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    received_reg_384_447_31_31/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y67    received_reg_960_1023_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y67    received_reg_960_1023_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y67    received_reg_960_1023_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y67    received_reg_512_575_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y67    received_reg_512_575_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y67    received_reg_512_575_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y67    received_reg_512_575_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    received_reg_896_959_6_8/RAMA/CLK



