digraph "CFG for '_Z40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iii' function" {
	label="CFG for '_Z40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iii' function";

	Node0x5574f60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = mul i32 %6, 60\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = add i32 %7, %8\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %11 = mul i32 %10, 60\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %13 = add i32 %11, %12\l  %14 = mul nsw i32 %13, %2\l  %15 = add nsw i32 %9, %14\l  %16 = sext i32 %15 to i64\l  %17 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16\l  %18 = load i32, i32 addrspace(1)* %17, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %19 = shl nuw nsw i32 %12, 6\l  %20 = add nuw nsw i32 %8, %19\l  %21 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %20\l  store i32 %18, i32 addrspace(3)* %21, align 4, !tbaa !5\l  %22 = add nsw i32 %13, 30\l  %23 = mul nsw i32 %22, %2\l  %24 = add nsw i32 %9, %23\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %28 = shl nuw nsw i32 %12, 6\l  %29 = add nuw nsw i32 %28, 1920\l  %30 = add nuw nsw i32 %8, %29\l  %31 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %30\l  store i32 %27, i32 addrspace(3)* %31, align 4, !tbaa !5\l  %32 = add nsw i32 %9, 30\l  %33 = add nuw nsw i32 %8, 30\l  %34 = add nsw i32 %32, %14\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %35\l  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %38 = add nuw nsw i32 %33, %19\l  %39 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %38\l  store i32 %37, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %40 = add nsw i32 %32, %23\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %41\l  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %44 = add nuw nsw i32 %33, %29\l  %45 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %44\l  store i32 %43, i32 addrspace(3)* %45, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %46 = add nsw i32 %2, -30\l  %47 = icmp slt i32 %9, %46\l  br i1 %47, label %48, label %236\l|{<s0>T|<s1>F}}"];
	Node0x5574f60:s0 -> Node0x5579c90;
	Node0x5574f60:s1 -> Node0x5579d20;
	Node0x5579c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%48:\l48:                                               \l  %49 = add nsw i32 %3, -30\l  %50 = icmp slt i32 %13, %49\l  %51 = icmp ne i32 %8, 0\l  %52 = select i1 %50, i1 %51, i1 false\l  %53 = icmp ne i32 %12, 0\l  %54 = select i1 %52, i1 %53, i1 false\l  %55 = icmp ult i32 %8, 31\l  %56 = select i1 %54, i1 %55, i1 false\l  %57 = icmp ult i32 %12, 31\l  %58 = select i1 %56, i1 %57, i1 false\l  br i1 %58, label %59, label %236\l|{<s0>T|<s1>F}}"];
	Node0x5579c90:s0 -> Node0x557a4e0;
	Node0x5579c90:s1 -> Node0x5579d20;
	Node0x557a4e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%59:\l59:                                               \l  %60 = add nuw nsw i32 %8, 1\l  %61 = add nsw i32 %8, -1\l  %62 = add nsw i32 %19, -64\l  %63 = add nsw i32 %62, %60\l  %64 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %63\l  %65 = load i32, i32 addrspace(3)* %64, align 4, !tbaa !5\l  %66 = add nsw i32 %62, %61\l  %67 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %66\l  %68 = load i32, i32 addrspace(3)* %67, align 4, !tbaa !5\l  %69 = add nuw nsw i32 %19, %60\l  %70 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %69\l  %71 = load i32, i32 addrspace(3)* %70, align 4, !tbaa !5\l  %72 = add nuw nsw i32 %19, %61\l  %73 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %72\l  %74 = load i32, i32 addrspace(3)* %73, align 4, !tbaa !5\l  %75 = add nuw nsw i32 %19, 64\l  %76 = add nuw nsw i32 %75, %60\l  %77 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %76\l  %78 = load i32, i32 addrspace(3)* %77, align 4, !tbaa !5\l  %79 = add nuw nsw i32 %75, %61\l  %80 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %79\l  %81 = load i32, i32 addrspace(3)* %80, align 4, !tbaa !5\l  %82 = sub i32 %71, %74\l  %83 = shl i32 %82, 1\l  %84 = add i32 %65, %78\l  %85 = add i32 %68, %81\l  %86 = sub i32 %84, %85\l  %87 = add i32 %86, %83\l  %88 = add nsw i32 %8, %62\l  %89 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %88\l  %90 = load i32, i32 addrspace(3)* %89, align 4, !tbaa !5\l  %91 = add nuw nsw i32 %8, %75\l  %92 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %91\l  %93 = load i32, i32 addrspace(3)* %92, align 4, !tbaa !5\l  %94 = sub i32 %90, %93\l  %95 = shl i32 %94, 1\l  %96 = add i32 %68, %65\l  %97 = add i32 %78, %81\l  %98 = sub i32 %96, %97\l  %99 = add i32 %98, %95\l  %100 = mul nsw i32 %87, %87\l  %101 = mul nsw i32 %99, %99\l  %102 = add nuw nsw i32 %101, %100\l  %103 = icmp sgt i32 %102, %4\l  %104 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %16\l  %105 = select i1 %103, i32 255, i32 0\l  store i32 %105, i32 addrspace(1)* %104, align 4, !tbaa !5\l  %106 = add nuw nsw i32 %28, 1856\l  %107 = add nuw nsw i32 %106, %60\l  %108 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %107\l  %109 = load i32, i32 addrspace(3)* %108, align 4, !tbaa !5\l  %110 = add nuw nsw i32 %106, %61\l  %111 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %110\l  %112 = load i32, i32 addrspace(3)* %111, align 4, !tbaa !5\l  %113 = add nuw nsw i32 %29, %60\l  %114 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %113\l  %115 = load i32, i32 addrspace(3)* %114, align 4, !tbaa !5\l  %116 = add nuw nsw i32 %29, %61\l  %117 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %116\l  %118 = load i32, i32 addrspace(3)* %117, align 4, !tbaa !5\l  %119 = add nuw nsw i32 %28, 1984\l  %120 = add nuw nsw i32 %119, %60\l  %121 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %120\l  %122 = load i32, i32 addrspace(3)* %121, align 4, !tbaa !5\l  %123 = add nuw nsw i32 %119, %61\l  %124 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %123\l  %125 = load i32, i32 addrspace(3)* %124, align 4, !tbaa !5\l  %126 = sub i32 %115, %118\l  %127 = shl i32 %126, 1\l  %128 = add i32 %109, %122\l  %129 = add i32 %112, %125\l  %130 = sub i32 %128, %129\l  %131 = add i32 %130, %127\l  %132 = add nuw nsw i32 %8, %106\l  %133 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %132\l  %134 = load i32, i32 addrspace(3)* %133, align 4, !tbaa !5\l  %135 = add nuw nsw i32 %8, %119\l  %136 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %135\l  %137 = load i32, i32 addrspace(3)* %136, align 4, !tbaa !5\l  %138 = sub i32 %134, %137\l  %139 = shl i32 %138, 1\l  %140 = add i32 %112, %109\l  %141 = add i32 %122, %125\l  %142 = sub i32 %140, %141\l  %143 = add i32 %142, %139\l  %144 = mul nsw i32 %131, %131\l  %145 = mul nsw i32 %143, %143\l  %146 = add nuw nsw i32 %145, %144\l  %147 = icmp sgt i32 %146, %4\l  %148 = select i1 %147, i32 255, i32 0\l  %149 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %25\l  store i32 %148, i32 addrspace(1)* %149, align 4, !tbaa !5\l  %150 = add nuw nsw i32 %8, 31\l  %151 = add nuw nsw i32 %8, 29\l  %152 = add nsw i32 %62, %150\l  %153 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %152\l  %154 = load i32, i32 addrspace(3)* %153, align 4, !tbaa !5\l  %155 = add nsw i32 %62, %151\l  %156 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %155\l  %157 = load i32, i32 addrspace(3)* %156, align 4, !tbaa !5\l  %158 = add nuw nsw i32 %19, %150\l  %159 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %158\l  %160 = load i32, i32 addrspace(3)* %159, align 4, !tbaa !5\l  %161 = add nuw nsw i32 %19, %151\l  %162 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %161\l  %163 = load i32, i32 addrspace(3)* %162, align 4, !tbaa !5\l  %164 = add nuw nsw i32 %75, %150\l  %165 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %164\l  %166 = load i32, i32 addrspace(3)* %165, align 4, !tbaa !5\l  %167 = add nuw nsw i32 %75, %151\l  %168 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %167\l  %169 = load i32, i32 addrspace(3)* %168, align 4, !tbaa !5\l  %170 = sub i32 %160, %163\l  %171 = shl i32 %170, 1\l  %172 = add i32 %154, %166\l  %173 = add i32 %157, %169\l  %174 = sub i32 %172, %173\l  %175 = add i32 %174, %171\l  %176 = add nsw i32 %33, %62\l  %177 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %176\l  %178 = load i32, i32 addrspace(3)* %177, align 4, !tbaa !5\l  %179 = add nuw nsw i32 %33, %75\l  %180 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %179\l  %181 = load i32, i32 addrspace(3)* %180, align 4, !tbaa !5\l  %182 = sub i32 %178, %181\l  %183 = shl i32 %182, 1\l  %184 = add i32 %157, %154\l  %185 = add i32 %166, %169\l  %186 = sub i32 %184, %185\l  %187 = add i32 %186, %183\l  %188 = mul nsw i32 %175, %175\l  %189 = mul nsw i32 %187, %187\l  %190 = add nuw nsw i32 %189, %188\l  %191 = icmp sgt i32 %190, %4\l  %192 = select i1 %191, i32 255, i32 0\l  %193 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %35\l  store i32 %192, i32 addrspace(1)* %193, align 4, !tbaa !5\l  %194 = add nuw nsw i32 %106, %150\l  %195 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %194\l  %196 = load i32, i32 addrspace(3)* %195, align 4, !tbaa !5\l  %197 = add nuw nsw i32 %106, %151\l  %198 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %197\l  %199 = load i32, i32 addrspace(3)* %198, align 4, !tbaa !5\l  %200 = add nuw nsw i32 %29, %150\l  %201 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %200\l  %202 = load i32, i32 addrspace(3)* %201, align 4, !tbaa !5\l  %203 = add nuw nsw i32 %29, %151\l  %204 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %203\l  %205 = load i32, i32 addrspace(3)* %204, align 4, !tbaa !5\l  %206 = add nuw nsw i32 %119, %150\l  %207 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %206\l  %208 = load i32, i32 addrspace(3)* %207, align 4, !tbaa !5\l  %209 = add nuw nsw i32 %119, %151\l  %210 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %209\l  %211 = load i32, i32 addrspace(3)* %210, align 4, !tbaa !5\l  %212 = sub i32 %202, %205\l  %213 = shl i32 %212, 1\l  %214 = add i32 %196, %208\l  %215 = add i32 %199, %211\l  %216 = sub i32 %214, %215\l  %217 = add i32 %216, %213\l  %218 = add nuw nsw i32 %33, %106\l  %219 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %218\l  %220 = load i32, i32 addrspace(3)* %219, align 4, !tbaa !5\l  %221 = add nuw nsw i32 %33, %119\l  %222 = getelementptr inbounds [4096 x i32], [4096 x i32] addrspace(3)*\l... @_ZZ40sobelEdgeDetectionSharedMemUnrollCoalsedPiS_iiiE5shMem, i32 0, i32 %221\l  %223 = load i32, i32 addrspace(3)* %222, align 4, !tbaa !5\l  %224 = sub i32 %220, %223\l  %225 = shl i32 %224, 1\l  %226 = add i32 %199, %196\l  %227 = add i32 %208, %211\l  %228 = sub i32 %226, %227\l  %229 = add i32 %228, %225\l  %230 = mul nsw i32 %217, %217\l  %231 = mul nsw i32 %229, %229\l  %232 = add nuw nsw i32 %231, %230\l  %233 = icmp sgt i32 %232, %4\l  %234 = select i1 %233, i32 255, i32 0\l  %235 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %41\l  store i32 %234, i32 addrspace(1)* %235, align 4, !tbaa !5\l  br label %236\l}"];
	Node0x557a4e0 -> Node0x5579d20;
	Node0x5579d20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%236:\l236:                                              \l  ret void\l}"];
}
