$comment
	File created using the following command:
		vcd file MIPC_RISK_SimpleCPU.msim.vcd -direction
$end
$date
	Wed Mar 13 13:12:11 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module top_level_vlg_vec_tst $end
$var reg 32 ! data [31:0] $end
$var reg 8 " DMEM_address [7:0] $end
$var reg 8 # IMEM_address [7:0] $end
$var reg 1 $ inclock $end
$var reg 1 % WriteEnable $end
$var wire 1 & DMEM_data [31] $end
$var wire 1 ' DMEM_data [30] $end
$var wire 1 ( DMEM_data [29] $end
$var wire 1 ) DMEM_data [28] $end
$var wire 1 * DMEM_data [27] $end
$var wire 1 + DMEM_data [26] $end
$var wire 1 , DMEM_data [25] $end
$var wire 1 - DMEM_data [24] $end
$var wire 1 . DMEM_data [23] $end
$var wire 1 / DMEM_data [22] $end
$var wire 1 0 DMEM_data [21] $end
$var wire 1 1 DMEM_data [20] $end
$var wire 1 2 DMEM_data [19] $end
$var wire 1 3 DMEM_data [18] $end
$var wire 1 4 DMEM_data [17] $end
$var wire 1 5 DMEM_data [16] $end
$var wire 1 6 DMEM_data [15] $end
$var wire 1 7 DMEM_data [14] $end
$var wire 1 8 DMEM_data [13] $end
$var wire 1 9 DMEM_data [12] $end
$var wire 1 : DMEM_data [11] $end
$var wire 1 ; DMEM_data [10] $end
$var wire 1 < DMEM_data [9] $end
$var wire 1 = DMEM_data [8] $end
$var wire 1 > DMEM_data [7] $end
$var wire 1 ? DMEM_data [6] $end
$var wire 1 @ DMEM_data [5] $end
$var wire 1 A DMEM_data [4] $end
$var wire 1 B DMEM_data [3] $end
$var wire 1 C DMEM_data [2] $end
$var wire 1 D DMEM_data [1] $end
$var wire 1 E DMEM_data [0] $end
$var wire 1 F IMEM_data [31] $end
$var wire 1 G IMEM_data [30] $end
$var wire 1 H IMEM_data [29] $end
$var wire 1 I IMEM_data [28] $end
$var wire 1 J IMEM_data [27] $end
$var wire 1 K IMEM_data [26] $end
$var wire 1 L IMEM_data [25] $end
$var wire 1 M IMEM_data [24] $end
$var wire 1 N IMEM_data [23] $end
$var wire 1 O IMEM_data [22] $end
$var wire 1 P IMEM_data [21] $end
$var wire 1 Q IMEM_data [20] $end
$var wire 1 R IMEM_data [19] $end
$var wire 1 S IMEM_data [18] $end
$var wire 1 T IMEM_data [17] $end
$var wire 1 U IMEM_data [16] $end
$var wire 1 V IMEM_data [15] $end
$var wire 1 W IMEM_data [14] $end
$var wire 1 X IMEM_data [13] $end
$var wire 1 Y IMEM_data [12] $end
$var wire 1 Z IMEM_data [11] $end
$var wire 1 [ IMEM_data [10] $end
$var wire 1 \ IMEM_data [9] $end
$var wire 1 ] IMEM_data [8] $end
$var wire 1 ^ IMEM_data [7] $end
$var wire 1 _ IMEM_data [6] $end
$var wire 1 ` IMEM_data [5] $end
$var wire 1 a IMEM_data [4] $end
$var wire 1 b IMEM_data [3] $end
$var wire 1 c IMEM_data [2] $end
$var wire 1 d IMEM_data [1] $end
$var wire 1 e IMEM_data [0] $end
$var wire 1 f sampler $end
$scope module i1 $end
$var wire 1 g gnd $end
$var wire 1 h vcc $end
$var wire 1 i unknown $end
$var tri1 1 j devclrn $end
$var tri1 1 k devpor $end
$var tri1 1 l devoe $end
$var wire 1 m DMEM_data[31]~output_o $end
$var wire 1 n DMEM_data[30]~output_o $end
$var wire 1 o DMEM_data[29]~output_o $end
$var wire 1 p DMEM_data[28]~output_o $end
$var wire 1 q DMEM_data[27]~output_o $end
$var wire 1 r DMEM_data[26]~output_o $end
$var wire 1 s DMEM_data[25]~output_o $end
$var wire 1 t DMEM_data[24]~output_o $end
$var wire 1 u DMEM_data[23]~output_o $end
$var wire 1 v DMEM_data[22]~output_o $end
$var wire 1 w DMEM_data[21]~output_o $end
$var wire 1 x DMEM_data[20]~output_o $end
$var wire 1 y DMEM_data[19]~output_o $end
$var wire 1 z DMEM_data[18]~output_o $end
$var wire 1 { DMEM_data[17]~output_o $end
$var wire 1 | DMEM_data[16]~output_o $end
$var wire 1 } DMEM_data[15]~output_o $end
$var wire 1 ~ DMEM_data[14]~output_o $end
$var wire 1 !! DMEM_data[13]~output_o $end
$var wire 1 "! DMEM_data[12]~output_o $end
$var wire 1 #! DMEM_data[11]~output_o $end
$var wire 1 $! DMEM_data[10]~output_o $end
$var wire 1 %! DMEM_data[9]~output_o $end
$var wire 1 &! DMEM_data[8]~output_o $end
$var wire 1 '! DMEM_data[7]~output_o $end
$var wire 1 (! DMEM_data[6]~output_o $end
$var wire 1 )! DMEM_data[5]~output_o $end
$var wire 1 *! DMEM_data[4]~output_o $end
$var wire 1 +! DMEM_data[3]~output_o $end
$var wire 1 ,! DMEM_data[2]~output_o $end
$var wire 1 -! DMEM_data[1]~output_o $end
$var wire 1 .! DMEM_data[0]~output_o $end
$var wire 1 /! IMEM_data[31]~output_o $end
$var wire 1 0! IMEM_data[30]~output_o $end
$var wire 1 1! IMEM_data[29]~output_o $end
$var wire 1 2! IMEM_data[28]~output_o $end
$var wire 1 3! IMEM_data[27]~output_o $end
$var wire 1 4! IMEM_data[26]~output_o $end
$var wire 1 5! IMEM_data[25]~output_o $end
$var wire 1 6! IMEM_data[24]~output_o $end
$var wire 1 7! IMEM_data[23]~output_o $end
$var wire 1 8! IMEM_data[22]~output_o $end
$var wire 1 9! IMEM_data[21]~output_o $end
$var wire 1 :! IMEM_data[20]~output_o $end
$var wire 1 ;! IMEM_data[19]~output_o $end
$var wire 1 <! IMEM_data[18]~output_o $end
$var wire 1 =! IMEM_data[17]~output_o $end
$var wire 1 >! IMEM_data[16]~output_o $end
$var wire 1 ?! IMEM_data[15]~output_o $end
$var wire 1 @! IMEM_data[14]~output_o $end
$var wire 1 A! IMEM_data[13]~output_o $end
$var wire 1 B! IMEM_data[12]~output_o $end
$var wire 1 C! IMEM_data[11]~output_o $end
$var wire 1 D! IMEM_data[10]~output_o $end
$var wire 1 E! IMEM_data[9]~output_o $end
$var wire 1 F! IMEM_data[8]~output_o $end
$var wire 1 G! IMEM_data[7]~output_o $end
$var wire 1 H! IMEM_data[6]~output_o $end
$var wire 1 I! IMEM_data[5]~output_o $end
$var wire 1 J! IMEM_data[4]~output_o $end
$var wire 1 K! IMEM_data[3]~output_o $end
$var wire 1 L! IMEM_data[2]~output_o $end
$var wire 1 M! IMEM_data[1]~output_o $end
$var wire 1 N! IMEM_data[0]~output_o $end
$var wire 1 O! WriteEnable~input_o $end
$var wire 1 P! inclock~input_o $end
$var wire 1 Q! inclock~inputclkctrl_outclk $end
$var wire 1 R! data[18]~input_o $end
$var wire 1 S! DMEM_address[0]~input_o $end
$var wire 1 T! DMEM_address[1]~input_o $end
$var wire 1 U! DMEM_address[2]~input_o $end
$var wire 1 V! DMEM_address[3]~input_o $end
$var wire 1 W! DMEM_address[4]~input_o $end
$var wire 1 X! DMEM_address[5]~input_o $end
$var wire 1 Y! DMEM_address[6]~input_o $end
$var wire 1 Z! DMEM_address[7]~input_o $end
$var wire 1 [! data[19]~input_o $end
$var wire 1 \! data[20]~input_o $end
$var wire 1 ]! data[21]~input_o $end
$var wire 1 ^! data[22]~input_o $end
$var wire 1 _! data[23]~input_o $end
$var wire 1 `! data[24]~input_o $end
$var wire 1 a! data[25]~input_o $end
$var wire 1 b! data[26]~input_o $end
$var wire 1 c! data[27]~input_o $end
$var wire 1 d! data[28]~input_o $end
$var wire 1 e! data[29]~input_o $end
$var wire 1 f! data[30]~input_o $end
$var wire 1 g! data[31]~input_o $end
$var wire 1 h! data[0]~input_o $end
$var wire 1 i! data[1]~input_o $end
$var wire 1 j! data[2]~input_o $end
$var wire 1 k! data[3]~input_o $end
$var wire 1 l! data[4]~input_o $end
$var wire 1 m! data[5]~input_o $end
$var wire 1 n! data[6]~input_o $end
$var wire 1 o! data[7]~input_o $end
$var wire 1 p! data[8]~input_o $end
$var wire 1 q! data[9]~input_o $end
$var wire 1 r! data[10]~input_o $end
$var wire 1 s! data[11]~input_o $end
$var wire 1 t! data[12]~input_o $end
$var wire 1 u! data[13]~input_o $end
$var wire 1 v! data[14]~input_o $end
$var wire 1 w! data[15]~input_o $end
$var wire 1 x! data[16]~input_o $end
$var wire 1 y! data[17]~input_o $end
$var wire 1 z! IMEM_address[0]~input_o $end
$var wire 1 {! IMEM_address[1]~input_o $end
$var wire 1 |! IMEM_address[2]~input_o $end
$var wire 1 }! IMEM_address[3]~input_o $end
$var wire 1 ~! IMEM_address[4]~input_o $end
$var wire 1 !" IMEM_address[5]~input_o $end
$var wire 1 "" IMEM_address[6]~input_o $end
$var wire 1 #" IMEM_address[7]~input_o $end
$var wire 1 $" DMEM|sram|ram_block|auto_generated|q_a [31] $end
$var wire 1 %" DMEM|sram|ram_block|auto_generated|q_a [30] $end
$var wire 1 &" DMEM|sram|ram_block|auto_generated|q_a [29] $end
$var wire 1 '" DMEM|sram|ram_block|auto_generated|q_a [28] $end
$var wire 1 (" DMEM|sram|ram_block|auto_generated|q_a [27] $end
$var wire 1 )" DMEM|sram|ram_block|auto_generated|q_a [26] $end
$var wire 1 *" DMEM|sram|ram_block|auto_generated|q_a [25] $end
$var wire 1 +" DMEM|sram|ram_block|auto_generated|q_a [24] $end
$var wire 1 ," DMEM|sram|ram_block|auto_generated|q_a [23] $end
$var wire 1 -" DMEM|sram|ram_block|auto_generated|q_a [22] $end
$var wire 1 ." DMEM|sram|ram_block|auto_generated|q_a [21] $end
$var wire 1 /" DMEM|sram|ram_block|auto_generated|q_a [20] $end
$var wire 1 0" DMEM|sram|ram_block|auto_generated|q_a [19] $end
$var wire 1 1" DMEM|sram|ram_block|auto_generated|q_a [18] $end
$var wire 1 2" DMEM|sram|ram_block|auto_generated|q_a [17] $end
$var wire 1 3" DMEM|sram|ram_block|auto_generated|q_a [16] $end
$var wire 1 4" DMEM|sram|ram_block|auto_generated|q_a [15] $end
$var wire 1 5" DMEM|sram|ram_block|auto_generated|q_a [14] $end
$var wire 1 6" DMEM|sram|ram_block|auto_generated|q_a [13] $end
$var wire 1 7" DMEM|sram|ram_block|auto_generated|q_a [12] $end
$var wire 1 8" DMEM|sram|ram_block|auto_generated|q_a [11] $end
$var wire 1 9" DMEM|sram|ram_block|auto_generated|q_a [10] $end
$var wire 1 :" DMEM|sram|ram_block|auto_generated|q_a [9] $end
$var wire 1 ;" DMEM|sram|ram_block|auto_generated|q_a [8] $end
$var wire 1 <" DMEM|sram|ram_block|auto_generated|q_a [7] $end
$var wire 1 =" DMEM|sram|ram_block|auto_generated|q_a [6] $end
$var wire 1 >" DMEM|sram|ram_block|auto_generated|q_a [5] $end
$var wire 1 ?" DMEM|sram|ram_block|auto_generated|q_a [4] $end
$var wire 1 @" DMEM|sram|ram_block|auto_generated|q_a [3] $end
$var wire 1 A" DMEM|sram|ram_block|auto_generated|q_a [2] $end
$var wire 1 B" DMEM|sram|ram_block|auto_generated|q_a [1] $end
$var wire 1 C" DMEM|sram|ram_block|auto_generated|q_a [0] $end
$var wire 1 D" IMEM|srom|rom_block|auto_generated|q_a [31] $end
$var wire 1 E" IMEM|srom|rom_block|auto_generated|q_a [30] $end
$var wire 1 F" IMEM|srom|rom_block|auto_generated|q_a [29] $end
$var wire 1 G" IMEM|srom|rom_block|auto_generated|q_a [28] $end
$var wire 1 H" IMEM|srom|rom_block|auto_generated|q_a [27] $end
$var wire 1 I" IMEM|srom|rom_block|auto_generated|q_a [26] $end
$var wire 1 J" IMEM|srom|rom_block|auto_generated|q_a [25] $end
$var wire 1 K" IMEM|srom|rom_block|auto_generated|q_a [24] $end
$var wire 1 L" IMEM|srom|rom_block|auto_generated|q_a [23] $end
$var wire 1 M" IMEM|srom|rom_block|auto_generated|q_a [22] $end
$var wire 1 N" IMEM|srom|rom_block|auto_generated|q_a [21] $end
$var wire 1 O" IMEM|srom|rom_block|auto_generated|q_a [20] $end
$var wire 1 P" IMEM|srom|rom_block|auto_generated|q_a [19] $end
$var wire 1 Q" IMEM|srom|rom_block|auto_generated|q_a [18] $end
$var wire 1 R" IMEM|srom|rom_block|auto_generated|q_a [17] $end
$var wire 1 S" IMEM|srom|rom_block|auto_generated|q_a [16] $end
$var wire 1 T" IMEM|srom|rom_block|auto_generated|q_a [15] $end
$var wire 1 U" IMEM|srom|rom_block|auto_generated|q_a [14] $end
$var wire 1 V" IMEM|srom|rom_block|auto_generated|q_a [13] $end
$var wire 1 W" IMEM|srom|rom_block|auto_generated|q_a [12] $end
$var wire 1 X" IMEM|srom|rom_block|auto_generated|q_a [11] $end
$var wire 1 Y" IMEM|srom|rom_block|auto_generated|q_a [10] $end
$var wire 1 Z" IMEM|srom|rom_block|auto_generated|q_a [9] $end
$var wire 1 [" IMEM|srom|rom_block|auto_generated|q_a [8] $end
$var wire 1 \" IMEM|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 ]" IMEM|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 ^" IMEM|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 _" IMEM|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 `" IMEM|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 a" IMEM|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 b" IMEM|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 c" IMEM|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 d" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [17] $end
$var wire 1 e" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [16] $end
$var wire 1 f" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [15] $end
$var wire 1 g" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [14] $end
$var wire 1 h" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [13] $end
$var wire 1 i" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [12] $end
$var wire 1 j" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [11] $end
$var wire 1 k" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [10] $end
$var wire 1 l" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [9] $end
$var wire 1 m" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [8] $end
$var wire 1 n" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [7] $end
$var wire 1 o" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [6] $end
$var wire 1 p" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [5] $end
$var wire 1 q" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [4] $end
$var wire 1 r" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [3] $end
$var wire 1 s" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [2] $end
$var wire 1 t" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [1] $end
$var wire 1 u" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 v" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 w" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 x" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 y" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 z" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 {" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 |" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 }" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 ~" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 !# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 "# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 ## DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 $# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 %# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 &# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 '# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 (# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 )# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 *# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [35] $end
$var wire 1 +# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [34] $end
$var wire 1 ,# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [33] $end
$var wire 1 -# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [32] $end
$var wire 1 .# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31] $end
$var wire 1 /# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30] $end
$var wire 1 0# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29] $end
$var wire 1 1# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28] $end
$var wire 1 2# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27] $end
$var wire 1 3# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26] $end
$var wire 1 4# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25] $end
$var wire 1 5# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24] $end
$var wire 1 6# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23] $end
$var wire 1 7# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22] $end
$var wire 1 8# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21] $end
$var wire 1 9# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20] $end
$var wire 1 :# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 ;# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 <# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 =# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 ># IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 ?# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 @# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 A# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 B# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 C# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 D# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 E# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 F# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 G# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 H# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 I# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 J# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 K# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 L# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 M# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !
b11 "
b0 #
0$
0%
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
xf
0g
1h
xi
1j
1k
1l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
xR!
1S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
$end
#150000
1$
1P!
1Q!
0f
#150001
1)#
1(#
1%#
1$#
1C"
1B"
1?"
1>"
1.!
1-!
1*!
1)!
1E
1D
1A
1@
#300000
b111 "
b101 "
b10 #
0$
1{!
0T!
1U!
0P!
0Q!
1f
#450000
1$
1P!
1Q!
0f
#450001
0(#
1'#
0$#
1##
0B"
1A"
0>"
1="
0-!
1,!
0)!
1(!
0D
1C
0@
1?
#600000
b110 #
b111 "
b100 #
0$
1T!
0{!
1|!
0P!
0Q!
1f
#750000
1$
1P!
1Q!
0f
#750001
1(#
1$#
1B"
1>"
1-!
1)!
1D
1@
#900000
b1111 "
b1011 "
b1001 "
b110 #
0$
1{!
0T!
0U!
1V!
0P!
0Q!
1f
#1050000
1$
1P!
1Q!
0f
#1050001
0(#
0'#
1&#
0$#
0##
1"#
0B"
0A"
1@"
0>"
0="
1<"
0-!
0,!
1+!
0)!
0(!
1'!
0D
0C
1B
0@
0?
1>
#1200000
b1110 #
b1010 #
b1011 "
b1000 #
0$
1T!
0{!
0|!
1}!
0P!
0Q!
1f
#1350000
1$
1P!
1Q!
0f
#1350001
1(#
1$#
1B"
1>"
1-!
1)!
1D
1@
#1500000
b1111 "
b1101 "
b1010 #
0$
1{!
0T!
1U!
0P!
0Q!
1f
#1650000
1$
1P!
1Q!
0f
#1650001
0(#
1'#
0$#
1##
0B"
1A"
0>"
1="
0-!
1,!
0)!
1(!
0D
1C
0@
1?
#1800000
b1110 #
b1111 "
b1100 #
0$
1T!
0{!
1|!
0P!
0Q!
1f
#1950000
1$
1P!
1Q!
0f
#1950001
1(#
1$#
1B"
1>"
1-!
1)!
1D
1@
#2100000
b11111 "
b10111 "
b10011 "
b10001 "
b1110 #
0$
1{!
0T!
0U!
0V!
1W!
0P!
0Q!
1f
#2250000
1$
1P!
1Q!
0f
#2250001
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0E
0D
0C
0B
0A
0@
0?
0>
#2400000
b11110 #
b10110 #
b10010 #
b10011 "
b10000 #
0$
1T!
0{!
0|!
0}!
1~!
0P!
0Q!
1f
#2550000
1$
1P!
1Q!
0f
#2600000
