Classic Timing Analyzer report for DE2_70_D5M_XVGA
Sat Oct 07 00:25:52 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'sdram_pll:u7|altpll:altpll_component|_clk0'
  7. Clock Setup: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
  8. Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'
  9. Clock Setup: 'GPIO_CLKIN_N1'
 10. Clock Setup: 'iCLK_50'
 11. Clock Setup: 'iCLK_50_4'
 12. Clock Setup: 'altera_internal_jtag~UPDATEUSER'
 13. Clock Setup: 'altera_internal_jtag~TCKUTAP'
 14. Clock Setup: 'altera_internal_jtag~CLKDRUSER'
 15. Clock Hold: 'sdram_pll:u7|altpll:altpll_component|_clk0'
 16. Clock Hold: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
 17. Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'
 18. Clock Hold: 'GPIO_CLKIN_N1'
 19. Clock Hold: 'iCLK_50'
 20. Clock Hold: 'iCLK_50_4'
 21. tsu
 22. tco
 23. tpd
 24. th
 25. Minimum Pulse Width Requirement (High)
 26. Minimum Pulse Width Requirement (Low)
 27. Ignored Timing Assignments
 28. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+
; Type                                                                  ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                          ; To                                                                                                                                                                             ; From Clock                                             ; To Clock                                               ; Failed Paths ;
+-----------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+
; Worst-case tsu                                                        ; -0.395 ns ; 1.000 ns                          ; 1.395 ns                                       ; DRAM_DQ[30]                                                                                                                                                   ; Sdram_Control_4Port:u9|mDATAOUT[14]                                                                                                                                            ; --                                                     ; iCLK_50                                                ; 32           ;
; Worst-case tco                                                        ; -4.961 ns ; 1.000 ns                          ; 5.961 ns                                       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12]                                                                                                                                                                    ; iCLK_50                                                ; --                                                     ; 161          ;
; Worst-case tpd                                                        ; N/A       ; None                              ; 10.645 ns                                      ; iSW[3]                                                                                                                                                        ; oLEDR[3]                                                                                                                                                                       ; --                                                     ; --                                                     ; 0            ;
; Worst-case th                                                         ; N/A       ; None                              ; 2.660 ns                                       ; altera_internal_jtag~TDIUTAP                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                            ; --                                                     ; altera_internal_jtag~CLKDRUSER                         ; 0            ;
; Worst-case Minimum Pulse Width Requirement (Low)                      ; -1.477 ns ; 2.380 ns                          ; 0.903 ns                                       ; sdram_pll:u7|altpll:altpll_component|_clk0                                                                                                                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg ; --                                                     ; --                                                     ; 1151         ;
; Worst-case Minimum Pulse Width Requirement (High)                     ; -1.476 ns ; 2.380 ns                          ; 0.904 ns                                       ; sdram_pll:u7|altpll:altpll_component|_clk0                                                                                                                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg ; --                                                     ; --                                                     ; 1151         ;
; Clock Setup: 'sdram_pll:u7|altpll:altpll_component|_clk0'             ; -4.482 ns ; 553.40 MHz ( period = 1.807 ns )  ; 159.01 MHz ( period = 6.289 ns )               ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                 ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                               ; sdram_pll:u7|altpll:altpll_component|_clk0             ; sdram_pll:u7|altpll:altpll_component|_clk0             ; 13599        ;
; Clock Setup: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0' ; -0.572 ns ; 100.00 MHz ( period = 10.000 ns ) ; 89.73 MHz ( period = 11.144 ns )               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]                                                                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 1076         ;
; Clock Setup: 'iCLK_50'                                                ; 1.524 ns  ; 166.00 MHz ( period = 6.024 ns )  ; 222.22 MHz ( period = 4.500 ns )               ; Reset_Delay:u2|Cont[25]                                                                                                                                       ; Reset_Delay:u2|Cont[16]                                                                                                                                                        ; iCLK_50                                                ; iCLK_50                                                ; 0            ;
; Clock Setup: 'iCLK_50_4'                                              ; 1.719 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                                            ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request                             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4                                              ; 0            ;
; Clock Setup: 'GPIO_CLKIN_N1'                                          ; 1.928 ns  ; 110.01 MHz ( period = 9.090 ns )  ; 139.63 MHz ( period = 7.162 ns )               ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                      ; RAW2RGB:u4|rGreen[7]                                                                                                                                                           ; GPIO_CLKIN_N1                                          ; GPIO_CLKIN_N1                                          ; 0            ;
; Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'               ; 2.775 ns  ; 108.00 MHz ( period = 9.259 ns )  ; 154.23 MHz ( period = 6.484 ns )               ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                    ; vga_pll:u6|altpll:altpll_component|_clk0               ; vga_pll:u6|altpll:altpll_component|_clk0               ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                           ; N/A       ; None                              ; 119.30 MHz ( period = 8.382 ns )               ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP                           ; altera_internal_jtag~TCKUTAP                           ; 0            ;
; Clock Setup: 'altera_internal_jtag~CLKDRUSER'                         ; N/A       ; None                              ; 406.50 MHz ( period = 2.460 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                       ; altera_internal_jtag~CLKDRUSER                         ; altera_internal_jtag~CLKDRUSER                         ; 0            ;
; Clock Setup: 'altera_internal_jtag~UPDATEUSER'                        ; N/A       ; None                              ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                         ; altera_internal_jtag~UPDATEUSER                        ; altera_internal_jtag~UPDATEUSER                        ; 0            ;
; Clock Hold: 'iCLK_50'                                                 ; -2.363 ns ; 166.00 MHz ( period = 6.024 ns )  ; N/A                                            ; I2C_CCD_Config:u10|senosr_exposure[13]                                                                                                                        ; I2C_CCD_Config:u10|mI2C_DATA[13]                                                                                                                                               ; iCLK_50                                                ; iCLK_50                                                ; 115          ;
; Clock Hold: 'GPIO_CLKIN_N1'                                           ; 0.299 ns  ; 110.01 MHz ( period = 9.090 ns )  ; N/A                                            ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                      ; RAW2RGB:u4|dval_ctrl                                                                                                                                                           ; GPIO_CLKIN_N1                                          ; GPIO_CLKIN_N1                                          ; 0            ;
; Clock Hold: 'sdram_pll:u7|altpll:altpll_component|_clk0'              ; 0.391 ns  ; 553.40 MHz ( period = 1.807 ns )  ; N/A                                            ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0             ; sdram_pll:u7|altpll:altpll_component|_clk0             ; 0            ;
; Clock Hold: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'  ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0            ;
; Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'                ; 0.391 ns  ; 108.00 MHz ( period = 9.259 ns )  ; N/A                                            ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                  ; vga_pll:u6|altpll:altpll_component|_clk0               ; vga_pll:u6|altpll:altpll_component|_clk0               ; 0            ;
; Clock Hold: 'iCLK_50_4'                                               ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                                            ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                                                               ; iCLK_50_4                                              ; iCLK_50_4                                              ; 0            ;
; Other violations (see messages)                                       ;           ;                                   ;                                                ;                                                                                                                                                               ;                                                                                                                                                                                ;                                                        ;                                                        ; 2            ;
; Total number of failed paths                                          ;           ;                                   ;                                                ;                                                                                                                                                               ;                                                                                                                                                                                ;                                                        ;                                                        ; 17287        ;
+-----------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                   ;
+---------------------------------------------------------------------+--------------------+-------------------------------+---------------------------+---------------------+
; Option                                                              ; Setting            ; From                          ; To                        ; Entity Name         ;
+---------------------------------------------------------------------+--------------------+-------------------------------+---------------------------+---------------------+
; Device Name                                                         ; EP2C70F896C6       ;                               ;                           ;                     ;
; Timing Models                                                       ; Final              ;                               ;                           ;                     ;
; Default hold multicycle                                             ; Same as Multicycle ;                               ;                           ;                     ;
; Cut paths between unrelated clock domains                           ; On                 ;                               ;                           ;                     ;
; Cut off read during write signal paths                              ; On                 ;                               ;                           ;                     ;
; Cut off feedback from I/O pins                                      ; On                 ;                               ;                           ;                     ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                               ;                           ;                     ;
; Ignore Clock Settings                                               ; Off                ;                               ;                           ;                     ;
; Analyze latches as synchronous elements                             ; On                 ;                               ;                           ;                     ;
; Enable Recovery/Removal analysis                                    ; Off                ;                               ;                           ;                     ;
; Enable Clock Latency                                                ; Off                ;                               ;                           ;                     ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                               ;                           ;                     ;
; Number of source nodes to report per destination node               ; 10                 ;                               ;                           ;                     ;
; Number of destination nodes to report                               ; 10                 ;                               ;                           ;                     ;
; Number of paths to report                                           ; 200                ;                               ;                           ;                     ;
; Report Minimum Timing Checks                                        ; Off                ;                               ;                           ;                     ;
; Use Fast Timing Models                                              ; Off                ;                               ;                           ;                     ;
; Report IO Paths Separately                                          ; Off                ;                               ;                           ;                     ;
; Perform Multicorner Analysis                                        ; On                 ;                               ;                           ;                     ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                               ;                           ;                     ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                               ;                           ;                     ;
; Output I/O Timing Endpoint                                          ; Near End           ;                               ;                           ;                     ;
; tsu Requirement                                                     ; 1 ns               ; *                             ; rCCD_DATA                 ;                     ;
; tsu Requirement                                                     ; 1 ns               ; *                             ; rCCD_FVAL                 ;                     ;
; tsu Requirement                                                     ; 1 ns               ; *                             ; rCCD_LVAL                 ;                     ;
; tsu Requirement                                                     ; 1 ns               ; DRAM_DQ                       ; *                         ;                     ;
; tsu Requirement                                                     ; 1 ns               ; Reset_Delay:u2|oRST_0         ; *                         ;                     ;
; tco Requirement                                                     ; 1 ns               ; *                             ; CCD_Capture:u3|Pre_FVAL   ;                     ;
; tco Requirement                                                     ; 1 ns               ; *                             ; CCD_Capture:u3|mCCD_DATA  ;                     ;
; tco Requirement                                                     ; 1 ns               ; *                             ; CCD_Capture:u3|mCCD_LVAL  ;                     ;
; tco Requirement                                                     ; 1 ns               ; *                             ; DRAM_DQ                   ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_B      ; oVGA_B                    ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_BLANK  ; oVGA_BLANK_N              ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_G      ; oVGA_G                    ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_H_SYNC ; oVGA_HS                   ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_R      ; oVGA_R                    ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_V_SYNC ; oVGA_VS                   ;                     ;
; Clock Settings                                                      ; CCD_PIXCLK         ;                               ; GPIO_CLKIN_N1             ;                     ;
; Clock Settings                                                      ; CCD_MCLK           ;                               ; GPIO_CLKOUT_N1            ;                     ;
; Clock Settings                                                      ; CLK50              ;                               ; iCLK_50                   ;                     ;
; Clock Settings                                                      ; CLK27              ;                               ; iTD1_CLK27                ;                     ;
; Clock Settings                                                      ; DRAM0_CLK          ;                               ; oDRAM0_CLK                ;                     ;
; Cut Timing Path                                                     ; On                 ; *                             ; slave_readdata[0]         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                             ; slave_readdata[0]~reg0    ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                             ; slave_readdata[1]         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                             ; slave_readdata[1]~reg0    ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]           ; *                         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]           ; *                         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]         ; *                         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]         ; *                         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_0                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_1                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_2                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_3                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_4                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_5                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_6                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_7                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; lcell:LJMV0916_0          ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; lcell:WCRO7487_0          ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g               ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_m2o1         ;
; Cut Timing Path                                                     ; On                 ; rdptr_g                       ; ws_dgrp|dffpipe13|dffe14a ; dcfifo_m2o1         ;
+---------------------------------------------------------------------+--------------------+-------------------------------+---------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                             ;
+--------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                        ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; sdram_pll:u7|altpll:altpll_component|_clk0             ;                    ; PLL output    ; 553.4 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK50     ; 10                    ; 3                   ; -2.618 ns ;              ;
; sdram_pll:u7|altpll:altpll_component|_clk1             ;                    ; PLL output    ; 553.4 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK50     ; 10                    ; 3                   ; -3.069 ns ;              ;
; sdram_pll:u7|altpll:altpll_component|_clk2             ;                    ; PLL output    ; 553.4 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK50     ; 10                    ; 3                   ; -3.069 ns ;              ;
; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ;                    ; PLL output    ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iCLK_50_4 ; 2                     ; 1                   ; -2.595 ns ;              ;
; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk1 ;                    ; PLL output    ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iCLK_50_4 ; 2                     ; 1                   ; -4.400 ns ;              ;
; vga_pll:u6|altpll:altpll_component|_clk0               ;                    ; PLL output    ; 108.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK27     ; 4                     ; 1                   ; -2.628 ns ;              ;
; GPIO_CLKIN_N1                                          ; CCD_PIXCLK         ; User Pin      ; 110.01 MHz       ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; iCLK_50                                                ; CLK50              ; User Pin      ; 166.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; iTD1_CLK27                                             ; CLK27              ; User Pin      ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_CLKOUT_N1                                         ; CCD_MCLK           ; User Pin      ; 96.01 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; oDRAM0_CLK                                             ; DRAM0_CLK          ; Internal Node ; 166.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; iCLK_50_4                                              ;                    ; User Pin      ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~UPDATEUSER                        ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                           ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~CLKDRUSER                         ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sdram_pll:u7|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                          ; To                                ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -4.482 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 6.034 ns                ;
; -4.482 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 6.034 ns                ;
; -4.482 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 6.034 ns                ;
; -4.482 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 6.034 ns                ;
; -4.482 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 6.034 ns                ;
; -4.482 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 6.034 ns                ;
; -4.482 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 6.034 ns                ;
; -4.482 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 6.034 ns                ;
; -4.438 ns                               ; 160.13 MHz ( period = 6.245 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mRD        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.996 ns                ;
; -4.438 ns                               ; 160.13 MHz ( period = 6.245 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|RD_MASK[0] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.996 ns                ;
; -4.438 ns                               ; 160.13 MHz ( period = 6.245 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|RD_MASK[1] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.996 ns                ;
; -4.353 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.554 ns                  ; 5.907 ns                ;
; -4.353 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.554 ns                  ; 5.907 ns                ;
; -4.353 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.554 ns                  ; 5.907 ns                ;
; -4.353 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.554 ns                  ; 5.907 ns                ;
; -4.353 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.554 ns                  ; 5.907 ns                ;
; -4.353 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.554 ns                  ; 5.907 ns                ;
; -4.353 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.554 ns                  ; 5.907 ns                ;
; -4.353 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.554 ns                  ; 5.907 ns                ;
; -4.351 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.903 ns                ;
; -4.351 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.903 ns                ;
; -4.351 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.903 ns                ;
; -4.351 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.903 ns                ;
; -4.351 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.903 ns                ;
; -4.351 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.903 ns                ;
; -4.351 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.903 ns                ;
; -4.351 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.903 ns                ;
; -4.341 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.893 ns                ;
; -4.341 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.893 ns                ;
; -4.341 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.893 ns                ;
; -4.341 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.893 ns                ;
; -4.341 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.893 ns                ;
; -4.341 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.893 ns                ;
; -4.341 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.893 ns                ;
; -4.341 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.893 ns                ;
; -4.317 ns                               ; 163.29 MHz ( period = 6.124 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.869 ns                ;
; -4.317 ns                               ; 163.29 MHz ( period = 6.124 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.869 ns                ;
; -4.317 ns                               ; 163.29 MHz ( period = 6.124 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.869 ns                ;
; -4.317 ns                               ; 163.29 MHz ( period = 6.124 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.869 ns                ;
; -4.317 ns                               ; 163.29 MHz ( period = 6.124 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.869 ns                ;
; -4.317 ns                               ; 163.29 MHz ( period = 6.124 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.869 ns                ;
; -4.317 ns                               ; 163.29 MHz ( period = 6.124 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.869 ns                ;
; -4.317 ns                               ; 163.29 MHz ( period = 6.124 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.869 ns                ;
; -4.309 ns                               ; 163.51 MHz ( period = 6.116 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mRD        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.560 ns                  ; 5.869 ns                ;
; -4.309 ns                               ; 163.51 MHz ( period = 6.116 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|RD_MASK[0] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.560 ns                  ; 5.869 ns                ;
; -4.309 ns                               ; 163.51 MHz ( period = 6.116 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|RD_MASK[1] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.560 ns                  ; 5.869 ns                ;
; -4.307 ns                               ; 163.56 MHz ( period = 6.114 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mRD        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.865 ns                ;
; -4.307 ns                               ; 163.56 MHz ( period = 6.114 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|RD_MASK[0] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.865 ns                ;
; -4.307 ns                               ; 163.56 MHz ( period = 6.114 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|RD_MASK[1] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.865 ns                ;
; -4.297 ns                               ; 163.83 MHz ( period = 6.104 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mRD        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.855 ns                ;
; -4.297 ns                               ; 163.83 MHz ( period = 6.104 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|RD_MASK[0] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.855 ns                ;
; -4.297 ns                               ; 163.83 MHz ( period = 6.104 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|RD_MASK[1] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.855 ns                ;
; -4.273 ns                               ; 164.47 MHz ( period = 6.080 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mRD        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.831 ns                ;
; -4.273 ns                               ; 164.47 MHz ( period = 6.080 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|RD_MASK[0] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.831 ns                ;
; -4.273 ns                               ; 164.47 MHz ( period = 6.080 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|RD_MASK[1] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.831 ns                ;
; -4.254 ns                               ; 164.99 MHz ( period = 6.061 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[21]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.811 ns                ;
; -4.254 ns                               ; 164.99 MHz ( period = 6.061 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[20]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.811 ns                ;
; -4.254 ns                               ; 164.99 MHz ( period = 6.061 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[22]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.811 ns                ;
; -4.254 ns                               ; 164.99 MHz ( period = 6.061 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[19]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.811 ns                ;
; -4.254 ns                               ; 164.99 MHz ( period = 6.061 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[18]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.811 ns                ;
; -4.254 ns                               ; 164.99 MHz ( period = 6.061 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[17]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.811 ns                ;
; -4.254 ns                               ; 164.99 MHz ( period = 6.061 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[16]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.811 ns                ;
; -4.246 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.798 ns                ;
; -4.246 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.798 ns                ;
; -4.246 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.798 ns                ;
; -4.246 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.798 ns                ;
; -4.246 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.798 ns                ;
; -4.246 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.798 ns                ;
; -4.246 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.798 ns                ;
; -4.246 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.798 ns                ;
; -4.226 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[15]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.805 ns                  ; 5.031 ns                ;
; -4.226 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[14]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.805 ns                  ; 5.031 ns                ;
; -4.226 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[13]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.805 ns                  ; 5.031 ns                ;
; -4.226 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[12]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.805 ns                  ; 5.031 ns                ;
; -4.226 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[11]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.805 ns                  ; 5.031 ns                ;
; -4.226 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[10]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.805 ns                  ; 5.031 ns                ;
; -4.226 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[9]   ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.805 ns                  ; 5.031 ns                ;
; -4.226 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[8]   ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.805 ns                  ; 5.031 ns                ;
; -4.209 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[21]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.802 ns                  ; 5.011 ns                ;
; -4.209 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[20]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.802 ns                  ; 5.011 ns                ;
; -4.209 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[22]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.802 ns                  ; 5.011 ns                ;
; -4.209 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[19]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.802 ns                  ; 5.011 ns                ;
; -4.209 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[18]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.802 ns                  ; 5.011 ns                ;
; -4.209 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[17]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.802 ns                  ; 5.011 ns                ;
; -4.209 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[16]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.802 ns                  ; 5.011 ns                ;
; -4.208 ns                               ; 166.25 MHz ( period = 6.015 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.760 ns                ;
; -4.208 ns                               ; 166.25 MHz ( period = 6.015 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.760 ns                ;
; -4.208 ns                               ; 166.25 MHz ( period = 6.015 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.760 ns                ;
; -4.208 ns                               ; 166.25 MHz ( period = 6.015 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.760 ns                ;
; -4.208 ns                               ; 166.25 MHz ( period = 6.015 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.760 ns                ;
; -4.208 ns                               ; 166.25 MHz ( period = 6.015 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.760 ns                ;
; -4.208 ns                               ; 166.25 MHz ( period = 6.015 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.760 ns                ;
; -4.208 ns                               ; 166.25 MHz ( period = 6.015 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.760 ns                ;
; -4.202 ns                               ; 166.42 MHz ( period = 6.009 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mRD        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.760 ns                ;
; -4.202 ns                               ; 166.42 MHz ( period = 6.009 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|RD_MASK[0] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.760 ns                ;
; -4.202 ns                               ; 166.42 MHz ( period = 6.009 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|RD_MASK[1] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.760 ns                ;
; -4.164 ns                               ; 167.48 MHz ( period = 5.971 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mRD        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.722 ns                ;
; -4.164 ns                               ; 167.48 MHz ( period = 5.971 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|RD_MASK[0] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.722 ns                ;
; -4.164 ns                               ; 167.48 MHz ( period = 5.971 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|RD_MASK[1] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.722 ns                ;
; -4.125 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[21]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.559 ns                  ; 5.684 ns                ;
; -4.125 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[20]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.559 ns                  ; 5.684 ns                ;
; -4.125 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[22]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.559 ns                  ; 5.684 ns                ;
; -4.125 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[19]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.559 ns                  ; 5.684 ns                ;
; -4.125 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[18]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.559 ns                  ; 5.684 ns                ;
; -4.125 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[17]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.559 ns                  ; 5.684 ns                ;
; -4.125 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[16]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.559 ns                  ; 5.684 ns                ;
; -4.123 ns                               ; 168.63 MHz ( period = 5.930 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[21]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.680 ns                ;
; -4.123 ns                               ; 168.63 MHz ( period = 5.930 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[20]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.680 ns                ;
; -4.123 ns                               ; 168.63 MHz ( period = 5.930 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[22]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.680 ns                ;
; -4.123 ns                               ; 168.63 MHz ( period = 5.930 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[19]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.680 ns                ;
; -4.123 ns                               ; 168.63 MHz ( period = 5.930 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[18]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.680 ns                ;
; -4.123 ns                               ; 168.63 MHz ( period = 5.930 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[17]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.680 ns                ;
; -4.123 ns                               ; 168.63 MHz ( period = 5.930 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[16]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.680 ns                ;
; -4.113 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[21]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.670 ns                ;
; -4.113 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[20]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.670 ns                ;
; -4.113 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[22]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.670 ns                ;
; -4.113 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[19]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.670 ns                ;
; -4.113 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[18]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.670 ns                ;
; -4.113 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[17]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.670 ns                ;
; -4.113 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[16]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.670 ns                ;
; -4.108 ns                               ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.660 ns                ;
; -4.108 ns                               ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.660 ns                ;
; -4.108 ns                               ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.660 ns                ;
; -4.108 ns                               ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.660 ns                ;
; -4.108 ns                               ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.660 ns                ;
; -4.108 ns                               ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.660 ns                ;
; -4.108 ns                               ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.660 ns                ;
; -4.108 ns                               ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.660 ns                ;
; -4.105 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|RD_MASK[0] ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.808 ns                  ; 4.913 ns                ;
; -4.105 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mRD        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.808 ns                  ; 4.913 ns                ;
; -4.105 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|RD_MASK[1] ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.808 ns                  ; 4.913 ns                ;
; -4.093 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[15]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.791 ns                  ; 4.884 ns                ;
; -4.093 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[14]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.791 ns                  ; 4.884 ns                ;
; -4.093 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[13]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.791 ns                  ; 4.884 ns                ;
; -4.093 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[12]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.791 ns                  ; 4.884 ns                ;
; -4.093 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[11]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.791 ns                  ; 4.884 ns                ;
; -4.093 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[10]  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.791 ns                  ; 4.884 ns                ;
; -4.093 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[9]   ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.791 ns                  ; 4.884 ns                ;
; -4.093 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[8]   ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.791 ns                  ; 4.884 ns                ;
; -4.089 ns                               ; 169.61 MHz ( period = 5.896 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[21]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.646 ns                ;
; -4.089 ns                               ; 169.61 MHz ( period = 5.896 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[20]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.646 ns                ;
; -4.089 ns                               ; 169.61 MHz ( period = 5.896 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[22]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.646 ns                ;
; -4.089 ns                               ; 169.61 MHz ( period = 5.896 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[19]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.646 ns                ;
; -4.089 ns                               ; 169.61 MHz ( period = 5.896 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[18]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.646 ns                ;
; -4.089 ns                               ; 169.61 MHz ( period = 5.896 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[17]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.646 ns                ;
; -4.089 ns                               ; 169.61 MHz ( period = 5.896 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u8|mADDR[16]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.646 ns                ;
; -4.064 ns                               ; 170.33 MHz ( period = 5.871 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|mRD        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.622 ns                ;
; -4.064 ns                               ; 170.33 MHz ( period = 5.871 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|RD_MASK[0] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.622 ns                ;
; -4.064 ns                               ; 170.33 MHz ( period = 5.871 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u8|RD_MASK[1] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.622 ns                ;
; -4.049 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mRD        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.797 ns                  ; 4.846 ns                ;
; -4.049 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|RD_MASK[0] ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.797 ns                  ; 4.846 ns                ;
; -4.049 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|RD_MASK[1] ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; 0.797 ns                  ; 4.846 ns                ;
; -4.018 ns                               ; 171.67 MHz ( period = 5.825 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[21]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.575 ns                ;
; -4.018 ns                               ; 171.67 MHz ( period = 5.825 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[20]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.575 ns                ;
; -4.018 ns                               ; 171.67 MHz ( period = 5.825 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[22]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.575 ns                ;
; -4.018 ns                               ; 171.67 MHz ( period = 5.825 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[19]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.575 ns                ;
; -4.018 ns                               ; 171.67 MHz ( period = 5.825 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[18]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.575 ns                ;
; -4.018 ns                               ; 171.67 MHz ( period = 5.825 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[17]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.575 ns                ;
; -4.018 ns                               ; 171.67 MHz ( period = 5.825 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u8|mADDR[16]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.575 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 5.578 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 5.578 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 5.578 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 5.578 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 5.578 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 5.578 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 5.578 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 5.578 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.534 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.534 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.534 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.534 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.534 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.534 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.534 ns                ;
; -3.982 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.534 ns                ;
; -3.980 ns                               ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[21]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.537 ns                ;
; -3.980 ns                               ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[20]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.537 ns                ;
; -3.980 ns                               ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[22]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.537 ns                ;
; -3.980 ns                               ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[19]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.537 ns                ;
; -3.980 ns                               ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[18]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.537 ns                ;
; -3.980 ns                               ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[17]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.537 ns                ;
; -3.980 ns                               ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u8|mADDR[16]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.557 ns                  ; 5.537 ns                ;
; -3.965 ns                               ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[21]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.593 ns                  ; 5.558 ns                ;
; -3.965 ns                               ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[20]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.593 ns                  ; 5.558 ns                ;
; -3.965 ns                               ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[22]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.593 ns                  ; 5.558 ns                ;
; -3.965 ns                               ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[19]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.593 ns                  ; 5.558 ns                ;
; -3.965 ns                               ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[18]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.593 ns                  ; 5.558 ns                ;
; -3.965 ns                               ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[17]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.593 ns                  ; 5.558 ns                ;
; -3.965 ns                               ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[16]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.593 ns                  ; 5.558 ns                ;
; -3.943 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[15]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.495 ns                ;
; -3.943 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[14]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.495 ns                ;
; -3.943 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[13]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.495 ns                ;
; -3.943 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[12]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.495 ns                ;
; -3.943 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[11]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.495 ns                ;
; -3.943 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[10]  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.495 ns                ;
; -3.943 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[9]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.495 ns                ;
; -3.943 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u8|mADDR[8]   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.552 ns                  ; 5.495 ns                ;
; -3.938 ns                               ; 174.06 MHz ( period = 5.745 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|mRD        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.496 ns                ;
; -3.938 ns                               ; 174.06 MHz ( period = 5.745 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|RD_MASK[0] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.496 ns                ;
; -3.938 ns                               ; 174.06 MHz ( period = 5.745 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u8|RD_MASK[1] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.558 ns                  ; 5.496 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                               ;                                   ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                          ; To                                                                                                                                                                                   ; From Clock                                             ; To Clock                                               ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.572 ns                               ; 89.73 MHz ( period = 11.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.343 ns                ;
; -0.561 ns                               ; 89.91 MHz ( period = 11.122 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.357 ns                ;
; -0.561 ns                               ; 89.91 MHz ( period = 11.122 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.357 ns                ;
; -0.561 ns                               ; 89.91 MHz ( period = 11.122 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.357 ns                ;
; -0.561 ns                               ; 89.91 MHz ( period = 11.122 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.357 ns                ;
; -0.561 ns                               ; 89.91 MHz ( period = 11.122 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.357 ns                ;
; -0.561 ns                               ; 89.91 MHz ( period = 11.122 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.357 ns                ;
; -0.561 ns                               ; 89.91 MHz ( period = 11.122 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.357 ns                ;
; -0.561 ns                               ; 89.91 MHz ( period = 11.122 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.357 ns                ;
; -0.561 ns                               ; 89.91 MHz ( period = 11.122 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.357 ns                ;
; -0.521 ns                               ; 90.56 MHz ( period = 11.042 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.292 ns                ;
; -0.510 ns                               ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.306 ns                ;
; -0.510 ns                               ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.306 ns                ;
; -0.510 ns                               ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.306 ns                ;
; -0.510 ns                               ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.306 ns                ;
; -0.510 ns                               ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.306 ns                ;
; -0.510 ns                               ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.306 ns                ;
; -0.510 ns                               ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.306 ns                ;
; -0.510 ns                               ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.306 ns                ;
; -0.510 ns                               ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.306 ns                ;
; -0.505 ns                               ; 90.83 MHz ( period = 11.010 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 5.279 ns                ;
; -0.501 ns                               ; 90.89 MHz ( period = 11.002 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.272 ns                ;
; -0.494 ns                               ; 91.01 MHz ( period = 10.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.293 ns                ;
; -0.494 ns                               ; 91.01 MHz ( period = 10.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.293 ns                ;
; -0.494 ns                               ; 91.01 MHz ( period = 10.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.293 ns                ;
; -0.494 ns                               ; 91.01 MHz ( period = 10.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.293 ns                ;
; -0.494 ns                               ; 91.01 MHz ( period = 10.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.293 ns                ;
; -0.494 ns                               ; 91.01 MHz ( period = 10.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.293 ns                ;
; -0.494 ns                               ; 91.01 MHz ( period = 10.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.293 ns                ;
; -0.494 ns                               ; 91.01 MHz ( period = 10.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.293 ns                ;
; -0.494 ns                               ; 91.01 MHz ( period = 10.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.293 ns                ;
; -0.476 ns                               ; 91.31 MHz ( period = 10.952 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.816 ns                  ; 5.292 ns                ;
; -0.461 ns                               ; 91.56 MHz ( period = 10.922 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 5.235 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.221 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.249 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.249 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.249 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.249 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.249 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.249 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.249 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.249 ns                ;
; -0.450 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.249 ns                ;
; -0.441 ns                               ; 91.89 MHz ( period = 10.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.212 ns                ;
; -0.434 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 5.208 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.198 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.198 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.198 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.198 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.198 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.198 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.198 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.198 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.198 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.201 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.226 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.226 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.226 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.226 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.226 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.226 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.226 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.226 ns                ;
; -0.430 ns                               ; 92.08 MHz ( period = 10.860 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.226 ns                ;
; -0.425 ns                               ; 92.17 MHz ( period = 10.850 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.816 ns                  ; 5.241 ns                ;
; -0.409 ns                               ; 92.44 MHz ( period = 10.818 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.819 ns                  ; 5.228 ns                ;
; -0.405 ns                               ; 92.51 MHz ( period = 10.810 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.816 ns                  ; 5.221 ns                ;
; -0.403 ns                               ; 92.54 MHz ( period = 10.806 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.174 ns                ;
; -0.401 ns                               ; 92.58 MHz ( period = 10.802 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 5.181 ns                ;
; -0.392 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.188 ns                ;
; -0.392 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.188 ns                ;
; -0.392 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.188 ns                ;
; -0.392 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.188 ns                ;
; -0.392 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.188 ns                ;
; -0.392 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.188 ns                ;
; -0.392 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.188 ns                ;
; -0.392 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.188 ns                ;
; -0.392 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 5.188 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 5.164 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.195 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.195 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.195 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.195 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.195 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.195 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.195 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.195 ns                ;
; -0.390 ns                               ; 92.76 MHz ( period = 10.780 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.195 ns                ;
; -0.388 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.150 ns                ;
; -0.388 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.150 ns                ;
; -0.388 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.150 ns                ;
; -0.388 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.150 ns                ;
; -0.388 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.150 ns                ;
; -0.388 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.150 ns                ;
; -0.388 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.150 ns                ;
; -0.388 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.150 ns                ;
; -0.388 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.150 ns                ;
; -0.382 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.147 ns                ;
; -0.382 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.147 ns                ;
; -0.382 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.147 ns                ;
; -0.382 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.147 ns                ;
; -0.382 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.147 ns                ;
; -0.382 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.147 ns                ;
; -0.382 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.147 ns                ;
; -0.382 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.147 ns                ;
; -0.382 ns                               ; 92.90 MHz ( period = 10.764 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.147 ns                ;
; -0.379 ns                               ; 92.95 MHz ( period = 10.758 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.150 ns                ;
; -0.377 ns                               ; 92.99 MHz ( period = 10.754 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 5.151 ns                ;
; -0.370 ns                               ; 93.11 MHz ( period = 10.740 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.141 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.165 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.165 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.165 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.165 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.165 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.165 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.165 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.165 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.165 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.134 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.134 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.134 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.134 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.134 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.134 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.134 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.134 ns                ;
; -0.366 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.134 ns                ;
; -0.365 ns                               ; 93.20 MHz ( period = 10.730 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.819 ns                  ; 5.184 ns                ;
; -0.363 ns                               ; 93.23 MHz ( period = 10.726 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 5.137 ns                ;
; -0.359 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 5.139 ns                ;
; -0.359 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.130 ns                ;
; -0.354 ns                               ; 93.39 MHz ( period = 10.708 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.816 ns                  ; 5.170 ns                ;
; -0.348 ns                               ; 93.49 MHz ( period = 10.696 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.153 ns                ;
; -0.348 ns                               ; 93.49 MHz ( period = 10.696 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.153 ns                ;
; -0.348 ns                               ; 93.49 MHz ( period = 10.696 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.153 ns                ;
; -0.348 ns                               ; 93.49 MHz ( period = 10.696 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.153 ns                ;
; -0.348 ns                               ; 93.49 MHz ( period = 10.696 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.153 ns                ;
; -0.348 ns                               ; 93.49 MHz ( period = 10.696 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.153 ns                ;
; -0.348 ns                               ; 93.49 MHz ( period = 10.696 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.153 ns                ;
; -0.348 ns                               ; 93.49 MHz ( period = 10.696 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.153 ns                ;
; -0.348 ns                               ; 93.49 MHz ( period = 10.696 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.805 ns                  ; 5.153 ns                ;
; -0.345 ns                               ; 93.55 MHz ( period = 10.690 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.816 ns                  ; 5.161 ns                ;
; -0.340 ns                               ; 93.63 MHz ( period = 10.680 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.786 ns                  ; 5.126 ns                ;
; -0.338 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.819 ns                  ; 5.157 ns                ;
; -0.337 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.099 ns                ;
; -0.337 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.099 ns                ;
; -0.337 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.099 ns                ;
; -0.337 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.099 ns                ;
; -0.337 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.099 ns                ;
; -0.337 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.099 ns                ;
; -0.337 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.099 ns                ;
; -0.337 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.099 ns                ;
; -0.337 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.762 ns                  ; 5.099 ns                ;
; -0.334 ns                               ; 93.74 MHz ( period = 10.668 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.816 ns                  ; 5.150 ns                ;
; -0.332 ns                               ; 93.77 MHz ( period = 10.664 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 5.106 ns                ;
; -0.332 ns                               ; 93.77 MHz ( period = 10.664 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.103 ns                ;
; -0.330 ns                               ; 93.81 MHz ( period = 10.660 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 5.110 ns                ;
; -0.329 ns                               ; 93.83 MHz ( period = 10.658 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.811 ns                  ; 5.140 ns                ;
; -0.329 ns                               ; 93.83 MHz ( period = 10.658 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.811 ns                  ; 5.140 ns                ;
; -0.329 ns                               ; 93.83 MHz ( period = 10.658 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.811 ns                  ; 5.140 ns                ;
; -0.329 ns                               ; 93.83 MHz ( period = 10.658 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.811 ns                  ; 5.140 ns                ;
; -0.329 ns                               ; 93.83 MHz ( period = 10.658 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.811 ns                  ; 5.140 ns                ;
; -0.329 ns                               ; 93.83 MHz ( period = 10.658 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.811 ns                  ; 5.140 ns                ;
; -0.329 ns                               ; 93.83 MHz ( period = 10.658 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.811 ns                  ; 5.140 ns                ;
; -0.329 ns                               ; 93.83 MHz ( period = 10.658 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.811 ns                  ; 5.140 ns                ;
; -0.329 ns                               ; 93.83 MHz ( period = 10.658 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0             ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.811 ns                  ; 5.140 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.090 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.090 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.090 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.090 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.090 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.090 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.090 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.090 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 5.090 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.120 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.120 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.120 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.120 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.120 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.120 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.120 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.120 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0            ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.799 ns                  ; 5.120 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.086 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.086 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.086 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.086 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.086 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.086 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.086 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.086 ns                ;
; -0.321 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.086 ns                ;
; -0.319 ns                               ; 94.00 MHz ( period = 10.638 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 5.093 ns                ;
; -0.308 ns                               ; 94.20 MHz ( period = 10.616 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.079 ns                ;
; -0.307 ns                               ; 94.22 MHz ( period = 10.614 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.816 ns                  ; 5.123 ns                ;
; -0.306 ns                               ; 94.23 MHz ( period = 10.612 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 5.080 ns                ;
; -0.305 ns                               ; 94.25 MHz ( period = 10.610 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.825 ns                  ; 5.130 ns                ;
; -0.305 ns                               ; 94.25 MHz ( period = 10.610 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 5.076 ns                ;
; -0.302 ns                               ; 94.30 MHz ( period = 10.604 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.067 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                               ;                                                                                                                                                                                      ;                                                        ;                                                        ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+-----------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                          ; From Clock                               ; To Clock                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+-----------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.775 ns                                ; 154.23 MHz ( period = 6.484 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 6.219 ns                ;
; 2.834 ns                                ; 155.64 MHz ( period = 6.425 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.988 ns                  ; 6.154 ns                ;
; 2.870 ns                                ; 156.52 MHz ( period = 6.389 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 6.124 ns                ;
; 2.952 ns                                ; 158.55 MHz ( period = 6.307 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 6.042 ns                ;
; 2.967 ns                                ; 158.93 MHz ( period = 6.292 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.988 ns                  ; 6.021 ns                ;
; 2.987 ns                                ; 159.44 MHz ( period = 6.272 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 6.012 ns                ;
; 2.991 ns                                ; 159.54 MHz ( period = 6.268 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.994 ns                ;
; 2.992 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.995 ns                ;
; 2.992 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 6.009 ns                ;
; 2.992 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 6.009 ns                ;
; 2.994 ns                                ; 159.62 MHz ( period = 6.265 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.993 ns                ;
; 3.004 ns                                ; 159.87 MHz ( period = 6.255 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 5.990 ns                ;
; 3.046 ns                                ; 160.95 MHz ( period = 6.213 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.993 ns                  ; 5.947 ns                ;
; 3.050 ns                                ; 161.06 MHz ( period = 6.209 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.979 ns                  ; 5.929 ns                ;
; 3.051 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.930 ns                ;
; 3.051 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.944 ns                ;
; 3.051 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.944 ns                ;
; 3.053 ns                                ; 161.13 MHz ( period = 6.206 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.928 ns                ;
; 3.058 ns                                ; 161.26 MHz ( period = 6.201 ns )                    ; VGA_Controller:u1|V_Cont[8]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 5.936 ns                ;
; 3.061 ns                                ; 161.34 MHz ( period = 6.198 ns )                    ; VGA_Controller:u1|H_Cont[5]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.988 ns                  ; 5.927 ns                ;
; 3.082 ns                                ; 161.89 MHz ( period = 6.177 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.917 ns                ;
; 3.086 ns                                ; 162.00 MHz ( period = 6.173 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.899 ns                ;
; 3.087 ns                                ; 162.02 MHz ( period = 6.172 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.900 ns                ;
; 3.087 ns                                ; 162.02 MHz ( period = 6.172 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.914 ns                ;
; 3.087 ns                                ; 162.02 MHz ( period = 6.172 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.914 ns                ;
; 3.089 ns                                ; 162.07 MHz ( period = 6.170 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.898 ns                ;
; 3.097 ns                                ; 162.28 MHz ( period = 6.162 ns )                    ; VGA_Controller:u1|H_Cont[6]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.988 ns                  ; 5.891 ns                ;
; 3.104 ns                                ; 162.47 MHz ( period = 6.155 ns )                    ; VGA_Controller:u1|V_Cont[9]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 5.890 ns                ;
; 3.164 ns                                ; 164.07 MHz ( period = 6.095 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.835 ns                ;
; 3.168 ns                                ; 164.18 MHz ( period = 6.091 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.817 ns                ;
; 3.169 ns                                ; 164.20 MHz ( period = 6.090 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.818 ns                ;
; 3.169 ns                                ; 164.20 MHz ( period = 6.090 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.832 ns                ;
; 3.169 ns                                ; 164.20 MHz ( period = 6.090 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.832 ns                ;
; 3.171 ns                                ; 164.26 MHz ( period = 6.088 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.816 ns                ;
; 3.179 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.993 ns                  ; 5.814 ns                ;
; 3.183 ns                                ; 164.58 MHz ( period = 6.076 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.979 ns                  ; 5.796 ns                ;
; 3.184 ns                                ; 164.61 MHz ( period = 6.075 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.797 ns                ;
; 3.184 ns                                ; 164.61 MHz ( period = 6.075 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.811 ns                ;
; 3.184 ns                                ; 164.61 MHz ( period = 6.075 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.811 ns                ;
; 3.186 ns                                ; 164.66 MHz ( period = 6.073 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.795 ns                ;
; 3.192 ns                                ; 164.83 MHz ( period = 6.067 ns )                    ; VGA_Controller:u1|V_Cont[6]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 5.802 ns                ;
; 3.201 ns                                ; 165.07 MHz ( period = 6.058 ns )                    ; VGA_Controller:u1|V_Cont[4]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 5.793 ns                ;
; 3.216 ns                                ; 165.48 MHz ( period = 6.043 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.783 ns                ;
; 3.220 ns                                ; 165.59 MHz ( period = 6.039 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.765 ns                ;
; 3.221 ns                                ; 165.62 MHz ( period = 6.038 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.766 ns                ;
; 3.221 ns                                ; 165.62 MHz ( period = 6.038 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.780 ns                ;
; 3.221 ns                                ; 165.62 MHz ( period = 6.038 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.780 ns                ;
; 3.223 ns                                ; 165.67 MHz ( period = 6.036 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.764 ns                ;
; 3.235 ns                                ; 166.00 MHz ( period = 6.024 ns )                    ; VGA_Controller:u1|H_Cont[7]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.988 ns                  ; 5.753 ns                ;
; 3.270 ns                                ; 166.97 MHz ( period = 5.989 ns )                    ; VGA_Controller:u1|V_Cont[8]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.729 ns                ;
; 3.273 ns                                ; 167.06 MHz ( period = 5.986 ns )                    ; VGA_Controller:u1|H_Cont[5]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.993 ns                  ; 5.720 ns                ;
; 3.274 ns                                ; 167.08 MHz ( period = 5.985 ns )                    ; VGA_Controller:u1|V_Cont[8]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.711 ns                ;
; 3.275 ns                                ; 167.11 MHz ( period = 5.984 ns )                    ; VGA_Controller:u1|V_Cont[8]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.712 ns                ;
; 3.275 ns                                ; 167.11 MHz ( period = 5.984 ns )                    ; VGA_Controller:u1|V_Cont[8]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.726 ns                ;
; 3.275 ns                                ; 167.11 MHz ( period = 5.984 ns )                    ; VGA_Controller:u1|V_Cont[8]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.726 ns                ;
; 3.277 ns                                ; 167.17 MHz ( period = 5.982 ns )                    ; VGA_Controller:u1|V_Cont[8]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.710 ns                ;
; 3.277 ns                                ; 167.17 MHz ( period = 5.982 ns )                    ; VGA_Controller:u1|H_Cont[5]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.979 ns                  ; 5.702 ns                ;
; 3.278 ns                                ; 167.20 MHz ( period = 5.981 ns )                    ; VGA_Controller:u1|H_Cont[5]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.703 ns                ;
; 3.278 ns                                ; 167.20 MHz ( period = 5.981 ns )                    ; VGA_Controller:u1|H_Cont[5]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.717 ns                ;
; 3.278 ns                                ; 167.20 MHz ( period = 5.981 ns )                    ; VGA_Controller:u1|H_Cont[5]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.717 ns                ;
; 3.279 ns                                ; 167.22 MHz ( period = 5.980 ns )                    ; VGA_Controller:u1|H_Cont[12] ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.988 ns                  ; 5.709 ns                ;
; 3.280 ns                                ; 167.25 MHz ( period = 5.979 ns )                    ; VGA_Controller:u1|H_Cont[5]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.701 ns                ;
; 3.309 ns                                ; 168.07 MHz ( period = 5.950 ns )                    ; VGA_Controller:u1|H_Cont[6]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.993 ns                  ; 5.684 ns                ;
; 3.313 ns                                ; 168.18 MHz ( period = 5.946 ns )                    ; VGA_Controller:u1|H_Cont[6]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.979 ns                  ; 5.666 ns                ;
; 3.314 ns                                ; 168.21 MHz ( period = 5.945 ns )                    ; VGA_Controller:u1|H_Cont[6]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.667 ns                ;
; 3.314 ns                                ; 168.21 MHz ( period = 5.945 ns )                    ; VGA_Controller:u1|H_Cont[6]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.681 ns                ;
; 3.314 ns                                ; 168.21 MHz ( period = 5.945 ns )                    ; VGA_Controller:u1|H_Cont[6]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.681 ns                ;
; 3.316 ns                                ; 168.27 MHz ( period = 5.943 ns )                    ; VGA_Controller:u1|H_Cont[6]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.665 ns                ;
; 3.316 ns                                ; 168.27 MHz ( period = 5.943 ns )                    ; VGA_Controller:u1|V_Cont[9]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.683 ns                ;
; 3.320 ns                                ; 168.38 MHz ( period = 5.939 ns )                    ; VGA_Controller:u1|V_Cont[9]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.665 ns                ;
; 3.321 ns                                ; 168.41 MHz ( period = 5.938 ns )                    ; VGA_Controller:u1|V_Cont[9]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.666 ns                ;
; 3.321 ns                                ; 168.41 MHz ( period = 5.938 ns )                    ; VGA_Controller:u1|V_Cont[9]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.680 ns                ;
; 3.321 ns                                ; 168.41 MHz ( period = 5.938 ns )                    ; VGA_Controller:u1|V_Cont[9]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.680 ns                ;
; 3.323 ns                                ; 168.46 MHz ( period = 5.936 ns )                    ; VGA_Controller:u1|V_Cont[9]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.664 ns                ;
; 3.329 ns                                ; 168.63 MHz ( period = 5.930 ns )                    ; VGA_Controller:u1|V_Cont[7]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 5.665 ns                ;
; 3.402 ns                                ; 170.74 MHz ( period = 5.857 ns )                    ; VGA_Controller:u1|H_Cont[11] ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.988 ns                  ; 5.586 ns                ;
; 3.404 ns                                ; 170.79 MHz ( period = 5.855 ns )                    ; VGA_Controller:u1|V_Cont[6]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.595 ns                ;
; 3.408 ns                                ; 170.91 MHz ( period = 5.851 ns )                    ; VGA_Controller:u1|V_Cont[6]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.577 ns                ;
; 3.409 ns                                ; 170.94 MHz ( period = 5.850 ns )                    ; VGA_Controller:u1|V_Cont[6]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.578 ns                ;
; 3.409 ns                                ; 170.94 MHz ( period = 5.850 ns )                    ; VGA_Controller:u1|V_Cont[6]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.592 ns                ;
; 3.409 ns                                ; 170.94 MHz ( period = 5.850 ns )                    ; VGA_Controller:u1|V_Cont[6]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.592 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|V_Cont[6]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.576 ns                ;
; 3.412 ns                                ; 171.03 MHz ( period = 5.847 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.575 ns                ;
; 3.413 ns                                ; 171.06 MHz ( period = 5.846 ns )                    ; VGA_Controller:u1|V_Cont[4]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.586 ns                ;
; 3.417 ns                                ; 171.17 MHz ( period = 5.842 ns )                    ; VGA_Controller:u1|V_Cont[4]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.568 ns                ;
; 3.418 ns                                ; 171.20 MHz ( period = 5.841 ns )                    ; VGA_Controller:u1|V_Cont[4]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.569 ns                ;
; 3.418 ns                                ; 171.20 MHz ( period = 5.841 ns )                    ; VGA_Controller:u1|V_Cont[4]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.583 ns                ;
; 3.418 ns                                ; 171.20 MHz ( period = 5.841 ns )                    ; VGA_Controller:u1|V_Cont[4]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.583 ns                ;
; 3.419 ns                                ; 171.23 MHz ( period = 5.840 ns )                    ; VGA_Controller:u1|H_Cont[10] ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.988 ns                  ; 5.569 ns                ;
; 3.420 ns                                ; 171.26 MHz ( period = 5.839 ns )                    ; VGA_Controller:u1|V_Cont[4]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.567 ns                ;
; 3.447 ns                                ; 172.06 MHz ( period = 5.812 ns )                    ; VGA_Controller:u1|H_Cont[7]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.993 ns                  ; 5.546 ns                ;
; 3.451 ns                                ; 172.18 MHz ( period = 5.808 ns )                    ; VGA_Controller:u1|H_Cont[7]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.979 ns                  ; 5.528 ns                ;
; 3.452 ns                                ; 172.21 MHz ( period = 5.807 ns )                    ; VGA_Controller:u1|H_Cont[7]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.529 ns                ;
; 3.452 ns                                ; 172.21 MHz ( period = 5.807 ns )                    ; VGA_Controller:u1|H_Cont[7]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.543 ns                ;
; 3.452 ns                                ; 172.21 MHz ( period = 5.807 ns )                    ; VGA_Controller:u1|H_Cont[7]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.543 ns                ;
; 3.454 ns                                ; 172.27 MHz ( period = 5.805 ns )                    ; VGA_Controller:u1|H_Cont[7]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.527 ns                ;
; 3.471 ns                                ; 172.77 MHz ( period = 5.788 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.510 ns                ;
; 3.491 ns                                ; 173.37 MHz ( period = 5.768 ns )                    ; VGA_Controller:u1|H_Cont[12] ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.993 ns                  ; 5.502 ns                ;
; 3.494 ns                                ; 173.46 MHz ( period = 5.765 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.459 ns                ;
; 3.495 ns                                ; 173.49 MHz ( period = 5.764 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.458 ns                ;
; 3.495 ns                                ; 173.49 MHz ( period = 5.764 ns )                    ; VGA_Controller:u1|H_Cont[12] ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.979 ns                  ; 5.484 ns                ;
; 3.496 ns                                ; 173.52 MHz ( period = 5.763 ns )                    ; VGA_Controller:u1|H_Cont[12] ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.485 ns                ;
; 3.496 ns                                ; 173.52 MHz ( period = 5.763 ns )                    ; VGA_Controller:u1|H_Cont[12] ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.499 ns                ;
; 3.496 ns                                ; 173.52 MHz ( period = 5.763 ns )                    ; VGA_Controller:u1|H_Cont[12] ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.499 ns                ;
; 3.498 ns                                ; 173.58 MHz ( period = 5.761 ns )                    ; VGA_Controller:u1|H_Cont[12] ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.483 ns                ;
; 3.498 ns                                ; 173.58 MHz ( period = 5.761 ns )                    ; VGA_Controller:u1|V_Cont[3]  ; VGA_Controller:u1|oVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.994 ns                  ; 5.496 ns                ;
; 3.501 ns                                ; 173.67 MHz ( period = 5.758 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.984 ns                  ; 5.483 ns                ;
; 3.504 ns                                ; 173.76 MHz ( period = 5.755 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.965 ns                  ; 5.461 ns                ;
; 3.506 ns                                ; 173.82 MHz ( period = 5.753 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.965 ns                  ; 5.459 ns                ;
; 3.507 ns                                ; 173.85 MHz ( period = 5.752 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.480 ns                ;
; 3.508 ns                                ; 173.88 MHz ( period = 5.751 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 5.465 ns                ;
; 3.509 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.984 ns                  ; 5.475 ns                ;
; 3.509 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.961 ns                  ; 5.452 ns                ;
; 3.510 ns                                ; 173.94 MHz ( period = 5.749 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 5.463 ns                ;
; 3.514 ns                                ; 174.06 MHz ( period = 5.745 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.463 ns                ;
; 3.532 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.980 ns                  ; 5.448 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; VGA_Controller:u1|V_Cont[7]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.458 ns                ;
; 3.545 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; VGA_Controller:u1|V_Cont[7]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.440 ns                ;
; 3.546 ns                                ; 175.04 MHz ( period = 5.713 ns )                    ; VGA_Controller:u1|V_Cont[7]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.441 ns                ;
; 3.546 ns                                ; 175.04 MHz ( period = 5.713 ns )                    ; VGA_Controller:u1|V_Cont[7]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.455 ns                ;
; 3.546 ns                                ; 175.04 MHz ( period = 5.713 ns )                    ; VGA_Controller:u1|V_Cont[7]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.455 ns                ;
; 3.548 ns                                ; 175.10 MHz ( period = 5.711 ns )                    ; VGA_Controller:u1|V_Cont[7]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.439 ns                ;
; 3.553 ns                                ; 175.25 MHz ( period = 5.706 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.947 ns                  ; 5.394 ns                ;
; 3.554 ns                                ; 175.28 MHz ( period = 5.705 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.947 ns                  ; 5.393 ns                ;
; 3.555 ns                                ; 175.32 MHz ( period = 5.704 ns )                    ; VGA_Controller:u1|V_Cont[0]  ; VGA_Controller:u1|oVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.432 ns                ;
; 3.560 ns                                ; 175.47 MHz ( period = 5.699 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.978 ns                  ; 5.418 ns                ;
; 3.563 ns                                ; 175.56 MHz ( period = 5.696 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.959 ns                  ; 5.396 ns                ;
; 3.565 ns                                ; 175.62 MHz ( period = 5.694 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.959 ns                  ; 5.394 ns                ;
; 3.567 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.967 ns                  ; 5.400 ns                ;
; 3.568 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.978 ns                  ; 5.410 ns                ;
; 3.568 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.955 ns                  ; 5.387 ns                ;
; 3.569 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.967 ns                  ; 5.398 ns                ;
; 3.573 ns                                ; 175.87 MHz ( period = 5.686 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.971 ns                  ; 5.398 ns                ;
; 3.589 ns                                ; 176.37 MHz ( period = 5.670 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.398 ns                ;
; 3.589 ns                                ; 176.37 MHz ( period = 5.670 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.364 ns                ;
; 3.590 ns                                ; 176.40 MHz ( period = 5.669 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.363 ns                ;
; 3.591 ns                                ; 176.43 MHz ( period = 5.668 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.974 ns                  ; 5.383 ns                ;
; 3.596 ns                                ; 176.58 MHz ( period = 5.663 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.984 ns                  ; 5.388 ns                ;
; 3.599 ns                                ; 176.68 MHz ( period = 5.660 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.965 ns                  ; 5.366 ns                ;
; 3.601 ns                                ; 176.74 MHz ( period = 5.658 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.965 ns                  ; 5.364 ns                ;
; 3.603 ns                                ; 176.80 MHz ( period = 5.656 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 5.370 ns                ;
; 3.604 ns                                ; 176.83 MHz ( period = 5.655 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.377 ns                ;
; 3.604 ns                                ; 176.83 MHz ( period = 5.655 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.984 ns                  ; 5.380 ns                ;
; 3.604 ns                                ; 176.83 MHz ( period = 5.655 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.961 ns                  ; 5.357 ns                ;
; 3.605 ns                                ; 176.87 MHz ( period = 5.654 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 5.368 ns                ;
; 3.609 ns                                ; 176.99 MHz ( period = 5.650 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.368 ns                ;
; 3.614 ns                                ; 177.15 MHz ( period = 5.645 ns )                    ; VGA_Controller:u1|H_Cont[3]  ; VGA_Controller:u1|oVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.367 ns                ;
; 3.614 ns                                ; 177.15 MHz ( period = 5.645 ns )                    ; VGA_Controller:u1|H_Cont[11] ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.993 ns                  ; 5.379 ns                ;
; 3.618 ns                                ; 177.27 MHz ( period = 5.641 ns )                    ; VGA_Controller:u1|H_Cont[11] ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.979 ns                  ; 5.361 ns                ;
; 3.619 ns                                ; 177.30 MHz ( period = 5.640 ns )                    ; VGA_Controller:u1|H_Cont[11] ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.362 ns                ;
; 3.619 ns                                ; 177.30 MHz ( period = 5.640 ns )                    ; VGA_Controller:u1|H_Cont[11] ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.376 ns                ;
; 3.619 ns                                ; 177.30 MHz ( period = 5.640 ns )                    ; VGA_Controller:u1|H_Cont[11] ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.376 ns                ;
; 3.621 ns                                ; 177.37 MHz ( period = 5.638 ns )                    ; VGA_Controller:u1|H_Cont[11] ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.360 ns                ;
; 3.627 ns                                ; 177.56 MHz ( period = 5.632 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.980 ns                  ; 5.353 ns                ;
; 3.631 ns                                ; 177.68 MHz ( period = 5.628 ns )                    ; VGA_Controller:u1|H_Cont[10] ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.993 ns                  ; 5.362 ns                ;
; 3.635 ns                                ; 177.81 MHz ( period = 5.624 ns )                    ; VGA_Controller:u1|H_Cont[10] ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.979 ns                  ; 5.344 ns                ;
; 3.636 ns                                ; 177.84 MHz ( period = 5.623 ns )                    ; VGA_Controller:u1|H_Cont[10] ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.345 ns                ;
; 3.636 ns                                ; 177.84 MHz ( period = 5.623 ns )                    ; VGA_Controller:u1|H_Cont[10] ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.359 ns                ;
; 3.636 ns                                ; 177.84 MHz ( period = 5.623 ns )                    ; VGA_Controller:u1|H_Cont[10] ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.995 ns                  ; 5.359 ns                ;
; 3.638 ns                                ; 177.90 MHz ( period = 5.621 ns )                    ; VGA_Controller:u1|H_Cont[10] ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.343 ns                ;
; 3.641 ns                                ; 178.00 MHz ( period = 5.618 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.346 ns                ;
; 3.650 ns                                ; 178.28 MHz ( period = 5.609 ns )                    ; VGA_Controller:u1|V_Cont[2]  ; VGA_Controller:u1|oVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.337 ns                ;
; 3.671 ns                                ; 178.95 MHz ( period = 5.588 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.282 ns                ;
; 3.672 ns                                ; 178.99 MHz ( period = 5.587 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.281 ns                ;
; 3.678 ns                                ; 179.18 MHz ( period = 5.581 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.984 ns                  ; 5.306 ns                ;
; 3.681 ns                                ; 179.28 MHz ( period = 5.578 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.965 ns                  ; 5.284 ns                ;
; 3.683 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.965 ns                  ; 5.282 ns                ;
; 3.685 ns                                ; 179.40 MHz ( period = 5.574 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 5.288 ns                ;
; 3.686 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.984 ns                  ; 5.298 ns                ;
; 3.686 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.961 ns                  ; 5.275 ns                ;
; 3.686 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.947 ns                  ; 5.261 ns                ;
; 3.687 ns                                ; 179.47 MHz ( period = 5.572 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 5.286 ns                ;
; 3.687 ns                                ; 179.47 MHz ( period = 5.572 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.947 ns                  ; 5.260 ns                ;
; 3.691 ns                                ; 179.60 MHz ( period = 5.568 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.286 ns                ;
; 3.693 ns                                ; 179.66 MHz ( period = 5.566 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.978 ns                  ; 5.285 ns                ;
; 3.695 ns                                ; 179.73 MHz ( period = 5.564 ns )                    ; VGA_Controller:u1|V_Cont[8]  ; VGA_Controller:u1|oVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.292 ns                ;
; 3.696 ns                                ; 179.76 MHz ( period = 5.563 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.959 ns                  ; 5.263 ns                ;
; 3.698 ns                                ; 179.82 MHz ( period = 5.561 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.959 ns                  ; 5.261 ns                ;
; 3.698 ns                                ; 179.82 MHz ( period = 5.561 ns )                    ; VGA_Controller:u1|H_Cont[5]  ; VGA_Controller:u1|oVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.283 ns                ;
; 3.700 ns                                ; 179.89 MHz ( period = 5.559 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.967 ns                  ; 5.267 ns                ;
; 3.701 ns                                ; 179.92 MHz ( period = 5.558 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.978 ns                  ; 5.277 ns                ;
; 3.701 ns                                ; 179.92 MHz ( period = 5.558 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.955 ns                  ; 5.254 ns                ;
; 3.702 ns                                ; 179.95 MHz ( period = 5.557 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.967 ns                  ; 5.265 ns                ;
; 3.706 ns                                ; 180.08 MHz ( period = 5.553 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.971 ns                  ; 5.265 ns                ;
; 3.709 ns                                ; 180.18 MHz ( period = 5.550 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.980 ns                  ; 5.271 ns                ;
; 3.710 ns                                ; 180.21 MHz ( period = 5.549 ns )                    ; VGA_Controller:u1|V_Cont[3]  ; VGA_Controller:u1|oVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.289 ns                ;
; 3.714 ns                                ; 180.34 MHz ( period = 5.545 ns )                    ; VGA_Controller:u1|V_Cont[3]  ; VGA_Controller:u1|oVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.985 ns                  ; 5.271 ns                ;
; 3.715 ns                                ; 180.38 MHz ( period = 5.544 ns )                    ; VGA_Controller:u1|V_Cont[3]  ; VGA_Controller:u1|oVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.272 ns                ;
; 3.715 ns                                ; 180.38 MHz ( period = 5.544 ns )                    ; VGA_Controller:u1|V_Cont[3]  ; VGA_Controller:u1|oVGA_R[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.286 ns                ;
; 3.715 ns                                ; 180.38 MHz ( period = 5.544 ns )                    ; VGA_Controller:u1|V_Cont[3]  ; VGA_Controller:u1|oVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.001 ns                  ; 5.286 ns                ;
; 3.717 ns                                ; 180.44 MHz ( period = 5.542 ns )                    ; VGA_Controller:u1|V_Cont[3]  ; VGA_Controller:u1|oVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.270 ns                ;
; 3.723 ns                                ; 180.64 MHz ( period = 5.536 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.230 ns                ;
; 3.724 ns                                ; 180.67 MHz ( period = 5.535 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.229 ns                ;
; 3.724 ns                                ; 180.67 MHz ( period = 5.535 ns )                    ; VGA_Controller:u1|H_Cont[4]  ; VGA_Controller:u1|oVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.974 ns                  ; 5.250 ns                ;
; 3.730 ns                                ; 180.86 MHz ( period = 5.529 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.984 ns                  ; 5.254 ns                ;
; 3.732 ns                                ; 180.93 MHz ( period = 5.527 ns )                    ; VGA_Controller:u1|V_Cont[5]  ; VGA_Controller:u1|oVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.987 ns                  ; 5.255 ns                ;
; 3.733 ns                                ; 180.96 MHz ( period = 5.526 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.965 ns                  ; 5.232 ns                ;
; 3.734 ns                                ; 181.00 MHz ( period = 5.525 ns )                    ; VGA_Controller:u1|H_Cont[6]  ; VGA_Controller:u1|oVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.981 ns                  ; 5.247 ns                ;
; 3.735 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.965 ns                  ; 5.230 ns                ;
; 3.737 ns                                ; 181.09 MHz ( period = 5.522 ns )                    ; VGA_Controller:u1|V_Cont[1]  ; VGA_Controller:u1|oVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 5.236 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                             ;                                          ;                                          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+-----------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_CLKIN_N1'                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+-----------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                    ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+-----------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; 1.928 ns                                ; 139.63 MHz ( period = 7.162 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.928 ns                ;
; 1.951 ns                                ; 140.08 MHz ( period = 7.139 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.915 ns                ;
; 1.961 ns                                ; 140.27 MHz ( period = 7.129 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.895 ns                ;
; 1.988 ns                                ; 140.81 MHz ( period = 7.102 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.878 ns                ;
; 2.000 ns                                ; 141.04 MHz ( period = 7.090 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.866 ns                ;
; 2.024 ns                                ; 141.52 MHz ( period = 7.066 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.832 ns                ;
; 2.059 ns                                ; 142.23 MHz ( period = 7.031 ns )                    ; CCD_Capture:u3|X_Cont[1]  ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.807 ns                ;
; 2.076 ns                                ; 142.57 MHz ( period = 7.014 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.780 ns                ;
; 2.084 ns                                ; 142.73 MHz ( period = 7.006 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.772 ns                ;
; 2.098 ns                                ; 143.02 MHz ( period = 6.992 ns )                    ; CCD_Capture:u3|X_Cont[3]  ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.768 ns                ;
; 2.116 ns                                ; 143.39 MHz ( period = 6.974 ns )                    ; CCD_Capture:u3|X_Cont[9]  ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.750 ns                ;
; 2.117 ns                                ; 143.41 MHz ( period = 6.973 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.739 ns                ;
; 2.118 ns                                ; 143.43 MHz ( period = 6.972 ns )                    ; CCD_Capture:u3|X_Cont[12] ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.748 ns                ;
; 2.120 ns                                ; 143.47 MHz ( period = 6.970 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.736 ns                ;
; 2.129 ns                                ; 143.66 MHz ( period = 6.961 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.727 ns                ;
; 2.166 ns                                ; 144.43 MHz ( period = 6.924 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.688 ns                ;
; 2.180 ns                                ; 144.72 MHz ( period = 6.910 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.676 ns                ;
; 2.182 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; CCD_Capture:u3|X_Cont[0]  ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.684 ns                ;
; 2.199 ns                                ; 145.12 MHz ( period = 6.891 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.655 ns                ;
; 2.214 ns                                ; 145.43 MHz ( period = 6.876 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.640 ns                ;
; 2.217 ns                                ; 145.50 MHz ( period = 6.873 ns )                    ; CCD_Capture:u3|X_Cont[4]  ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.649 ns                ;
; 2.232 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.624 ns                ;
; 2.247 ns                                ; 146.13 MHz ( period = 6.843 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.607 ns                ;
; 2.248 ns                                ; 146.16 MHz ( period = 6.842 ns )                    ; CCD_Capture:u3|X_Cont[13] ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.618 ns                ;
; 2.259 ns                                ; 146.39 MHz ( period = 6.831 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.597 ns                ;
; 2.262 ns                                ; 146.46 MHz ( period = 6.828 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.592 ns                ;
; 2.276 ns                                ; 146.76 MHz ( period = 6.814 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.580 ns                ;
; 2.285 ns                                ; 146.95 MHz ( period = 6.805 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.571 ns                ;
; 2.289 ns                                ; 147.04 MHz ( period = 6.801 ns )                    ; CCD_Capture:u3|Y_Cont[14] ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.567 ns                ;
; 2.292 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.564 ns                ;
; 2.299 ns                                ; 147.25 MHz ( period = 6.791 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.564 ns                ;
; 2.310 ns                                ; 147.49 MHz ( period = 6.780 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.544 ns                ;
; 2.312 ns                                ; 147.54 MHz ( period = 6.778 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.542 ns                ;
; 2.314 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.540 ns                ;
; 2.336 ns                                ; 148.06 MHz ( period = 6.754 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.527 ns                ;
; 2.345 ns                                ; 148.26 MHz ( period = 6.745 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.509 ns                ;
; 2.348 ns                                ; 148.32 MHz ( period = 6.742 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.515 ns                ;
; 2.349 ns                                ; 148.35 MHz ( period = 6.741 ns )                    ; CCD_Capture:u3|X_Cont[8]  ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.517 ns                ;
; 2.351 ns                                ; 148.39 MHz ( period = 6.739 ns )                    ; CCD_Capture:u3|Y_Cont[9]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.505 ns                ;
; 2.355 ns                                ; 148.48 MHz ( period = 6.735 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.501 ns                ;
; 2.358 ns                                ; 148.54 MHz ( period = 6.732 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.496 ns                ;
; 2.362 ns                                ; 148.63 MHz ( period = 6.728 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.492 ns                ;
; 2.367 ns                                ; 148.74 MHz ( period = 6.723 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.487 ns                ;
; 2.387 ns                                ; 149.19 MHz ( period = 6.703 ns )                    ; CCD_Capture:u3|Y_Cont[5]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.469 ns                ;
; 2.395 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; CCD_Capture:u3|Y_Cont[4]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.461 ns                ;
; 2.406 ns                                ; 149.61 MHz ( period = 6.684 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.448 ns                ;
; 2.407 ns                                ; 149.63 MHz ( period = 6.683 ns )                    ; CCD_Capture:u3|X_Cont[1]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.456 ns                ;
; 2.407 ns                                ; 149.63 MHz ( period = 6.683 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.449 ns                ;
; 2.408 ns                                ; 149.66 MHz ( period = 6.682 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.446 ns                ;
; 2.410 ns                                ; 149.70 MHz ( period = 6.680 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.441 ns                ;
; 2.415 ns                                ; 149.81 MHz ( period = 6.675 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.439 ns                ;
; 2.419 ns                                ; 149.90 MHz ( period = 6.671 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.444 ns                ;
; 2.434 ns                                ; 150.24 MHz ( period = 6.656 ns )                    ; CCD_Capture:u3|Y_Cont[3]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.422 ns                ;
; 2.443 ns                                ; 150.44 MHz ( period = 6.647 ns )                    ; CCD_Capture:u3|Y_Cont[15] ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.413 ns                ;
; 2.443 ns                                ; 150.44 MHz ( period = 6.647 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.408 ns                ;
; 2.445 ns                                ; 150.49 MHz ( period = 6.645 ns )                    ; CCD_Capture:u3|Y_Cont[14] ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.411 ns                ;
; 2.446 ns                                ; 150.51 MHz ( period = 6.644 ns )                    ; CCD_Capture:u3|X_Cont[3]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.417 ns                ;
; 2.451 ns                                ; 150.63 MHz ( period = 6.639 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.405 ns                ;
; 2.456 ns                                ; 150.74 MHz ( period = 6.634 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.407 ns                ;
; 2.460 ns                                ; 150.83 MHz ( period = 6.630 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.396 ns                ;
; 2.460 ns                                ; 150.83 MHz ( period = 6.630 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.394 ns                ;
; 2.464 ns                                ; 150.92 MHz ( period = 6.626 ns )                    ; CCD_Capture:u3|X_Cont[9]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.399 ns                ;
; 2.466 ns                                ; 150.97 MHz ( period = 6.624 ns )                    ; CCD_Capture:u3|X_Cont[12] ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.397 ns                ;
; 2.468 ns                                ; 151.01 MHz ( period = 6.622 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.395 ns                ;
; 2.482 ns                                ; 151.33 MHz ( period = 6.608 ns )                    ; CCD_Capture:u3|X_Cont[14] ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.384 ns                ;
; 2.496 ns                                ; 151.65 MHz ( period = 6.594 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.373 ns                ;
; 2.500 ns                                ; 151.75 MHz ( period = 6.590 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.363 ns                ;
; 2.504 ns                                ; 151.84 MHz ( period = 6.586 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.350 ns                ;
; 2.506 ns                                ; 151.88 MHz ( period = 6.584 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.345 ns                ;
; 2.507 ns                                ; 151.91 MHz ( period = 6.583 ns )                    ; CCD_Capture:u3|Y_Cont[9]  ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.349 ns                ;
; 2.513 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.341 ns                ;
; 2.523 ns                                ; 152.28 MHz ( period = 6.567 ns )                    ; CCD_Capture:u3|Y_Cont[2]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.333 ns                ;
; 2.527 ns                                ; 152.37 MHz ( period = 6.563 ns )                    ; CCD_Capture:u3|Y_Cont[13] ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.329 ns                ;
; 2.527 ns                                ; 152.37 MHz ( period = 6.563 ns )                    ; CCD_Capture:u3|X_Cont[1]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.336 ns                ;
; 2.527 ns                                ; 152.37 MHz ( period = 6.563 ns )                    ; CCD_Capture:u3|Y_Cont[14] ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.327 ns                ;
; 2.530 ns                                ; 152.44 MHz ( period = 6.560 ns )                    ; CCD_Capture:u3|X_Cont[0]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.333 ns                ;
; 2.530 ns                                ; 152.44 MHz ( period = 6.560 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.321 ns                ;
; 2.533 ns                                ; 152.51 MHz ( period = 6.557 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.336 ns                ;
; 2.537 ns                                ; 152.60 MHz ( period = 6.553 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.326 ns                ;
; 2.543 ns                                ; 152.74 MHz ( period = 6.547 ns )                    ; CCD_Capture:u3|Y_Cont[5]  ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.313 ns                ;
; 2.545 ns                                ; 152.79 MHz ( period = 6.545 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.324 ns                ;
; 2.549 ns                                ; 152.88 MHz ( period = 6.541 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.314 ns                ;
; 2.551 ns                                ; 152.93 MHz ( period = 6.539 ns )                    ; CCD_Capture:u3|Y_Cont[4]  ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.305 ns                ;
; 2.558 ns                                ; 153.09 MHz ( period = 6.532 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.293 ns                ;
; 2.559 ns                                ; 153.12 MHz ( period = 6.531 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[3]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.310 ns                ;
; 2.563 ns                                ; 153.21 MHz ( period = 6.527 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.288 ns                ;
; 2.565 ns                                ; 153.26 MHz ( period = 6.525 ns )                    ; CCD_Capture:u3|X_Cont[4]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.298 ns                ;
; 2.566 ns                                ; 153.28 MHz ( period = 6.524 ns )                    ; CCD_Capture:u3|X_Cont[3]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.297 ns                ;
; 2.572 ns                                ; 153.42 MHz ( period = 6.518 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rBlue[7]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.307 ns                ;
; 2.575 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; CCD_Capture:u3|Y_Cont[14] ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.279 ns                ;
; 2.584 ns                                ; 153.70 MHz ( period = 6.506 ns )                    ; CCD_Capture:u3|X_Cont[9]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.279 ns                ;
; 2.584 ns                                ; 153.70 MHz ( period = 6.506 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.855 ns                  ; 6.271 ns                ;
; 2.586 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; CCD_Capture:u3|X_Cont[12] ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.277 ns                ;
; 2.589 ns                                ; 153.82 MHz ( period = 6.501 ns )                    ; CCD_Capture:u3|Y_Cont[9]  ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.265 ns                ;
; 2.590 ns                                ; 153.85 MHz ( period = 6.500 ns )                    ; CCD_Capture:u3|Y_Cont[3]  ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.266 ns                ;
; 2.592 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[3]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.277 ns                ;
; 2.596 ns                                ; 153.99 MHz ( period = 6.494 ns )                    ; CCD_Capture:u3|X_Cont[13] ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.267 ns                ;
; 2.599 ns                                ; 154.06 MHz ( period = 6.491 ns )                    ; CCD_Capture:u3|Y_Cont[15] ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.257 ns                ;
; 2.602 ns                                ; 154.13 MHz ( period = 6.488 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.249 ns                ;
; 2.604 ns                                ; 154.18 MHz ( period = 6.486 ns )                    ; CCD_Capture:u3|X_Cont[1]  ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.265 ns                ;
; 2.607 ns                                ; 154.25 MHz ( period = 6.483 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.857 ns                  ; 6.250 ns                ;
; 2.608 ns                                ; 154.27 MHz ( period = 6.482 ns )                    ; CCD_Capture:u3|X_Cont[1]  ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.255 ns                ;
; 2.609 ns                                ; 154.30 MHz ( period = 6.481 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rBlue[7]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.270 ns                ;
; 2.611 ns                                ; 154.34 MHz ( period = 6.479 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.240 ns                ;
; 2.611 ns                                ; 154.34 MHz ( period = 6.479 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.240 ns                ;
; 2.617 ns                                ; 154.49 MHz ( period = 6.473 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.855 ns                  ; 6.238 ns                ;
; 2.620 ns                                ; 154.56 MHz ( period = 6.470 ns )                    ; CCD_Capture:u3|Y_Cont[14] ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.236 ns                ;
; 2.621 ns                                ; 154.58 MHz ( period = 6.469 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rBlue[7]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.258 ns                ;
; 2.625 ns                                ; 154.68 MHz ( period = 6.465 ns )                    ; CCD_Capture:u3|Y_Cont[5]  ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.229 ns                ;
; 2.626 ns                                ; 154.70 MHz ( period = 6.464 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.225 ns                ;
; 2.630 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rBlue[8]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.862 ns                  ; 6.232 ns                ;
; 2.631 ns                                ; 154.82 MHz ( period = 6.459 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.882 ns                  ; 6.251 ns                ;
; 2.633 ns                                ; 154.87 MHz ( period = 6.457 ns )                    ; CCD_Capture:u3|Y_Cont[4]  ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.221 ns                ;
; 2.637 ns                                ; 154.97 MHz ( period = 6.453 ns )                    ; CCD_Capture:u3|Y_Cont[9]  ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.217 ns                ;
; 2.637 ns                                ; 154.97 MHz ( period = 6.453 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.240 ns                ;
; 2.637 ns                                ; 154.97 MHz ( period = 6.453 ns )                    ; CCD_Capture:u3|X_Cont[15] ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.866 ns                  ; 6.229 ns                ;
; 2.639 ns                                ; 155.01 MHz ( period = 6.451 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.215 ns                ;
; 2.640 ns                                ; 155.04 MHz ( period = 6.450 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.857 ns                  ; 6.217 ns                ;
; 2.643 ns                                ; 155.11 MHz ( period = 6.447 ns )                    ; CCD_Capture:u3|X_Cont[3]  ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.226 ns                ;
; 2.644 ns                                ; 155.13 MHz ( period = 6.446 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.207 ns                ;
; 2.647 ns                                ; 155.21 MHz ( period = 6.443 ns )                    ; CCD_Capture:u3|X_Cont[3]  ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.216 ns                ;
; 2.650 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; CCD_Capture:u3|X_Cont[0]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.213 ns                ;
; 2.655 ns                                ; 155.40 MHz ( period = 6.435 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rGreen[3]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.214 ns                ;
; 2.660 ns                                ; 155.52 MHz ( period = 6.430 ns )                    ; CCD_Capture:u3|Y_Cont[1]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.196 ns                ;
; 2.661 ns                                ; 155.55 MHz ( period = 6.429 ns )                    ; CCD_Capture:u3|X_Cont[9]  ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.208 ns                ;
; 2.663 ns                                ; 155.59 MHz ( period = 6.427 ns )                    ; CCD_Capture:u3|X_Cont[12] ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.206 ns                ;
; 2.665 ns                                ; 155.64 MHz ( period = 6.425 ns )                    ; CCD_Capture:u3|X_Cont[9]  ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.198 ns                ;
; 2.667 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; CCD_Capture:u3|X_Cont[12] ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.196 ns                ;
; 2.667 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rBlue[8]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.862 ns                  ; 6.195 ns                ;
; 2.668 ns                                ; 155.71 MHz ( period = 6.422 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.882 ns                  ; 6.214 ns                ;
; 2.672 ns                                ; 155.81 MHz ( period = 6.418 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.182 ns                ;
; 2.672 ns                                ; 155.81 MHz ( period = 6.418 ns )                    ; CCD_Capture:u3|Y_Cont[3]  ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.182 ns                ;
; 2.673 ns                                ; 155.84 MHz ( period = 6.417 ns )                    ; CCD_Capture:u3|Y_Cont[5]  ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.181 ns                ;
; 2.673 ns                                ; 155.84 MHz ( period = 6.417 ns )                    ; CCD_Capture:u3|Y_Cont[14] ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.181 ns                ;
; 2.674 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.203 ns                ;
; 2.678 ns                                ; 155.96 MHz ( period = 6.412 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.173 ns                ;
; 2.679 ns                                ; 155.98 MHz ( period = 6.411 ns )                    ; CCD_Capture:u3|Y_Cont[2]  ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.177 ns                ;
; 2.679 ns                                ; 155.98 MHz ( period = 6.411 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rBlue[8]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.862 ns                  ; 6.183 ns                ;
; 2.680 ns                                ; 156.01 MHz ( period = 6.410 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.882 ns                  ; 6.202 ns                ;
; 2.680 ns                                ; 156.01 MHz ( period = 6.410 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.855 ns                  ; 6.175 ns                ;
; 2.680 ns                                ; 156.01 MHz ( period = 6.410 ns )                    ; CCD_Capture:u3|X_Cont[1]  ; RAW2RGB:u4|rBlue[7]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.199 ns                ;
; 2.681 ns                                ; 156.03 MHz ( period = 6.409 ns )                    ; CCD_Capture:u3|Y_Cont[4]  ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.173 ns                ;
; 2.681 ns                                ; 156.03 MHz ( period = 6.409 ns )                    ; CCD_Capture:u3|Y_Cont[15] ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.173 ns                ;
; 2.682 ns                                ; 156.05 MHz ( period = 6.408 ns )                    ; CCD_Capture:u3|Y_Cont[9]  ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.174 ns                ;
; 2.682 ns                                ; 156.05 MHz ( period = 6.408 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rBlue[9]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.868 ns                  ; 6.186 ns                ;
; 2.683 ns                                ; 156.08 MHz ( period = 6.407 ns )                    ; CCD_Capture:u3|Y_Cont[13] ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.173 ns                ;
; 2.685 ns                                ; 156.13 MHz ( period = 6.405 ns )                    ; CCD_Capture:u3|X_Cont[4]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.178 ns                ;
; 2.686 ns                                ; 156.15 MHz ( period = 6.404 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.191 ns                ;
; 2.696 ns                                ; 156.40 MHz ( period = 6.394 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rGreen[5]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.160 ns                ;
; 2.697 ns                                ; 156.42 MHz ( period = 6.393 ns )                    ; CCD_Capture:u3|X_Cont[8]  ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.166 ns                ;
; 2.703 ns                                ; 156.57 MHz ( period = 6.387 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.857 ns                  ; 6.154 ns                ;
; 2.707 ns                                ; 156.67 MHz ( period = 6.383 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rGreen[3]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.162 ns                ;
; 2.707 ns                                ; 156.67 MHz ( period = 6.383 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.144 ns                ;
; 2.716 ns                                ; 156.89 MHz ( period = 6.374 ns )                    ; CCD_Capture:u3|X_Cont[13] ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.147 ns                ;
; 2.718 ns                                ; 156.94 MHz ( period = 6.372 ns )                    ; CCD_Capture:u3|Y_Cont[5]  ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.138 ns                ;
; 2.719 ns                                ; 156.96 MHz ( period = 6.371 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rBlue[9]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.868 ns                  ; 6.149 ns                ;
; 2.719 ns                                ; 156.96 MHz ( period = 6.371 ns )                    ; CCD_Capture:u3|X_Cont[3]  ; RAW2RGB:u4|rBlue[7]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.160 ns                ;
; 2.720 ns                                ; 156.99 MHz ( period = 6.370 ns )                    ; CCD_Capture:u3|Y_Cont[3]  ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.134 ns                ;
; 2.721 ns                                ; 157.01 MHz ( period = 6.369 ns )                    ; CCD_Capture:u3|Y_Cont[0]  ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.135 ns                ;
; 2.722 ns                                ; 157.04 MHz ( period = 6.368 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.129 ns                ;
; 2.726 ns                                ; 157.13 MHz ( period = 6.364 ns )                    ; CCD_Capture:u3|Y_Cont[4]  ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.130 ns                ;
; 2.727 ns                                ; 157.16 MHz ( period = 6.363 ns )                    ; CCD_Capture:u3|X_Cont[0]  ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.142 ns                ;
; 2.727 ns                                ; 157.16 MHz ( period = 6.363 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rBlue[10]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.864 ns                  ; 6.137 ns                ;
; 2.729 ns                                ; 157.21 MHz ( period = 6.361 ns )                    ; CCD_Capture:u3|Y_Cont[15] ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.125 ns                ;
; 2.729 ns                                ; 157.21 MHz ( period = 6.361 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rGreen[5]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.127 ns                ;
; 2.731 ns                                ; 157.26 MHz ( period = 6.359 ns )                    ; CCD_Capture:u3|X_Cont[0]  ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.132 ns                ;
; 2.731 ns                                ; 157.26 MHz ( period = 6.359 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rRed[5]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.120 ns                ;
; 2.731 ns                                ; 157.26 MHz ( period = 6.359 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rBlue[9]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.868 ns                  ; 6.137 ns                ;
; 2.732 ns                                ; 157.28 MHz ( period = 6.358 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.855 ns                  ; 6.123 ns                ;
; 2.735 ns                                ; 157.36 MHz ( period = 6.355 ns )                    ; CCD_Capture:u3|Y_Cont[7]  ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.119 ns                ;
; 2.735 ns                                ; 157.36 MHz ( period = 6.355 ns )                    ; CCD_Capture:u3|Y_Cont[9]  ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.119 ns                ;
; 2.737 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; CCD_Capture:u3|X_Cont[9]  ; RAW2RGB:u4|rBlue[7]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.142 ns                ;
; 2.738 ns                                ; 157.43 MHz ( period = 6.352 ns )                    ; CCD_Capture:u3|X_Cont[5]  ; RAW2RGB:u4|rRed[2]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.882 ns                  ; 6.144 ns                ;
; 2.738 ns                                ; 157.43 MHz ( period = 6.352 ns )                    ; CCD_Capture:u3|X_Cont[1]  ; RAW2RGB:u4|rBlue[8]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.862 ns                  ; 6.124 ns                ;
; 2.739 ns                                ; 157.46 MHz ( period = 6.351 ns )                    ; CCD_Capture:u3|X_Cont[1]  ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.882 ns                  ; 6.143 ns                ;
; 2.739 ns                                ; 157.46 MHz ( period = 6.351 ns )                    ; CCD_Capture:u3|X_Cont[12] ; RAW2RGB:u4|rBlue[7]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.140 ns                ;
; 2.745 ns                                ; 157.60 MHz ( period = 6.345 ns )                    ; CCD_Capture:u3|X_Cont[1]  ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.132 ns                ;
; 2.748 ns                                ; 157.68 MHz ( period = 6.342 ns )                    ; CCD_Capture:u3|Y_Cont[8]  ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.865 ns                  ; 6.117 ns                ;
; 2.751 ns                                ; 157.75 MHz ( period = 6.339 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rGreen[3]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.118 ns                ;
; 2.755 ns                                ; 157.85 MHz ( period = 6.335 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.857 ns                  ; 6.102 ns                ;
; 2.759 ns                                ; 157.95 MHz ( period = 6.331 ns )                    ; CCD_Capture:u3|Y_Cont[10] ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.092 ns                ;
; 2.760 ns                                ; 157.98 MHz ( period = 6.330 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rGreen[3]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.109 ns                ;
; 2.761 ns                                ; 158.00 MHz ( period = 6.329 ns )                    ; CCD_Capture:u3|Y_Cont[2]  ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.093 ns                ;
; 2.762 ns                                ; 158.03 MHz ( period = 6.328 ns )                    ; CCD_Capture:u3|X_Cont[4]  ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.869 ns                  ; 6.107 ns                ;
; 2.764 ns                                ; 158.08 MHz ( period = 6.326 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rBlue[10]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.864 ns                  ; 6.100 ns                ;
; 2.765 ns                                ; 158.10 MHz ( period = 6.325 ns )                    ; CCD_Capture:u3|Y_Cont[13] ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.089 ns                ;
; 2.765 ns                                ; 158.10 MHz ( period = 6.325 ns )                    ; CCD_Capture:u3|Y_Cont[3]  ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.091 ns                ;
; 2.766 ns                                ; 158.13 MHz ( period = 6.324 ns )                    ; CCD_Capture:u3|X_Cont[4]  ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.097 ns                ;
; 2.771 ns                                ; 158.25 MHz ( period = 6.319 ns )                    ; CCD_Capture:u3|Y_Cont[14] ; RAW2RGB:u4|rRed[10]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.851 ns                  ; 6.080 ns                ;
; 2.771 ns                                ; 158.25 MHz ( period = 6.319 ns )                    ; CCD_Capture:u3|Y_Cont[5]  ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.083 ns                ;
; 2.774 ns                                ; 158.33 MHz ( period = 6.316 ns )                    ; CCD_Capture:u3|Y_Cont[15] ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.856 ns                  ; 6.082 ns                ;
; 2.775 ns                                ; 158.35 MHz ( period = 6.315 ns )                    ; CCD_Capture:u3|X_Cont[11] ; RAW2RGB:u4|rRed[2]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.882 ns                  ; 6.107 ns                ;
; 2.776 ns                                ; 158.38 MHz ( period = 6.314 ns )                    ; CCD_Capture:u3|Y_Cont[11] ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.855 ns                  ; 6.079 ns                ;
; 2.776 ns                                ; 158.38 MHz ( period = 6.314 ns )                    ; CCD_Capture:u3|X_Cont[2]  ; RAW2RGB:u4|rBlue[10]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.864 ns                  ; 6.088 ns                ;
; 2.777 ns                                ; 158.40 MHz ( period = 6.313 ns )                    ; CCD_Capture:u3|X_Cont[3]  ; RAW2RGB:u4|rBlue[8]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.862 ns                  ; 6.085 ns                ;
; 2.778 ns                                ; 158.43 MHz ( period = 6.312 ns )                    ; CCD_Capture:u3|X_Cont[3]  ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.882 ns                  ; 6.104 ns                ;
; 2.779 ns                                ; 158.45 MHz ( period = 6.311 ns )                    ; CCD_Capture:u3|Y_Cont[4]  ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.854 ns                  ; 6.075 ns                ;
; 2.781 ns                                ; 158.50 MHz ( period = 6.309 ns )                    ; CCD_Capture:u3|Y_Cont[12] ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.865 ns                  ; 6.084 ns                ;
; 2.784 ns                                ; 158.58 MHz ( period = 6.306 ns )                    ; CCD_Capture:u3|X_Cont[3]  ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.093 ns                ;
; 2.785 ns                                ; 158.60 MHz ( period = 6.305 ns )                    ; CCD_Capture:u3|Y_Cont[6]  ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.855 ns                  ; 6.070 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                       ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+-----------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iCLK_50'                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.524 ns                                ; 222.22 MHz ( period = 4.500 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.286 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.613 ns                                ; 226.71 MHz ( period = 4.411 ns )                    ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.197 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.627 ns                                ; 227.43 MHz ( period = 4.397 ns )                    ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 4.043 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.665 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.145 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.718 ns                                ; 232.23 MHz ( period = 4.306 ns )                    ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.952 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.730 ns                                ; 232.88 MHz ( period = 4.294 ns )                    ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.940 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.789 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.881 ns                ;
; 1.805 ns                                ; 237.02 MHz ( period = 4.219 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1] ; I2C_CCD_Config:u10|mI2C_DATA[2] ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.818 ns                  ; 4.013 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.809 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.861 ns                ;
; 1.838 ns                                ; 238.89 MHz ( period = 4.186 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[0]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.811 ns                  ; 3.973 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.840 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.830 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.841 ns                                ; 239.06 MHz ( period = 4.183 ns )                    ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.829 ns                ;
; 1.878 ns                                ; 241.20 MHz ( period = 4.146 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3] ; I2C_CCD_Config:u10|mI2C_DATA[2] ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.818 ns                  ; 3.940 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[13]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[14]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[12]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[15]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[1]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[3]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[2]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[6]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[5]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[4]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[7]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[8]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[9]          ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[11]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.879 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[10]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.950 ns                  ; 4.071 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[27]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[25]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[28]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[26]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[20]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[21]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[31]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[30]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[29]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.890 ns                                ; 241.90 MHz ( period = 4.134 ns )                    ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[24]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.920 ns                ;
; 1.898 ns                                ; 242.37 MHz ( period = 4.126 ns )                    ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|Cont[16]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.772 ns                ;
; 1.898 ns                                ; 242.37 MHz ( period = 4.126 ns )                    ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|Cont[17]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.772 ns                ;
; 1.898 ns                                ; 242.37 MHz ( period = 4.126 ns )                    ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|Cont[22]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.772 ns                ;
; 1.898 ns                                ; 242.37 MHz ( period = 4.126 ns )                    ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|Cont[23]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.772 ns                ;
; 1.898 ns                                ; 242.37 MHz ( period = 4.126 ns )                    ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|Cont[18]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.772 ns                ;
; 1.898 ns                                ; 242.37 MHz ( period = 4.126 ns )                    ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|Cont[19]         ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.670 ns                  ; 3.772 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iCLK_50_4'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                                                                                                           ; To                                                                                                                                             ; From Clock                                             ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+-----------------------------+---------------------------+-------------------------+
; 1.719 ns  ; None                                          ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4 ; 2.595 ns                    ; 2.433 ns                  ; 0.714 ns                ;
; 1.754 ns  ; None                                          ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4 ; 2.595 ns                    ; 2.433 ns                  ; 0.679 ns                ;
; 17.861 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.772 ns                 ; 1.911 ns                ;
; 18.354 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.772 ns                 ; 1.418 ns                ;
; 18.354 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.772 ns                 ; 1.418 ns                ;
; 18.354 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.772 ns                 ; 1.418 ns                ;
; 18.425 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.361 ns                ;
; 18.530 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.256 ns                ;
; 18.553 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.233 ns                ;
; 18.615 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.772 ns                 ; 1.157 ns                ;
; 18.697 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.089 ns                ;
; 18.766 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_writedata[1]                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.020 ns                ;
; 18.825 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.961 ns                ;
; 18.834 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.952 ns                ;
; 18.919 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.867 ns                ;
; 18.922 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.864 ns                ;
; 18.927 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.859 ns                ;
; 18.930 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.856 ns                ;
; 18.952 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.834 ns                ;
; 18.980 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_writedata[0]                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.806 ns                ;
; 18.990 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.796 ns                ;
; 19.009 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.777 ns                ;
; 19.009 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.777 ns                ;
; 19.089 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.697 ns                ;
; 19.095 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.691 ns                ;
; 19.095 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.691 ns                ;
; 19.098 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.688 ns                ;
; 19.099 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.687 ns                ;
; 19.114 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.672 ns                ;
; 19.222 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.564 ns                ;
; 19.225 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.561 ns                ;
; 19.226 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.560 ns                ;
; 19.226 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.560 ns                ;
; 19.227 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.559 ns                ;
; 19.235 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.551 ns                ;
; 19.236 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_clk_domain_synch_module:DE2_70_SOPC_reset_clk_domain_synch|data_in_d1                              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_clk_domain_synch_module:DE2_70_SOPC_reset_clk_domain_synch|data_out                                ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.550 ns                ;
; 19.244 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.542 ns                ;
; 19.247 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.539 ns                ;
; 19.248 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.538 ns                ;
; 19.250 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.536 ns                ;
; 19.379 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.407 ns                ;
; 19.379 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.407 ns                ;
; 19.379 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.407 ns                ;
; 19.379 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.407 ns                ;
+-----------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~UPDATEUSER'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                   ; To                                                     ; From Clock                      ; To Clock                        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                ; To                                                                                                                                                                                                   ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 119.30 MHz ( period = 8.382 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                    ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 121.77 MHz ( period = 8.212 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                    ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.894 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                    ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.764 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 144.13 MHz ( period = 6.938 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 156.08 MHz ( period = 6.407 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.171 ns                ;
; N/A                                     ; 158.00 MHz ( period = 6.329 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.098 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.051 ns                ;
; N/A                                     ; 159.54 MHz ( period = 6.268 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.997 ns                ;
; N/A                                     ; 161.11 MHz ( period = 6.207 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.986 ns                ;
; N/A                                     ; 161.55 MHz ( period = 6.190 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 164.23 MHz ( period = 6.089 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.858 ns                ;
; N/A                                     ; 165.86 MHz ( period = 6.029 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.774 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.767 ns                ;
; N/A                                     ; 167.67 MHz ( period = 5.964 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.741 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.701 ns                ;
; N/A                                     ; 168.78 MHz ( period = 5.925 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.694 ns                ;
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.637 ns                ;
; N/A                                     ; 170.77 MHz ( period = 5.856 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.716 ns                ;
; N/A                                     ; 171.06 MHz ( period = 5.846 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 171.50 MHz ( period = 5.831 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 171.70 MHz ( period = 5.824 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.593 ns                ;
; N/A                                     ; 171.70 MHz ( period = 5.824 ns )                    ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 174.40 MHz ( period = 5.734 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 174.43 MHz ( period = 5.733 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.486 ns                ;
; N/A                                     ; 176.62 MHz ( period = 5.662 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.441 ns                ;
; N/A                                     ; 176.90 MHz ( period = 5.653 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.427 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.421 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 178.48 MHz ( period = 5.603 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.376 ns                ;
; N/A                                     ; 178.51 MHz ( period = 5.602 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.359 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.376 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.324 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.240 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 184.16 MHz ( period = 5.430 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; 184.40 MHz ( period = 5.423 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.81 MHz ( period = 5.411 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.174 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.160 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 186.25 MHz ( period = 5.369 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 186.67 MHz ( period = 5.357 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.131 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.119 ns                ;
; N/A                                     ; 187.06 MHz ( period = 5.346 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.117 ns                ;
; N/A                                     ; 187.37 MHz ( period = 5.337 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.085 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.081 ns                ;
; N/A                                     ; 189.04 MHz ( period = 5.290 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 189.04 MHz ( period = 5.290 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.058 ns                ;
; N/A                                     ; 189.50 MHz ( period = 5.277 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.86 MHz ( period = 5.267 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.044 ns                ;
; N/A                                     ; 190.99 MHz ( period = 5.236 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.005 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.957 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.943 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.930 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.940 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.928 ns                ;
; N/A                                     ; 194.67 MHz ( period = 5.137 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 195.12 MHz ( period = 5.125 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.899 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; 195.39 MHz ( period = 5.118 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 195.47 MHz ( period = 5.116 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.73 MHz ( period = 5.109 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.54 MHz ( period = 5.088 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; 196.81 MHz ( period = 5.081 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 197.36 MHz ( period = 5.067 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 197.98 MHz ( period = 5.051 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.830 ns                ;
; N/A                                     ; 198.06 MHz ( period = 5.049 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 198.06 MHz ( period = 5.049 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.813 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 198.41 MHz ( period = 5.040 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 199.32 MHz ( period = 5.017 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.44 MHz ( period = 5.014 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.786 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.88 MHz ( period = 5.003 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.782 ns                ;
; N/A                                     ; 200.60 MHz ( period = 4.985 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.758 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.763 ns                ;
; N/A                                     ; 200.96 MHz ( period = 4.976 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.752 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.733 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 202.68 MHz ( period = 4.934 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 203.71 MHz ( period = 4.909 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; 205.25 MHz ( period = 4.872 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.644 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 207.60 MHz ( period = 4.817 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.589 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.583 ns                ;
; N/A                                     ; 208.25 MHz ( period = 4.802 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 208.86 MHz ( period = 4.788 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.22 MHz ( period = 4.690 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.465 ns                ;
; N/A                                     ; 214.82 MHz ( period = 4.655 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.427 ns                ;
; N/A                                     ; 216.31 MHz ( period = 4.623 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; 218.25 MHz ( period = 4.582 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.084 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 219.30 MHz ( period = 4.560 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.30 MHz ( period = 4.560 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.30 MHz ( period = 4.560 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.30 MHz ( period = 4.560 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.30 MHz ( period = 4.560 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.64 MHz ( period = 4.553 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.328 ns                ;
; N/A                                     ; 219.78 MHz ( period = 4.550 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; 219.78 MHz ( period = 4.550 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; 219.78 MHz ( period = 4.550 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; 219.78 MHz ( period = 4.550 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; 219.78 MHz ( period = 4.550 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; 219.78 MHz ( period = 4.550 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; 219.97 MHz ( period = 4.546 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 220.12 MHz ( period = 4.543 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; 220.12 MHz ( period = 4.543 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; 220.12 MHz ( period = 4.543 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; 220.12 MHz ( period = 4.543 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; 220.12 MHz ( period = 4.543 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; sld_hub:sld_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 221.29 MHz ( period = 4.519 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.265 ns                ;
; N/A                                     ; 221.98 MHz ( period = 4.505 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 223.36 MHz ( period = 4.477 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.016 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 230.63 MHz ( period = 4.336 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.108 ns                ;
; N/A                                     ; 230.95 MHz ( period = 4.330 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 230.95 MHz ( period = 4.330 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 230.95 MHz ( period = 4.330 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; sld_hub:sld_hub_inst|node_ena[3]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 231.16 MHz ( period = 4.326 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.942 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 232.23 MHz ( period = 4.306 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.080 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; sld_hub:sld_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[3][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; sld_hub:sld_hub_inst|irf_reg[3][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.063 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                     ;                                                                                                                                                                                                      ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~CLKDRUSER'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                      ; To                                                                        ; From Clock                     ; To Clock                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 406.50 MHz ( period = 2.460 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.246 ns                ;
; N/A   ; 423.01 MHz ( period = 2.364 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.150 ns                ;
; N/A   ; 424.09 MHz ( period = 2.358 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; 424.99 MHz ( period = 2.353 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 424.99 MHz ( period = 2.353 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 426.08 MHz ( period = 2.347 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 430.29 MHz ( period = 2.324 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.108 ns                ;
; N/A   ; 431.22 MHz ( period = 2.319 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.083 ns                ;
; N/A   ; 435.35 MHz ( period = 2.297 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.083 ns                ;
; N/A   ; 452.69 MHz ( period = 2.209 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; 456.20 MHz ( period = 2.192 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.978 ns                ;
; N/A   ; 456.20 MHz ( period = 2.192 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.978 ns                ;
; N/A   ; 457.67 MHz ( period = 2.185 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; 463.39 MHz ( period = 2.158 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 464.47 MHz ( period = 2.153 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; 465.12 MHz ( period = 2.150 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 489.24 MHz ( period = 2.044 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.608 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.587 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.575 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.431 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.427 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.308 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.147 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.121 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.033 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.671 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.667 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10] ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11] ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.532 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sdram_pll:u7|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                        ; To                                                                                                                                                                                    ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                        ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                        ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|ex_write                                                                                                            ; Sdram_Control_4Port:u9|command:command1|ex_write                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|ex_read                                                                                                             ; Sdram_Control_4Port:u9|command:command1|ex_read                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                            ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                             ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                              ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                              ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|Write                                                                                                                                ; Sdram_Control_4Port:u9|Write                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                        ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                   ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|Write                                                                                                                                ; Sdram_Control_4Port:u8|Write                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                        ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                   ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                               ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                             ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|ST[0]                                                                                                                                ; Sdram_Control_4Port:u9|ST[0]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                               ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                             ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|mRD_DONE                                                                                                                             ; Sdram_Control_4Port:u9|mRD_DONE                                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|Read                                                                                                                                 ; Sdram_Control_4Port:u9|Read                                                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|Read                                                                                                                                 ; Sdram_Control_4Port:u8|Read                                                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                             ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|mWR                                                                                                                                  ; Sdram_Control_4Port:u9|mWR                                                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|mWR                                                                                                                                  ; Sdram_Control_4Port:u8|mWR                                                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|OUT_VALID                                                                                                                            ; Sdram_Control_4Port:u9|OUT_VALID                                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                            ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u8|command:command1|BA[1]                                                                                                               ; Sdram_Control_4Port:u8|BA[1]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[15]                                                                                                 ; Sdram_Control_4Port:u9|command:command1|SA[7]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[12]                                                                                                 ; Sdram_Control_4Port:u9|command:command1|SA[4]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[11]                                                                                                 ; Sdram_Control_4Port:u9|command:command1|SA[3]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[8]                                                                                                  ; Sdram_Control_4Port:u9|command:command1|SA[0]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[14]                                                                                                 ; Sdram_Control_4Port:u9|command:command1|SA[6]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[9]                                                                                                  ; Sdram_Control_4Port:u9|command:command1|SA[1]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u9|command:command1|BA[1]                                                                                                               ; Sdram_Control_4Port:u9|BA[1]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u9|command:command1|BA[0]                                                                                                               ; Sdram_Control_4Port:u9|BA[0]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[13]                                                                                                 ; Sdram_Control_4Port:u9|command:command1|SA[5]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u8|rRD1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u8|rRD1_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u8|rRD2_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u8|rRD2_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u8|rWR1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u8|rWR1_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[15]                                                                                                 ; Sdram_Control_4Port:u9|control_interface:control1|timer[15]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[15]                                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|timer[15]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                        ; Sdram_Control_4Port:u8|command:command1|BA[1]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                        ; Sdram_Control_4Port:u8|command:command1|BA[0]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u9|command:command1|do_refresh                                                                                                          ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u9|command:command1|do_refresh                                                                                                          ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u8|command:command1|do_writea                                                                                                           ; Sdram_Control_4Port:u8|command:command1|command_delay[7]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u9|command:command1|rp_shift[0]                                                                                                         ; Sdram_Control_4Port:u9|command:command1|rp_done                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[4]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                            ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; Sdram_Control_4Port:u8|Pre_RD                                                                                                                               ; Sdram_Control_4Port:u8|CMD[1]                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u8|Pre_RD                                                                                                                               ; Sdram_Control_4Port:u8|CMD[0]                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.555 ns                                ; Sdram_Control_4Port:u9|PM_STOP                                                                                                                              ; Sdram_Control_4Port:u9|command:command1|rp_shift[3]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.564 ns                                ; Sdram_Control_4Port:u8|command:command1|command_delay[0]                                                                                                    ; Sdram_Control_4Port:u8|command:command1|rp_shift[3]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.589 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.605 ns                 ;
; 0.589 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.605 ns                 ;
; 0.594 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|rp_shift[2]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.610 ns                 ;
; 0.596 ns                                ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.612 ns                 ;
; 0.596 ns                                ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u8|command:command1|rp_done                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.612 ns                 ;
; 0.597 ns                                ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.613 ns                 ;
; 0.597 ns                                ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.613 ns                 ;
; 0.598 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.614 ns                 ;
; 0.598 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.614 ns                 ;
; 0.630 ns                                ; Sdram_Control_4Port:u8|command:command1|BA[0]                                                                                                               ; Sdram_Control_4Port:u8|BA[0]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.646 ns                 ;
; 0.632 ns                                ; Sdram_Control_4Port:u9|command:command1|oe4                                                                                                                 ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.648 ns                 ;
; 0.641 ns                                ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                                 ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.657 ns                 ;
; 0.647 ns                                ; Sdram_Control_4Port:u9|command:command1|rw_shift[1]                                                                                                         ; Sdram_Control_4Port:u9|command:command1|rw_shift[0]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.663 ns                 ;
; 0.651 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[5]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[4]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u9|command:command1|SA[8]                                                                                                               ; Sdram_Control_4Port:u9|SA[8]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u8|command:command1|SA[8]                                                                                                               ; Sdram_Control_4Port:u8|SA[8]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u8|command:command1|SA[0]                                                                                                               ; Sdram_Control_4Port:u8|SA[0]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                         ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u8|command:command1|rw_shift[1]                                                                                                         ; Sdram_Control_4Port:u8|command:command1|rw_shift[0]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                         ; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u8|command:command1|SA[1]                                                                                                               ; Sdram_Control_4Port:u8|SA[1]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u9|command:command1|WE_N                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u8|command:command1|SA[3]                                                                                                               ; Sdram_Control_4Port:u8|SA[3]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                         ; Sdram_Control_4Port:u8|command:command1|rp_done                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u8|command:command1|RAS_N                                                                                                               ; Sdram_Control_4Port:u8|RAS_N                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                             ; Sdram_Control_4Port:u8|CS_N[0]                                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u8|command:command1|WE_N                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u8|command:command1|WE_N                                                                                                                ; Sdram_Control_4Port:u8|WE_N                                                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|WRITEA                                                                                                    ; Sdram_Control_4Port:u9|command:command1|do_writea                                                                                                                                     ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u8|command:command1|rw_shift[0]                                                                                                         ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.679 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[22]                                                                                                 ; Sdram_Control_4Port:u9|command:command1|CS_N[0]                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.680 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 0.734 ns                 ;
; 0.670 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.672 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.689 ns                 ;
; 0.673 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[7]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.675 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.690 ns                 ;
; 0.676 ns                                ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                        ; Sdram_Control_4Port:u8|command:command1|BA[1]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[22]                                                                                                 ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.690 ns                 ;
; 0.680 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.682 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 0.747 ns                 ;
; 0.685 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 0.750 ns                 ;
; 0.686 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 0.751 ns                 ;
; 0.687 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.071 ns                   ; 0.758 ns                 ;
; 0.688 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.704 ns                 ;
; 0.691 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.707 ns                 ;
; 0.691 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.729 ns                 ;
; 0.695 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.727 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 0.723 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.735 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 0.762 ns                 ;
; 0.698 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u8|command:command1|do_refresh                                                                                                                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.714 ns                 ;
; 0.699 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[7]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[6]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.717 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.733 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.717 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.734 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.734 ns                 ;
; 0.708 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.725 ns                 ;
; 0.709 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.741 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[2]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.727 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[7]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.729 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.744 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.730 ns                 ;
; 0.715 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[19]                                                                                                 ; Sdram_Control_4Port:u9|command:command1|SA[11]                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.729 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.730 ns                 ;
; 0.717 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.731 ns                 ;
; 0.729 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.743 ns                 ;
; 0.732 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.750 ns                 ;
; 0.732 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.750 ns                 ;
; 0.734 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.749 ns                 ;
; 0.734 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.763 ns                 ;
; 0.749 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.764 ns                 ;
; 0.750 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.767 ns                 ;
; 0.777 ns                                ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.793 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[1]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[1]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[1]                                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|timer[1]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[7]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[7]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[13]                                                                                                 ; Sdram_Control_4Port:u9|control_interface:control1|timer[13]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[11]                                                                                                 ; Sdram_Control_4Port:u9|control_interface:control1|timer[11]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[9]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[9]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[13]                                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|timer[13]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[7]                                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|timer[7]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[9]                                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|timer[9]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[11]                                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|timer[11]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.781 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                     ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.785 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                     ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u8|command:command1|do_writea                                                                                                                                     ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|SADDR[21]                                                                                                 ; Sdram_Control_4Port:u9|command:command1|BA[1]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u9|command:command1|SA[2]                                                                                                               ; Sdram_Control_4Port:u9|SA[2]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u8|command:command1|SA[10]                                                                                                              ; Sdram_Control_4Port:u8|SA[10]                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|INIT_REQ                                                                                                  ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|INIT_REQ                                                                                                  ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[20]                                                                                                 ; Sdram_Control_4Port:u8|command:command1|BA[0]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[8]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[0]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[6]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[5]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|command:command1|SA[4]                                                                                                               ; Sdram_Control_4Port:u8|SA[4]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|rRD1_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[8]                                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|rRD2_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u8|rRD2_ADDR[8]                                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|command:command1|command_delay[7]                                                                                                    ; Sdram_Control_4Port:u8|command:command1|command_delay[6]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[3]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[2]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[0]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[0]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[0]                                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|timer[0]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[2]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[1]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                         ;                                                                                                                                                                                       ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                            ; To                                                                                                                                                                                                                                                               ; From Clock                                             ; To Clock                                               ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|d1_debugack                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|d1_debugack                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[0]                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[0]                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[3]                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[3]                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|rx_overrun                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|rx_overrun                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|break_detect                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|break_detect                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|dcts_status_bit                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|dcts_status_bit                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|tx_ready                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|tx_ready                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|tx_overrun                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|tx_overrun                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|framing_error                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|framing_error                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|rx_char_ready                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|rx_char_ready                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[0]                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[0]                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|i_read~reg0                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|i_read~reg0                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_arb_addend[1]                                                                                                                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_arb_addend[1]                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_state.010                                                                                                                                   ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_state.010                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]                                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_st_bypass_delayed_started                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_st_bypass_delayed_started                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                   ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|pio_led_s1_arbitrator:the_pio_led_s1|d1_reasons_to_wait                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pio_led_s1_arbitrator:the_pio_led_s1|d1_reasons_to_wait                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[1]                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[1]                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[0]                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[0]                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; nios_tiggle_cnt[0]                                                                                                                                                                                                                                              ; nios_tiggle_cnt[0]                                                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[0]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[0]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; nios_tiggle_cnt[1]                                                                                                                                                                                                                                              ; nios_tiggle_cnt[1]                                                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; nios_tiggle_cnt[2]                                                                                                                                                                                                                                              ; nios_tiggle_cnt[2]                                                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.513 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_iw[8]                                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_iw[8]                                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.514 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot[7]                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_result[7]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.530 ns                 ;
; 0.515 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[5]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[31]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[31]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9]                                                                                                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_rot_sel_fill0                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot_sel_fill0                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4]                                                                                                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[1]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_actual_tag[5]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_tag[5]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_actual_tag[9]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_tag[9]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch|data_in_d1                                                                                                                           ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch|data_out                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_stall_d1                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_stall_d2                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|control_reg[0]                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|readdata[0]                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[21]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[21]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[18]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[18]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[16]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[16]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[14]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[14]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[11]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[11]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[9]                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[9]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[3]                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[3]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|F_bht_ptr[6]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[6]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|control_reg[11]                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|readdata[11]                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_stall_d2                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_stall_d3                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[6]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_pc_plus_one[5]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_extra_pc[5]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[22]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[18]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[18]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|F_bht_ptr[4]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[4]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|F_bht_ptr[3]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[3]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_rot_sel_fill2                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot_sel_fill2                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4]                                                                                                      ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_rot_pass2                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot_pass2                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[4]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[4]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|F_bht_ptr[0]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[0]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3]                                                                                                      ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7]                                                                                                      ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_rot_pass0                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot_pass0                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; DE2_70_SOPC:sopc_instance|timer:the_timer|counter_snapshot[13]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|timer:the_timer|readdata[13]                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; DE2_70_SOPC:sopc_instance|timer:the_timer|counter_snapshot[12]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|timer:the_timer|readdata[12]                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|control_reg[9]                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|readdata[9]                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|cpu_data_master_read_data_valid_ssram_s1_shift_register[2]                                                                                                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|cpu_data_master_read_data_valid_ssram_s1_shift_register[3]                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[28]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[28]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[4]                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[4]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                              ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[26]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[26]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[16]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[16]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|dct_buffer[4]                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|dct_buffer[2]                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|F_bht_ptr[5]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[5]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_rot_pass3                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot_pass3                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[28]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[28]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[7]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[3]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[2]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|timer_stamp:the_timer_stamp|counter_snapshot[11]                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|timer_stamp:the_timer_stamp|readdata[11]                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_pc_plus_one[7]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_extra_pc[7]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_pcb[13]                                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_pcb[13]                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[30]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[30]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6]                                                                                                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_ienable_reg_irq2                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_control_reg_rddata[2]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|sync2_uir                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[19]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[19]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|tx_data[0]                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[19]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[19]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9]                                                                                                      ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[27]                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|xbrk_ctrl2[0]                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd1                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6]                                                                                                      ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_iw[6]                                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_iw[6]                                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                        ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[7]                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|trc_ctrl_reg[2]                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_pcb[20]                                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_pcb[20]                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                  ;                                                        ;                                                        ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                        ; To                                                                                                                                                                                   ; From Clock                               ; To Clock                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; VGA_Controller:u1|H_Cont[12]                                                                                                                                ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.527 ns                                ; VGA_Controller:u1|V_Cont[12]                                                                                                                                ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.529 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.668 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.689 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.728 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.714 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg7 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.741 ns                 ;
; 0.705 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg3 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.742 ns                 ;
; 0.707 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg5 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.744 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg6 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.748 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.726 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.726 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.726 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.731 ns                 ;
; 0.782 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|oRequest                                                                                                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.788 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.788 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.802 ns                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.808 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.812 ns                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.817 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.822 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.826 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.826 ns                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.842 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[1]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.844 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.861 ns                 ;
; 0.844 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5]  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.853 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.856 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.856 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.871 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.873 ns                 ;
; 0.860 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 0.872 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.876 ns                 ;
; 0.866 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.879 ns                 ;
; 0.943 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg2 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.980 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.986 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.986 ns                 ;
; 0.952 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 0.985 ns                 ;
; 0.955 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.994 ns                 ;
; 0.961 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg4 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.998 ns                 ;
; 0.965 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.002 ns                 ;
; 0.969 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.048 ns                   ; 1.017 ns                 ;
; 0.969 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.979 ns                 ;
; 0.971 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.984 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.016 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.048 ns                   ; 1.028 ns                 ;
; 0.988 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.998 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.022 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.014 ns                 ;
; 0.993 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.003 ns                 ;
; 0.996 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.008 ns                 ;
; 1.000 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.010 ns                 ;
; 1.003 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.015 ns                 ;
; 1.005 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.038 ns                 ;
; 1.006 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.039 ns                 ;
; 1.010 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.022 ns                 ;
; 1.011 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.027 ns                 ;
; 1.012 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.045 ns                 ;
; 1.017 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.030 ns                 ;
; 1.046 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.062 ns                 ;
; 1.094 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg8 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.131 ns                 ;
; 1.128 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.153 ns                 ;
; 1.129 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.154 ns                 ;
; 1.129 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.142 ns                 ;
; 1.159 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.187 ns                 ;
; 1.171 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.187 ns                 ;
; 1.185 ns                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.191 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.192 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.195 ns                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.195 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.196 ns                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.197 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.201 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.203 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.219 ns                 ;
; 1.205 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.208 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.209 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.209 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.231 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg8 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.268 ns                 ;
; 1.232 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.234 ns                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.234 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.234 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.235 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.235 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.235 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.236 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.236 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.270 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.253 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.253 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.253 ns                 ;
; 1.239 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.272 ns                 ;
; 1.239 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.242 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.048 ns                   ; 1.290 ns                 ;
; 1.242 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.258 ns                 ;
; 1.242 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                       ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.258 ns                 ;
; 1.242 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.258 ns                 ;
; 1.243 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6] ; Test_Module:u0|oBlue[6]                                                                                                                                                              ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.280 ns                 ;
; 1.248 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.048 ns                   ; 1.296 ns                 ;
; 1.249 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.048 ns                   ; 1.297 ns                 ;
; 1.250 ns                                ; Test_Module:u0|oBlue[1]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.081 ns                  ; 1.169 ns                 ;
; 1.253 ns                                ; Test_Module:u0|oBlue[0]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.081 ns                  ; 1.172 ns                 ;
; 1.262 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.263 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.266 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.282 ns                 ;
; 1.266 ns                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.282 ns                 ;
; 1.267 ns                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.267 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.268 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.272 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.274 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.290 ns                 ;
; 1.276 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.276 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.276 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.276 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.279 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.295 ns                 ;
; 1.280 ns                                ; Test_Module:u0|oGreen[4]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.113 ns                  ; 1.167 ns                 ;
; 1.280 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.048 ns                   ; 1.328 ns                 ;
; 1.280 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.296 ns                 ;
; 1.280 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.296 ns                 ;
; 1.281 ns                                ; Test_Module:u0|oBlue[2]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.112 ns                  ; 1.169 ns                 ;
; 1.283 ns                                ; Test_Module:u0|oBlue[3]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.112 ns                  ; 1.171 ns                 ;
; 1.283 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.296 ns                 ;
; 1.285 ns                                ; Test_Module:u0|oRed[4]                                                                                                                                      ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.116 ns                  ; 1.169 ns                 ;
; 1.286 ns                                ; Test_Module:u0|oBlue[5]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.114 ns                  ; 1.172 ns                 ;
; 1.286 ns                                ; Test_Module:u0|oBlue[4]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.114 ns                  ; 1.172 ns                 ;
; 1.286 ns                                ; Test_Module:u0|oGreen[5]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.113 ns                  ; 1.173 ns                 ;
; 1.291 ns                                ; Test_Module:u0|oRed[1]                                                                                                                                      ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.117 ns                  ; 1.174 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                         ;                                                                                                                                                                                      ;                                          ;                                          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'GPIO_CLKIN_N1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                         ; To                                                                                                                                                                                    ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; 0.299 ns                                ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.127 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.432 ns                                ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                    ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.260 ns                 ;
; 0.436 ns                                ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.264 ns                 ;
; 0.516 ns                                ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.344 ns                 ;
; 0.516 ns                                ; RAW2RGB:u4|rDval                                                                                                                                             ; RAW2RGB:u4|oDval                                                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.525 ns                                ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.353 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; tiggle_cnt[3]                                                                                                                                                ; tiggle_cnt[3]                                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.564 ns                                ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.392 ns                 ;
; 0.572 ns                                ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.400 ns                 ;
; 0.608 ns                                ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.436 ns                 ;
; 0.633 ns                                ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a6~porta_datain_reg0                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.042 ns                   ; 0.675 ns                 ;
; 0.637 ns                                ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a10~porta_datain_reg0                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.042 ns                   ; 0.679 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[18]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a18~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.649 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a14~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.698 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a12~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.658 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[1]                             ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a1~porta_datain_reg1                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.658 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[22]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a22~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.670 ns                                ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                    ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.498 ns                 ;
; 0.672 ns                                ; RAW2RGB:u4|wData0_d1[11]                                                                                                                                     ; RAW2RGB:u4|wData0_d2[11]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.672 ns                                ; RAW2RGB:u4|wData1_d1[8]                                                                                                                                      ; RAW2RGB:u4|rRed[8]                                                                                                                                                                    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.689 ns                 ;
; 0.673 ns                                ; RAW2RGB:u4|wData0_d1[4]                                                                                                                                      ; RAW2RGB:u4|wData0_d2[4]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.673 ns                                ; RAW2RGB:u4|wData1_d1[8]                                                                                                                                      ; RAW2RGB:u4|wData1_d2[8]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.690 ns                 ;
; 0.677 ns                                ; RAW2RGB:u4|wData1_d1[6]                                                                                                                                      ; RAW2RGB:u4|wData1_d2[6]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.680 ns                                ; RAW2RGB:u4|wData0_d1[7]                                                                                                                                      ; RAW2RGB:u4|wData0_d2[7]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.682 ns                                ; RAW2RGB:u4|wData1_d1[7]                                                                                                                                      ; RAW2RGB:u4|wData1_d2[7]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg3 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 0.742 ns                 ;
; 0.684 ns                                ; RAW2RGB:u4|wData2_d1[6]                                                                                                                                      ; RAW2RGB:u4|rBlue[6]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.700 ns                 ;
; 0.686 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg6 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 0.745 ns                 ;
; 0.688 ns                                ; RAW2RGB:u4|wData0_d1[6]                                                                                                                                      ; RAW2RGB:u4|wData0_d2[6]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.704 ns                 ;
; 0.691 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg5 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 0.750 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.710 ns                 ;
; 0.695 ns                                ; RAW2RGB:u4|wData2_d1[6]                                                                                                                                      ; RAW2RGB:u4|wData2_d2[6]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.711 ns                 ;
; 0.700 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg4 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 0.759 ns                 ;
; 0.700 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg2 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 0.759 ns                 ;
; 0.701 ns                                ; RAW2RGB:u4|wData1_d2[5]                                                                                                                                      ; RAW2RGB:u4|rGreen[6]                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.018 ns                   ; 0.719 ns                 ;
; 0.705 ns                                ; RAW2RGB:u4|wData0_d1[8]                                                                                                                                      ; RAW2RGB:u4|wData0_d2[8]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.722 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.727 ns                 ;
; 0.714 ns                                ; RAW2RGB:u4|wData2_d1[9]                                                                                                                                      ; RAW2RGB:u4|wData2_d2[9]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.731 ns                 ;
; 0.716 ns                                ; RAW2RGB:u4|wData2_d1[9]                                                                                                                                      ; RAW2RGB:u4|rRed[9]                                                                                                                                                                    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.733 ns                 ;
; 0.728 ns                                ; RAW2RGB:u4|wData2_d1[8]                                                                                                                                      ; RAW2RGB:u4|wData2_d2[8]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.745 ns                 ;
; 0.779 ns                                ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.816 ns                 ;
; 0.799 ns                                ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; RAW2RGB:u4|wData1_d2[9]                                                                                                                                      ; RAW2RGB:u4|rGreen[10]                                                                                                                                                                 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                        ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.803 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; RAW2RGB:u4|wData0_d1[11]                                                                                                                                     ; RAW2RGB:u4|rBlue[11]                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; tiggle_cnt[1]                                                                                                                                                ; tiggle_cnt[1]                                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; RAW2RGB:u4|wData0_d1[8]                                                                                                                                      ; RAW2RGB:u4|rBlue[8]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.809 ns                                ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[1]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[1]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; RAW2RGB:u4|wData0_d1[7]                                                                                                                                      ; RAW2RGB:u4|rBlue[7]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.819 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[2]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[2]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[4]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[4]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.825 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; RAW2RGB:u4|wData2_d1[10]                                                                                                                                     ; RAW2RGB:u4|wData2_d2[10]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.015 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; RAW2RGB:u4|wData1_d1[10]                                                                                                                                     ; RAW2RGB:u4|wData1_d2[10]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.015 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; RAW2RGB:u4|wData1_d1[9]                                                                                                                                      ; RAW2RGB:u4|rRed[9]                                                                                                                                                                    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.829 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.830 ns                                ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.658 ns                 ;
; 0.830 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.837 ns                                ; tiggle_cnt[2]                                                                                                                                                ; tiggle_cnt[2]                                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.837 ns                                ; tiggle_cnt[0]                                                                                                                                                ; tiggle_cnt[0]                                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; RAW2RGB:u4|wData0_d1[5]                                                                                                                                      ; RAW2RGB:u4|rBlue[5]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                    ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.667 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.842 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.846 ns                                ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; RAW2RGB:u4|wData2_d1[8]                                                                                                                                      ; RAW2RGB:u4|rBlue[8]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; RAW2RGB:u4|wData0_d1[10]                                                                                                                                     ; RAW2RGB:u4|rBlue[10]                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[8]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[8]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.851 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.851 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.852 ns                                ; RAW2RGB:u4|wData0_d1[6]                                                                                                                                      ; RAW2RGB:u4|rBlue[6]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[6]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[6]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.855 ns                                ; RAW2RGB:u4|wData2_d1[11]                                                                                                                                     ; RAW2RGB:u4|wData2_d2[11]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.859 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.859 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.865 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.883 ns                                ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; RAW2RGB:u4|dval_ctrl                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.828 ns                   ; 1.711 ns                 ;
; 0.902 ns                                ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a9~porta_datain_reg0                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.071 ns                   ; 0.973 ns                 ;
; 0.905 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[20]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a20~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.954 ns                 ;
; 0.905 ns                                ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a7~porta_datain_reg0                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.075 ns                   ; 0.980 ns                 ;
; 0.911 ns                                ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a8~porta_datain_reg0                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.057 ns                   ; 0.968 ns                 ;
; 0.913 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a16~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.962 ns                 ;
; 0.917 ns                                ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a11~porta_datain_reg0                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.055 ns                   ; 0.972 ns                 ;
; 0.919 ns                                ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; RAW2RGB:u4|rDval                                                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.935 ns                 ;
; 0.923 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.069 ns                   ; 0.992 ns                 ;
; 0.925 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[19]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a7~porta_datain_reg1                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.058 ns                   ; 0.983 ns                 ;
; 0.928 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[23]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a11~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.062 ns                   ; 0.990 ns                 ;
; 0.930 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg1 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 0.989 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                          ;                                                                                                                                                                                       ;               ;               ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'iCLK_50'                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -2.363 ns                               ; I2C_CCD_Config:u10|senosr_exposure[13]              ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.660 ns                   ; 1.297 ns                 ;
; -2.330 ns                               ; I2C_CCD_Config:u10|senosr_exposure[9]               ; I2C_CCD_Config:u10|mI2C_DATA[9]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.654 ns                   ; 1.324 ns                 ;
; -2.305 ns                               ; I2C_CCD_Config:u10|senosr_exposure[7]               ; I2C_CCD_Config:u10|mI2C_DATA[7]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.660 ns                   ; 1.355 ns                 ;
; -2.294 ns                               ; I2C_CCD_Config:u10|senosr_exposure[12]              ; I2C_CCD_Config:u10|mI2C_DATA[12]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.662 ns                   ; 1.368 ns                 ;
; -2.169 ns                               ; I2C_CCD_Config:u10|senosr_exposure[6]               ; I2C_CCD_Config:u10|mI2C_DATA[6]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.662 ns                   ; 1.493 ns                 ;
; -2.151 ns                               ; I2C_CCD_Config:u10|senosr_exposure[3]               ; I2C_CCD_Config:u10|mI2C_DATA[3]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.662 ns                   ; 1.511 ns                 ;
; -2.140 ns                               ; I2C_CCD_Config:u10|senosr_exposure[14]              ; I2C_CCD_Config:u10|mI2C_DATA[14]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.654 ns                   ; 1.514 ns                 ;
; -2.129 ns                               ; I2C_CCD_Config:u10|senosr_exposure[11]              ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.666 ns                   ; 1.537 ns                 ;
; -2.110 ns                               ; I2C_CCD_Config:u10|senosr_exposure[15]              ; I2C_CCD_Config:u10|mI2C_DATA[15]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.654 ns                   ; 1.544 ns                 ;
; -1.481 ns                               ; I2C_CCD_Config:u10|senosr_exposure[5]               ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.660 ns                   ; 2.179 ns                 ;
; -1.474 ns                               ; I2C_CCD_Config:u10|senosr_exposure[10]              ; I2C_CCD_Config:u10|mI2C_DATA[10]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.663 ns                   ; 2.189 ns                 ;
; -1.094 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[19]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.778 ns                   ; 3.684 ns                 ;
; -1.094 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[3]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.778 ns                   ; 3.684 ns                 ;
; -1.094 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[18]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.778 ns                   ; 3.684 ns                 ;
; -1.094 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[17]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.778 ns                   ; 3.684 ns                 ;
; -1.094 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[16]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.778 ns                   ; 3.684 ns                 ;
; -1.094 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[12]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.778 ns                   ; 3.684 ns                 ;
; -1.094 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[6]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.778 ns                   ; 3.684 ns                 ;
; -1.072 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.776 ns                   ; 3.704 ns                 ;
; -1.072 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[20]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.776 ns                   ; 3.704 ns                 ;
; -1.072 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[23]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.776 ns                   ; 3.704 ns                 ;
; -1.072 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[22]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.776 ns                   ; 3.704 ns                 ;
; -1.072 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[21]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.776 ns                   ; 3.704 ns                 ;
; -1.072 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.776 ns                   ; 3.704 ns                 ;
; -1.072 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[7]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.776 ns                   ; 3.704 ns                 ;
; -0.977 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.793 ns                 ;
; -0.977 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.793 ns                 ;
; -0.977 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.793 ns                 ;
; -0.977 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.793 ns                 ;
; -0.977 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.793 ns                 ;
; -0.977 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.793 ns                 ;
; -0.977 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.793 ns                 ;
; -0.977 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.793 ns                 ;
; -0.858 ns                               ; I2C_CCD_Config:u10|senosr_exposure[8]               ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.654 ns                   ; 2.796 ns                 ;
; -0.820 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[2]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.782 ns                   ; 3.962 ns                 ;
; -0.820 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[0]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.782 ns                   ; 3.962 ns                 ;
; -0.820 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[1]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.782 ns                   ; 3.962 ns                 ;
; -0.820 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.782 ns                   ; 3.962 ns                 ;
; -0.819 ns                               ; I2C_CCD_Config:u10|senosr_exposure[4]               ; I2C_CCD_Config:u10|mI2C_DATA[4]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.663 ns                   ; 2.844 ns                 ;
; -0.806 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[4]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.779 ns                   ; 3.973 ns                 ;
; -0.806 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[10]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.779 ns                   ; 3.973 ns                 ;
; -0.794 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[14]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.976 ns                 ;
; -0.794 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[15]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.976 ns                 ;
; -0.794 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.976 ns                 ;
; -0.794 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|mI2C_DATA[9]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.770 ns                   ; 3.976 ns                 ;
; -0.791 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.772 ns                   ; 3.981 ns                 ;
; -0.791 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.772 ns                   ; 3.981 ns                 ;
; -0.791 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.772 ns                   ; 3.981 ns                 ;
; -0.791 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.772 ns                   ; 3.981 ns                 ;
; -0.791 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.772 ns                   ; 3.981 ns                 ;
; -0.791 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.772 ns                   ; 3.981 ns                 ;
; -0.758 ns                               ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|mI2C_DATA[0]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.628 ns                   ; 2.870 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.563 ns                               ; Reset_Delay:u2|oRST_2                               ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.774 ns                   ; 4.211 ns                 ;
; -0.382 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[19]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.242 ns                 ;
; -0.382 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[3]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.242 ns                 ;
; -0.382 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[18]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.242 ns                 ;
; -0.382 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[17]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.242 ns                 ;
; -0.382 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[16]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.242 ns                 ;
; -0.382 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[12]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.242 ns                 ;
; -0.382 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[6]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.242 ns                 ;
; -0.360 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.262 ns                 ;
; -0.360 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[20]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.262 ns                 ;
; -0.360 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[23]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.262 ns                 ;
; -0.360 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[22]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.262 ns                 ;
; -0.360 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[21]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.262 ns                 ;
; -0.360 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.262 ns                 ;
; -0.360 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[7]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.262 ns                 ;
; -0.274 ns                               ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|mI2C_DATA[1]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.628 ns                   ; 3.354 ns                 ;
; -0.265 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.351 ns                 ;
; -0.265 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.351 ns                 ;
; -0.265 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.351 ns                 ;
; -0.265 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.351 ns                 ;
; -0.265 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.351 ns                 ;
; -0.265 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.351 ns                 ;
; -0.265 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.351 ns                 ;
; -0.265 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.351 ns                 ;
; -0.108 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[2]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.628 ns                   ; 3.520 ns                 ;
; -0.108 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[0]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.628 ns                   ; 3.520 ns                 ;
; -0.108 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[1]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.628 ns                   ; 3.520 ns                 ;
; -0.108 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.628 ns                   ; 3.520 ns                 ;
; -0.094 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[4]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.625 ns                   ; 3.531 ns                 ;
; -0.094 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[10]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.625 ns                   ; 3.531 ns                 ;
; -0.082 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[14]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.534 ns                 ;
; -0.082 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[15]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.534 ns                 ;
; -0.082 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.534 ns                 ;
; -0.082 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[9]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.534 ns                 ;
; -0.079 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.618 ns                   ; 3.539 ns                 ;
; -0.079 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.618 ns                   ; 3.539 ns                 ;
; -0.079 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.618 ns                   ; 3.539 ns                 ;
; -0.079 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.618 ns                   ; 3.539 ns                 ;
; -0.079 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.618 ns                   ; 3.539 ns                 ;
; -0.079 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.618 ns                   ; 3.539 ns                 ;
; -0.067 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[19]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.229 ns                 ;
; -0.067 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[3]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.229 ns                 ;
; -0.067 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[18]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.229 ns                 ;
; -0.067 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[17]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.229 ns                 ;
; -0.067 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[16]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.229 ns                 ;
; -0.067 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[12]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.229 ns                 ;
; -0.067 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[6]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.229 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.249 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[20]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.249 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[23]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.249 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[22]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.249 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[21]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.249 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.249 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[7]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.249 ns                 ;
; 0.004 ns                                ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|mI2C_DATA[2]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.628 ns                   ; 3.632 ns                 ;
; 0.050 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.338 ns                 ;
; 0.050 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.338 ns                 ;
; 0.050 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.338 ns                 ;
; 0.050 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.338 ns                 ;
; 0.050 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.338 ns                 ;
; 0.050 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.338 ns                 ;
; 0.050 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.338 ns                 ;
; 0.050 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.338 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.149 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.620 ns                   ; 3.769 ns                 ;
; 0.188 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[19]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.812 ns                 ;
; 0.188 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[3]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.812 ns                 ;
; 0.188 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[18]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.812 ns                 ;
; 0.188 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[17]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.812 ns                 ;
; 0.188 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[16]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.812 ns                 ;
; 0.188 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[12]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.812 ns                 ;
; 0.188 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[6]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.624 ns                   ; 3.812 ns                 ;
; 0.207 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[2]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.300 ns                   ; 4.507 ns                 ;
; 0.207 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[0]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.300 ns                   ; 4.507 ns                 ;
; 0.207 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[1]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.300 ns                   ; 4.507 ns                 ;
; 0.207 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.300 ns                   ; 4.507 ns                 ;
; 0.210 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.832 ns                 ;
; 0.210 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[20]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.832 ns                 ;
; 0.210 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[23]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.832 ns                 ;
; 0.210 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[22]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.832 ns                 ;
; 0.210 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[21]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.832 ns                 ;
; 0.210 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.832 ns                 ;
; 0.210 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[7]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.622 ns                   ; 3.832 ns                 ;
; 0.221 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[4]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.518 ns                 ;
; 0.221 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[10]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.518 ns                 ;
; 0.233 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[14]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.521 ns                 ;
; 0.233 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[15]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.521 ns                 ;
; 0.233 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.521 ns                 ;
; 0.233 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[9]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.288 ns                   ; 4.521 ns                 ;
; 0.236 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.526 ns                 ;
; 0.236 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.526 ns                 ;
; 0.236 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.526 ns                 ;
; 0.236 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.526 ns                 ;
; 0.236 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.526 ns                 ;
; 0.236 ns                                ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.526 ns                 ;
; 0.305 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.921 ns                 ;
; 0.305 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.921 ns                 ;
; 0.305 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.921 ns                 ;
; 0.305 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.921 ns                 ;
; 0.305 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.921 ns                 ;
; 0.305 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.921 ns                 ;
; 0.305 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.921 ns                 ;
; 0.305 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.616 ns                   ; 3.921 ns                 ;
; 0.391 ns                                ; rClk[0]                                             ; rClk[0]                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|I2C_Controller:u0|SCLK           ; I2C_CCD_Config:u10|I2C_Controller:u0|SCLK   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|senosr_exposure[2]       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO            ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK1           ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK1   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK3           ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK3   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK2           ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK2   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|LUT_INDEX[0]                     ; I2C_CCD_Config:u10|LUT_INDEX[0]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|I2C_Controller:u0|END            ; I2C_CCD_Config:u10|I2C_Controller:u0|END    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|mSetup_ST.0001                   ; I2C_CCD_Config:u10|mSetup_ST.0001           ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|mI2C_CTRL_CLK                    ; I2C_CCD_Config:u10|mI2C_CTRL_CLK            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u10|mI2C_GO                          ; I2C_CCD_Config:u10|mI2C_GO                  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SOPC_Reset_Delay:delay1|Cont[0]                     ; SOPC_Reset_Delay:delay1|Cont[0]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|Cont[0]                              ; Reset_Delay:u2|Cont[0]                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_2                               ; Reset_Delay:u2|oRST_2                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.403 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[19]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.699 ns                 ;
; 0.403 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[3]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.699 ns                 ;
; 0.403 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[18]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.699 ns                 ;
; 0.403 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[17]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.699 ns                 ;
; 0.403 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[16]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.699 ns                 ;
; 0.403 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[12]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.699 ns                 ;
; 0.403 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[6]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.296 ns                   ; 4.699 ns                 ;
; 0.425 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.719 ns                 ;
; 0.425 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[20]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.719 ns                 ;
; 0.425 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[23]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.719 ns                 ;
; 0.425 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[22]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.719 ns                 ;
; 0.425 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[21]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.719 ns                 ;
; 0.425 ns                                ; I2C_CCD_Config:u10|combo_cnt[21]                    ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.294 ns                   ; 4.719 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                             ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'iCLK_50_4'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                                                           ; To                                                                                                                                             ; From Clock                                             ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.520 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.522 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.526 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.534 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_clk_domain_synch_module:DE2_70_SOPC_reset_clk_domain_synch|data_in_d1                              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_clk_domain_synch_module:DE2_70_SOPC_reset_clk_domain_synch|data_out                                ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.543 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.548 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.656 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.671 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.675 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.675 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.681 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.697 ns                 ;
; 0.761 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.777 ns                 ;
; 0.761 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.777 ns                 ;
; 0.780 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.790 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_writedata[0]                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.818 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.840 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.843 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.848 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.851 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.936 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.952 ns                 ;
; 0.945 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.961 ns                 ;
; 1.004 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_writedata[1]                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.020 ns                 ;
; 1.073 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.089 ns                 ;
; 1.155 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.217 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.240 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.345 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.416 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.002 ns                   ; 1.418 ns                 ;
; 1.416 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.002 ns                   ; 1.418 ns                 ;
; 1.416 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.002 ns                   ; 1.418 ns                 ;
; 1.909 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.002 ns                   ; 1.911 ns                 ;
; 8.016 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4 ; -7.405 ns                  ; -7.337 ns                  ; 0.679 ns                 ;
; 8.051 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4 ; -7.405 ns                  ; -7.337 ns                  ; 0.714 ns                 ;
+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                                                         ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; -0.395 ns                               ; 1.000 ns                                            ; 1.395 ns   ; DRAM_DQ[30]                  ; Sdram_Control_4Port:u9|mDATAOUT[14]                                                                                                        ; iCLK_50                      ;
; -0.395 ns                               ; 1.000 ns                                            ; 1.395 ns   ; DRAM_DQ[31]                  ; Sdram_Control_4Port:u9|mDATAOUT[15]                                                                                                        ; iCLK_50                      ;
; -0.382 ns                               ; 1.000 ns                                            ; 1.382 ns   ; DRAM_DQ[27]                  ; Sdram_Control_4Port:u9|mDATAOUT[11]                                                                                                        ; iCLK_50                      ;
; -0.382 ns                               ; 1.000 ns                                            ; 1.382 ns   ; DRAM_DQ[28]                  ; Sdram_Control_4Port:u9|mDATAOUT[12]                                                                                                        ; iCLK_50                      ;
; -0.375 ns                               ; 1.000 ns                                            ; 1.375 ns   ; DRAM_DQ[29]                  ; Sdram_Control_4Port:u9|mDATAOUT[13]                                                                                                        ; iCLK_50                      ;
; -0.365 ns                               ; 1.000 ns                                            ; 1.365 ns   ; DRAM_DQ[0]                   ; Sdram_Control_4Port:u8|mDATAOUT[0]                                                                                                         ; iCLK_50                      ;
; -0.365 ns                               ; 1.000 ns                                            ; 1.365 ns   ; DRAM_DQ[1]                   ; Sdram_Control_4Port:u8|mDATAOUT[1]                                                                                                         ; iCLK_50                      ;
; -0.361 ns                               ; 1.000 ns                                            ; 1.361 ns   ; DRAM_DQ[4]                   ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                         ; iCLK_50                      ;
; -0.361 ns                               ; 1.000 ns                                            ; 1.361 ns   ; DRAM_DQ[3]                   ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                         ; iCLK_50                      ;
; -0.361 ns                               ; 1.000 ns                                            ; 1.361 ns   ; DRAM_DQ[25]                  ; Sdram_Control_4Port:u9|mDATAOUT[9]                                                                                                         ; iCLK_50                      ;
; -0.361 ns                               ; 1.000 ns                                            ; 1.361 ns   ; DRAM_DQ[24]                  ; Sdram_Control_4Port:u9|mDATAOUT[8]                                                                                                         ; iCLK_50                      ;
; -0.351 ns                               ; 1.000 ns                                            ; 1.351 ns   ; DRAM_DQ[26]                  ; Sdram_Control_4Port:u9|mDATAOUT[10]                                                                                                        ; iCLK_50                      ;
; -0.351 ns                               ; 1.000 ns                                            ; 1.351 ns   ; DRAM_DQ[2]                   ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                         ; iCLK_50                      ;
; -0.341 ns                               ; 1.000 ns                                            ; 1.341 ns   ; DRAM_DQ[5]                   ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                         ; iCLK_50                      ;
; -0.335 ns                               ; 1.000 ns                                            ; 1.335 ns   ; DRAM_DQ[19]                  ; Sdram_Control_4Port:u9|mDATAOUT[3]                                                                                                         ; iCLK_50                      ;
; -0.335 ns                               ; 1.000 ns                                            ; 1.335 ns   ; DRAM_DQ[22]                  ; Sdram_Control_4Port:u9|mDATAOUT[6]                                                                                                         ; iCLK_50                      ;
; -0.335 ns                               ; 1.000 ns                                            ; 1.335 ns   ; DRAM_DQ[21]                  ; Sdram_Control_4Port:u9|mDATAOUT[5]                                                                                                         ; iCLK_50                      ;
; -0.333 ns                               ; 1.000 ns                                            ; 1.333 ns   ; DRAM_DQ[23]                  ; Sdram_Control_4Port:u9|mDATAOUT[7]                                                                                                         ; iCLK_50                      ;
; -0.332 ns                               ; 1.000 ns                                            ; 1.332 ns   ; DRAM_DQ[7]                   ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                         ; iCLK_50                      ;
; -0.332 ns                               ; 1.000 ns                                            ; 1.332 ns   ; DRAM_DQ[6]                   ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                         ; iCLK_50                      ;
; -0.327 ns                               ; 1.000 ns                                            ; 1.327 ns   ; DRAM_DQ[10]                  ; Sdram_Control_4Port:u8|mDATAOUT[10]                                                                                                        ; iCLK_50                      ;
; -0.327 ns                               ; 1.000 ns                                            ; 1.327 ns   ; DRAM_DQ[9]                   ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                         ; iCLK_50                      ;
; -0.325 ns                               ; 1.000 ns                                            ; 1.325 ns   ; DRAM_DQ[20]                  ; Sdram_Control_4Port:u9|mDATAOUT[4]                                                                                                         ; iCLK_50                      ;
; -0.321 ns                               ; 1.000 ns                                            ; 1.321 ns   ; DRAM_DQ[14]                  ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                        ; iCLK_50                      ;
; -0.321 ns                               ; 1.000 ns                                            ; 1.321 ns   ; DRAM_DQ[13]                  ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                        ; iCLK_50                      ;
; -0.321 ns                               ; 1.000 ns                                            ; 1.321 ns   ; DRAM_DQ[15]                  ; Sdram_Control_4Port:u8|mDATAOUT[15]                                                                                                        ; iCLK_50                      ;
; -0.319 ns                               ; 1.000 ns                                            ; 1.319 ns   ; DRAM_DQ[18]                  ; Sdram_Control_4Port:u9|mDATAOUT[2]                                                                                                         ; iCLK_50                      ;
; -0.316 ns                               ; 1.000 ns                                            ; 1.316 ns   ; DRAM_DQ[17]                  ; Sdram_Control_4Port:u9|mDATAOUT[1]                                                                                                         ; iCLK_50                      ;
; -0.316 ns                               ; 1.000 ns                                            ; 1.316 ns   ; DRAM_DQ[16]                  ; Sdram_Control_4Port:u9|mDATAOUT[0]                                                                                                         ; iCLK_50                      ;
; -0.311 ns                               ; 1.000 ns                                            ; 1.311 ns   ; DRAM_DQ[12]                  ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                        ; iCLK_50                      ;
; -0.294 ns                               ; 1.000 ns                                            ; 1.294 ns   ; DRAM_DQ[11]                  ; Sdram_Control_4Port:u8|mDATAOUT[11]                                                                                                        ; iCLK_50                      ;
; -0.287 ns                               ; 1.000 ns                                            ; 1.287 ns   ; DRAM_DQ[8]                   ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                         ; iCLK_50                      ;
; 2.367 ns                                ; 1.000 ns                                            ; -1.367 ns  ; GPIO_1[10]                   ; rCCD_DATA[1]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.378 ns                                ; 1.000 ns                                            ; -1.378 ns  ; GPIO_1[8]                    ; rCCD_DATA[3]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.378 ns                                ; 1.000 ns                                            ; -1.378 ns  ; GPIO_1[6]                    ; rCCD_DATA[5]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.387 ns                                ; 1.000 ns                                            ; -1.387 ns  ; GPIO_1[9]                    ; rCCD_DATA[2]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.387 ns                                ; 1.000 ns                                            ; -1.387 ns  ; GPIO_1[7]                    ; rCCD_DATA[4]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.412 ns                                ; 1.000 ns                                            ; -1.412 ns  ; GPIO_1[11]                   ; rCCD_DATA[0]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.424 ns                                ; 1.000 ns                                            ; -1.424 ns  ; GPIO_1[17]                   ; rCCD_LVAL                                                                                                                                  ; GPIO_CLKIN_N1                ;
; 2.433 ns                                ; 1.000 ns                                            ; -1.433 ns  ; GPIO_1[1]                    ; rCCD_DATA[10]                                                                                                                              ; GPIO_CLKIN_N1                ;
; 2.433 ns                                ; 1.000 ns                                            ; -1.433 ns  ; GPIO_1[0]                    ; rCCD_DATA[11]                                                                                                                              ; GPIO_CLKIN_N1                ;
; 2.436 ns                                ; 1.000 ns                                            ; -1.436 ns  ; GPIO_1[5]                    ; rCCD_DATA[6]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.436 ns                                ; 1.000 ns                                            ; -1.436 ns  ; GPIO_1[3]                    ; rCCD_DATA[8]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.443 ns                                ; 1.000 ns                                            ; -1.443 ns  ; GPIO_1[4]                    ; rCCD_DATA[7]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.443 ns                                ; 1.000 ns                                            ; -1.443 ns  ; GPIO_1[2]                    ; rCCD_DATA[9]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.444 ns                                ; 1.000 ns                                            ; -1.444 ns  ; GPIO_1[18]                   ; rCCD_FVAL                                                                                                                                  ; GPIO_CLKIN_N1                ;
; N/A                                     ; None                                                ; 10.951 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[2]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.739 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[1]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.735 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[0]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.734 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[4]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.734 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[5]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.734 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[6]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.732 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[9]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.314 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[6]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.289 ns  ; LCD_D[7]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[7]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 10.232 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[8]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.231 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[7]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.225 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[5]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.222 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[9]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.220 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[8]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.218 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[1]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.217 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[0]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.217 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[4]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.216 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[2]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.212 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[3]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.194 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[3]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.171 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[7]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.013 ns  ; LCD_D[2]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[2]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 9.978 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[7]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.974 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[6]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.793 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[4]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.793 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[5]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.790 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[3]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.789 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[2]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.756 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[9]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.751 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[8]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.400 ns   ; LCD_D[3]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[3]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 9.315 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[0]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.311 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[1]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.307 ns   ; LCD_D[0]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[0]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 8.902 ns   ; LCD_D[6]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[6]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 8.832 ns   ; LCD_D[5]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[5]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 8.803 ns   ; LCD_D[1]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[1]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 8.684 ns   ; LCD_D[4]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[4]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 6.154 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[2]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[6]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[9]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[7]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[13]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[15]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[11]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[12]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[14]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[10]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[3]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[5]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[8]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.110 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[4]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[6]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[9]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[7]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[13]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[15]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[11]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[12]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[14]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[10]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[3]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[5]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[8]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.722 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[4]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.065 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[2]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 4.530 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|iexposure_adj_delay[0]                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 4.216 ns   ; iKEY[3]                      ; CCD_Capture:u3|mSTART                                                                                                                      ; GPIO_CLKIN_N1                ;
; N/A                                     ; None                                                ; 4.142 ns   ; iKEY[2]                      ; CCD_Capture:u3|mSTART                                                                                                                      ; GPIO_CLKIN_N1                ;
; N/A                                     ; None                                                ; 3.887 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[2]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.609 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[1]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.543 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[4]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.433 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[10]                                                                                                           ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.082 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[8]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.081 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[0]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 2.948 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[5]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 2.788 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[11]                                                                                                           ; iCLK_50                      ;
; N/A                                     ; None                                                ; 2.431 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.431 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.431 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.431 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.431 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.414 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.414 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.414 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][2]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.414 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][3]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.414 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][4]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.131 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.131 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.131 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.131 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.131 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.827 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.827 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.827 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.827 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.827 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.651 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.651 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.651 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][2]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.651 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][3]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.651 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][4]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.579 ns   ; GPIO_1[19]                   ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK1                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 1.573 ns   ; GPIO_1[19]                   ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK2                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 1.327 ns   ; GPIO_1[19]                   ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK4                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 1.181 ns   ; SRAM_DQ[17]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[17] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.176 ns   ; SRAM_DQ[31]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[31] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.176 ns   ; SRAM_DQ[30]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[30] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.171 ns   ; SRAM_DQ[20]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[20] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.171 ns   ; SRAM_DQ[19]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[19] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.171 ns   ; SRAM_DQ[18]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[18] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.164 ns   ; SRAM_DQ[29]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[29] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.161 ns   ; SRAM_DQ[2]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[2]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.159 ns   ; SRAM_DQ[16]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[16] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.157 ns   ; SRAM_DQ[4]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[4]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.154 ns   ; SRAM_DQ[15]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[15] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.154 ns   ; SRAM_DQ[13]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[13] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.153 ns   ; SRAM_DQ[0]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[0]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.151 ns   ; SRAM_DQ[1]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[1]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.147 ns   ; SRAM_DQ[3]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[3]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.144 ns   ; SRAM_DQ[14]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[14] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.140 ns   ; SRAM_DQ[11]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[11] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.137 ns   ; SRAM_DQ[9]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[9]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.137 ns   ; SRAM_DQ[8]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[8]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.131 ns   ; SRAM_DQ[6]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[6]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.131 ns   ; SRAM_DQ[28]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[28] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.130 ns   ; SRAM_DQ[5]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[5]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.130 ns   ; SRAM_DQ[12]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[12] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.125 ns   ; SRAM_DQ[27]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[27] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.125 ns   ; SRAM_DQ[26]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[26] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.125 ns   ; SRAM_DQ[24]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[24] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.125 ns   ; SRAM_DQ[10]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[10] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.123 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.123 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.123 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[3]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.122 ns   ; SRAM_DQ[25]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[25] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.118 ns   ; SRAM_DQ[7]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[7]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.118 ns   ; SRAM_DQ[23]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[23] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.112 ns   ; SRAM_DQ[21]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[21] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.112 ns   ; SRAM_DQ[22]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[22] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.112 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.112 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.112 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.112 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.112 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.084 ns   ; GPIO_1[19]                   ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK3                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 0.747 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.575 ns   ; altera_internal_jtag~TDIUTAP ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.562 ns   ; altera_internal_jtag~TDIUTAP ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.499 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.435 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.435 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.391 ns   ; altera_internal_jtag~TDIUTAP ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.326 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                                                            ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                          ; To           ; From Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+
; -4.961 ns                               ; 1.000 ns                                            ; 5.961 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12]  ; iCLK_50       ;
; -4.912 ns                               ; 1.000 ns                                            ; 5.912 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14]  ; iCLK_50       ;
; -4.884 ns                               ; 1.000 ns                                            ; 5.884 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12]  ; iCLK_50       ;
; -4.865 ns                               ; 1.000 ns                                            ; 5.865 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[27]  ; iCLK_50       ;
; -4.848 ns                               ; 1.000 ns                                            ; 5.848 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[30]  ; iCLK_50       ;
; -4.838 ns                               ; 1.000 ns                                            ; 5.838 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[21]  ; iCLK_50       ;
; -4.825 ns                               ; 1.000 ns                                            ; 5.825 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[19]  ; iCLK_50       ;
; -4.824 ns                               ; 1.000 ns                                            ; 5.824 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13]  ; iCLK_50       ;
; -4.789 ns                               ; 1.000 ns                                            ; 5.789 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]   ; iCLK_50       ;
; -4.773 ns                               ; 1.000 ns                                            ; 5.773 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]   ; iCLK_50       ;
; -4.771 ns                               ; 1.000 ns                                            ; 5.771 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]  ; iCLK_50       ;
; -4.758 ns                               ; 1.000 ns                                            ; 5.758 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[31]  ; iCLK_50       ;
; -4.747 ns                               ; 1.000 ns                                            ; 5.747 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]   ; iCLK_50       ;
; -4.746 ns                               ; 1.000 ns                                            ; 5.746 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[21]  ; iCLK_50       ;
; -4.731 ns                               ; 1.000 ns                                            ; 5.731 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[27]  ; iCLK_50       ;
; -4.726 ns                               ; 1.000 ns                                            ; 5.726 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[30]  ; iCLK_50       ;
; -4.706 ns                               ; 1.000 ns                                            ; 5.706 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]   ; iCLK_50       ;
; -4.706 ns                               ; 1.000 ns                                            ; 5.706 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[28]  ; iCLK_50       ;
; -4.689 ns                               ; 1.000 ns                                            ; 5.689 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]   ; iCLK_50       ;
; -4.687 ns                               ; 1.000 ns                                            ; 5.687 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[25]  ; iCLK_50       ;
; -4.678 ns                               ; 1.000 ns                                            ; 5.678 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13]  ; iCLK_50       ;
; -4.675 ns                               ; 1.000 ns                                            ; 5.675 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]   ; iCLK_50       ;
; -4.670 ns                               ; 1.000 ns                                            ; 5.670 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[17]  ; iCLK_50       ;
; -4.670 ns                               ; 1.000 ns                                            ; 5.670 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[11]  ; iCLK_50       ;
; -4.662 ns                               ; 1.000 ns                                            ; 5.662 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[24]  ; iCLK_50       ;
; -4.659 ns                               ; 1.000 ns                                            ; 5.659 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[28]  ; iCLK_50       ;
; -4.656 ns                               ; 1.000 ns                                            ; 5.656 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]   ; iCLK_50       ;
; -4.647 ns                               ; 1.000 ns                                            ; 5.647 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[19]  ; iCLK_50       ;
; -4.647 ns                               ; 1.000 ns                                            ; 5.647 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]   ; iCLK_50       ;
; -4.645 ns                               ; 1.000 ns                                            ; 5.645 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[16]  ; iCLK_50       ;
; -4.644 ns                               ; 1.000 ns                                            ; 5.644 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[18]  ; iCLK_50       ;
; -4.636 ns                               ; 1.000 ns                                            ; 5.636 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]   ; iCLK_50       ;
; -4.632 ns                               ; 1.000 ns                                            ; 5.632 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[1]   ; iCLK_50       ;
; -4.625 ns                               ; 1.000 ns                                            ; 5.625 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[16]  ; iCLK_50       ;
; -4.617 ns                               ; 1.000 ns                                            ; 5.617 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[17]  ; iCLK_50       ;
; -4.612 ns                               ; 1.000 ns                                            ; 5.612 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]  ; iCLK_50       ;
; -4.609 ns                               ; 1.000 ns                                            ; 5.609 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14]  ; iCLK_50       ;
; -4.604 ns                               ; 1.000 ns                                            ; 5.604 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[18]  ; iCLK_50       ;
; -4.603 ns                               ; 1.000 ns                                            ; 5.603 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]   ; iCLK_50       ;
; -4.600 ns                               ; 1.000 ns                                            ; 5.600 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]   ; iCLK_50       ;
; -4.571 ns                               ; 1.000 ns                                            ; 5.571 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[24]  ; iCLK_50       ;
; -4.569 ns                               ; 1.000 ns                                            ; 5.569 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[9]   ; iCLK_50       ;
; -4.568 ns                               ; 1.000 ns                                            ; 5.568 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[12]  ; iCLK_50       ;
; -4.567 ns                               ; 1.000 ns                                            ; 5.567 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]   ; iCLK_50       ;
; -4.548 ns                               ; 1.000 ns                                            ; 5.548 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[26]  ; iCLK_50       ;
; -4.546 ns                               ; 1.000 ns                                            ; 5.546 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[13]  ; iCLK_50       ;
; -4.539 ns                               ; 1.000 ns                                            ; 5.539 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[31]  ; iCLK_50       ;
; -4.538 ns                               ; 1.000 ns                                            ; 5.538 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[3]   ; iCLK_50       ;
; -4.526 ns                               ; 1.000 ns                                            ; 5.526 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[2]   ; iCLK_50       ;
; -4.525 ns                               ; 1.000 ns                                            ; 5.525 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[25]  ; iCLK_50       ;
; -4.502 ns                               ; 1.000 ns                                            ; 5.502 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[22]  ; iCLK_50       ;
; -4.500 ns                               ; 1.000 ns                                            ; 5.500 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]   ; iCLK_50       ;
; -4.500 ns                               ; 1.000 ns                                            ; 5.500 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11]  ; iCLK_50       ;
; -4.495 ns                               ; 1.000 ns                                            ; 5.495 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[28]  ; iCLK_50       ;
; -4.493 ns                               ; 1.000 ns                                            ; 5.493 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[16]  ; iCLK_50       ;
; -4.491 ns                               ; 1.000 ns                                            ; 5.491 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[21]  ; iCLK_50       ;
; -4.488 ns                               ; 1.000 ns                                            ; 5.488 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[27]  ; iCLK_50       ;
; -4.483 ns                               ; 1.000 ns                                            ; 5.483 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[29]  ; iCLK_50       ;
; -4.475 ns                               ; 1.000 ns                                            ; 5.475 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[17]  ; iCLK_50       ;
; -4.470 ns                               ; 1.000 ns                                            ; 5.470 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[18]  ; iCLK_50       ;
; -4.468 ns                               ; 1.000 ns                                            ; 5.468 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[19]  ; iCLK_50       ;
; -4.426 ns                               ; 1.000 ns                                            ; 5.426 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[20]  ; iCLK_50       ;
; -4.420 ns                               ; 1.000 ns                                            ; 5.420 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[30]  ; iCLK_50       ;
; -4.418 ns                               ; 1.000 ns                                            ; 5.418 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[26]  ; iCLK_50       ;
; -4.415 ns                               ; 1.000 ns                                            ; 5.415 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[0]   ; iCLK_50       ;
; -4.400 ns                               ; 1.000 ns                                            ; 5.400 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]   ; iCLK_50       ;
; -4.397 ns                               ; 1.000 ns                                            ; 5.397 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[29]  ; iCLK_50       ;
; -4.393 ns                               ; 1.000 ns                                            ; 5.393 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[22]  ; iCLK_50       ;
; -4.366 ns                               ; 1.000 ns                                            ; 5.366 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]   ; iCLK_50       ;
; -4.359 ns                               ; 1.000 ns                                            ; 5.359 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]   ; iCLK_50       ;
; -4.354 ns                               ; 1.000 ns                                            ; 5.354 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]   ; iCLK_50       ;
; -4.342 ns                               ; 1.000 ns                                            ; 5.342 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[15]  ; iCLK_50       ;
; -4.329 ns                               ; 1.000 ns                                            ; 5.329 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[29]  ; iCLK_50       ;
; -4.323 ns                               ; 1.000 ns                                            ; 5.323 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[22]  ; iCLK_50       ;
; -4.318 ns                               ; 1.000 ns                                            ; 5.318 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11]  ; iCLK_50       ;
; -4.307 ns                               ; 1.000 ns                                            ; 5.307 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10]  ; iCLK_50       ;
; -4.302 ns                               ; 1.000 ns                                            ; 5.302 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[20]  ; iCLK_50       ;
; -4.285 ns                               ; 1.000 ns                                            ; 5.285 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[14]  ; iCLK_50       ;
; -4.284 ns                               ; 1.000 ns                                            ; 5.284 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[31]  ; iCLK_50       ;
; -4.278 ns                               ; 1.000 ns                                            ; 5.278 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]   ; iCLK_50       ;
; -4.267 ns                               ; 1.000 ns                                            ; 5.267 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[20]  ; iCLK_50       ;
; -4.261 ns                               ; 1.000 ns                                            ; 5.261 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[23]  ; iCLK_50       ;
; -4.252 ns                               ; 1.000 ns                                            ; 5.252 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]   ; iCLK_50       ;
; -4.238 ns                               ; 1.000 ns                                            ; 5.238 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[6]   ; iCLK_50       ;
; -4.214 ns                               ; 1.000 ns                                            ; 5.214 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[7]   ; iCLK_50       ;
; -4.213 ns                               ; 1.000 ns                                            ; 5.213 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[25]  ; iCLK_50       ;
; -4.200 ns                               ; 1.000 ns                                            ; 5.200 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[24]  ; iCLK_50       ;
; -4.172 ns                               ; 1.000 ns                                            ; 5.172 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[26]  ; iCLK_50       ;
; -4.160 ns                               ; 1.000 ns                                            ; 5.160 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[23]  ; iCLK_50       ;
; -4.133 ns                               ; 1.000 ns                                            ; 5.133 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10]  ; iCLK_50       ;
; -4.130 ns                               ; 1.000 ns                                            ; 5.130 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[23]  ; iCLK_50       ;
; -4.121 ns                               ; 1.000 ns                                            ; 5.121 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[8]   ; iCLK_50       ;
; -4.115 ns                               ; 1.000 ns                                            ; 5.115 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[4]   ; iCLK_50       ;
; -4.101 ns                               ; 1.000 ns                                            ; 5.101 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]   ; iCLK_50       ;
; -4.071 ns                               ; 1.000 ns                                            ; 5.071 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[5]   ; iCLK_50       ;
; -4.050 ns                               ; 1.000 ns                                            ; 5.050 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[10]  ; iCLK_50       ;
; -3.147 ns                               ; 1.000 ns                                            ; 4.147 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[11]  ; iCLK_50       ;
; -3.141 ns                               ; 1.000 ns                                            ; 4.141 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[15]  ; iCLK_50       ;
; -3.141 ns                               ; 1.000 ns                                            ; 4.141 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[13]  ; iCLK_50       ;
; -3.141 ns                               ; 1.000 ns                                            ; 4.141 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[14]  ; iCLK_50       ;
; -3.131 ns                               ; 1.000 ns                                            ; 4.131 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[12]  ; iCLK_50       ;
; -3.127 ns                               ; 1.000 ns                                            ; 4.127 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[8]   ; iCLK_50       ;
; -3.111 ns                               ; 1.000 ns                                            ; 4.111 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[31]  ; iCLK_50       ;
; -3.111 ns                               ; 1.000 ns                                            ; 4.111 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[30]  ; iCLK_50       ;
; -3.091 ns                               ; 1.000 ns                                            ; 4.091 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[29]  ; iCLK_50       ;
; -2.850 ns                               ; 1.000 ns                                            ; 3.850 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[9]   ; iCLK_50       ;
; -2.850 ns                               ; 1.000 ns                                            ; 3.850 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[10]  ; iCLK_50       ;
; -2.832 ns                               ; 1.000 ns                                            ; 3.832 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[27]  ; iCLK_50       ;
; -2.832 ns                               ; 1.000 ns                                            ; 3.832 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[28]  ; iCLK_50       ;
; -2.821 ns                               ; 1.000 ns                                            ; 3.821 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[6]   ; iCLK_50       ;
; -2.821 ns                               ; 1.000 ns                                            ; 3.821 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[7]   ; iCLK_50       ;
; -2.813 ns                               ; 1.000 ns                                            ; 3.813 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[0]   ; iCLK_50       ;
; -2.813 ns                               ; 1.000 ns                                            ; 3.813 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[1]   ; iCLK_50       ;
; -2.813 ns                               ; 1.000 ns                                            ; 3.813 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[24]  ; iCLK_50       ;
; -2.813 ns                               ; 1.000 ns                                            ; 3.813 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[25]  ; iCLK_50       ;
; -2.808 ns                               ; 1.000 ns                                            ; 3.808 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[3]   ; iCLK_50       ;
; -2.808 ns                               ; 1.000 ns                                            ; 3.808 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[4]   ; iCLK_50       ;
; -2.805 ns                               ; 1.000 ns                                            ; 3.805 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[16]  ; iCLK_50       ;
; -2.805 ns                               ; 1.000 ns                                            ; 3.805 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[17]  ; iCLK_50       ;
; -2.803 ns                               ; 1.000 ns                                            ; 3.803 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[26]  ; iCLK_50       ;
; -2.798 ns                               ; 1.000 ns                                            ; 3.798 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[2]   ; iCLK_50       ;
; -2.776 ns                               ; 1.000 ns                                            ; 3.776 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[23]  ; iCLK_50       ;
; -2.764 ns                               ; 1.000 ns                                            ; 3.764 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[18]  ; iCLK_50       ;
; -2.502 ns                               ; 1.000 ns                                            ; 3.502 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[5]   ; iCLK_50       ;
; -2.487 ns                               ; 1.000 ns                                            ; 3.487 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[22]  ; iCLK_50       ;
; -2.487 ns                               ; 1.000 ns                                            ; 3.487 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[19]  ; iCLK_50       ;
; -2.487 ns                               ; 1.000 ns                                            ; 3.487 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[21]  ; iCLK_50       ;
; -2.477 ns                               ; 1.000 ns                                            ; 3.477 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[20]  ; iCLK_50       ;
; -1.931 ns                               ; 1.000 ns                                            ; 2.931 ns   ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                   ; oVGA_G[8]    ; iTD1_CLK27    ;
; -1.931 ns                               ; 1.000 ns                                            ; 2.931 ns   ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                   ; oVGA_B[6]    ; iTD1_CLK27    ;
; -1.931 ns                               ; 1.000 ns                                            ; 2.931 ns   ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                   ; oVGA_G[9]    ; iTD1_CLK27    ;
; -1.931 ns                               ; 1.000 ns                                            ; 2.931 ns   ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                   ; oVGA_B[7]    ; iTD1_CLK27    ;
; -1.923 ns                               ; 1.000 ns                                            ; 2.923 ns   ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                   ; oVGA_B[2]    ; iTD1_CLK27    ;
; -1.923 ns                               ; 1.000 ns                                            ; 2.923 ns   ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                  ; oVGA_BLANK_N ; iTD1_CLK27    ;
; -1.923 ns                               ; 1.000 ns                                            ; 2.923 ns   ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                   ; oVGA_B[3]    ; iTD1_CLK27    ;
; -1.921 ns                               ; 1.000 ns                                            ; 2.921 ns   ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                   ; oVGA_B[5]    ; iTD1_CLK27    ;
; -1.921 ns                               ; 1.000 ns                                            ; 2.921 ns   ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                   ; oVGA_B[0]    ; iTD1_CLK27    ;
; -1.921 ns                               ; 1.000 ns                                            ; 2.921 ns   ; VGA_Controller:u1|oVGA_B[1]                                                                                                                                   ; oVGA_B[1]    ; iTD1_CLK27    ;
; -1.920 ns                               ; 1.000 ns                                            ; 2.920 ns   ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                   ; oVGA_G[6]    ; iTD1_CLK27    ;
; -1.919 ns                               ; 1.000 ns                                            ; 2.919 ns   ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                   ; oVGA_R[0]    ; iTD1_CLK27    ;
; -1.918 ns                               ; 1.000 ns                                            ; 2.918 ns   ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                   ; oVGA_G[5]    ; iTD1_CLK27    ;
; -1.918 ns                               ; 1.000 ns                                            ; 2.918 ns   ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                   ; oVGA_G[4]    ; iTD1_CLK27    ;
; -1.917 ns                               ; 1.000 ns                                            ; 2.917 ns   ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                   ; oVGA_G[7]    ; iTD1_CLK27    ;
; -1.917 ns                               ; 1.000 ns                                            ; 2.917 ns   ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                   ; oVGA_G[2]    ; iTD1_CLK27    ;
; -1.913 ns                               ; 1.000 ns                                            ; 2.913 ns   ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                   ; oVGA_R[1]    ; iTD1_CLK27    ;
; -1.911 ns                               ; 1.000 ns                                            ; 2.911 ns   ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                   ; oVGA_B[4]    ; iTD1_CLK27    ;
; -1.908 ns                               ; 1.000 ns                                            ; 2.908 ns   ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                   ; oVGA_R[2]    ; iTD1_CLK27    ;
; -1.907 ns                               ; 1.000 ns                                            ; 2.907 ns   ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                   ; oVGA_G[1]    ; iTD1_CLK27    ;
; -1.905 ns                               ; 1.000 ns                                            ; 2.905 ns   ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                   ; oVGA_G[0]    ; iTD1_CLK27    ;
; -1.905 ns                               ; 1.000 ns                                            ; 2.905 ns   ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                   ; oVGA_R[5]    ; iTD1_CLK27    ;
; -1.904 ns                               ; 1.000 ns                                            ; 2.904 ns   ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                   ; oVGA_R[3]    ; iTD1_CLK27    ;
; -1.901 ns                               ; 1.000 ns                                            ; 2.901 ns   ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                   ; oVGA_G[3]    ; iTD1_CLK27    ;
; -1.895 ns                               ; 1.000 ns                                            ; 2.895 ns   ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                   ; oVGA_R[4]    ; iTD1_CLK27    ;
; -1.889 ns                               ; 1.000 ns                                            ; 2.889 ns   ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                   ; oVGA_B[8]    ; iTD1_CLK27    ;
; -1.889 ns                               ; 1.000 ns                                            ; 2.889 ns   ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                   ; oVGA_B[9]    ; iTD1_CLK27    ;
; -1.881 ns                               ; 1.000 ns                                            ; 2.881 ns   ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                   ; oVGA_R[9]    ; iTD1_CLK27    ;
; -1.881 ns                               ; 1.000 ns                                            ; 2.881 ns   ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                   ; oVGA_R[6]    ; iTD1_CLK27    ;
; -1.869 ns                               ; 1.000 ns                                            ; 2.869 ns   ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                 ; oVGA_HS      ; iTD1_CLK27    ;
; -1.869 ns                               ; 1.000 ns                                            ; 2.869 ns   ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                 ; oVGA_VS      ; iTD1_CLK27    ;
; -1.867 ns                               ; 1.000 ns                                            ; 2.867 ns   ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                   ; oVGA_R[8]    ; iTD1_CLK27    ;
; -1.867 ns                               ; 1.000 ns                                            ; 2.867 ns   ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                   ; oVGA_R[7]    ; iTD1_CLK27    ;
; N/A                                     ; None                                                ; 17.396 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[4]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 17.357 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 17.232 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 16.886 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[3]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 15.887 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SCLK                                                                                                                     ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 15.805 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[6]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 13.917 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO                                                                                                                      ; GPIO_1[19]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 13.732 ns  ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; oHEX2_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 13.676 ns  ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; oHEX2_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 13.594 ns  ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; oHEX2_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 13.566 ns  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; oHEX2_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 13.535 ns  ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; oHEX2_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 13.502 ns  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; oHEX2_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 13.496 ns  ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; oHEX2_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 13.414 ns  ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; oHEX2_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 13.043 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 13.011 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[0]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.764 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.727 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.562 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[2]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.302 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[3]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.295 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[1]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.104 ns  ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; oHEX2_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.025 ns  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; oHEX1_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.990 ns  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; oHEX1_D[0]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.964 ns  ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; oHEX2_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.931 ns  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; oHEX2_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.868 ns  ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; oHEX2_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.747 ns  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; oHEX1_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.699 ns  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; oHEX1_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.660 ns  ; I2C_CCD_Config:u10|mI2C_CTRL_CLK                                                                                                                              ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 11.602 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.571 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[0]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.514 ns  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; oHEX1_D[2]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.323 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.287 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.284 ns  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; oHEX1_D[3]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.273 ns  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; oHEX1_D[1]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.094 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[2]   ; GPIO_CLKIN_N1 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                               ;              ;               ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 10.645 ns       ; iSW[3]                   ; oLEDR[3]            ;
; N/A   ; None              ; 10.520 ns       ; iSW[0]                   ; oLEDR[0]            ;
; N/A   ; None              ; 10.518 ns       ; iSW[1]                   ; oLEDR[1]            ;
; N/A   ; None              ; 10.479 ns       ; iSW[2]                   ; oLEDR[2]            ;
; N/A   ; None              ; 10.452 ns       ; iSW[8]                   ; oLEDR[8]            ;
; N/A   ; None              ; 10.382 ns       ; iSW[7]                   ; oLEDR[7]            ;
; N/A   ; None              ; 10.326 ns       ; iSW[16]                  ; oLEDR[16]           ;
; N/A   ; None              ; 10.237 ns       ; iSW[4]                   ; oLEDR[4]            ;
; N/A   ; None              ; 10.165 ns       ; iSW[6]                   ; oLEDR[6]            ;
; N/A   ; None              ; 10.155 ns       ; iSW[5]                   ; oLEDR[5]            ;
; N/A   ; None              ; 10.095 ns       ; iSW[14]                  ; oLEDR[14]           ;
; N/A   ; None              ; 9.990 ns        ; iSW[15]                  ; oLEDR[15]           ;
; N/A   ; None              ; 9.912 ns        ; iSW[9]                   ; oLEDR[9]            ;
; N/A   ; None              ; 9.906 ns        ; iSW[11]                  ; oLEDR[11]           ;
; N/A   ; None              ; 9.881 ns        ; iSW[17]                  ; oLEDR[17]           ;
; N/A   ; None              ; 9.875 ns        ; iSW[13]                  ; oLEDR[13]           ;
; N/A   ; None              ; 9.575 ns        ; iSW[10]                  ; oLEDR[10]           ;
; N/A   ; None              ; 9.483 ns        ; iSW[12]                  ; oLEDR[12]           ;
; N/A   ; None              ; 8.893 ns        ; iUART_RXD                ; oUART_TXD           ;
; N/A   ; None              ; 2.622 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                           ; To                                                                                                                                                                                                   ; To Clock                       ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; N/A                                     ; None                                                ; 2.660 ns  ; altera_internal_jtag~TDIUTAP   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                  ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 2.059 ns  ; altera_internal_jtag~TDIUTAP   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                            ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 2.051 ns  ; altera_internal_jtag~TDIUTAP   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.608 ns  ; GPIO_1[18]                     ; rCCD_FVAL                                                                                                                                                                                            ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.607 ns  ; GPIO_1[2]                      ; rCCD_DATA[9]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.607 ns  ; GPIO_1[4]                      ; rCCD_DATA[7]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.600 ns  ; GPIO_1[3]                      ; rCCD_DATA[8]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.600 ns  ; GPIO_1[5]                      ; rCCD_DATA[6]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.597 ns  ; GPIO_1[0]                      ; rCCD_DATA[11]                                                                                                                                                                                        ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.597 ns  ; GPIO_1[1]                      ; rCCD_DATA[10]                                                                                                                                                                                        ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.588 ns  ; GPIO_1[17]                     ; rCCD_LVAL                                                                                                                                                                                            ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.576 ns  ; GPIO_1[11]                     ; rCCD_DATA[0]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.551 ns  ; GPIO_1[7]                      ; rCCD_DATA[4]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.551 ns  ; GPIO_1[9]                      ; rCCD_DATA[2]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.542 ns  ; GPIO_1[6]                      ; rCCD_DATA[5]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.542 ns  ; GPIO_1[8]                      ; rCCD_DATA[3]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.531 ns  ; GPIO_1[10]                     ; rCCD_DATA[1]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.436 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.435 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.428 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.343 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.343 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.327 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.315 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.306 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.304 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.296 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.296 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.238 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                            ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.189 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.184 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.184 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.090 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.057 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.057 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.047 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.044 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.044 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.044 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.044 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.030 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.958 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.957 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.957 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.951 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.951 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                            ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.949 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                            ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.925 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.924 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.885 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|node_ena[3]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.866 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.853 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.826 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.826 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.826 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.826 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.623 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.573 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.486 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.441 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.406 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.353 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.280 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.278 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.242 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15] ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.175 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.170 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|node_ena[3]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.103 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.000 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.011 ns ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; -0.011 ns ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; -0.011 ns ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; -0.011 ns ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; -0.011 ns ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; -0.071 ns ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.074 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.096 ns ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.161 ns ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.205 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.205 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.269 ns ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.332 ns ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.345 ns ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.517 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.854 ns ; GPIO_1[19]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK3                                                                                                                                                            ; iCLK_50                        ;
; N/A                                     ; None                                                ; -0.882 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.882 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.882 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.882 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.882 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.931 ns ; SRAM_DQ[21]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[21]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.931 ns ; SRAM_DQ[22]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[22]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.937 ns ; SRAM_DQ[7]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[7]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.937 ns ; SRAM_DQ[23]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[23]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.941 ns ; SRAM_DQ[25]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[25]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.944 ns ; SRAM_DQ[27]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[27]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.944 ns ; SRAM_DQ[26]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[26]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.944 ns ; SRAM_DQ[24]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[24]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.944 ns ; SRAM_DQ[10]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[10]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.949 ns ; SRAM_DQ[5]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[5]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.949 ns ; SRAM_DQ[12]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[12]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.950 ns ; SRAM_DQ[6]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[6]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.950 ns ; SRAM_DQ[28]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[28]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.956 ns ; SRAM_DQ[9]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[9]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.956 ns ; SRAM_DQ[8]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[8]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.959 ns ; SRAM_DQ[11]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[11]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.963 ns ; SRAM_DQ[14]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[14]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.966 ns ; SRAM_DQ[3]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[3]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.970 ns ; SRAM_DQ[1]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[1]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.972 ns ; SRAM_DQ[0]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[0]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.973 ns ; SRAM_DQ[15]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[15]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.973 ns ; SRAM_DQ[13]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[13]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.976 ns ; SRAM_DQ[4]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[4]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.978 ns ; SRAM_DQ[16]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[16]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.980 ns ; SRAM_DQ[2]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[2]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.983 ns ; SRAM_DQ[29]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[29]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.990 ns ; SRAM_DQ[20]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[20]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.990 ns ; SRAM_DQ[19]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[19]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.990 ns ; SRAM_DQ[18]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[18]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.995 ns ; SRAM_DQ[31]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[31]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.995 ns ; SRAM_DQ[30]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[30]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -1.000 ns ; SRAM_DQ[17]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[17]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -1.097 ns ; GPIO_1[19]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK4                                                                                                                                                            ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.123 ns ; DRAM_DQ[8]                     ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.130 ns ; DRAM_DQ[11]                    ; Sdram_Control_4Port:u8|mDATAOUT[11]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.147 ns ; DRAM_DQ[12]                    ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.152 ns ; DRAM_DQ[17]                    ; Sdram_Control_4Port:u9|mDATAOUT[1]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.152 ns ; DRAM_DQ[16]                    ; Sdram_Control_4Port:u9|mDATAOUT[0]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.155 ns ; DRAM_DQ[18]                    ; Sdram_Control_4Port:u9|mDATAOUT[2]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.157 ns ; DRAM_DQ[14]                    ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.157 ns ; DRAM_DQ[13]                    ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.157 ns ; DRAM_DQ[15]                    ; Sdram_Control_4Port:u8|mDATAOUT[15]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.161 ns ; DRAM_DQ[20]                    ; Sdram_Control_4Port:u9|mDATAOUT[4]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.163 ns ; DRAM_DQ[10]                    ; Sdram_Control_4Port:u8|mDATAOUT[10]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.163 ns ; DRAM_DQ[9]                     ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.168 ns ; DRAM_DQ[7]                     ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.168 ns ; DRAM_DQ[6]                     ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.169 ns ; DRAM_DQ[23]                    ; Sdram_Control_4Port:u9|mDATAOUT[7]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.171 ns ; DRAM_DQ[21]                    ; Sdram_Control_4Port:u9|mDATAOUT[5]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.171 ns ; DRAM_DQ[19]                    ; Sdram_Control_4Port:u9|mDATAOUT[3]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.171 ns ; DRAM_DQ[22]                    ; Sdram_Control_4Port:u9|mDATAOUT[6]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.177 ns ; DRAM_DQ[5]                     ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.187 ns ; DRAM_DQ[26]                    ; Sdram_Control_4Port:u9|mDATAOUT[10]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.187 ns ; DRAM_DQ[2]                     ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.197 ns ; DRAM_DQ[4]                     ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.197 ns ; DRAM_DQ[3]                     ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.197 ns ; DRAM_DQ[25]                    ; Sdram_Control_4Port:u9|mDATAOUT[9]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.197 ns ; DRAM_DQ[24]                    ; Sdram_Control_4Port:u9|mDATAOUT[8]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.201 ns ; DRAM_DQ[1]                     ; Sdram_Control_4Port:u8|mDATAOUT[1]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.201 ns ; DRAM_DQ[0]                     ; Sdram_Control_4Port:u8|mDATAOUT[0]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.211 ns ; DRAM_DQ[29]                    ; Sdram_Control_4Port:u9|mDATAOUT[13]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.218 ns ; DRAM_DQ[28]                    ; Sdram_Control_4Port:u9|mDATAOUT[12]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.218 ns ; DRAM_DQ[27]                    ; Sdram_Control_4Port:u9|mDATAOUT[11]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.231 ns ; DRAM_DQ[30]                    ; Sdram_Control_4Port:u9|mDATAOUT[14]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.231 ns ; DRAM_DQ[31]                    ; Sdram_Control_4Port:u9|mDATAOUT[15]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.343 ns ; GPIO_1[19]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK2                                                                                                                                                            ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.349 ns ; GPIO_1[19]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK1                                                                                                                                                            ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.421 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.421 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.421 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.421 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.421 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.597 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.597 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.597 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.597 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.597 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.901 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.901 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.901 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.901 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.901 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.056 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[10]                                                                                                                                                                     ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.065 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[4]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.184 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.184 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.184 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.184 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.184 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.201 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.201 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.201 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.201 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.201 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -2.558 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[11]                                                                                                                                                                     ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.718 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[5]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.804 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[0]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.852 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[8]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.379 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[1]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.591 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[15]                                                                                                                                                               ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.657 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[2]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.835 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[2]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.855 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[9]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.855 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[10]                                                                                                                                                               ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.858 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[7]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.858 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[8]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.860 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[6]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.866 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[13]                                                                                                                                                               ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.867 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[11]                                                                                                                                                               ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.912 ns ; iKEY[2]                        ; CCD_Capture:u3|mSTART                                                                                                                                                                                ; GPIO_CLKIN_N1                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                                ;                                                                                                                                                                                                      ;                                ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Requirement (High)                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Slack                           ; Required Minimum Pulse Width (High)                 ; Actual Minimum Pulse Width (High) ; From Clock                                 ; To                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg        ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg1  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg2  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg3  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg4  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg5  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg6  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg7  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg8  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg1   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg2   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg3   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a11~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg4   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a12~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg5   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a13~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg6   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a14~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg        ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg1  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg2  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg3  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg4  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg5  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg6  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg7  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg8  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg1   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg2   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg3   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a11~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg4   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a12~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg5   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a13~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg6   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a14~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg        ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a1~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a2~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a10~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a15~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg        ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a1~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a2~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a10~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a15~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                            ;                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Requirement (Low)                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Slack                           ; Required Minimum Pulse Width (Low)                  ; Actual Minimum Pulse Width (Low) ; From Clock                                 ; To                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg        ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg1  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg2  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg3  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg4  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg5  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg6  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg7  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg8  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg1   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg2   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg3   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a11~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg4   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a12~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg5   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a13~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg6   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a14~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg        ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg1  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg2  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg3  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg4  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg5  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg6  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg7  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg8  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg1   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg2   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg3   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a11~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg4   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a12~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg5   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a13~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg6   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a14~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg        ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a1~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a2~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a10~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a15~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg        ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a1~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a2~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a10~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a15~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                            ;                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                                                                       ;
+-----------------+--------------+---------------------------+----------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+
; Option          ; Setting      ; From                      ; To                               ; Entity Name                                         ; Help                                                                       ;
+-----------------+--------------+---------------------------+----------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+
; tco Requirement ; 1 ns         ; *                         ; Sdram_Control_4Port:u11|mDATAOUT ;                                                     ; No element named Sdram_Control_4Port:u11|mDATAOUT was found in the netlist ;
; tco Requirement ; 1 ns         ; *                         ; Sdram_Control_4Port:u6|mDATAOUT  ;                                                     ; No element named Sdram_Control_4Port:u6|mDATAOUT was found in the netlist  ;
; Clock Settings  ; CLK          ;                           ; 160                              ;                                                     ; No element named 160 was found in the netlist                              ;
; Clock Settings  ; VGA_CTRL_CLK ;                           ; VGA_CTRL_CLK                     ;                                                     ; No element named DE2_70_D5M_XVGA was found in the netlist                  ;
; Clock Settings  ; DRMA1_CLK    ;                           ; sdram_pll:sdrampll|c2            ;                                                     ; No element named sdram_pll:sdrampll|c2 was found in the netlist            ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[10]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[10] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[10]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[10]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[11]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[11] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[11]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[11]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[12]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[12] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[12]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[12]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[13]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[13] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[13]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[13]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[14]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[14] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[14]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[14]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[15]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[15] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[15]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[15]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[16]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[16] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[16]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[16]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[17]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[17] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[17]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[17]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[18]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[18] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[18]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[18]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[19]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[19] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[19]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[19]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[20]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[20] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[20]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[20]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[21]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[21] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[21]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[21]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[22]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[22] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[22]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[22]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[23]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[23] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[23]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[23]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[24]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[24] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[24]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[24]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[25]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[25] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[25]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[25]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[26]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[26] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[26]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[26]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[27]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[27] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[27]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[27]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[28]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[28] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[28]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[28]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[29]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[29] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[29]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[29]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[2]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[2] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[2]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[2]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[30]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[30] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[30]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[30]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[31]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[31] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[31]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[31]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[3]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[3] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[3]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[3]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[4]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[4] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[4]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[4]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[5]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[5] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[5]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[5]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[6]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[6] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[6]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[6]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[7]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[7] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[7]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[7]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[8]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[8] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[8]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[8]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[9]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[9] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[9]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[9]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_address_d1[0]       ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_address_d1[0] removed during synthesis                    ;
; Cut Timing Path ; On           ; slave_address_d1[1]       ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_address_d1[1] removed during synthesis                    ;
; Cut Timing Path ; On           ; slave_byteenable_d1[0]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_byteenable_d1[0] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_byteenable_d1[1]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_byteenable_d1[1] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_byteenable_d1[2]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_byteenable_d1[2] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_byteenable_d1[3]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_byteenable_d1[3] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_nativeaddress_d1[0] ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_nativeaddress_d1[0] removed during synthesis              ;
; Cut Timing Path ; On           ; slave_nativeaddress_d1[1] ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_nativeaddress_d1[1] removed during synthesis              ;
; Cut Timing Path ; On           ; slave_writedata_d1[10]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[10] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[11]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[11] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[12]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[12] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[13]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[13] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[14]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[14] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[15]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[15] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[16]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[16] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[17]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[17] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[18]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[18] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[19]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[19] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[20]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[20] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[21]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[21] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[22]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[22] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[23]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[23] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[24]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[24] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[25]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[25] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[26]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[26] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[27]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[27] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[28]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[28] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[29]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[29] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[2]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[2] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[30]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[30] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[31]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[31] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[3]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[3] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[4]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[4] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[5]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[5] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[6]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[6] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[7]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[7] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[8]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[8] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[9]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[9] removed during synthesis                  ;
; Cut Timing Path ; On           ; data_in_d1                ; *                                ; DE2_70_SOPC_clock_0_bit_pipe                        ; Node named data_in_d1 removed during synthesis                             ;
; Cut Timing Path ; On           ; *                         ; data_in_d1                       ; DE2_70_SOPC_reset_clk_domain_synch_module           ; No timing path applicable to specified source and destination              ;
; Cut Timing Path ; On           ; *                         ; data_in_d1                       ; DE2_70_SOPC_reset_pll_c0_system_domain_synch_module ; No timing path applicable to specified source and destination              ;
+-----------------+--------------+---------------------------+----------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Oct 07 00:25:45 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Clock "iCLK_50" frequency requirement of 166.0 MHz overrides "Cyclone II" PLL "sdram_pll:u7|altpll:altpll_component|_clk0" input frequency requirement of 50.0 MHz
Warning: Clock "iCLK_50" frequency requirement of 166.0 MHz overrides "Cyclone II" PLL "sdram_pll:u7|altpll:altpll_component|_clk1" input frequency requirement of 50.0 MHz
Warning: Clock "iCLK_50" frequency requirement of 166.0 MHz overrides "Cyclone II" PLL "sdram_pll:u7|altpll:altpll_component|_clk2" input frequency requirement of 50.0 MHz
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~UPDATEUSER" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "altera_internal_jtag~CLKDRUSER" is an undefined clock
Warning: Clock Setting "CLK" is unassigned
Warning: Clock Setting "VGA_CTRL_CLK" is unassigned
Warning: Clock Setting "DRMA1_CLK" is unassigned
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u10|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "RAW2RGB:u4|dval_ctrl" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -4.482 ns for clock "sdram_pll:u7|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]" and destination register "Sdram_Control_4Port:u8|mADDR[15]"
    Info: Fmax is 159.01 MHz (period= 6.289 ns)
    Info: + Largest register to register requirement is 1.552 ns
        Info: + Setup relationship between source and destination is 1.807 ns
            Info: + Latch edge is -0.811 ns
                Info: Clock period of Destination clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.618 ns
                Info: Clock period of Source clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.041 ns
            Info: + Shortest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination register is 2.759 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.197 ns) + CELL(0.537 ns) = 2.759 ns; Loc. = LCFF_X11_Y11_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u8|mADDR[15]'
                Info: Total cell delay = 0.537 ns ( 19.46 % )
                Info: Total interconnect delay = 2.222 ns ( 80.54 % )
            Info: - Longest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to source register is 2.800 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.800 ns; Loc. = LCFF_X34_Y46_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]'
                Info: Total cell delay = 0.537 ns ( 19.18 % )
                Info: Total interconnect delay = 2.263 ns ( 80.82 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.034 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y46_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]'
        Info: 2: + IC(0.528 ns) + CELL(0.414 ns) = 0.942 ns; Loc. = LCCOMB_X34_Y46_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.013 ns; Loc. = LCCOMB_X34_Y46_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~5'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.172 ns; Loc. = LCCOMB_X34_Y46_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.243 ns; Loc. = LCCOMB_X34_Y46_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~9'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.314 ns; Loc. = LCCOMB_X34_Y46_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~11'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.385 ns; Loc. = LCCOMB_X34_Y46_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~13'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.456 ns; Loc. = LCCOMB_X34_Y46_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~15'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.866 ns; Loc. = LCCOMB_X34_Y46_N24; Fanout = 18; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16'
        Info: 10: + IC(2.567 ns) + CELL(0.275 ns) = 4.708 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 16; COMB Node = 'Sdram_Control_4Port:u8|mRD~7'
        Info: 11: + IC(0.666 ns) + CELL(0.660 ns) = 6.034 ns; Loc. = LCFF_X11_Y11_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u8|mADDR[15]'
        Info: Total cell delay = 2.273 ns ( 37.67 % )
        Info: Total interconnect delay = 3.761 ns ( 62.33 % )
Warning: Can't achieve timing requirement Clock Setup: 'sdram_pll:u7|altpll:altpll_component|_clk0' along 13599 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "sdram_pll:u7|altpll:altpll_component|_clk1"
Info: No valid register-to-register data paths exist for clock "sdram_pll:u7|altpll:altpll_component|_clk2"
Info: Slack time is -572 ps for clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" between source register "DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]" and destination register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]"
    Info: Fmax is 89.73 MHz (period= 11.144 ns)
    Info: + Largest register to register requirement is 4.771 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 2.405 ns
                Info: Clock period of Destination clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with inverted offset of 2.405 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.595 ns
                Info: Clock period of Source clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.015 ns
            Info: + Shortest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to destination register is 2.800 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.211 ns) + CELL(0.537 ns) = 2.800 ns; Loc. = LCFF_X49_Y19_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
                Info: Total cell delay = 0.537 ns ( 19.18 % )
                Info: Total interconnect delay = 2.263 ns ( 80.82 % )
            Info: - Longest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to source register is 2.815 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.815 ns; Loc. = LCFF_X51_Y21_N21; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]'
                Info: Total cell delay = 0.537 ns ( 19.08 % )
                Info: Total interconnect delay = 2.278 ns ( 80.92 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N21; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]'
        Info: 2: + IC(0.340 ns) + CELL(0.398 ns) = 0.738 ns; Loc. = LCCOMB_X51_Y21_N4; Fanout = 2; COMB Node = 'DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2'
        Info: 3: + IC(0.447 ns) + CELL(0.150 ns) = 1.335 ns; Loc. = LCCOMB_X50_Y21_N28; Fanout = 7; COMB Node = 'DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3'
        Info: 4: + IC(0.270 ns) + CELL(0.150 ns) = 1.755 ns; Loc. = LCCOMB_X50_Y21_N12; Fanout = 2; COMB Node = 'DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3'
        Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 2.160 ns; Loc. = LCCOMB_X50_Y21_N18; Fanout = 25; COMB Node = 'DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|camera_s1_read'
        Info: 6: + IC(0.256 ns) + CELL(0.150 ns) = 2.566 ns; Loc. = LCCOMB_X50_Y21_N0; Fanout = 27; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1'
        Info: 7: + IC(0.738 ns) + CELL(0.149 ns) = 3.453 ns; Loc. = LCCOMB_X49_Y19_N30; Fanout = 22; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena'
        Info: 8: + IC(0.276 ns) + CELL(0.393 ns) = 4.122 ns; Loc. = LCCOMB_X49_Y19_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.193 ns; Loc. = LCCOMB_X49_Y19_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.264 ns; Loc. = LCCOMB_X49_Y19_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.423 ns; Loc. = LCCOMB_X49_Y19_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.494 ns; Loc. = LCCOMB_X49_Y19_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.565 ns; Loc. = LCCOMB_X49_Y19_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.636 ns; Loc. = LCCOMB_X49_Y19_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.707 ns; Loc. = LCCOMB_X49_Y19_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.778 ns; Loc. = LCCOMB_X49_Y19_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.849 ns; Loc. = LCCOMB_X49_Y19_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT'
        Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 5.259 ns; Loc. = LCCOMB_X49_Y19_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9'
        Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.343 ns; Loc. = LCFF_X49_Y19_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
        Info: Total cell delay = 2.761 ns ( 51.68 % )
        Info: Total interconnect delay = 2.582 ns ( 48.32 % )
Warning: Can't achieve timing requirement Clock Setup: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0' along 1076 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk1"
Info: Slack time is 2.775 ns for clock "vga_pll:u6|altpll:altpll_component|_clk0" between source register "VGA_Controller:u1|V_Cont[0]" and destination register "VGA_Controller:u1|oVGA_R[2]"
    Info: Fmax is 154.23 MHz (period= 6.484 ns)
    Info: + Largest register to register requirement is 8.994 ns
        Info: + Setup relationship between source and destination is 9.259 ns
            Info: + Latch edge is 6.631 ns
                Info: Clock period of Destination clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.628 ns
                Info: Clock period of Source clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.063 ns
            Info: + Shortest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 245; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.526 ns) + CELL(0.297 ns) = 2.861 ns; Loc. = IOC_X82_Y51_N0; Fanout = 1; REG Node = 'VGA_Controller:u1|oVGA_R[2]'
                Info: Total cell delay = 0.297 ns ( 10.38 % )
                Info: Total interconnect delay = 2.564 ns ( 89.62 % )
            Info: - Longest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to source register is 2.798 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 245; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.223 ns) + CELL(0.537 ns) = 2.798 ns; Loc. = LCFF_X49_Y50_N5; Fanout = 4; REG Node = 'VGA_Controller:u1|V_Cont[0]'
                Info: Total cell delay = 0.537 ns ( 19.19 % )
                Info: Total interconnect delay = 2.261 ns ( 80.81 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.078 ns
    Info: - Longest register to register delay is 6.219 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y50_N5; Fanout = 4; REG Node = 'VGA_Controller:u1|V_Cont[0]'
        Info: 2: + IC(0.337 ns) + CELL(0.376 ns) = 0.713 ns; Loc. = LCCOMB_X49_Y50_N30; Fanout = 1; COMB Node = 'VGA_Controller:u1|LessThan6~0'
        Info: 3: + IC(0.428 ns) + CELL(0.275 ns) = 1.416 ns; Loc. = LCCOMB_X50_Y50_N20; Fanout = 2; COMB Node = 'VGA_Controller:u1|LessThan6~1'
        Info: 4: + IC(0.261 ns) + CELL(0.275 ns) = 1.952 ns; Loc. = LCCOMB_X50_Y50_N14; Fanout = 2; COMB Node = 'VGA_Controller:u1|LessThan6~2'
        Info: 5: + IC(0.271 ns) + CELL(0.275 ns) = 2.498 ns; Loc. = LCCOMB_X50_Y50_N8; Fanout = 2; COMB Node = 'VGA_Controller:u1|mVGA_R~3'
        Info: 6: + IC(0.270 ns) + CELL(0.275 ns) = 3.043 ns; Loc. = LCCOMB_X50_Y50_N4; Fanout = 30; COMB Node = 'VGA_Controller:u1|mVGA_R~6'
        Info: 7: + IC(1.956 ns) + CELL(0.150 ns) = 5.149 ns; Loc. = LCCOMB_X80_Y50_N22; Fanout = 1; COMB Node = 'VGA_Controller:u1|mVGA_R[2]~9'
        Info: 8: + IC(0.791 ns) + CELL(0.279 ns) = 6.219 ns; Loc. = IOC_X82_Y51_N0; Fanout = 1; REG Node = 'VGA_Controller:u1|oVGA_R[2]'
        Info: Total cell delay = 1.905 ns ( 30.63 % )
        Info: Total interconnect delay = 4.314 ns ( 69.37 % )
Info: Slack time is 1.928 ns for clock "GPIO_CLKIN_N1" between source register "CCD_Capture:u3|Y_Cont[8]" and destination register "RAW2RGB:u4|rGreen[7]"
    Info: Fmax is 139.63 MHz (period= 7.162 ns)
    Info: + Largest register to register requirement is 8.856 ns
        Info: + Setup relationship between source and destination is 9.090 ns
            Info: + Latch edge is 9.090 ns
                Info: Clock period of Destination clock "GPIO_CLKIN_N1" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_CLKIN_N1" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.020 ns
            Info: + Shortest clock path from clock "GPIO_CLKIN_N1" to destination register is 2.796 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'
                Info: 3: + IC(1.158 ns) + CELL(0.537 ns) = 2.796 ns; Loc. = LCFF_X62_Y37_N13; Fanout = 1; REG Node = 'RAW2RGB:u4|rGreen[7]'
                Info: Total cell delay = 1.526 ns ( 54.58 % )
                Info: Total interconnect delay = 1.270 ns ( 45.42 % )
            Info: - Longest clock path from clock "GPIO_CLKIN_N1" to source register is 2.816 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'
                Info: 3: + IC(1.178 ns) + CELL(0.537 ns) = 2.816 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 3; REG Node = 'CCD_Capture:u3|Y_Cont[8]'
                Info: Total cell delay = 1.526 ns ( 54.19 % )
                Info: Total interconnect delay = 1.290 ns ( 45.81 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.928 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 3; REG Node = 'CCD_Capture:u3|Y_Cont[8]'
        Info: 2: + IC(0.736 ns) + CELL(0.371 ns) = 1.107 ns; Loc. = LCCOMB_X60_Y35_N8; Fanout = 1; COMB Node = 'RAW2RGB:u4|Equal2~1'
        Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.775 ns; Loc. = LCCOMB_X60_Y35_N0; Fanout = 16; COMB Node = 'RAW2RGB:u4|Equal2~4'
        Info: 4: + IC(0.265 ns) + CELL(0.150 ns) = 2.190 ns; Loc. = LCCOMB_X60_Y35_N24; Fanout = 20; COMB Node = 'RAW2RGB:u4|Equal2~5'
        Info: 5: + IC(0.300 ns) + CELL(0.437 ns) = 2.927 ns; Loc. = LCCOMB_X60_Y35_N2; Fanout = 1; COMB Node = 'RAW2RGB:u4|Add0~27'
        Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 3.319 ns; Loc. = LCCOMB_X60_Y35_N6; Fanout = 1; COMB Node = 'RAW2RGB:u4|Add0~28'
        Info: 7: + IC(1.211 ns) + CELL(0.414 ns) = 4.944 ns; Loc. = LCCOMB_X61_Y37_N6; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~44'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.015 ns; Loc. = LCCOMB_X61_Y37_N8; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~46'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.086 ns; Loc. = LCCOMB_X61_Y37_N10; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~48'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.157 ns; Loc. = LCCOMB_X61_Y37_N12; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~50'
        Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 5.316 ns; Loc. = LCCOMB_X61_Y37_N14; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~52'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 5.726 ns; Loc. = LCCOMB_X61_Y37_N16; Fanout = 1; COMB Node = 'RAW2RGB:u4|Add0~53'
        Info: 13: + IC(0.698 ns) + CELL(0.420 ns) = 6.844 ns; Loc. = LCCOMB_X62_Y37_N12; Fanout = 1; COMB Node = 'RAW2RGB:u4|rGreen~129'
        Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 6.928 ns; Loc. = LCFF_X62_Y37_N13; Fanout = 1; REG Node = 'RAW2RGB:u4|rGreen[7]'
        Info: Total cell delay = 3.228 ns ( 46.59 % )
        Info: Total interconnect delay = 3.700 ns ( 53.41 % )
Info: Slack time is 1.524 ns for clock "iCLK_50" between source register "Reset_Delay:u2|Cont[25]" and destination register "Reset_Delay:u2|Cont[16]"
    Info: Fmax is 222.22 MHz (period= 4.5 ns)
    Info: + Largest register to register requirement is 5.810 ns
        Info: + Setup relationship between source and destination is 6.024 ns
            Info: + Latch edge is 6.024 ns
                Info: Clock period of Destination clock "iCLK_50" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "iCLK_50" to destination register is 2.365 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'
                Info: 2: + IC(0.869 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X47_Y1_N1; Fanout = 4; REG Node = 'Reset_Delay:u2|Cont[16]'
                Info: Total cell delay = 1.496 ns ( 63.26 % )
                Info: Total interconnect delay = 0.869 ns ( 36.74 % )
            Info: - Longest clock path from clock "iCLK_50" to source register is 2.365 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'
                Info: 2: + IC(0.869 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X47_Y1_N19; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[25]'
                Info: Total cell delay = 1.496 ns ( 63.26 % )
                Info: Total interconnect delay = 0.869 ns ( 36.74 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.286 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y1_N19; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[25]'
        Info: 2: + IC(0.730 ns) + CELL(0.275 ns) = 1.005 ns; Loc. = LCCOMB_X48_Y1_N0; Fanout = 1; COMB Node = 'Reset_Delay:u2|Equal0~7'
        Info: 3: + IC(0.459 ns) + CELL(0.150 ns) = 1.614 ns; Loc. = LCCOMB_X48_Y2_N30; Fanout = 3; COMB Node = 'Reset_Delay:u2|Equal0~8'
        Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 2.022 ns; Loc. = LCCOMB_X48_Y2_N24; Fanout = 2; COMB Node = 'Reset_Delay:u2|Equal0~9'
        Info: 5: + IC(0.258 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y2_N26; Fanout = 1; COMB Node = 'Reset_Delay:u2|Equal0~11'
        Info: 6: + IC(0.251 ns) + CELL(0.150 ns) = 2.956 ns; Loc. = LCCOMB_X48_Y2_N16; Fanout = 32; COMB Node = 'Reset_Delay:u2|Equal0~12'
        Info: 7: + IC(0.670 ns) + CELL(0.660 ns) = 4.286 ns; Loc. = LCFF_X47_Y1_N1; Fanout = 4; REG Node = 'Reset_Delay:u2|Cont[16]'
        Info: Total cell delay = 1.660 ns ( 38.73 % )
        Info: Total interconnect delay = 2.626 ns ( 61.27 % )
Info: No valid register-to-register data paths exist for clock "iTD1_CLK27"
Info: No valid register-to-register data paths exist for clock "GPIO_CLKOUT_N1"
Info: No valid register-to-register data paths exist for clock "oDRAM0_CLK"
Info: Slack time is 1.719 ns for clock "iCLK_50_4" between source register "DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request" and destination register "DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1"
    Info: + Largest register to register requirement is 2.433 ns
        Info: + Setup relationship between source and destination is 2.595 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "iCLK_50_4" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.405 ns
                Info: Clock period of Source clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.052 ns
            Info: + Shortest clock path from clock "iCLK_50_4" to destination register is 2.891 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'
                Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.891 ns; Loc. = LCFF_X44_Y20_N5; Fanout = 1; REG Node = 'DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1'
                Info: Total cell delay = 1.526 ns ( 52.78 % )
                Info: Total interconnect delay = 1.365 ns ( 47.22 % )
            Info: - Longest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to source register is 2.839 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 2.839 ns; Loc. = LCFF_X45_Y20_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request'
                Info: Total cell delay = 0.537 ns ( 18.92 % )
                Info: Total interconnect delay = 2.302 ns ( 81.08 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 0.714 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y20_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request'
        Info: 2: + IC(0.481 ns) + CELL(0.149 ns) = 0.630 ns; Loc. = LCCOMB_X44_Y20_N4; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.714 ns; Loc. = LCFF_X44_Y20_N5; Fanout = 1; REG Node = 'DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1'
        Info: Total cell delay = 0.233 ns ( 32.63 % )
        Info: Total interconnect delay = 0.481 ns ( 67.37 % )
Info: Clock "altera_internal_jtag~UPDATEUSER" Internal fmax is restricted to 500.0 MHz between source register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]" and destination register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]"
    Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.951 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y23_N27; Fanout = 5; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]'
            Info: 2: + IC(0.291 ns) + CELL(0.660 ns) = 0.951 ns; Loc. = LCFF_X41_Y23_N1; Fanout = 2; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]'
            Info: Total cell delay = 0.660 ns ( 69.40 % )
            Info: Total interconnect delay = 0.291 ns ( 30.60 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~UPDATEUSER" to destination register is 6.718 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'
                Info: 2: + IC(4.935 ns) + CELL(0.000 ns) = 4.935 ns; Loc. = CLKCTRL_G10; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'
                Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 6.718 ns; Loc. = LCFF_X41_Y23_N1; Fanout = 2; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]'
                Info: Total cell delay = 0.537 ns ( 7.99 % )
                Info: Total interconnect delay = 6.181 ns ( 92.01 % )
            Info: - Longest clock path from clock "altera_internal_jtag~UPDATEUSER" to source register is 6.718 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'
                Info: 2: + IC(4.935 ns) + CELL(0.000 ns) = 4.935 ns; Loc. = CLKCTRL_G10; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'
                Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 6.718 ns; Loc. = LCFF_X41_Y23_N27; Fanout = 5; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]'
                Info: Total cell delay = 0.537 ns ( 7.99 % )
                Info: Total interconnect delay = 6.181 ns ( 92.01 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 119.3 MHz between source register "sld_hub:sld_hub_inst|irsr_reg[1]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 8.382 ns)
    Info: + Longest register to register delay is 3.979 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y24_N13; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[1]'
        Info: 2: + IC(0.810 ns) + CELL(0.376 ns) = 1.186 ns; Loc. = LCCOMB_X43_Y23_N16; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst|Equal3~0'
        Info: 3: + IC(0.974 ns) + CELL(0.393 ns) = 2.553 ns; Loc. = LCCOMB_X44_Y25_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~8'
        Info: 4: + IC(0.243 ns) + CELL(0.416 ns) = 3.212 ns; Loc. = LCCOMB_X44_Y25_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~11'
        Info: 5: + IC(0.270 ns) + CELL(0.413 ns) = 3.895 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~10'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.979 ns; Loc. = LCFF_X44_Y25_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.682 ns ( 42.27 % )
        Info: Total interconnect delay = 2.297 ns ( 57.73 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.267 ns) + CELL(0.537 ns) = 4.677 ns; Loc. = LCFF_X44_Y25_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.537 ns ( 11.48 % )
            Info: Total interconnect delay = 4.140 ns ( 88.52 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.675 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.265 ns) + CELL(0.537 ns) = 4.675 ns; Loc. = LCFF_X44_Y24_N13; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[1]'
            Info: Total cell delay = 0.537 ns ( 11.49 % )
            Info: Total interconnect delay = 4.138 ns ( 88.51 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "altera_internal_jtag~CLKDRUSER" has Internal fmax of 406.5 MHz between source register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]" and destination register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]" (period= 2.46 ns)
    Info: + Longest register to register delay is 2.246 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y24_N7; Fanout = 7; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]'
        Info: 2: + IC(0.362 ns) + CELL(0.414 ns) = 0.776 ns; Loc. = LCCOMB_X43_Y24_N10; Fanout = 2; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.847 ns; Loc. = LCCOMB_X43_Y24_N12; Fanout = 2; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.006 ns; Loc. = LCCOMB_X43_Y24_N14; Fanout = 2; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.077 ns; Loc. = LCCOMB_X43_Y24_N16; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.487 ns; Loc. = LCCOMB_X43_Y24_N18; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8'
        Info: 7: + IC(0.255 ns) + CELL(0.420 ns) = 2.162 ns; Loc. = LCCOMB_X43_Y24_N24; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~13'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.246 ns; Loc. = LCFF_X43_Y24_N25; Fanout = 6; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]'
        Info: Total cell delay = 1.629 ns ( 72.53 % )
        Info: Total interconnect delay = 0.617 ns ( 27.47 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~CLKDRUSER" to destination register is 6.452 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
            Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
            Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 6.452 ns; Loc. = LCFF_X43_Y24_N25; Fanout = 6; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]'
            Info: Total cell delay = 0.537 ns ( 8.32 % )
            Info: Total interconnect delay = 5.915 ns ( 91.68 % )
        Info: - Longest clock path from clock "altera_internal_jtag~CLKDRUSER" to source register is 6.452 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
            Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
            Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 6.452 ns; Loc. = LCFF_X43_Y24_N7; Fanout = 7; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]'
            Info: Total cell delay = 0.537 ns ( 8.32 % )
            Info: Total interconnect delay = 5.915 ns ( 91.68 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Clock period specified in clock requirement for clock "sdram_pll:u7|altpll:altpll_component|_clk0" must be greater than or equal to the I/O edge rate limit of 4.760 ns in the currently selected device
Warning: Clock period specified for PLL output clock "sdram_pll:u7|altpll:altpll_component|_clk2" must be greater than or equal to 2.777 ns for output I/O "oDRAM1_CLK"
Info: Minimum slack time is 391 ps for clock "sdram_pll:u7|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u9|command:command1|do_rw" and destination register "Sdram_Control_4Port:u9|command:command1|do_rw"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N7; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9|command:command1|do_rw'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y20_N6; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u9|command:command1|do_rw~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y20_N7; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9|command:command1|do_rw'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.618 ns
                Info: Clock period of Destination clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.618 ns
                Info: Clock period of Source clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination register is 2.751 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.189 ns) + CELL(0.537 ns) = 2.751 ns; Loc. = LCFF_X1_Y20_N7; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 19.52 % )
                Info: Total interconnect delay = 2.214 ns ( 80.48 % )
            Info: - Shortest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to source register is 2.751 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.189 ns) + CELL(0.537 ns) = 2.751 ns; Loc. = LCFF_X1_Y20_N7; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 19.52 % )
                Info: Total interconnect delay = 2.214 ns ( 80.48 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" between source register "DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype" and destination register "DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y26_N29; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X53_Y26_N28; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X53_Y26_N29; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.595 ns
                Info: Clock period of Destination clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.595 ns
                Info: Clock period of Source clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to destination register is 2.829 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X53_Y26_N29; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype'
                Info: Total cell delay = 0.537 ns ( 18.98 % )
                Info: Total interconnect delay = 2.292 ns ( 81.02 % )
            Info: - Shortest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to source register is 2.829 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X53_Y26_N29; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype'
                Info: Total cell delay = 0.537 ns ( 18.98 % )
                Info: Total interconnect delay = 2.292 ns ( 81.02 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "vga_pll:u6|altpll:altpll_component|_clk0" between source register "VGA_Controller:u1|mVGA_V_SYNC" and destination register "VGA_Controller:u1|mVGA_V_SYNC"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y50_N23; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y50_N22; Fanout = 1; COMB Node = 'VGA_Controller:u1|mVGA_V_SYNC~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y50_N23; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.628 ns
                Info: Clock period of Destination clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.628 ns
                Info: Clock period of Source clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.801 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 245; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.801 ns; Loc. = LCFF_X51_Y50_N23; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 19.17 % )
                Info: Total interconnect delay = 2.264 ns ( 80.83 % )
            Info: - Shortest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to source register is 2.801 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 245; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.801 ns; Loc. = LCFF_X51_Y50_N23; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 19.17 % )
                Info: Total interconnect delay = 2.264 ns ( 80.83 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 299 ps for clock "GPIO_CLKIN_N1" between source register "CCD_Capture:u3|Y_Cont[1]" and destination register "RAW2RGB:u4|dval_ctrl"
    Info: + Shortest register to register delay is 1.127 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y35_N3; Fanout = 3; REG Node = 'CCD_Capture:u3|Y_Cont[1]'
        Info: 2: + IC(0.500 ns) + CELL(0.150 ns) = 0.650 ns; Loc. = LCCOMB_X60_Y35_N10; Fanout = 1; COMB Node = 'RAW2RGB:u4|Equal2~0'
        Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.043 ns; Loc. = LCCOMB_X60_Y35_N0; Fanout = 16; COMB Node = 'RAW2RGB:u4|Equal2~4'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.127 ns; Loc. = LCFF_X60_Y35_N1; Fanout = 1; REG Node = 'RAW2RGB:u4|dval_ctrl'
        Info: Total cell delay = 0.384 ns ( 34.07 % )
        Info: Total interconnect delay = 0.743 ns ( 65.93 % )
    Info: - Smallest register to register requirement is 0.828 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "GPIO_CLKIN_N1" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_CLKIN_N1" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.812 ns
            Info: + Longest clock path from clock "GPIO_CLKIN_N1" to destination register is 3.628 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(2.102 ns) + CELL(0.537 ns) = 3.628 ns; Loc. = LCFF_X60_Y35_N1; Fanout = 1; REG Node = 'RAW2RGB:u4|dval_ctrl'
                Info: Total cell delay = 1.526 ns ( 42.06 % )
                Info: Total interconnect delay = 2.102 ns ( 57.94 % )
            Info: - Shortest clock path from clock "GPIO_CLKIN_N1" to source register is 2.816 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'
                Info: 3: + IC(1.178 ns) + CELL(0.537 ns) = 2.816 ns; Loc. = LCFF_X59_Y35_N3; Fanout = 3; REG Node = 'CCD_Capture:u3|Y_Cont[1]'
                Info: Total cell delay = 1.526 ns ( 54.19 % )
                Info: Total interconnect delay = 1.290 ns ( 45.81 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.363 ns for clock "iCLK_50" between source register "I2C_CCD_Config:u10|senosr_exposure[13]" and destination register "I2C_CCD_Config:u10|mI2C_DATA[13]"
    Info: + Shortest register to register delay is 1.297 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y3_N21; Fanout = 5; REG Node = 'I2C_CCD_Config:u10|senosr_exposure[13]'
        Info: 2: + IC(0.798 ns) + CELL(0.415 ns) = 1.213 ns; Loc. = LCCOMB_X51_Y4_N12; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10|Mux10~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.297 ns; Loc. = LCFF_X51_Y4_N13; Fanout = 1; REG Node = 'I2C_CCD_Config:u10|mI2C_DATA[13]'
        Info: Total cell delay = 0.499 ns ( 38.47 % )
        Info: Total interconnect delay = 0.798 ns ( 61.53 % )
    Info: - Smallest register to register requirement is 3.660 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "iCLK_50" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.644 ns
            Info: + Longest clock path from clock "iCLK_50" to destination register is 6.906 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'
                Info: 2: + IC(0.650 ns) + CELL(0.787 ns) = 2.396 ns; Loc. = LCFF_X50_Y4_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK'
                Info: 3: + IC(2.725 ns) + CELL(0.000 ns) = 5.121 ns; Loc. = CLKCTRL_G7; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(1.248 ns) + CELL(0.537 ns) = 6.906 ns; Loc. = LCFF_X51_Y4_N13; Fanout = 1; REG Node = 'I2C_CCD_Config:u10|mI2C_DATA[13]'
                Info: Total cell delay = 2.283 ns ( 33.06 % )
                Info: Total interconnect delay = 4.623 ns ( 66.94 % )
            Info: - Shortest clock path from clock "iCLK_50" to source register is 3.262 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'
                Info: 2: + IC(1.766 ns) + CELL(0.537 ns) = 3.262 ns; Loc. = LCFF_X50_Y3_N21; Fanout = 5; REG Node = 'I2C_CCD_Config:u10|senosr_exposure[13]'
                Info: Total cell delay = 1.496 ns ( 45.86 % )
                Info: Total interconnect delay = 1.766 ns ( 54.14 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement iCLK_50 along 115 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "iCLK_50_4" between source register "DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg" and destination register "DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y18_N11; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y18_N10; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y18_N11; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "iCLK_50_4" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50_4" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "iCLK_50_4" to destination register is 2.877 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'
                Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X44_Y18_N11; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg'
                Info: Total cell delay = 1.526 ns ( 53.04 % )
                Info: Total interconnect delay = 1.351 ns ( 46.96 % )
            Info: - Shortest clock path from clock "iCLK_50_4" to source register is 2.877 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'
                Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X44_Y18_N11; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg'
                Info: Total cell delay = 1.526 ns ( 53.04 % )
                Info: Total interconnect delay = 1.351 ns ( 46.96 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve timing requirement tsu along 32 path(s). See Report window for details.
Info: Slack time is -395 ps for clock "iCLK_50" between source pin "DRAM_DQ[30]" and destination register "Sdram_Control_4Port:u9|mDATAOUT[14]"
    Info: + tsu requirement for source pin and destination register is 1.000 ns
    Info: - tsu from clock to input pin is 1.395 ns
        Info: + Longest pin to register delay is 1.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB1; Fanout = 1; PIN Node = 'DRAM_DQ[30]'
            Info: 2: + IC(0.000 ns) + CELL(1.229 ns) = 1.229 ns; Loc. = IOC_X0_Y14_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u9|mDATAOUT[14]'
            Info: Total cell delay = 1.229 ns ( 100.00 % )
        Info: - Offset between input clock "iCLK_50" and output clock "sdram_pll:u7|altpll:altpll_component|_clk0" is -2.618 ns
        Info: + Micro setup delay of destination is 0.076 ns
        Info: - Shortest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination register is 2.528 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.235 ns) + CELL(0.268 ns) = 2.528 ns; Loc. = IOC_X0_Y14_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u9|mDATAOUT[14]'
            Info: Total cell delay = 0.268 ns ( 10.60 % )
            Info: Total interconnect delay = 2.260 ns ( 89.40 % )
Warning: Can't achieve timing requirement tco along 161 path(s). See Report window for details.
Info: Slack time is -4.961 ns for clock "iCLK_50" between source memory "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]" and destination pin "DRAM_DQ[12]"
    Info: + tco requirement for source memory and destination pin is 1.000 ns
    Info: - tco from clock to output pin is 5.961 ns
        Info: + Offset between input clock "iCLK_50" and output clock "sdram_pll:u7|altpll:altpll_component|_clk0" is -2.618 ns
        Info: + Longest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to source memory is 2.805 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.145 ns) + CELL(0.635 ns) = 2.805 ns; Loc. = M4K_X17_Y10; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]'
            Info: Total cell delay = 0.635 ns ( 22.64 % )
            Info: Total interconnect delay = 2.170 ns ( 77.36 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Longest memory to pin delay is 5.565 ns
            Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X17_Y10; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]'
            Info: 2: + IC(0.734 ns) + CELL(0.437 ns) = 1.259 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|mDATAIN[12]~28'
            Info: 3: + IC(1.644 ns) + CELL(2.662 ns) = 5.565 ns; Loc. = PIN_AG2; Fanout = 0; PIN Node = 'DRAM_DQ[12]'
            Info: Total cell delay = 3.187 ns ( 57.27 % )
            Info: Total interconnect delay = 2.378 ns ( 42.73 % )
Info: Longest tpd from source pin "iSW[3]" to destination pin "oLEDR[3]" is 10.645 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW[3]'
    Info: 2: + IC(6.975 ns) + CELL(2.818 ns) = 10.645 ns; Loc. = PIN_AJ4; Fanout = 0; PIN Node = 'oLEDR[3]'
    Info: Total cell delay = 3.670 ns ( 34.48 % )
    Info: Total interconnect delay = 6.975 ns ( 65.52 % )
Info: th for register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~CLKDRUSER") is 2.660 ns
    Info: + Longest clock path from clock "altera_internal_jtag~CLKDRUSER" to destination register is 6.451 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
        Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
        Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 6.451 ns; Loc. = LCFF_X41_Y25_N3; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967'
        Info: Total cell delay = 0.537 ns ( 8.32 % )
        Info: Total interconnect delay = 5.914 ns ( 91.68 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.057 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 20; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(3.691 ns) + CELL(0.366 ns) = 4.057 ns; Loc. = LCFF_X41_Y25_N3; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967'
        Info: Total cell delay = 0.366 ns ( 9.02 % )
        Info: Total interconnect delay = 3.691 ns ( 90.98 % )
Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (High) along 1151 path(s). See Report window for details.
Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (Low) along 1151 path(s). See Report window for details.
Info: Minimum pulse width minimum slack time is -1.477 ns between clock "sdram_pll:u7|altpll:altpll_component|_clk0" and destination register "Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg"
    Info: + non-inverted clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination has high pulse width of 0.903 ns
        Info: Clock period of Source clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with non-inverted offset of -2.618 ns and duty cycle of 50
    Info: - Register "Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg" has a high minimum pulse width requirement of 2.380 ns
Info: Minimum pulse width minimum slack time is -1.476 ns between clock "sdram_pll:u7|altpll:altpll_component|_clk0" and destination register "Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg"
    Info: + non-inverted clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination has low pulse width of 0.904 ns
        Info: Clock period of Source clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with non-inverted offset of -2.618 ns and duty cycle of 50
    Info: - Register "Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg" has a low minimum pulse width requirement of 2.380 ns
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 271 megabytes
    Info: Processing ended: Sat Oct 07 00:25:52 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


