

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_2'
================================================================
* Date:           Tue Feb 11 03:46:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.194 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %idx"   --->   Operation 6 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_59_val"   --->   Operation 7 'read' 'weights_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_58_val"   --->   Operation 8 'read' 'weights_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_57_val"   --->   Operation 9 'read' 'weights_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_56_val"   --->   Operation 10 'read' 'weights_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_55_val"   --->   Operation 11 'read' 'weights_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_54_val"   --->   Operation 12 'read' 'weights_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_53_val"   --->   Operation 13 'read' 'weights_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_52_val"   --->   Operation 14 'read' 'weights_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_51_val"   --->   Operation 15 'read' 'weights_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_50_val"   --->   Operation 16 'read' 'weights_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_49_val"   --->   Operation 17 'read' 'weights_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_48_val"   --->   Operation 18 'read' 'weights_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_47_val"   --->   Operation 19 'read' 'weights_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_46_val"   --->   Operation 20 'read' 'weights_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_45_val"   --->   Operation 21 'read' 'weights_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_44_val"   --->   Operation 22 'read' 'weights_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_43_val"   --->   Operation 23 'read' 'weights_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_42_val"   --->   Operation 24 'read' 'weights_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_41_val"   --->   Operation 25 'read' 'weights_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_40_val"   --->   Operation 26 'read' 'weights_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_299_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_299_val"   --->   Operation 27 'read' 'data_299_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_298_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_298_val"   --->   Operation 28 'read' 'data_298_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_297_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_297_val"   --->   Operation 29 'read' 'data_297_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_296_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_296_val"   --->   Operation 30 'read' 'data_296_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_295_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_295_val"   --->   Operation 31 'read' 'data_295_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_294_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_294_val"   --->   Operation 32 'read' 'data_294_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_293_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_293_val"   --->   Operation 33 'read' 'data_293_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_292_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_292_val"   --->   Operation 34 'read' 'data_292_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_291_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_291_val"   --->   Operation 35 'read' 'data_291_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_290_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_290_val"   --->   Operation 36 'read' 'data_290_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_289_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_289_val"   --->   Operation 37 'read' 'data_289_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_288_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_288_val"   --->   Operation 38 'read' 'data_288_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_287_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_287_val"   --->   Operation 39 'read' 'data_287_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_286_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_286_val"   --->   Operation 40 'read' 'data_286_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_285_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_285_val"   --->   Operation 41 'read' 'data_285_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_284_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_284_val"   --->   Operation 42 'read' 'data_284_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_283_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_283_val"   --->   Operation 43 'read' 'data_283_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_282_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_282_val"   --->   Operation 44 'read' 'data_282_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_281_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_281_val"   --->   Operation 45 'read' 'data_281_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_280_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_280_val"   --->   Operation 46 'read' 'data_280_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_279_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_279_val"   --->   Operation 47 'read' 'data_279_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_278_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_278_val"   --->   Operation 48 'read' 'data_278_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_277_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_277_val"   --->   Operation 49 'read' 'data_277_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_276_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_276_val"   --->   Operation 50 'read' 'data_276_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_275_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_275_val"   --->   Operation 51 'read' 'data_275_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_274_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_274_val"   --->   Operation 52 'read' 'data_274_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_273_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_273_val"   --->   Operation 53 'read' 'data_273_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_272_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_272_val"   --->   Operation 54 'read' 'data_272_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_271_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_271_val"   --->   Operation 55 'read' 'data_271_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_270_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_270_val"   --->   Operation 56 'read' 'data_270_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_269_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_269_val"   --->   Operation 57 'read' 'data_269_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_268_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_268_val"   --->   Operation 58 'read' 'data_268_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_267_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_267_val"   --->   Operation 59 'read' 'data_267_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_266_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_266_val"   --->   Operation 60 'read' 'data_266_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_265_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_265_val"   --->   Operation 61 'read' 'data_265_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_264_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_264_val"   --->   Operation 62 'read' 'data_264_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_263_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_263_val"   --->   Operation 63 'read' 'data_263_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_262_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_262_val"   --->   Operation 64 'read' 'data_262_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_261_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_261_val"   --->   Operation 65 'read' 'data_261_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_260_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_260_val"   --->   Operation 66 'read' 'data_260_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_259_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_259_val"   --->   Operation 67 'read' 'data_259_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_258_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_258_val"   --->   Operation 68 'read' 'data_258_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_257_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_257_val"   --->   Operation 69 'read' 'data_257_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_256_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_256_val"   --->   Operation 70 'read' 'data_256_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_255_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_255_val"   --->   Operation 71 'read' 'data_255_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_254_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_254_val"   --->   Operation 72 'read' 'data_254_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_253_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_253_val"   --->   Operation 73 'read' 'data_253_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_252_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_252_val"   --->   Operation 74 'read' 'data_252_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_251_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_251_val"   --->   Operation 75 'read' 'data_251_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_250_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_250_val"   --->   Operation 76 'read' 'data_250_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_249_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_249_val"   --->   Operation 77 'read' 'data_249_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_248_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_248_val"   --->   Operation 78 'read' 'data_248_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_247_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_247_val"   --->   Operation 79 'read' 'data_247_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_246_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_246_val"   --->   Operation 80 'read' 'data_246_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_245_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_245_val"   --->   Operation 81 'read' 'data_245_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_244_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_244_val"   --->   Operation 82 'read' 'data_244_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_243_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_243_val"   --->   Operation 83 'read' 'data_243_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_242_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_242_val"   --->   Operation 84 'read' 'data_242_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_241_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_241_val"   --->   Operation 85 'read' 'data_241_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_240_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_240_val"   --->   Operation 86 'read' 'data_240_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_239_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_239_val"   --->   Operation 87 'read' 'data_239_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_238_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_238_val"   --->   Operation 88 'read' 'data_238_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_237_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_237_val"   --->   Operation 89 'read' 'data_237_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_236_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_236_val"   --->   Operation 90 'read' 'data_236_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_235_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_235_val"   --->   Operation 91 'read' 'data_235_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%data_234_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_234_val"   --->   Operation 92 'read' 'data_234_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%data_233_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_233_val"   --->   Operation 93 'read' 'data_233_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_232_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_232_val"   --->   Operation 94 'read' 'data_232_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_231_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_231_val"   --->   Operation 95 'read' 'data_231_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_230_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_230_val"   --->   Operation 96 'read' 'data_230_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_229_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_229_val"   --->   Operation 97 'read' 'data_229_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%data_228_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_228_val"   --->   Operation 98 'read' 'data_228_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%data_227_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_227_val"   --->   Operation 99 'read' 'data_227_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_226_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_226_val"   --->   Operation 100 'read' 'data_226_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%data_225_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_225_val"   --->   Operation 101 'read' 'data_225_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%data_224_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_224_val"   --->   Operation 102 'read' 'data_224_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_223_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_223_val"   --->   Operation 103 'read' 'data_223_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_222_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_222_val"   --->   Operation 104 'read' 'data_222_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%data_221_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_221_val"   --->   Operation 105 'read' 'data_221_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_220_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_220_val"   --->   Operation 106 'read' 'data_220_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%data_219_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_219_val"   --->   Operation 107 'read' 'data_219_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%data_218_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_218_val"   --->   Operation 108 'read' 'data_218_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%data_217_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_217_val"   --->   Operation 109 'read' 'data_217_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%data_216_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_216_val"   --->   Operation 110 'read' 'data_216_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%data_215_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_215_val"   --->   Operation 111 'read' 'data_215_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_214_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_214_val"   --->   Operation 112 'read' 'data_214_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%data_213_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_213_val"   --->   Operation 113 'read' 'data_213_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_212_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_212_val"   --->   Operation 114 'read' 'data_212_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_211_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_211_val"   --->   Operation 115 'read' 'data_211_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_210_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_210_val"   --->   Operation 116 'read' 'data_210_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_209_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_209_val"   --->   Operation 117 'read' 'data_209_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_208_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_208_val"   --->   Operation 118 'read' 'data_208_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_207_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_207_val"   --->   Operation 119 'read' 'data_207_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%data_206_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_206_val"   --->   Operation 120 'read' 'data_206_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_205_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_205_val"   --->   Operation 121 'read' 'data_205_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%data_204_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_204_val"   --->   Operation 122 'read' 'data_204_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%data_203_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_203_val"   --->   Operation 123 'read' 'data_203_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_202_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_202_val"   --->   Operation 124 'read' 'data_202_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%data_201_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_201_val"   --->   Operation 125 'read' 'data_201_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%data_200_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_200_val"   --->   Operation 126 'read' 'data_200_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.93ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_200_val_read, i9 201, i13 %data_201_val_read, i9 202, i13 %data_202_val_read, i9 203, i13 %data_203_val_read, i9 204, i13 %data_204_val_read, i9 205, i13 %data_205_val_read, i9 206, i13 %data_206_val_read, i9 207, i13 %data_207_val_read, i9 208, i13 %data_208_val_read, i9 209, i13 %data_209_val_read, i9 210, i13 %data_210_val_read, i9 211, i13 %data_211_val_read, i9 212, i13 %data_212_val_read, i9 213, i13 %data_213_val_read, i9 214, i13 %data_214_val_read, i9 215, i13 %data_215_val_read, i9 216, i13 %data_216_val_read, i9 217, i13 %data_217_val_read, i9 218, i13 %data_218_val_read, i9 219, i13 %data_219_val_read, i9 220, i13 %data_220_val_read, i9 221, i13 %data_221_val_read, i9 222, i13 %data_222_val_read, i9 223, i13 %data_223_val_read, i9 224, i13 %data_224_val_read, i9 225, i13 %data_225_val_read, i9 226, i13 %data_226_val_read, i9 227, i13 %data_227_val_read, i9 228, i13 %data_228_val_read, i9 229, i13 %data_229_val_read, i9 230, i13 %data_230_val_read, i9 231, i13 %data_231_val_read, i9 232, i13 %data_232_val_read, i9 233, i13 %data_233_val_read, i9 234, i13 %data_234_val_read, i9 235, i13 %data_235_val_read, i9 236, i13 %data_236_val_read, i9 237, i13 %data_237_val_read, i9 238, i13 %data_238_val_read, i9 239, i13 %data_239_val_read, i9 240, i13 %data_240_val_read, i9 241, i13 %data_241_val_read, i9 242, i13 %data_242_val_read, i9 243, i13 %data_243_val_read, i9 244, i13 %data_244_val_read, i9 245, i13 %data_245_val_read, i9 246, i13 %data_246_val_read, i9 247, i13 %data_247_val_read, i9 248, i13 %data_248_val_read, i9 249, i13 %data_249_val_read, i9 250, i13 %data_250_val_read, i9 251, i13 %data_251_val_read, i9 252, i13 %data_252_val_read, i9 253, i13 %data_253_val_read, i9 254, i13 %data_254_val_read, i9 255, i13 %data_255_val_read, i9 256, i13 %data_256_val_read, i9 257, i13 %data_257_val_read, i9 258, i13 %data_258_val_read, i9 259, i13 %data_259_val_read, i9 260, i13 %data_260_val_read, i9 261, i13 %data_261_val_read, i9 262, i13 %data_262_val_read, i9 263, i13 %data_263_val_read, i9 264, i13 %data_264_val_read, i9 265, i13 %data_265_val_read, i9 266, i13 %data_266_val_read, i9 267, i13 %data_267_val_read, i9 268, i13 %data_268_val_read, i9 269, i13 %data_269_val_read, i9 270, i13 %data_270_val_read, i9 271, i13 %data_271_val_read, i9 272, i13 %data_272_val_read, i9 273, i13 %data_273_val_read, i9 274, i13 %data_274_val_read, i9 275, i13 %data_275_val_read, i9 276, i13 %data_276_val_read, i9 277, i13 %data_277_val_read, i9 278, i13 %data_278_val_read, i9 279, i13 %data_279_val_read, i9 280, i13 %data_280_val_read, i9 281, i13 %data_281_val_read, i9 282, i13 %data_282_val_read, i9 283, i13 %data_283_val_read, i9 284, i13 %data_284_val_read, i9 285, i13 %data_285_val_read, i9 286, i13 %data_286_val_read, i9 287, i13 %data_287_val_read, i9 288, i13 %data_288_val_read, i9 289, i13 %data_289_val_read, i9 290, i13 %data_290_val_read, i13 0, i9 %idx_read"   --->   Operation 127 'sparsemux' 'a' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.93ns)   --->   "%a_10 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_201_val_read, i9 201, i13 %data_202_val_read, i9 202, i13 %data_203_val_read, i9 203, i13 %data_204_val_read, i9 204, i13 %data_205_val_read, i9 205, i13 %data_206_val_read, i9 206, i13 %data_207_val_read, i9 207, i13 %data_208_val_read, i9 208, i13 %data_209_val_read, i9 209, i13 %data_210_val_read, i9 210, i13 %data_211_val_read, i9 211, i13 %data_212_val_read, i9 212, i13 %data_213_val_read, i9 213, i13 %data_214_val_read, i9 214, i13 %data_215_val_read, i9 215, i13 %data_216_val_read, i9 216, i13 %data_217_val_read, i9 217, i13 %data_218_val_read, i9 218, i13 %data_219_val_read, i9 219, i13 %data_220_val_read, i9 220, i13 %data_221_val_read, i9 221, i13 %data_222_val_read, i9 222, i13 %data_223_val_read, i9 223, i13 %data_224_val_read, i9 224, i13 %data_225_val_read, i9 225, i13 %data_226_val_read, i9 226, i13 %data_227_val_read, i9 227, i13 %data_228_val_read, i9 228, i13 %data_229_val_read, i9 229, i13 %data_230_val_read, i9 230, i13 %data_231_val_read, i9 231, i13 %data_232_val_read, i9 232, i13 %data_233_val_read, i9 233, i13 %data_234_val_read, i9 234, i13 %data_235_val_read, i9 235, i13 %data_236_val_read, i9 236, i13 %data_237_val_read, i9 237, i13 %data_238_val_read, i9 238, i13 %data_239_val_read, i9 239, i13 %data_240_val_read, i9 240, i13 %data_241_val_read, i9 241, i13 %data_242_val_read, i9 242, i13 %data_243_val_read, i9 243, i13 %data_244_val_read, i9 244, i13 %data_245_val_read, i9 245, i13 %data_246_val_read, i9 246, i13 %data_247_val_read, i9 247, i13 %data_248_val_read, i9 248, i13 %data_249_val_read, i9 249, i13 %data_250_val_read, i9 250, i13 %data_251_val_read, i9 251, i13 %data_252_val_read, i9 252, i13 %data_253_val_read, i9 253, i13 %data_254_val_read, i9 254, i13 %data_255_val_read, i9 255, i13 %data_256_val_read, i9 256, i13 %data_257_val_read, i9 257, i13 %data_258_val_read, i9 258, i13 %data_259_val_read, i9 259, i13 %data_260_val_read, i9 260, i13 %data_261_val_read, i9 261, i13 %data_262_val_read, i9 262, i13 %data_263_val_read, i9 263, i13 %data_264_val_read, i9 264, i13 %data_265_val_read, i9 265, i13 %data_266_val_read, i9 266, i13 %data_267_val_read, i9 267, i13 %data_268_val_read, i9 268, i13 %data_269_val_read, i9 269, i13 %data_270_val_read, i9 270, i13 %data_271_val_read, i9 271, i13 %data_272_val_read, i9 272, i13 %data_273_val_read, i9 273, i13 %data_274_val_read, i9 274, i13 %data_275_val_read, i9 275, i13 %data_276_val_read, i9 276, i13 %data_277_val_read, i9 277, i13 %data_278_val_read, i9 278, i13 %data_279_val_read, i9 279, i13 %data_280_val_read, i9 280, i13 %data_281_val_read, i9 281, i13 %data_282_val_read, i9 282, i13 %data_283_val_read, i9 283, i13 %data_284_val_read, i9 284, i13 %data_285_val_read, i9 285, i13 %data_286_val_read, i9 286, i13 %data_287_val_read, i9 287, i13 %data_288_val_read, i9 288, i13 %data_289_val_read, i9 289, i13 %data_290_val_read, i9 290, i13 %data_291_val_read, i13 0, i9 %idx_read"   --->   Operation 128 'sparsemux' 'a_10' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.93ns)   --->   "%a_11 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_202_val_read, i9 201, i13 %data_203_val_read, i9 202, i13 %data_204_val_read, i9 203, i13 %data_205_val_read, i9 204, i13 %data_206_val_read, i9 205, i13 %data_207_val_read, i9 206, i13 %data_208_val_read, i9 207, i13 %data_209_val_read, i9 208, i13 %data_210_val_read, i9 209, i13 %data_211_val_read, i9 210, i13 %data_212_val_read, i9 211, i13 %data_213_val_read, i9 212, i13 %data_214_val_read, i9 213, i13 %data_215_val_read, i9 214, i13 %data_216_val_read, i9 215, i13 %data_217_val_read, i9 216, i13 %data_218_val_read, i9 217, i13 %data_219_val_read, i9 218, i13 %data_220_val_read, i9 219, i13 %data_221_val_read, i9 220, i13 %data_222_val_read, i9 221, i13 %data_223_val_read, i9 222, i13 %data_224_val_read, i9 223, i13 %data_225_val_read, i9 224, i13 %data_226_val_read, i9 225, i13 %data_227_val_read, i9 226, i13 %data_228_val_read, i9 227, i13 %data_229_val_read, i9 228, i13 %data_230_val_read, i9 229, i13 %data_231_val_read, i9 230, i13 %data_232_val_read, i9 231, i13 %data_233_val_read, i9 232, i13 %data_234_val_read, i9 233, i13 %data_235_val_read, i9 234, i13 %data_236_val_read, i9 235, i13 %data_237_val_read, i9 236, i13 %data_238_val_read, i9 237, i13 %data_239_val_read, i9 238, i13 %data_240_val_read, i9 239, i13 %data_241_val_read, i9 240, i13 %data_242_val_read, i9 241, i13 %data_243_val_read, i9 242, i13 %data_244_val_read, i9 243, i13 %data_245_val_read, i9 244, i13 %data_246_val_read, i9 245, i13 %data_247_val_read, i9 246, i13 %data_248_val_read, i9 247, i13 %data_249_val_read, i9 248, i13 %data_250_val_read, i9 249, i13 %data_251_val_read, i9 250, i13 %data_252_val_read, i9 251, i13 %data_253_val_read, i9 252, i13 %data_254_val_read, i9 253, i13 %data_255_val_read, i9 254, i13 %data_256_val_read, i9 255, i13 %data_257_val_read, i9 256, i13 %data_258_val_read, i9 257, i13 %data_259_val_read, i9 258, i13 %data_260_val_read, i9 259, i13 %data_261_val_read, i9 260, i13 %data_262_val_read, i9 261, i13 %data_263_val_read, i9 262, i13 %data_264_val_read, i9 263, i13 %data_265_val_read, i9 264, i13 %data_266_val_read, i9 265, i13 %data_267_val_read, i9 266, i13 %data_268_val_read, i9 267, i13 %data_269_val_read, i9 268, i13 %data_270_val_read, i9 269, i13 %data_271_val_read, i9 270, i13 %data_272_val_read, i9 271, i13 %data_273_val_read, i9 272, i13 %data_274_val_read, i9 273, i13 %data_275_val_read, i9 274, i13 %data_276_val_read, i9 275, i13 %data_277_val_read, i9 276, i13 %data_278_val_read, i9 277, i13 %data_279_val_read, i9 278, i13 %data_280_val_read, i9 279, i13 %data_281_val_read, i9 280, i13 %data_282_val_read, i9 281, i13 %data_283_val_read, i9 282, i13 %data_284_val_read, i9 283, i13 %data_285_val_read, i9 284, i13 %data_286_val_read, i9 285, i13 %data_287_val_read, i9 286, i13 %data_288_val_read, i9 287, i13 %data_289_val_read, i9 288, i13 %data_290_val_read, i9 289, i13 %data_291_val_read, i9 290, i13 %data_292_val_read, i13 0, i9 %idx_read"   --->   Operation 129 'sparsemux' 'a_11' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.93ns)   --->   "%a_12 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_203_val_read, i9 201, i13 %data_204_val_read, i9 202, i13 %data_205_val_read, i9 203, i13 %data_206_val_read, i9 204, i13 %data_207_val_read, i9 205, i13 %data_208_val_read, i9 206, i13 %data_209_val_read, i9 207, i13 %data_210_val_read, i9 208, i13 %data_211_val_read, i9 209, i13 %data_212_val_read, i9 210, i13 %data_213_val_read, i9 211, i13 %data_214_val_read, i9 212, i13 %data_215_val_read, i9 213, i13 %data_216_val_read, i9 214, i13 %data_217_val_read, i9 215, i13 %data_218_val_read, i9 216, i13 %data_219_val_read, i9 217, i13 %data_220_val_read, i9 218, i13 %data_221_val_read, i9 219, i13 %data_222_val_read, i9 220, i13 %data_223_val_read, i9 221, i13 %data_224_val_read, i9 222, i13 %data_225_val_read, i9 223, i13 %data_226_val_read, i9 224, i13 %data_227_val_read, i9 225, i13 %data_228_val_read, i9 226, i13 %data_229_val_read, i9 227, i13 %data_230_val_read, i9 228, i13 %data_231_val_read, i9 229, i13 %data_232_val_read, i9 230, i13 %data_233_val_read, i9 231, i13 %data_234_val_read, i9 232, i13 %data_235_val_read, i9 233, i13 %data_236_val_read, i9 234, i13 %data_237_val_read, i9 235, i13 %data_238_val_read, i9 236, i13 %data_239_val_read, i9 237, i13 %data_240_val_read, i9 238, i13 %data_241_val_read, i9 239, i13 %data_242_val_read, i9 240, i13 %data_243_val_read, i9 241, i13 %data_244_val_read, i9 242, i13 %data_245_val_read, i9 243, i13 %data_246_val_read, i9 244, i13 %data_247_val_read, i9 245, i13 %data_248_val_read, i9 246, i13 %data_249_val_read, i9 247, i13 %data_250_val_read, i9 248, i13 %data_251_val_read, i9 249, i13 %data_252_val_read, i9 250, i13 %data_253_val_read, i9 251, i13 %data_254_val_read, i9 252, i13 %data_255_val_read, i9 253, i13 %data_256_val_read, i9 254, i13 %data_257_val_read, i9 255, i13 %data_258_val_read, i9 256, i13 %data_259_val_read, i9 257, i13 %data_260_val_read, i9 258, i13 %data_261_val_read, i9 259, i13 %data_262_val_read, i9 260, i13 %data_263_val_read, i9 261, i13 %data_264_val_read, i9 262, i13 %data_265_val_read, i9 263, i13 %data_266_val_read, i9 264, i13 %data_267_val_read, i9 265, i13 %data_268_val_read, i9 266, i13 %data_269_val_read, i9 267, i13 %data_270_val_read, i9 268, i13 %data_271_val_read, i9 269, i13 %data_272_val_read, i9 270, i13 %data_273_val_read, i9 271, i13 %data_274_val_read, i9 272, i13 %data_275_val_read, i9 273, i13 %data_276_val_read, i9 274, i13 %data_277_val_read, i9 275, i13 %data_278_val_read, i9 276, i13 %data_279_val_read, i9 277, i13 %data_280_val_read, i9 278, i13 %data_281_val_read, i9 279, i13 %data_282_val_read, i9 280, i13 %data_283_val_read, i9 281, i13 %data_284_val_read, i9 282, i13 %data_285_val_read, i9 283, i13 %data_286_val_read, i9 284, i13 %data_287_val_read, i9 285, i13 %data_288_val_read, i9 286, i13 %data_289_val_read, i9 287, i13 %data_290_val_read, i9 288, i13 %data_291_val_read, i9 289, i13 %data_292_val_read, i9 290, i13 %data_293_val_read, i13 0, i9 %idx_read"   --->   Operation 130 'sparsemux' 'a_12' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.93ns)   --->   "%a_13 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_204_val_read, i9 201, i13 %data_205_val_read, i9 202, i13 %data_206_val_read, i9 203, i13 %data_207_val_read, i9 204, i13 %data_208_val_read, i9 205, i13 %data_209_val_read, i9 206, i13 %data_210_val_read, i9 207, i13 %data_211_val_read, i9 208, i13 %data_212_val_read, i9 209, i13 %data_213_val_read, i9 210, i13 %data_214_val_read, i9 211, i13 %data_215_val_read, i9 212, i13 %data_216_val_read, i9 213, i13 %data_217_val_read, i9 214, i13 %data_218_val_read, i9 215, i13 %data_219_val_read, i9 216, i13 %data_220_val_read, i9 217, i13 %data_221_val_read, i9 218, i13 %data_222_val_read, i9 219, i13 %data_223_val_read, i9 220, i13 %data_224_val_read, i9 221, i13 %data_225_val_read, i9 222, i13 %data_226_val_read, i9 223, i13 %data_227_val_read, i9 224, i13 %data_228_val_read, i9 225, i13 %data_229_val_read, i9 226, i13 %data_230_val_read, i9 227, i13 %data_231_val_read, i9 228, i13 %data_232_val_read, i9 229, i13 %data_233_val_read, i9 230, i13 %data_234_val_read, i9 231, i13 %data_235_val_read, i9 232, i13 %data_236_val_read, i9 233, i13 %data_237_val_read, i9 234, i13 %data_238_val_read, i9 235, i13 %data_239_val_read, i9 236, i13 %data_240_val_read, i9 237, i13 %data_241_val_read, i9 238, i13 %data_242_val_read, i9 239, i13 %data_243_val_read, i9 240, i13 %data_244_val_read, i9 241, i13 %data_245_val_read, i9 242, i13 %data_246_val_read, i9 243, i13 %data_247_val_read, i9 244, i13 %data_248_val_read, i9 245, i13 %data_249_val_read, i9 246, i13 %data_250_val_read, i9 247, i13 %data_251_val_read, i9 248, i13 %data_252_val_read, i9 249, i13 %data_253_val_read, i9 250, i13 %data_254_val_read, i9 251, i13 %data_255_val_read, i9 252, i13 %data_256_val_read, i9 253, i13 %data_257_val_read, i9 254, i13 %data_258_val_read, i9 255, i13 %data_259_val_read, i9 256, i13 %data_260_val_read, i9 257, i13 %data_261_val_read, i9 258, i13 %data_262_val_read, i9 259, i13 %data_263_val_read, i9 260, i13 %data_264_val_read, i9 261, i13 %data_265_val_read, i9 262, i13 %data_266_val_read, i9 263, i13 %data_267_val_read, i9 264, i13 %data_268_val_read, i9 265, i13 %data_269_val_read, i9 266, i13 %data_270_val_read, i9 267, i13 %data_271_val_read, i9 268, i13 %data_272_val_read, i9 269, i13 %data_273_val_read, i9 270, i13 %data_274_val_read, i9 271, i13 %data_275_val_read, i9 272, i13 %data_276_val_read, i9 273, i13 %data_277_val_read, i9 274, i13 %data_278_val_read, i9 275, i13 %data_279_val_read, i9 276, i13 %data_280_val_read, i9 277, i13 %data_281_val_read, i9 278, i13 %data_282_val_read, i9 279, i13 %data_283_val_read, i9 280, i13 %data_284_val_read, i9 281, i13 %data_285_val_read, i9 282, i13 %data_286_val_read, i9 283, i13 %data_287_val_read, i9 284, i13 %data_288_val_read, i9 285, i13 %data_289_val_read, i9 286, i13 %data_290_val_read, i9 287, i13 %data_291_val_read, i9 288, i13 %data_292_val_read, i9 289, i13 %data_293_val_read, i9 290, i13 %data_294_val_read, i13 0, i9 %idx_read"   --->   Operation 131 'sparsemux' 'a_13' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.93ns)   --->   "%a_14 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_205_val_read, i9 201, i13 %data_206_val_read, i9 202, i13 %data_207_val_read, i9 203, i13 %data_208_val_read, i9 204, i13 %data_209_val_read, i9 205, i13 %data_210_val_read, i9 206, i13 %data_211_val_read, i9 207, i13 %data_212_val_read, i9 208, i13 %data_213_val_read, i9 209, i13 %data_214_val_read, i9 210, i13 %data_215_val_read, i9 211, i13 %data_216_val_read, i9 212, i13 %data_217_val_read, i9 213, i13 %data_218_val_read, i9 214, i13 %data_219_val_read, i9 215, i13 %data_220_val_read, i9 216, i13 %data_221_val_read, i9 217, i13 %data_222_val_read, i9 218, i13 %data_223_val_read, i9 219, i13 %data_224_val_read, i9 220, i13 %data_225_val_read, i9 221, i13 %data_226_val_read, i9 222, i13 %data_227_val_read, i9 223, i13 %data_228_val_read, i9 224, i13 %data_229_val_read, i9 225, i13 %data_230_val_read, i9 226, i13 %data_231_val_read, i9 227, i13 %data_232_val_read, i9 228, i13 %data_233_val_read, i9 229, i13 %data_234_val_read, i9 230, i13 %data_235_val_read, i9 231, i13 %data_236_val_read, i9 232, i13 %data_237_val_read, i9 233, i13 %data_238_val_read, i9 234, i13 %data_239_val_read, i9 235, i13 %data_240_val_read, i9 236, i13 %data_241_val_read, i9 237, i13 %data_242_val_read, i9 238, i13 %data_243_val_read, i9 239, i13 %data_244_val_read, i9 240, i13 %data_245_val_read, i9 241, i13 %data_246_val_read, i9 242, i13 %data_247_val_read, i9 243, i13 %data_248_val_read, i9 244, i13 %data_249_val_read, i9 245, i13 %data_250_val_read, i9 246, i13 %data_251_val_read, i9 247, i13 %data_252_val_read, i9 248, i13 %data_253_val_read, i9 249, i13 %data_254_val_read, i9 250, i13 %data_255_val_read, i9 251, i13 %data_256_val_read, i9 252, i13 %data_257_val_read, i9 253, i13 %data_258_val_read, i9 254, i13 %data_259_val_read, i9 255, i13 %data_260_val_read, i9 256, i13 %data_261_val_read, i9 257, i13 %data_262_val_read, i9 258, i13 %data_263_val_read, i9 259, i13 %data_264_val_read, i9 260, i13 %data_265_val_read, i9 261, i13 %data_266_val_read, i9 262, i13 %data_267_val_read, i9 263, i13 %data_268_val_read, i9 264, i13 %data_269_val_read, i9 265, i13 %data_270_val_read, i9 266, i13 %data_271_val_read, i9 267, i13 %data_272_val_read, i9 268, i13 %data_273_val_read, i9 269, i13 %data_274_val_read, i9 270, i13 %data_275_val_read, i9 271, i13 %data_276_val_read, i9 272, i13 %data_277_val_read, i9 273, i13 %data_278_val_read, i9 274, i13 %data_279_val_read, i9 275, i13 %data_280_val_read, i9 276, i13 %data_281_val_read, i9 277, i13 %data_282_val_read, i9 278, i13 %data_283_val_read, i9 279, i13 %data_284_val_read, i9 280, i13 %data_285_val_read, i9 281, i13 %data_286_val_read, i9 282, i13 %data_287_val_read, i9 283, i13 %data_288_val_read, i9 284, i13 %data_289_val_read, i9 285, i13 %data_290_val_read, i9 286, i13 %data_291_val_read, i9 287, i13 %data_292_val_read, i9 288, i13 %data_293_val_read, i9 289, i13 %data_294_val_read, i9 290, i13 %data_295_val_read, i13 0, i9 %idx_read"   --->   Operation 132 'sparsemux' 'a_14' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.93ns)   --->   "%a_15 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_206_val_read, i9 201, i13 %data_207_val_read, i9 202, i13 %data_208_val_read, i9 203, i13 %data_209_val_read, i9 204, i13 %data_210_val_read, i9 205, i13 %data_211_val_read, i9 206, i13 %data_212_val_read, i9 207, i13 %data_213_val_read, i9 208, i13 %data_214_val_read, i9 209, i13 %data_215_val_read, i9 210, i13 %data_216_val_read, i9 211, i13 %data_217_val_read, i9 212, i13 %data_218_val_read, i9 213, i13 %data_219_val_read, i9 214, i13 %data_220_val_read, i9 215, i13 %data_221_val_read, i9 216, i13 %data_222_val_read, i9 217, i13 %data_223_val_read, i9 218, i13 %data_224_val_read, i9 219, i13 %data_225_val_read, i9 220, i13 %data_226_val_read, i9 221, i13 %data_227_val_read, i9 222, i13 %data_228_val_read, i9 223, i13 %data_229_val_read, i9 224, i13 %data_230_val_read, i9 225, i13 %data_231_val_read, i9 226, i13 %data_232_val_read, i9 227, i13 %data_233_val_read, i9 228, i13 %data_234_val_read, i9 229, i13 %data_235_val_read, i9 230, i13 %data_236_val_read, i9 231, i13 %data_237_val_read, i9 232, i13 %data_238_val_read, i9 233, i13 %data_239_val_read, i9 234, i13 %data_240_val_read, i9 235, i13 %data_241_val_read, i9 236, i13 %data_242_val_read, i9 237, i13 %data_243_val_read, i9 238, i13 %data_244_val_read, i9 239, i13 %data_245_val_read, i9 240, i13 %data_246_val_read, i9 241, i13 %data_247_val_read, i9 242, i13 %data_248_val_read, i9 243, i13 %data_249_val_read, i9 244, i13 %data_250_val_read, i9 245, i13 %data_251_val_read, i9 246, i13 %data_252_val_read, i9 247, i13 %data_253_val_read, i9 248, i13 %data_254_val_read, i9 249, i13 %data_255_val_read, i9 250, i13 %data_256_val_read, i9 251, i13 %data_257_val_read, i9 252, i13 %data_258_val_read, i9 253, i13 %data_259_val_read, i9 254, i13 %data_260_val_read, i9 255, i13 %data_261_val_read, i9 256, i13 %data_262_val_read, i9 257, i13 %data_263_val_read, i9 258, i13 %data_264_val_read, i9 259, i13 %data_265_val_read, i9 260, i13 %data_266_val_read, i9 261, i13 %data_267_val_read, i9 262, i13 %data_268_val_read, i9 263, i13 %data_269_val_read, i9 264, i13 %data_270_val_read, i9 265, i13 %data_271_val_read, i9 266, i13 %data_272_val_read, i9 267, i13 %data_273_val_read, i9 268, i13 %data_274_val_read, i9 269, i13 %data_275_val_read, i9 270, i13 %data_276_val_read, i9 271, i13 %data_277_val_read, i9 272, i13 %data_278_val_read, i9 273, i13 %data_279_val_read, i9 274, i13 %data_280_val_read, i9 275, i13 %data_281_val_read, i9 276, i13 %data_282_val_read, i9 277, i13 %data_283_val_read, i9 278, i13 %data_284_val_read, i9 279, i13 %data_285_val_read, i9 280, i13 %data_286_val_read, i9 281, i13 %data_287_val_read, i9 282, i13 %data_288_val_read, i9 283, i13 %data_289_val_read, i9 284, i13 %data_290_val_read, i9 285, i13 %data_291_val_read, i9 286, i13 %data_292_val_read, i9 287, i13 %data_293_val_read, i9 288, i13 %data_294_val_read, i9 289, i13 %data_295_val_read, i9 290, i13 %data_296_val_read, i13 0, i9 %idx_read"   --->   Operation 133 'sparsemux' 'a_15' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.93ns)   --->   "%a_16 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_207_val_read, i9 201, i13 %data_208_val_read, i9 202, i13 %data_209_val_read, i9 203, i13 %data_210_val_read, i9 204, i13 %data_211_val_read, i9 205, i13 %data_212_val_read, i9 206, i13 %data_213_val_read, i9 207, i13 %data_214_val_read, i9 208, i13 %data_215_val_read, i9 209, i13 %data_216_val_read, i9 210, i13 %data_217_val_read, i9 211, i13 %data_218_val_read, i9 212, i13 %data_219_val_read, i9 213, i13 %data_220_val_read, i9 214, i13 %data_221_val_read, i9 215, i13 %data_222_val_read, i9 216, i13 %data_223_val_read, i9 217, i13 %data_224_val_read, i9 218, i13 %data_225_val_read, i9 219, i13 %data_226_val_read, i9 220, i13 %data_227_val_read, i9 221, i13 %data_228_val_read, i9 222, i13 %data_229_val_read, i9 223, i13 %data_230_val_read, i9 224, i13 %data_231_val_read, i9 225, i13 %data_232_val_read, i9 226, i13 %data_233_val_read, i9 227, i13 %data_234_val_read, i9 228, i13 %data_235_val_read, i9 229, i13 %data_236_val_read, i9 230, i13 %data_237_val_read, i9 231, i13 %data_238_val_read, i9 232, i13 %data_239_val_read, i9 233, i13 %data_240_val_read, i9 234, i13 %data_241_val_read, i9 235, i13 %data_242_val_read, i9 236, i13 %data_243_val_read, i9 237, i13 %data_244_val_read, i9 238, i13 %data_245_val_read, i9 239, i13 %data_246_val_read, i9 240, i13 %data_247_val_read, i9 241, i13 %data_248_val_read, i9 242, i13 %data_249_val_read, i9 243, i13 %data_250_val_read, i9 244, i13 %data_251_val_read, i9 245, i13 %data_252_val_read, i9 246, i13 %data_253_val_read, i9 247, i13 %data_254_val_read, i9 248, i13 %data_255_val_read, i9 249, i13 %data_256_val_read, i9 250, i13 %data_257_val_read, i9 251, i13 %data_258_val_read, i9 252, i13 %data_259_val_read, i9 253, i13 %data_260_val_read, i9 254, i13 %data_261_val_read, i9 255, i13 %data_262_val_read, i9 256, i13 %data_263_val_read, i9 257, i13 %data_264_val_read, i9 258, i13 %data_265_val_read, i9 259, i13 %data_266_val_read, i9 260, i13 %data_267_val_read, i9 261, i13 %data_268_val_read, i9 262, i13 %data_269_val_read, i9 263, i13 %data_270_val_read, i9 264, i13 %data_271_val_read, i9 265, i13 %data_272_val_read, i9 266, i13 %data_273_val_read, i9 267, i13 %data_274_val_read, i9 268, i13 %data_275_val_read, i9 269, i13 %data_276_val_read, i9 270, i13 %data_277_val_read, i9 271, i13 %data_278_val_read, i9 272, i13 %data_279_val_read, i9 273, i13 %data_280_val_read, i9 274, i13 %data_281_val_read, i9 275, i13 %data_282_val_read, i9 276, i13 %data_283_val_read, i9 277, i13 %data_284_val_read, i9 278, i13 %data_285_val_read, i9 279, i13 %data_286_val_read, i9 280, i13 %data_287_val_read, i9 281, i13 %data_288_val_read, i9 282, i13 %data_289_val_read, i9 283, i13 %data_290_val_read, i9 284, i13 %data_291_val_read, i9 285, i13 %data_292_val_read, i9 286, i13 %data_293_val_read, i9 287, i13 %data_294_val_read, i9 288, i13 %data_295_val_read, i9 289, i13 %data_296_val_read, i9 290, i13 %data_297_val_read, i13 0, i9 %idx_read"   --->   Operation 134 'sparsemux' 'a_16' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.93ns)   --->   "%a_17 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_208_val_read, i9 201, i13 %data_209_val_read, i9 202, i13 %data_210_val_read, i9 203, i13 %data_211_val_read, i9 204, i13 %data_212_val_read, i9 205, i13 %data_213_val_read, i9 206, i13 %data_214_val_read, i9 207, i13 %data_215_val_read, i9 208, i13 %data_216_val_read, i9 209, i13 %data_217_val_read, i9 210, i13 %data_218_val_read, i9 211, i13 %data_219_val_read, i9 212, i13 %data_220_val_read, i9 213, i13 %data_221_val_read, i9 214, i13 %data_222_val_read, i9 215, i13 %data_223_val_read, i9 216, i13 %data_224_val_read, i9 217, i13 %data_225_val_read, i9 218, i13 %data_226_val_read, i9 219, i13 %data_227_val_read, i9 220, i13 %data_228_val_read, i9 221, i13 %data_229_val_read, i9 222, i13 %data_230_val_read, i9 223, i13 %data_231_val_read, i9 224, i13 %data_232_val_read, i9 225, i13 %data_233_val_read, i9 226, i13 %data_234_val_read, i9 227, i13 %data_235_val_read, i9 228, i13 %data_236_val_read, i9 229, i13 %data_237_val_read, i9 230, i13 %data_238_val_read, i9 231, i13 %data_239_val_read, i9 232, i13 %data_240_val_read, i9 233, i13 %data_241_val_read, i9 234, i13 %data_242_val_read, i9 235, i13 %data_243_val_read, i9 236, i13 %data_244_val_read, i9 237, i13 %data_245_val_read, i9 238, i13 %data_246_val_read, i9 239, i13 %data_247_val_read, i9 240, i13 %data_248_val_read, i9 241, i13 %data_249_val_read, i9 242, i13 %data_250_val_read, i9 243, i13 %data_251_val_read, i9 244, i13 %data_252_val_read, i9 245, i13 %data_253_val_read, i9 246, i13 %data_254_val_read, i9 247, i13 %data_255_val_read, i9 248, i13 %data_256_val_read, i9 249, i13 %data_257_val_read, i9 250, i13 %data_258_val_read, i9 251, i13 %data_259_val_read, i9 252, i13 %data_260_val_read, i9 253, i13 %data_261_val_read, i9 254, i13 %data_262_val_read, i9 255, i13 %data_263_val_read, i9 256, i13 %data_264_val_read, i9 257, i13 %data_265_val_read, i9 258, i13 %data_266_val_read, i9 259, i13 %data_267_val_read, i9 260, i13 %data_268_val_read, i9 261, i13 %data_269_val_read, i9 262, i13 %data_270_val_read, i9 263, i13 %data_271_val_read, i9 264, i13 %data_272_val_read, i9 265, i13 %data_273_val_read, i9 266, i13 %data_274_val_read, i9 267, i13 %data_275_val_read, i9 268, i13 %data_276_val_read, i9 269, i13 %data_277_val_read, i9 270, i13 %data_278_val_read, i9 271, i13 %data_279_val_read, i9 272, i13 %data_280_val_read, i9 273, i13 %data_281_val_read, i9 274, i13 %data_282_val_read, i9 275, i13 %data_283_val_read, i9 276, i13 %data_284_val_read, i9 277, i13 %data_285_val_read, i9 278, i13 %data_286_val_read, i9 279, i13 %data_287_val_read, i9 280, i13 %data_288_val_read, i9 281, i13 %data_289_val_read, i9 282, i13 %data_290_val_read, i9 283, i13 %data_291_val_read, i9 284, i13 %data_292_val_read, i9 285, i13 %data_293_val_read, i9 286, i13 %data_294_val_read, i9 287, i13 %data_295_val_read, i9 288, i13 %data_296_val_read, i9 289, i13 %data_297_val_read, i9 290, i13 %data_298_val_read, i13 0, i9 %idx_read"   --->   Operation 135 'sparsemux' 'a_17' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.93ns)   --->   "%a_18 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 200, i13 %data_209_val_read, i9 201, i13 %data_210_val_read, i9 202, i13 %data_211_val_read, i9 203, i13 %data_212_val_read, i9 204, i13 %data_213_val_read, i9 205, i13 %data_214_val_read, i9 206, i13 %data_215_val_read, i9 207, i13 %data_216_val_read, i9 208, i13 %data_217_val_read, i9 209, i13 %data_218_val_read, i9 210, i13 %data_219_val_read, i9 211, i13 %data_220_val_read, i9 212, i13 %data_221_val_read, i9 213, i13 %data_222_val_read, i9 214, i13 %data_223_val_read, i9 215, i13 %data_224_val_read, i9 216, i13 %data_225_val_read, i9 217, i13 %data_226_val_read, i9 218, i13 %data_227_val_read, i9 219, i13 %data_228_val_read, i9 220, i13 %data_229_val_read, i9 221, i13 %data_230_val_read, i9 222, i13 %data_231_val_read, i9 223, i13 %data_232_val_read, i9 224, i13 %data_233_val_read, i9 225, i13 %data_234_val_read, i9 226, i13 %data_235_val_read, i9 227, i13 %data_236_val_read, i9 228, i13 %data_237_val_read, i9 229, i13 %data_238_val_read, i9 230, i13 %data_239_val_read, i9 231, i13 %data_240_val_read, i9 232, i13 %data_241_val_read, i9 233, i13 %data_242_val_read, i9 234, i13 %data_243_val_read, i9 235, i13 %data_244_val_read, i9 236, i13 %data_245_val_read, i9 237, i13 %data_246_val_read, i9 238, i13 %data_247_val_read, i9 239, i13 %data_248_val_read, i9 240, i13 %data_249_val_read, i9 241, i13 %data_250_val_read, i9 242, i13 %data_251_val_read, i9 243, i13 %data_252_val_read, i9 244, i13 %data_253_val_read, i9 245, i13 %data_254_val_read, i9 246, i13 %data_255_val_read, i9 247, i13 %data_256_val_read, i9 248, i13 %data_257_val_read, i9 249, i13 %data_258_val_read, i9 250, i13 %data_259_val_read, i9 251, i13 %data_260_val_read, i9 252, i13 %data_261_val_read, i9 253, i13 %data_262_val_read, i9 254, i13 %data_263_val_read, i9 255, i13 %data_264_val_read, i9 256, i13 %data_265_val_read, i9 257, i13 %data_266_val_read, i9 258, i13 %data_267_val_read, i9 259, i13 %data_268_val_read, i9 260, i13 %data_269_val_read, i9 261, i13 %data_270_val_read, i9 262, i13 %data_271_val_read, i9 263, i13 %data_272_val_read, i9 264, i13 %data_273_val_read, i9 265, i13 %data_274_val_read, i9 266, i13 %data_275_val_read, i9 267, i13 %data_276_val_read, i9 268, i13 %data_277_val_read, i9 269, i13 %data_278_val_read, i9 270, i13 %data_279_val_read, i9 271, i13 %data_280_val_read, i9 272, i13 %data_281_val_read, i9 273, i13 %data_282_val_read, i9 274, i13 %data_283_val_read, i9 275, i13 %data_284_val_read, i9 276, i13 %data_285_val_read, i9 277, i13 %data_286_val_read, i9 278, i13 %data_287_val_read, i9 279, i13 %data_288_val_read, i9 280, i13 %data_289_val_read, i9 281, i13 %data_290_val_read, i9 282, i13 %data_291_val_read, i9 283, i13 %data_292_val_read, i9 284, i13 %data_293_val_read, i9 285, i13 %data_294_val_read, i9 286, i13 %data_295_val_read, i9 287, i13 %data_296_val_read, i9 288, i13 %data_297_val_read, i9 289, i13 %data_298_val_read, i9 290, i13 %data_299_val_read, i13 0, i9 %idx_read"   --->   Operation 136 'sparsemux' 'a_18' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_30 = sext i13 %weights_40_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_21394 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_21394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_21395 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_21395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_140)   --->   "%tmp_21396 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_21396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_21394, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_21395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_21397 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_21397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_140)   --->   "%xor_ln42 = xor i1 %tmp_21397, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_140 = and i1 %tmp_21396, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.57ns)   --->   "%icmp_ln42_80 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_80' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_81 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_82 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%select_ln42 = select i1 %and_ln42_140, i1 %icmp_ln42_81, i1 %icmp_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%tmp_21398 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'bitselect' 'tmp_21398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%xor_ln42_159 = xor i1 %tmp_21398, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'xor' 'xor_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%and_ln42_141 = and i1 %icmp_ln42_80, i1 %xor_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'and' 'and_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%select_ln42_80 = select i1 %and_ln42_140, i1 %and_ln42_141, i1 %icmp_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'select' 'select_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%and_ln42_142 = and i1 %and_ln42_140, i1 %icmp_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%xor_ln42_80 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'xor' 'xor_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%or_ln42_60 = or i1 %tmp_21397, i1 %xor_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'or' 'or_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%xor_ln42_81 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'xor' 'xor_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_143 = and i1 %or_ln42_60, i1 %xor_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'and' 'and_ln42_143' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_144 = and i1 %tmp_21397, i1 %select_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'and' 'and_ln42_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%or_ln42_119 = or i1 %and_ln42_142, i1 %and_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%xor_ln42_82 = xor i1 %or_ln42_119, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'xor' 'xor_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%and_ln42_145 = and i1 %tmp, i1 %xor_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'and' 'and_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_82)   --->   "%select_ln42_81 = select i1 %and_ln42_143, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'select' 'select_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_61 = or i1 %and_ln42_143, i1 %and_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'or' 'or_ln42_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_82 = select i1 %or_ln42_61, i13 %select_ln42_81, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'select' 'select_ln42_82' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln73_31 = sext i13 %weights_41_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'sext' 'sext_ln73_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.89ns)   --->   "%mul_ln73_20 = mul i26 %sext_ln73, i26 %sext_ln73_31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_21399 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_21399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_20, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_21400 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_21400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_21401 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'bitselect' 'tmp_21401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = trunc i26 %mul_ln73_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'trunc' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln42_83 = icmp_ne  i8 %trunc_ln42_39, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_147)   --->   "%tmp_21402 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_21402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%or_ln42_62 = or i1 %tmp_21400, i1 %icmp_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'or' 'or_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%and_ln42_146 = and i1 %or_ln42_62, i1 %tmp_21401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'and' 'and_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%zext_ln42_20 = zext i1 %and_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_20 = add i13 %trunc_ln42_s, i13 %zext_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'add' 'add_ln42_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_21403 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'bitselect' 'tmp_21403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_147)   --->   "%xor_ln42_83 = xor i1 %tmp_21403, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'xor' 'xor_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_147 = and i1 %tmp_21402, i1 %xor_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'and' 'and_ln42_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_8106 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_20, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'partselect' 'tmp_8106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.57ns)   --->   "%icmp_ln42_84 = icmp_eq  i3 %tmp_8106, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'icmp' 'icmp_ln42_84' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_8107 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_20, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'partselect' 'tmp_8107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.70ns)   --->   "%icmp_ln42_85 = icmp_eq  i4 %tmp_8107, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'icmp' 'icmp_ln42_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.70ns)   --->   "%icmp_ln42_86 = icmp_eq  i4 %tmp_8107, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'icmp' 'icmp_ln42_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%select_ln42_83 = select i1 %and_ln42_147, i1 %icmp_ln42_85, i1 %icmp_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'select' 'select_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%tmp_21404 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_21404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%xor_ln42_160 = xor i1 %tmp_21404, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%and_ln42_148 = and i1 %icmp_ln42_84, i1 %xor_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%select_ln42_84 = select i1 %and_ln42_147, i1 %and_ln42_148, i1 %icmp_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'select' 'select_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%and_ln42_149 = and i1 %and_ln42_147, i1 %icmp_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'and' 'and_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%xor_ln42_84 = xor i1 %select_ln42_83, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'xor' 'xor_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%or_ln42_63 = or i1 %tmp_21403, i1 %xor_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'or' 'or_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%xor_ln42_85 = xor i1 %tmp_21399, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'xor' 'xor_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_150 = and i1 %or_ln42_63, i1 %xor_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_150' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_151 = and i1 %tmp_21403, i1 %select_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'and' 'and_ln42_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%or_ln42_120 = or i1 %and_ln42_149, i1 %and_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'or' 'or_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%xor_ln42_86 = xor i1 %or_ln42_120, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'xor' 'xor_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%and_ln42_152 = and i1 %tmp_21399, i1 %xor_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_86)   --->   "%select_ln42_85 = select i1 %and_ln42_150, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'select' 'select_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_64 = or i1 %and_ln42_150, i1 %and_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_86 = select i1 %or_ln42_64, i13 %select_ln42_85, i13 %add_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'select' 'select_ln42_86' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln73_32 = sext i13 %a_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'sext' 'sext_ln73_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln73_33 = sext i13 %weights_42_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'sext' 'sext_ln73_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.89ns)   --->   "%mul_ln73_21 = mul i26 %sext_ln73_32, i26 %sext_ln73_33" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_21405 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'bitselect' 'tmp_21405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%trunc_ln42_19 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_21, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_21406 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'bitselect' 'tmp_21406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_21407 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'bitselect' 'tmp_21407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = trunc i26 %mul_ln73_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'trunc' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_87 = icmp_ne  i8 %trunc_ln42_40, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_154)   --->   "%tmp_21408 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'bitselect' 'tmp_21408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%or_ln42_65 = or i1 %tmp_21406, i1 %icmp_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'or' 'or_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%and_ln42_153 = and i1 %or_ln42_65, i1 %tmp_21407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%zext_ln42_21 = zext i1 %and_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_21 = add i13 %trunc_ln42_19, i13 %zext_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_21409 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_21409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_154)   --->   "%xor_ln42_87 = xor i1 %tmp_21409, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'xor' 'xor_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_154 = and i1 %tmp_21408, i1 %xor_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'and' 'and_ln42_154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_8108 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_21, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'partselect' 'tmp_8108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.57ns)   --->   "%icmp_ln42_88 = icmp_eq  i3 %tmp_8108, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'icmp' 'icmp_ln42_88' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_8109 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_21, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'partselect' 'tmp_8109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln42_89 = icmp_eq  i4 %tmp_8109, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.70ns)   --->   "%icmp_ln42_90 = icmp_eq  i4 %tmp_8109, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'icmp' 'icmp_ln42_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%select_ln42_87 = select i1 %and_ln42_154, i1 %icmp_ln42_89, i1 %icmp_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'select' 'select_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%tmp_21410 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_21410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%xor_ln42_161 = xor i1 %tmp_21410, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%and_ln42_155 = and i1 %icmp_ln42_88, i1 %xor_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%select_ln42_88 = select i1 %and_ln42_154, i1 %and_ln42_155, i1 %icmp_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'select' 'select_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%and_ln42_156 = and i1 %and_ln42_154, i1 %icmp_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'and' 'and_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%xor_ln42_88 = xor i1 %select_ln42_87, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'xor' 'xor_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%or_ln42_66 = or i1 %tmp_21409, i1 %xor_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'or' 'or_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%xor_ln42_89 = xor i1 %tmp_21405, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'xor' 'xor_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_157 = and i1 %or_ln42_66, i1 %xor_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_157' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_158 = and i1 %tmp_21409, i1 %select_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'and' 'and_ln42_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%or_ln42_121 = or i1 %and_ln42_156, i1 %and_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'or' 'or_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%xor_ln42_90 = xor i1 %or_ln42_121, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'xor' 'xor_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%and_ln42_159 = and i1 %tmp_21405, i1 %xor_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_90)   --->   "%select_ln42_89 = select i1 %and_ln42_157, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'select' 'select_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_67 = or i1 %and_ln42_157, i1 %and_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'or' 'or_ln42_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_90 = select i1 %or_ln42_67, i13 %select_ln42_89, i13 %add_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_90' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln73_34 = sext i13 %weights_43_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'sext' 'sext_ln73_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.89ns)   --->   "%mul_ln73_22 = mul i26 %sext_ln73_32, i26 %sext_ln73_34" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'mul' 'mul_ln73_22' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_21411 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'bitselect' 'tmp_21411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%trunc_ln42_20 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_22, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'partselect' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_21412 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_21412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_21413 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_21413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = trunc i26 %mul_ln73_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'trunc' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.70ns)   --->   "%icmp_ln42_91 = icmp_ne  i8 %trunc_ln42_41, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'icmp' 'icmp_ln42_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_161)   --->   "%tmp_21414 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'bitselect' 'tmp_21414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%or_ln42_68 = or i1 %tmp_21412, i1 %icmp_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'or' 'or_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%and_ln42_160 = and i1 %or_ln42_68, i1 %tmp_21413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'and' 'and_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%zext_ln42_22 = zext i1 %and_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_22 = add i13 %trunc_ln42_20, i13 %zext_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'add' 'add_ln42_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_21415 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_22, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'bitselect' 'tmp_21415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_161)   --->   "%xor_ln42_91 = xor i1 %tmp_21415, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'xor' 'xor_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_161 = and i1 %tmp_21414, i1 %xor_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_8110 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_22, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'tmp_8110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.57ns)   --->   "%icmp_ln42_92 = icmp_eq  i3 %tmp_8110, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'icmp' 'icmp_ln42_92' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_8111 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_22, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'partselect' 'tmp_8111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.70ns)   --->   "%icmp_ln42_93 = icmp_eq  i4 %tmp_8111, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'icmp' 'icmp_ln42_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln42_94 = icmp_eq  i4 %tmp_8111, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%select_ln42_91 = select i1 %and_ln42_161, i1 %icmp_ln42_93, i1 %icmp_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'select' 'select_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%tmp_21416 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'bitselect' 'tmp_21416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%xor_ln42_162 = xor i1 %tmp_21416, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'xor' 'xor_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%and_ln42_162 = and i1 %icmp_ln42_92, i1 %xor_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'and' 'and_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%select_ln42_92 = select i1 %and_ln42_161, i1 %and_ln42_162, i1 %icmp_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'select' 'select_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%and_ln42_163 = and i1 %and_ln42_161, i1 %icmp_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'and' 'and_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%xor_ln42_92 = xor i1 %select_ln42_91, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%or_ln42_69 = or i1 %tmp_21415, i1 %xor_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'or' 'or_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%xor_ln42_93 = xor i1 %tmp_21411, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_164 = and i1 %or_ln42_69, i1 %xor_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_164' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_165 = and i1 %tmp_21415, i1 %select_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'and' 'and_ln42_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%or_ln42_122 = or i1 %and_ln42_163, i1 %and_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%xor_ln42_94 = xor i1 %or_ln42_122, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%and_ln42_166 = and i1 %tmp_21411, i1 %xor_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_94)   --->   "%select_ln42_93 = select i1 %and_ln42_164, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'select' 'select_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_70 = or i1 %and_ln42_164, i1 %and_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'or' 'or_ln42_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_94 = select i1 %or_ln42_70, i13 %select_ln42_93, i13 %add_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'select' 'select_ln42_94' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_35 = sext i13 %a_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln73_36 = sext i13 %weights_44_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'sext' 'sext_ln73_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.89ns)   --->   "%mul_ln73_23 = mul i26 %sext_ln73_35, i26 %sext_ln73_36" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_21417 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_21417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%trunc_ln42_21 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_23, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'partselect' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_21418 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_21418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_21419 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_21419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = trunc i26 %mul_ln73_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'trunc' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.70ns)   --->   "%icmp_ln42_95 = icmp_ne  i8 %trunc_ln42_42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'icmp' 'icmp_ln42_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_168)   --->   "%tmp_21420 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'bitselect' 'tmp_21420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%or_ln42_71 = or i1 %tmp_21418, i1 %icmp_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'or' 'or_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%and_ln42_167 = and i1 %or_ln42_71, i1 %tmp_21419" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%zext_ln42_23 = zext i1 %and_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_23 = add i13 %trunc_ln42_21, i13 %zext_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'add' 'add_ln42_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_21421 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'bitselect' 'tmp_21421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_168)   --->   "%xor_ln42_95 = xor i1 %tmp_21421, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'xor' 'xor_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_168 = and i1 %tmp_21420, i1 %xor_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_8112 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_23, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'partselect' 'tmp_8112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.57ns)   --->   "%icmp_ln42_96 = icmp_eq  i3 %tmp_8112, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_96' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_8113 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_23, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'partselect' 'tmp_8113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_97 = icmp_eq  i4 %tmp_8113, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.70ns)   --->   "%icmp_ln42_98 = icmp_eq  i4 %tmp_8113, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'icmp' 'icmp_ln42_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%select_ln42_95 = select i1 %and_ln42_168, i1 %icmp_ln42_97, i1 %icmp_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%tmp_21422 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_21422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%xor_ln42_163 = xor i1 %tmp_21422, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'xor' 'xor_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%and_ln42_169 = and i1 %icmp_ln42_96, i1 %xor_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'and' 'and_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%select_ln42_96 = select i1 %and_ln42_168, i1 %and_ln42_169, i1 %icmp_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'select' 'select_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%and_ln42_170 = and i1 %and_ln42_168, i1 %icmp_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'and' 'and_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%xor_ln42_96 = xor i1 %select_ln42_95, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%or_ln42_72 = or i1 %tmp_21421, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'or' 'or_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%xor_ln42_97 = xor i1 %tmp_21417, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_171 = and i1 %or_ln42_72, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_171' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_172 = and i1 %tmp_21421, i1 %select_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%or_ln42_123 = or i1 %and_ln42_170, i1 %and_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'or' 'or_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%xor_ln42_98 = xor i1 %or_ln42_123, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%and_ln42_173 = and i1 %tmp_21417, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'and' 'and_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_98)   --->   "%select_ln42_97 = select i1 %and_ln42_171, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'select' 'select_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_73 = or i1 %and_ln42_171, i1 %and_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'or' 'or_ln42_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_98 = select i1 %or_ln42_73, i13 %select_ln42_97, i13 %add_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'select' 'select_ln42_98' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln73_37 = sext i13 %weights_45_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'sext' 'sext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (1.89ns)   --->   "%mul_ln73_24 = mul i26 %sext_ln73_35, i26 %sext_ln73_37" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_21423 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_21423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%trunc_ln42_22 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_24, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'partselect' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_21424 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_21424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_21425 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_21425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = trunc i26 %mul_ln73_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'trunc' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.70ns)   --->   "%icmp_ln42_99 = icmp_ne  i8 %trunc_ln42_43, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'icmp' 'icmp_ln42_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_175)   --->   "%tmp_21426 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'bitselect' 'tmp_21426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%or_ln42_74 = or i1 %tmp_21424, i1 %icmp_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'or' 'or_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%and_ln42_174 = and i1 %or_ln42_74, i1 %tmp_21425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'and' 'and_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%zext_ln42_24 = zext i1 %and_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_24 = add i13 %trunc_ln42_22, i13 %zext_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_21427 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_24, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'bitselect' 'tmp_21427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_175)   --->   "%xor_ln42_99 = xor i1 %tmp_21427, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_175 = and i1 %tmp_21426, i1 %xor_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'and' 'and_ln42_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_8114 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_24, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'tmp_8114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.57ns)   --->   "%icmp_ln42_100 = icmp_eq  i3 %tmp_8114, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'icmp' 'icmp_ln42_100' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_8115 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_24, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'partselect' 'tmp_8115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln42_101 = icmp_eq  i4 %tmp_8115, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'icmp' 'icmp_ln42_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_102 = icmp_eq  i4 %tmp_8115, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%select_ln42_99 = select i1 %and_ln42_175, i1 %icmp_ln42_101, i1 %icmp_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'select' 'select_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%tmp_21428 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'bitselect' 'tmp_21428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%xor_ln42_164 = xor i1 %tmp_21428, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'xor' 'xor_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%and_ln42_176 = and i1 %icmp_ln42_100, i1 %xor_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'and' 'and_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%select_ln42_100 = select i1 %and_ln42_175, i1 %and_ln42_176, i1 %icmp_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'select' 'select_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%and_ln42_177 = and i1 %and_ln42_175, i1 %icmp_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'and' 'and_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%xor_ln42_100 = xor i1 %select_ln42_99, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'xor' 'xor_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%or_ln42_75 = or i1 %tmp_21427, i1 %xor_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%xor_ln42_101 = xor i1 %tmp_21423, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'xor' 'xor_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_178 = and i1 %or_ln42_75, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'and' 'and_ln42_178' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_179 = and i1 %tmp_21427, i1 %select_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'and' 'and_ln42_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%or_ln42_124 = or i1 %and_ln42_177, i1 %and_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%xor_ln42_102 = xor i1 %or_ln42_124, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'xor' 'xor_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%and_ln42_180 = and i1 %tmp_21423, i1 %xor_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_102)   --->   "%select_ln42_101 = select i1 %and_ln42_178, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'select' 'select_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_76 = or i1 %and_ln42_178, i1 %and_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'or' 'or_ln42_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_102 = select i1 %or_ln42_76, i13 %select_ln42_101, i13 %add_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'select' 'select_ln42_102' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln73_38 = sext i13 %a_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'sext' 'sext_ln73_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln73_39 = sext i13 %weights_46_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'sext' 'sext_ln73_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (1.89ns)   --->   "%mul_ln73_25 = mul i26 %sext_ln73_38, i26 %sext_ln73_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_21429 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'bitselect' 'tmp_21429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%trunc_ln42_23 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_25, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'partselect' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_21430 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'bitselect' 'tmp_21430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_21431 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'bitselect' 'tmp_21431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = trunc i26 %mul_ln73_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'trunc' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.70ns)   --->   "%icmp_ln42_103 = icmp_ne  i8 %trunc_ln42_44, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'icmp' 'icmp_ln42_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_182)   --->   "%tmp_21432 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_21432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%or_ln42_77 = or i1 %tmp_21430, i1 %icmp_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'or' 'or_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%and_ln42_181 = and i1 %or_ln42_77, i1 %tmp_21431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%zext_ln42_25 = zext i1 %and_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_25 = add i13 %trunc_ln42_23, i13 %zext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_21433 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_25, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'bitselect' 'tmp_21433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_182)   --->   "%xor_ln42_103 = xor i1 %tmp_21433, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'xor' 'xor_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_182 = and i1 %tmp_21432, i1 %xor_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'and' 'and_ln42_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_8116 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_25, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'partselect' 'tmp_8116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.57ns)   --->   "%icmp_ln42_104 = icmp_eq  i3 %tmp_8116, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'icmp' 'icmp_ln42_104' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_8117 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_25, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'tmp_8117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.70ns)   --->   "%icmp_ln42_105 = icmp_eq  i4 %tmp_8117, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'icmp' 'icmp_ln42_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.70ns)   --->   "%icmp_ln42_106 = icmp_eq  i4 %tmp_8117, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'icmp' 'icmp_ln42_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%select_ln42_103 = select i1 %and_ln42_182, i1 %icmp_ln42_105, i1 %icmp_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'select' 'select_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%tmp_21434 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'bitselect' 'tmp_21434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%xor_ln42_165 = xor i1 %tmp_21434, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'xor' 'xor_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%and_ln42_183 = and i1 %icmp_ln42_104, i1 %xor_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'and' 'and_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%select_ln42_104 = select i1 %and_ln42_182, i1 %and_ln42_183, i1 %icmp_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'select' 'select_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%and_ln42_184 = and i1 %and_ln42_182, i1 %icmp_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'and' 'and_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%xor_ln42_104 = xor i1 %select_ln42_103, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'xor' 'xor_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%or_ln42_78 = or i1 %tmp_21433, i1 %xor_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'or' 'or_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%xor_ln42_105 = xor i1 %tmp_21429, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_185 = and i1 %or_ln42_78, i1 %xor_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_186 = and i1 %tmp_21433, i1 %select_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'and' 'and_ln42_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%or_ln42_125 = or i1 %and_ln42_184, i1 %and_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'or' 'or_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%xor_ln42_106 = xor i1 %or_ln42_125, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'xor' 'xor_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%and_ln42_187 = and i1 %tmp_21429, i1 %xor_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'and' 'and_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_106)   --->   "%select_ln42_105 = select i1 %and_ln42_185, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'select' 'select_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_79 = or i1 %and_ln42_185, i1 %and_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'or' 'or_ln42_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_106 = select i1 %or_ln42_79, i13 %select_ln42_105, i13 %add_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'select' 'select_ln42_106' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln73_40 = sext i13 %weights_47_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'sext' 'sext_ln73_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (1.89ns)   --->   "%mul_ln73_26 = mul i26 %sext_ln73_38, i26 %sext_ln73_40" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_21435 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'bitselect' 'tmp_21435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%trunc_ln42_24 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_26, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_21436 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitselect' 'tmp_21436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_21437 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'bitselect' 'tmp_21437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = trunc i26 %mul_ln73_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'trunc' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_107 = icmp_ne  i8 %trunc_ln42_45, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_189)   --->   "%tmp_21438 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'bitselect' 'tmp_21438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%or_ln42_80 = or i1 %tmp_21436, i1 %icmp_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'or' 'or_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%and_ln42_188 = and i1 %or_ln42_80, i1 %tmp_21437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'and' 'and_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%zext_ln42_26 = zext i1 %and_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_26 = add i13 %trunc_ln42_24, i13 %zext_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_21439 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_26, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'bitselect' 'tmp_21439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_189)   --->   "%xor_ln42_107 = xor i1 %tmp_21439, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'xor' 'xor_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_189 = and i1 %tmp_21438, i1 %xor_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_8118 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_26, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'partselect' 'tmp_8118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.57ns)   --->   "%icmp_ln42_108 = icmp_eq  i3 %tmp_8118, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'icmp' 'icmp_ln42_108' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_8119 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_26, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'partselect' 'tmp_8119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.70ns)   --->   "%icmp_ln42_109 = icmp_eq  i4 %tmp_8119, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'icmp' 'icmp_ln42_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.70ns)   --->   "%icmp_ln42_110 = icmp_eq  i4 %tmp_8119, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'icmp' 'icmp_ln42_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%select_ln42_107 = select i1 %and_ln42_189, i1 %icmp_ln42_109, i1 %icmp_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'select' 'select_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%tmp_21440 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'bitselect' 'tmp_21440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%xor_ln42_166 = xor i1 %tmp_21440, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'xor' 'xor_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%and_ln42_190 = and i1 %icmp_ln42_108, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'and' 'and_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%select_ln42_108 = select i1 %and_ln42_189, i1 %and_ln42_190, i1 %icmp_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'select' 'select_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%and_ln42_191 = and i1 %and_ln42_189, i1 %icmp_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%xor_ln42_108 = xor i1 %select_ln42_107, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'xor' 'xor_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%or_ln42_81 = or i1 %tmp_21439, i1 %xor_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%xor_ln42_109 = xor i1 %tmp_21435, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_192 = and i1 %or_ln42_81, i1 %xor_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_192' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_193 = and i1 %tmp_21439, i1 %select_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'and' 'and_ln42_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%or_ln42_126 = or i1 %and_ln42_191, i1 %and_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'or' 'or_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%xor_ln42_110 = xor i1 %or_ln42_126, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%and_ln42_194 = and i1 %tmp_21435, i1 %xor_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_110)   --->   "%select_ln42_109 = select i1 %and_ln42_192, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'select' 'select_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_82 = or i1 %and_ln42_192, i1 %and_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'or' 'or_ln42_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_110 = select i1 %or_ln42_82, i13 %select_ln42_109, i13 %add_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'select' 'select_ln42_110' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln73_41 = sext i13 %a_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'sext' 'sext_ln73_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln73_42 = sext i13 %weights_48_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'sext' 'sext_ln73_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (1.89ns)   --->   "%mul_ln73_27 = mul i26 %sext_ln73_41, i26 %sext_ln73_42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_21441 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'bitselect' 'tmp_21441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%trunc_ln42_25 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_27, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'partselect' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_21442 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_21442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_21443 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'bitselect' 'tmp_21443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = trunc i26 %mul_ln73_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'trunc' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.70ns)   --->   "%icmp_ln42_111 = icmp_ne  i8 %trunc_ln42_46, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'icmp' 'icmp_ln42_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_196)   --->   "%tmp_21444 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'bitselect' 'tmp_21444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%or_ln42_83 = or i1 %tmp_21442, i1 %icmp_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'or' 'or_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%and_ln42_195 = and i1 %or_ln42_83, i1 %tmp_21443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%zext_ln42_27 = zext i1 %and_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_27 = add i13 %trunc_ln42_25, i13 %zext_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_21445 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'bitselect' 'tmp_21445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_196)   --->   "%xor_ln42_111 = xor i1 %tmp_21445, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'xor' 'xor_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_196 = and i1 %tmp_21444, i1 %xor_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_8120 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_27, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'partselect' 'tmp_8120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.57ns)   --->   "%icmp_ln42_112 = icmp_eq  i3 %tmp_8120, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'icmp' 'icmp_ln42_112' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_8121 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_27, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'tmp_8121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln42_113 = icmp_eq  i4 %tmp_8121, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.70ns)   --->   "%icmp_ln42_114 = icmp_eq  i4 %tmp_8121, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'icmp' 'icmp_ln42_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%select_ln42_111 = select i1 %and_ln42_196, i1 %icmp_ln42_113, i1 %icmp_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%tmp_21446 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_21446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%xor_ln42_167 = xor i1 %tmp_21446, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'xor' 'xor_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%and_ln42_197 = and i1 %icmp_ln42_112, i1 %xor_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'and' 'and_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%select_ln42_112 = select i1 %and_ln42_196, i1 %and_ln42_197, i1 %icmp_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'select' 'select_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%and_ln42_198 = and i1 %and_ln42_196, i1 %icmp_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%xor_ln42_112 = xor i1 %select_ln42_111, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'xor' 'xor_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%or_ln42_84 = or i1 %tmp_21445, i1 %xor_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'or' 'or_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%xor_ln42_113 = xor i1 %tmp_21441, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'xor' 'xor_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_199 = and i1 %or_ln42_84, i1 %xor_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'and' 'and_ln42_199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_200 = and i1 %tmp_21445, i1 %select_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%or_ln42_127 = or i1 %and_ln42_198, i1 %and_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'or' 'or_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%xor_ln42_114 = xor i1 %or_ln42_127, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'xor' 'xor_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%and_ln42_201 = and i1 %tmp_21441, i1 %xor_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'and' 'and_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_114)   --->   "%select_ln42_113 = select i1 %and_ln42_199, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'select' 'select_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_85 = or i1 %and_ln42_199, i1 %and_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'or' 'or_ln42_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_114 = select i1 %or_ln42_85, i13 %select_ln42_113, i13 %add_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'select' 'select_ln42_114' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln73_43 = sext i13 %weights_49_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'sext' 'sext_ln73_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (1.89ns)   --->   "%mul_ln73_28 = mul i26 %sext_ln73_41, i26 %sext_ln73_43" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_21447 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_21447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%trunc_ln42_26 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_28, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'partselect' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_21448 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'bitselect' 'tmp_21448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_21449 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'bitselect' 'tmp_21449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln42_47 = trunc i26 %mul_ln73_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'trunc' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.70ns)   --->   "%icmp_ln42_115 = icmp_ne  i8 %trunc_ln42_47, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'icmp' 'icmp_ln42_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_203)   --->   "%tmp_21450 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'bitselect' 'tmp_21450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%or_ln42_86 = or i1 %tmp_21448, i1 %icmp_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'or' 'or_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%and_ln42_202 = and i1 %or_ln42_86, i1 %tmp_21449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%zext_ln42_28 = zext i1 %and_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_28 = add i13 %trunc_ln42_26, i13 %zext_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_21451 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_28, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'bitselect' 'tmp_21451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_203)   --->   "%xor_ln42_115 = xor i1 %tmp_21451, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'xor' 'xor_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_203 = and i1 %tmp_21450, i1 %xor_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'and' 'and_ln42_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_8122 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_28, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'partselect' 'tmp_8122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.57ns)   --->   "%icmp_ln42_116 = icmp_eq  i3 %tmp_8122, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'icmp' 'icmp_ln42_116' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_8123 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_28, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'partselect' 'tmp_8123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln42_117 = icmp_eq  i4 %tmp_8123, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'icmp' 'icmp_ln42_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln42_118 = icmp_eq  i4 %tmp_8123, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'icmp' 'icmp_ln42_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%select_ln42_115 = select i1 %and_ln42_203, i1 %icmp_ln42_117, i1 %icmp_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'select' 'select_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%tmp_21452 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'bitselect' 'tmp_21452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%xor_ln42_168 = xor i1 %tmp_21452, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%and_ln42_204 = and i1 %icmp_ln42_116, i1 %xor_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%select_ln42_116 = select i1 %and_ln42_203, i1 %and_ln42_204, i1 %icmp_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'select' 'select_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%and_ln42_205 = and i1 %and_ln42_203, i1 %icmp_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'and' 'and_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%xor_ln42_116 = xor i1 %select_ln42_115, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'xor' 'xor_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%or_ln42_87 = or i1 %tmp_21451, i1 %xor_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%xor_ln42_117 = xor i1 %tmp_21447, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'xor' 'xor_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_206 = and i1 %or_ln42_87, i1 %xor_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_207 = and i1 %tmp_21451, i1 %select_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%or_ln42_128 = or i1 %and_ln42_205, i1 %and_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'or' 'or_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%xor_ln42_118 = xor i1 %or_ln42_128, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'xor' 'xor_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%and_ln42_208 = and i1 %tmp_21447, i1 %xor_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_118)   --->   "%select_ln42_117 = select i1 %and_ln42_206, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_88 = or i1 %and_ln42_206, i1 %and_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'or' 'or_ln42_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_118 = select i1 %or_ln42_88, i13 %select_ln42_117, i13 %add_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'select' 'select_ln42_118' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln73_44 = sext i13 %a_14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'sext' 'sext_ln73_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln73_45 = sext i13 %weights_50_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'sext' 'sext_ln73_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (1.89ns)   --->   "%mul_ln73_29 = mul i26 %sext_ln73_44, i26 %sext_ln73_45" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_21453 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'bitselect' 'tmp_21453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%trunc_ln42_27 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_29, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_21454 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'bitselect' 'tmp_21454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_21455 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'bitselect' 'tmp_21455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln42_48 = trunc i26 %mul_ln73_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'trunc' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln42_119 = icmp_ne  i8 %trunc_ln42_48, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'icmp' 'icmp_ln42_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_210)   --->   "%tmp_21456 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'bitselect' 'tmp_21456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%or_ln42_89 = or i1 %tmp_21454, i1 %icmp_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'or' 'or_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%and_ln42_209 = and i1 %or_ln42_89, i1 %tmp_21455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%zext_ln42_29 = zext i1 %and_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_29 = add i13 %trunc_ln42_27, i13 %zext_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_21457 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_29, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'bitselect' 'tmp_21457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_210)   --->   "%xor_ln42_119 = xor i1 %tmp_21457, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'xor' 'xor_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_210 = and i1 %tmp_21456, i1 %xor_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'and' 'and_ln42_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_8124 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_29, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'partselect' 'tmp_8124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.57ns)   --->   "%icmp_ln42_120 = icmp_eq  i3 %tmp_8124, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'icmp' 'icmp_ln42_120' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_8125 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_29, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'partselect' 'tmp_8125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.70ns)   --->   "%icmp_ln42_121 = icmp_eq  i4 %tmp_8125, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'icmp' 'icmp_ln42_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.70ns)   --->   "%icmp_ln42_122 = icmp_eq  i4 %tmp_8125, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'icmp' 'icmp_ln42_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%select_ln42_119 = select i1 %and_ln42_210, i1 %icmp_ln42_121, i1 %icmp_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'select' 'select_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%tmp_21458 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_21458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%xor_ln42_169 = xor i1 %tmp_21458, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'xor' 'xor_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%and_ln42_211 = and i1 %icmp_ln42_120, i1 %xor_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'and' 'and_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%select_ln42_120 = select i1 %and_ln42_210, i1 %and_ln42_211, i1 %icmp_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'select' 'select_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%and_ln42_212 = and i1 %and_ln42_210, i1 %icmp_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%xor_ln42_120 = xor i1 %select_ln42_119, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'xor' 'xor_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%or_ln42_90 = or i1 %tmp_21457, i1 %xor_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%xor_ln42_121 = xor i1 %tmp_21453, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'xor' 'xor_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_213 = and i1 %or_ln42_90, i1 %xor_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'and' 'and_ln42_213' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_214 = and i1 %tmp_21457, i1 %select_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'and' 'and_ln42_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%or_ln42_129 = or i1 %and_ln42_212, i1 %and_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'or' 'or_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%xor_ln42_122 = xor i1 %or_ln42_129, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'xor' 'xor_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%and_ln42_215 = and i1 %tmp_21453, i1 %xor_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'and' 'and_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_122)   --->   "%select_ln42_121 = select i1 %and_ln42_213, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'select' 'select_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_91 = or i1 %and_ln42_213, i1 %and_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'or' 'or_ln42_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_122 = select i1 %or_ln42_91, i13 %select_ln42_121, i13 %add_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'select' 'select_ln42_122' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln73_46 = sext i13 %weights_51_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'sext' 'sext_ln73_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.89ns)   --->   "%mul_ln73_30 = mul i26 %sext_ln73_44, i26 %sext_ln73_46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_21459 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_21459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%trunc_ln42_28 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_30, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'partselect' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_21460 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'bitselect' 'tmp_21460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_21461 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'bitselect' 'tmp_21461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln42_49 = trunc i26 %mul_ln73_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'trunc' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.70ns)   --->   "%icmp_ln42_123 = icmp_ne  i8 %trunc_ln42_49, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'icmp' 'icmp_ln42_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_217)   --->   "%tmp_21462 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'bitselect' 'tmp_21462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%or_ln42_92 = or i1 %tmp_21460, i1 %icmp_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%and_ln42_216 = and i1 %or_ln42_92, i1 %tmp_21461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%zext_ln42_30 = zext i1 %and_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_30 = add i13 %trunc_ln42_28, i13 %zext_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_21463 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_30, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'bitselect' 'tmp_21463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_217)   --->   "%xor_ln42_123 = xor i1 %tmp_21463, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'xor' 'xor_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_217 = and i1 %tmp_21462, i1 %xor_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_217' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_8126 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_30, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'partselect' 'tmp_8126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.57ns)   --->   "%icmp_ln42_124 = icmp_eq  i3 %tmp_8126, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'icmp' 'icmp_ln42_124' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_8127 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_30, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'partselect' 'tmp_8127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.70ns)   --->   "%icmp_ln42_125 = icmp_eq  i4 %tmp_8127, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'icmp' 'icmp_ln42_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.70ns)   --->   "%icmp_ln42_126 = icmp_eq  i4 %tmp_8127, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'icmp' 'icmp_ln42_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%select_ln42_123 = select i1 %and_ln42_217, i1 %icmp_ln42_125, i1 %icmp_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%tmp_21464 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'bitselect' 'tmp_21464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%xor_ln42_170 = xor i1 %tmp_21464, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'xor' 'xor_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%and_ln42_218 = and i1 %icmp_ln42_124, i1 %xor_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'and' 'and_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%select_ln42_124 = select i1 %and_ln42_217, i1 %and_ln42_218, i1 %icmp_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%and_ln42_219 = and i1 %and_ln42_217, i1 %icmp_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'and' 'and_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%xor_ln42_124 = xor i1 %select_ln42_123, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'xor' 'xor_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%or_ln42_93 = or i1 %tmp_21463, i1 %xor_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'or' 'or_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%xor_ln42_125 = xor i1 %tmp_21459, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'xor' 'xor_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_220 = and i1 %or_ln42_93, i1 %xor_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'and' 'and_ln42_220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_221 = and i1 %tmp_21463, i1 %select_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%or_ln42_130 = or i1 %and_ln42_219, i1 %and_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'or' 'or_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%xor_ln42_126 = xor i1 %or_ln42_130, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'xor' 'xor_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%and_ln42_222 = and i1 %tmp_21459, i1 %xor_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'and' 'and_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_126)   --->   "%select_ln42_125 = select i1 %and_ln42_220, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'select' 'select_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_94 = or i1 %and_ln42_220, i1 %and_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'or' 'or_ln42_94' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_126 = select i1 %or_ln42_94, i13 %select_ln42_125, i13 %add_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'select' 'select_ln42_126' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln73_47 = sext i13 %a_15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'sext' 'sext_ln73_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln73_48 = sext i13 %weights_52_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'sext' 'sext_ln73_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (1.89ns)   --->   "%mul_ln73_31 = mul i26 %sext_ln73_47, i26 %sext_ln73_48" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_21465 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'bitselect' 'tmp_21465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%trunc_ln42_29 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_31, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'partselect' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_21466 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'bitselect' 'tmp_21466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_21467 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_21467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = trunc i26 %mul_ln73_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'trunc' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.70ns)   --->   "%icmp_ln42_127 = icmp_ne  i8 %trunc_ln42_50, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'icmp' 'icmp_ln42_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_224)   --->   "%tmp_21468 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'bitselect' 'tmp_21468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%or_ln42_95 = or i1 %tmp_21466, i1 %icmp_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%and_ln42_223 = and i1 %or_ln42_95, i1 %tmp_21467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'and' 'and_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%zext_ln42_31 = zext i1 %and_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_31 = add i13 %trunc_ln42_29, i13 %zext_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_21469 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_31, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'bitselect' 'tmp_21469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_224)   --->   "%xor_ln42_127 = xor i1 %tmp_21469, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'xor' 'xor_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_224 = and i1 %tmp_21468, i1 %xor_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'and' 'and_ln42_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_8128 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_31, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'partselect' 'tmp_8128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.57ns)   --->   "%icmp_ln42_128 = icmp_eq  i3 %tmp_8128, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'icmp' 'icmp_ln42_128' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_8129 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_31, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'partselect' 'tmp_8129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.70ns)   --->   "%icmp_ln42_129 = icmp_eq  i4 %tmp_8129, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'icmp' 'icmp_ln42_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.70ns)   --->   "%icmp_ln42_130 = icmp_eq  i4 %tmp_8129, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'icmp' 'icmp_ln42_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%select_ln42_127 = select i1 %and_ln42_224, i1 %icmp_ln42_129, i1 %icmp_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%tmp_21470 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_21470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%xor_ln42_171 = xor i1 %tmp_21470, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%and_ln42_225 = and i1 %icmp_ln42_128, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%select_ln42_128 = select i1 %and_ln42_224, i1 %and_ln42_225, i1 %icmp_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%and_ln42_226 = and i1 %and_ln42_224, i1 %icmp_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%xor_ln42_128 = xor i1 %select_ln42_127, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%or_ln42_96 = or i1 %tmp_21469, i1 %xor_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%xor_ln42_129 = xor i1 %tmp_21465, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_227 = and i1 %or_ln42_96, i1 %xor_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_228 = and i1 %tmp_21469, i1 %select_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%or_ln42_131 = or i1 %and_ln42_226, i1 %and_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%xor_ln42_130 = xor i1 %or_ln42_131, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%and_ln42_229 = and i1 %tmp_21465, i1 %xor_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_130)   --->   "%select_ln42_129 = select i1 %and_ln42_227, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_97 = or i1 %and_ln42_227, i1 %and_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_130 = select i1 %or_ln42_97, i13 %select_ln42_129, i13 %add_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_130' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln73_49 = sext i13 %weights_53_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'sext' 'sext_ln73_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (1.89ns)   --->   "%mul_ln73_32 = mul i26 %sext_ln73_47, i26 %sext_ln73_49" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_21471 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'bitselect' 'tmp_21471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%trunc_ln42_30 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_32, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'partselect' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_21472 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'bitselect' 'tmp_21472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_21473 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'bitselect' 'tmp_21473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = trunc i26 %mul_ln73_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'trunc' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.70ns)   --->   "%icmp_ln42_131 = icmp_ne  i8 %trunc_ln42_51, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'icmp' 'icmp_ln42_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_231)   --->   "%tmp_21474 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'bitselect' 'tmp_21474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%or_ln42_98 = or i1 %tmp_21472, i1 %icmp_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'or' 'or_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%and_ln42_230 = and i1 %or_ln42_98, i1 %tmp_21473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%zext_ln42_32 = zext i1 %and_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_32 = add i13 %trunc_ln42_30, i13 %zext_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_21475 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_32, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'bitselect' 'tmp_21475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_231)   --->   "%xor_ln42_131 = xor i1 %tmp_21475, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'xor' 'xor_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_231 = and i1 %tmp_21474, i1 %xor_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'and' 'and_ln42_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_8130 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_32, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'partselect' 'tmp_8130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.57ns)   --->   "%icmp_ln42_132 = icmp_eq  i3 %tmp_8130, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'icmp' 'icmp_ln42_132' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_8131 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_32, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'partselect' 'tmp_8131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.70ns)   --->   "%icmp_ln42_133 = icmp_eq  i4 %tmp_8131, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'icmp' 'icmp_ln42_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.70ns)   --->   "%icmp_ln42_134 = icmp_eq  i4 %tmp_8131, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'icmp' 'icmp_ln42_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%select_ln42_131 = select i1 %and_ln42_231, i1 %icmp_ln42_133, i1 %icmp_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%tmp_21476 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'bitselect' 'tmp_21476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%xor_ln42_172 = xor i1 %tmp_21476, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%and_ln42_232 = and i1 %icmp_ln42_132, i1 %xor_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'and' 'and_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%select_ln42_132 = select i1 %and_ln42_231, i1 %and_ln42_232, i1 %icmp_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'select' 'select_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%and_ln42_233 = and i1 %and_ln42_231, i1 %icmp_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%xor_ln42_132 = xor i1 %select_ln42_131, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'xor' 'xor_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%or_ln42_99 = or i1 %tmp_21475, i1 %xor_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%xor_ln42_133 = xor i1 %tmp_21471, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_234 = and i1 %or_ln42_99, i1 %xor_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_235 = and i1 %tmp_21475, i1 %select_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'and' 'and_ln42_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%or_ln42_132 = or i1 %and_ln42_233, i1 %and_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%xor_ln42_134 = xor i1 %or_ln42_132, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'xor' 'xor_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%and_ln42_236 = and i1 %tmp_21471, i1 %xor_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'and' 'and_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_134)   --->   "%select_ln42_133 = select i1 %and_ln42_234, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'select' 'select_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_100 = or i1 %and_ln42_234, i1 %and_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'or' 'or_ln42_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_134 = select i1 %or_ln42_100, i13 %select_ln42_133, i13 %add_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'select' 'select_ln42_134' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln73_50 = sext i13 %a_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'sext' 'sext_ln73_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln73_51 = sext i13 %weights_54_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'sext' 'sext_ln73_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (1.89ns)   --->   "%mul_ln73_33 = mul i26 %sext_ln73_50, i26 %sext_ln73_51" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_21477 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'bitselect' 'tmp_21477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%trunc_ln42_31 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_33, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'partselect' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_21478 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'bitselect' 'tmp_21478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_21479 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'bitselect' 'tmp_21479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln42_52 = trunc i26 %mul_ln73_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'trunc' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.70ns)   --->   "%icmp_ln42_135 = icmp_ne  i8 %trunc_ln42_52, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'icmp' 'icmp_ln42_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_238)   --->   "%tmp_21480 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'bitselect' 'tmp_21480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%or_ln42_101 = or i1 %tmp_21478, i1 %icmp_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'or' 'or_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%and_ln42_237 = and i1 %or_ln42_101, i1 %tmp_21479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'and' 'and_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%zext_ln42_33 = zext i1 %and_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_33 = add i13 %trunc_ln42_31, i13 %zext_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_21481 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_33, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_21481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_238)   --->   "%xor_ln42_135 = xor i1 %tmp_21481, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_238 = and i1 %tmp_21480, i1 %xor_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_8132 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_33, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'partselect' 'tmp_8132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.57ns)   --->   "%icmp_ln42_136 = icmp_eq  i3 %tmp_8132, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'icmp' 'icmp_ln42_136' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_8133 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_33, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'partselect' 'tmp_8133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.70ns)   --->   "%icmp_ln42_137 = icmp_eq  i4 %tmp_8133, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'icmp' 'icmp_ln42_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.70ns)   --->   "%icmp_ln42_138 = icmp_eq  i4 %tmp_8133, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'icmp' 'icmp_ln42_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%select_ln42_135 = select i1 %and_ln42_238, i1 %icmp_ln42_137, i1 %icmp_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'select' 'select_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%tmp_21482 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'bitselect' 'tmp_21482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%xor_ln42_173 = xor i1 %tmp_21482, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'xor' 'xor_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%and_ln42_239 = and i1 %icmp_ln42_136, i1 %xor_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'and' 'and_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%select_ln42_136 = select i1 %and_ln42_238, i1 %and_ln42_239, i1 %icmp_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'select' 'select_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%and_ln42_240 = and i1 %and_ln42_238, i1 %icmp_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'and' 'and_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%xor_ln42_136 = xor i1 %select_ln42_135, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'xor' 'xor_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%or_ln42_102 = or i1 %tmp_21481, i1 %xor_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'or' 'or_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%xor_ln42_137 = xor i1 %tmp_21477, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'xor' 'xor_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_241 = and i1 %or_ln42_102, i1 %xor_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'and' 'and_ln42_241' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_242 = and i1 %tmp_21481, i1 %select_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'and' 'and_ln42_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%or_ln42_133 = or i1 %and_ln42_240, i1 %and_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'or' 'or_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%xor_ln42_138 = xor i1 %or_ln42_133, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'xor' 'xor_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%and_ln42_243 = and i1 %tmp_21477, i1 %xor_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_138)   --->   "%select_ln42_137 = select i1 %and_ln42_241, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'select' 'select_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_103 = or i1 %and_ln42_241, i1 %and_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_138 = select i1 %or_ln42_103, i13 %select_ln42_137, i13 %add_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'select' 'select_ln42_138' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln73_52 = sext i13 %weights_55_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'sext' 'sext_ln73_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (1.89ns)   --->   "%mul_ln73_34 = mul i26 %sext_ln73_50, i26 %sext_ln73_52" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_21483 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'bitselect' 'tmp_21483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%trunc_ln42_32 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_34, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_21484 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'bitselect' 'tmp_21484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_21485 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'bitselect' 'tmp_21485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = trunc i26 %mul_ln73_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'trunc' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.70ns)   --->   "%icmp_ln42_139 = icmp_ne  i8 %trunc_ln42_53, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'icmp' 'icmp_ln42_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_245)   --->   "%tmp_21486 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'bitselect' 'tmp_21486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%or_ln42_104 = or i1 %tmp_21484, i1 %icmp_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'or' 'or_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%and_ln42_244 = and i1 %or_ln42_104, i1 %tmp_21485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'and' 'and_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%zext_ln42_34 = zext i1 %and_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_34 = add i13 %trunc_ln42_32, i13 %zext_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_21487 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_34, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'bitselect' 'tmp_21487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_245)   --->   "%xor_ln42_139 = xor i1 %tmp_21487, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'xor' 'xor_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_245 = and i1 %tmp_21486, i1 %xor_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'and' 'and_ln42_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_8134 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_34, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'partselect' 'tmp_8134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.57ns)   --->   "%icmp_ln42_140 = icmp_eq  i3 %tmp_8134, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'icmp' 'icmp_ln42_140' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_8135 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_34, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'partselect' 'tmp_8135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.70ns)   --->   "%icmp_ln42_141 = icmp_eq  i4 %tmp_8135, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'icmp' 'icmp_ln42_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.70ns)   --->   "%icmp_ln42_142 = icmp_eq  i4 %tmp_8135, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'icmp' 'icmp_ln42_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%select_ln42_139 = select i1 %and_ln42_245, i1 %icmp_ln42_141, i1 %icmp_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'select' 'select_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%tmp_21488 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'bitselect' 'tmp_21488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%xor_ln42_174 = xor i1 %tmp_21488, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'xor' 'xor_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%and_ln42_246 = and i1 %icmp_ln42_140, i1 %xor_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'and' 'and_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%select_ln42_140 = select i1 %and_ln42_245, i1 %and_ln42_246, i1 %icmp_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'select' 'select_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%and_ln42_247 = and i1 %and_ln42_245, i1 %icmp_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'and' 'and_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%xor_ln42_140 = xor i1 %select_ln42_139, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'xor' 'xor_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%or_ln42_105 = or i1 %tmp_21487, i1 %xor_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'or' 'or_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%xor_ln42_141 = xor i1 %tmp_21483, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'xor' 'xor_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_248 = and i1 %or_ln42_105, i1 %xor_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'and' 'and_ln42_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_249 = and i1 %tmp_21487, i1 %select_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'and' 'and_ln42_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%or_ln42_134 = or i1 %and_ln42_247, i1 %and_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'or' 'or_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%xor_ln42_142 = xor i1 %or_ln42_134, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'xor' 'xor_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%and_ln42_250 = and i1 %tmp_21483, i1 %xor_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'and' 'and_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_142)   --->   "%select_ln42_141 = select i1 %and_ln42_248, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'select' 'select_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_106 = or i1 %and_ln42_248, i1 %and_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'or' 'or_ln42_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_142 = select i1 %or_ln42_106, i13 %select_ln42_141, i13 %add_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'select' 'select_ln42_142' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln73_53 = sext i13 %a_17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'sext' 'sext_ln73_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln73_54 = sext i13 %weights_56_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'sext' 'sext_ln73_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (1.89ns)   --->   "%mul_ln73_35 = mul i26 %sext_ln73_53, i26 %sext_ln73_54" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_21489 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'bitselect' 'tmp_21489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%trunc_ln42_33 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_35, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'partselect' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_21490 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'bitselect' 'tmp_21490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_21491 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'bitselect' 'tmp_21491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln42_54 = trunc i26 %mul_ln73_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'trunc' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.70ns)   --->   "%icmp_ln42_143 = icmp_ne  i8 %trunc_ln42_54, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'icmp' 'icmp_ln42_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_252)   --->   "%tmp_21492 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'bitselect' 'tmp_21492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%or_ln42_107 = or i1 %tmp_21490, i1 %icmp_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'or' 'or_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%and_ln42_251 = and i1 %or_ln42_107, i1 %tmp_21491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'and' 'and_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%zext_ln42_35 = zext i1 %and_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_35 = add i13 %trunc_ln42_33, i13 %zext_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'add' 'add_ln42_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_21493 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_35, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'bitselect' 'tmp_21493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_252)   --->   "%xor_ln42_143 = xor i1 %tmp_21493, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_252 = and i1 %tmp_21492, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'and' 'and_ln42_252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_8136 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_35, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'partselect' 'tmp_8136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.57ns)   --->   "%icmp_ln42_144 = icmp_eq  i3 %tmp_8136, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'icmp' 'icmp_ln42_144' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_8137 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_35, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'partselect' 'tmp_8137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln42_145 = icmp_eq  i4 %tmp_8137, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'icmp' 'icmp_ln42_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.70ns)   --->   "%icmp_ln42_146 = icmp_eq  i4 %tmp_8137, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'icmp' 'icmp_ln42_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%select_ln42_143 = select i1 %and_ln42_252, i1 %icmp_ln42_145, i1 %icmp_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'select' 'select_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_256)   --->   "%tmp_21494 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'bitselect' 'tmp_21494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_256)   --->   "%xor_ln42_175 = xor i1 %tmp_21494, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'xor' 'xor_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_256)   --->   "%and_ln42_253 = and i1 %icmp_ln42_144, i1 %xor_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'and' 'and_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_256)   --->   "%select_ln42_144 = select i1 %and_ln42_252, i1 %and_ln42_253, i1 %icmp_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'select' 'select_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_109)   --->   "%and_ln42_254 = and i1 %and_ln42_252, i1 %icmp_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'and' 'and_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%xor_ln42_144 = xor i1 %select_ln42_143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%or_ln42_108 = or i1 %tmp_21493, i1 %xor_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'or' 'or_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%xor_ln42_145 = xor i1 %tmp_21489, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_255 = and i1 %or_ln42_108, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'and' 'and_ln42_255' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_256 = and i1 %tmp_21493, i1 %select_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'and' 'and_ln42_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_109)   --->   "%or_ln42_135 = or i1 %and_ln42_254, i1 %and_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'or' 'or_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_109)   --->   "%xor_ln42_146 = xor i1 %or_ln42_135, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_109)   --->   "%and_ln42_257 = and i1 %tmp_21489, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'and' 'and_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_146)   --->   "%select_ln42_145 = select i1 %and_ln42_255, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'select' 'select_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_109 = or i1 %and_ln42_255, i1 %and_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'or' 'or_ln42_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_146 = select i1 %or_ln42_109, i13 %select_ln42_145, i13 %add_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'select' 'select_ln42_146' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln73_55 = sext i13 %weights_57_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'sext' 'sext_ln73_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (1.89ns)   --->   "%mul_ln73_36 = mul i26 %sext_ln73_53, i26 %sext_ln73_55" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_21495 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'bitselect' 'tmp_21495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%trunc_ln42_34 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_36, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'partselect' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_21496 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'bitselect' 'tmp_21496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_21497 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'bitselect' 'tmp_21497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = trunc i26 %mul_ln73_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'trunc' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.70ns)   --->   "%icmp_ln42_147 = icmp_ne  i8 %trunc_ln42_55, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'icmp' 'icmp_ln42_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_259)   --->   "%tmp_21498 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'bitselect' 'tmp_21498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%or_ln42_110 = or i1 %tmp_21496, i1 %icmp_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'or' 'or_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%and_ln42_258 = and i1 %or_ln42_110, i1 %tmp_21497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'and' 'and_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%zext_ln42_36 = zext i1 %and_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_36 = add i13 %trunc_ln42_34, i13 %zext_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'add' 'add_ln42_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_21499 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_36, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'bitselect' 'tmp_21499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_259)   --->   "%xor_ln42_147 = xor i1 %tmp_21499, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_259 = and i1 %tmp_21498, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'and' 'and_ln42_259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_8138 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_36, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'partselect' 'tmp_8138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.57ns)   --->   "%icmp_ln42_148 = icmp_eq  i3 %tmp_8138, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'icmp' 'icmp_ln42_148' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_8139 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_36, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'partselect' 'tmp_8139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.70ns)   --->   "%icmp_ln42_149 = icmp_eq  i4 %tmp_8139, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'icmp' 'icmp_ln42_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.70ns)   --->   "%icmp_ln42_150 = icmp_eq  i4 %tmp_8139, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'icmp' 'icmp_ln42_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%select_ln42_147 = select i1 %and_ln42_259, i1 %icmp_ln42_149, i1 %icmp_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'select' 'select_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_263)   --->   "%tmp_21500 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'bitselect' 'tmp_21500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_263)   --->   "%xor_ln42_176 = xor i1 %tmp_21500, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'xor' 'xor_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_263)   --->   "%and_ln42_260 = and i1 %icmp_ln42_148, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'and' 'and_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_263)   --->   "%select_ln42_148 = select i1 %and_ln42_259, i1 %and_ln42_260, i1 %icmp_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'select' 'select_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_112)   --->   "%and_ln42_261 = and i1 %and_ln42_259, i1 %icmp_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'and' 'and_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%xor_ln42_148 = xor i1 %select_ln42_147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%or_ln42_111 = or i1 %tmp_21499, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'or' 'or_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%xor_ln42_149 = xor i1 %tmp_21495, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_262 = and i1 %or_ln42_111, i1 %xor_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'and' 'and_ln42_262' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_263 = and i1 %tmp_21499, i1 %select_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'and' 'and_ln42_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_112)   --->   "%or_ln42_136 = or i1 %and_ln42_261, i1 %and_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'or' 'or_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_112)   --->   "%xor_ln42_150 = xor i1 %or_ln42_136, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_112)   --->   "%and_ln42_264 = and i1 %tmp_21495, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 826 'and' 'and_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_150)   --->   "%select_ln42_149 = select i1 %and_ln42_262, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 827 'select' 'select_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_112 = or i1 %and_ln42_262, i1 %and_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 828 'or' 'or_ln42_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_150 = select i1 %or_ln42_112, i13 %select_ln42_149, i13 %add_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'select' 'select_ln42_150' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln73_56 = sext i13 %a_18" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'sext' 'sext_ln73_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln73_57 = sext i13 %weights_58_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 831 'sext' 'sext_ln73_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (1.89ns)   --->   "%mul_ln73_37 = mul i26 %sext_ln73_56, i26 %sext_ln73_57" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 832 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_21501 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 833 'bitselect' 'tmp_21501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%trunc_ln42_35 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_37, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 834 'partselect' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_21502 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 835 'bitselect' 'tmp_21502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_21503 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'bitselect' 'tmp_21503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln42_56 = trunc i26 %mul_ln73_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'trunc' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.70ns)   --->   "%icmp_ln42_151 = icmp_ne  i8 %trunc_ln42_56, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 838 'icmp' 'icmp_ln42_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_266)   --->   "%tmp_21504 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 839 'bitselect' 'tmp_21504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%or_ln42_113 = or i1 %tmp_21502, i1 %icmp_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'or' 'or_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%and_ln42_265 = and i1 %or_ln42_113, i1 %tmp_21503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 841 'and' 'and_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%zext_ln42_37 = zext i1 %and_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 842 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_37 = add i13 %trunc_ln42_35, i13 %zext_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 843 'add' 'add_ln42_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_21505 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_37, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 844 'bitselect' 'tmp_21505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_266)   --->   "%xor_ln42_151 = xor i1 %tmp_21505, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_266 = and i1 %tmp_21504, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'and' 'and_ln42_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_8140 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_37, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'partselect' 'tmp_8140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.57ns)   --->   "%icmp_ln42_152 = icmp_eq  i3 %tmp_8140, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'icmp' 'icmp_ln42_152' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_8141 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_37, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'partselect' 'tmp_8141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.70ns)   --->   "%icmp_ln42_153 = icmp_eq  i4 %tmp_8141, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 850 'icmp' 'icmp_ln42_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.70ns)   --->   "%icmp_ln42_154 = icmp_eq  i4 %tmp_8141, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'icmp' 'icmp_ln42_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%select_ln42_151 = select i1 %and_ln42_266, i1 %icmp_ln42_153, i1 %icmp_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 852 'select' 'select_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_270)   --->   "%tmp_21506 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'bitselect' 'tmp_21506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_270)   --->   "%xor_ln42_177 = xor i1 %tmp_21506, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 854 'xor' 'xor_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_270)   --->   "%and_ln42_267 = and i1 %icmp_ln42_152, i1 %xor_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'and' 'and_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_270)   --->   "%select_ln42_152 = select i1 %and_ln42_266, i1 %and_ln42_267, i1 %icmp_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'select' 'select_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_115)   --->   "%and_ln42_268 = and i1 %and_ln42_266, i1 %icmp_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'and' 'and_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%xor_ln42_152 = xor i1 %select_ln42_151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 858 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%or_ln42_114 = or i1 %tmp_21505, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 859 'or' 'or_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%xor_ln42_153 = xor i1 %tmp_21501, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_269 = and i1 %or_ln42_114, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 861 'and' 'and_ln42_269' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_270 = and i1 %tmp_21505, i1 %select_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'and' 'and_ln42_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_115)   --->   "%or_ln42_137 = or i1 %and_ln42_268, i1 %and_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'or' 'or_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_115)   --->   "%xor_ln42_154 = xor i1 %or_ln42_137, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'xor' 'xor_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_115)   --->   "%and_ln42_271 = and i1 %tmp_21501, i1 %xor_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'and' 'and_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_154)   --->   "%select_ln42_153 = select i1 %and_ln42_269, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'select' 'select_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_115 = or i1 %and_ln42_269, i1 %and_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'or' 'or_ln42_115' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_154 = select i1 %or_ln42_115, i13 %select_ln42_153, i13 %add_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'select' 'select_ln42_154' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln73_58 = sext i13 %weights_59_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'sext' 'sext_ln73_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (1.89ns)   --->   "%mul_ln73_38 = mul i26 %sext_ln73_56, i26 %sext_ln73_58" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_21507 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'bitselect' 'tmp_21507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%trunc_ln42_36 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_38, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'partselect' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_21508 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'bitselect' 'tmp_21508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_21509 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'bitselect' 'tmp_21509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln42_57 = trunc i26 %mul_ln73_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'trunc' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.70ns)   --->   "%icmp_ln42_155 = icmp_ne  i8 %trunc_ln42_57, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'icmp' 'icmp_ln42_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_273)   --->   "%tmp_21510 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'bitselect' 'tmp_21510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%or_ln42_116 = or i1 %tmp_21508, i1 %icmp_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'or' 'or_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%and_ln42_272 = and i1 %or_ln42_116, i1 %tmp_21509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'and' 'and_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%zext_ln42_38 = zext i1 %and_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_38 = add i13 %trunc_ln42_36, i13 %zext_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'add' 'add_ln42_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_21511 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_38, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'bitselect' 'tmp_21511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_273)   --->   "%xor_ln42_155 = xor i1 %tmp_21511, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'xor' 'xor_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_273 = and i1 %tmp_21510, i1 %xor_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'and' 'and_ln42_273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_8142 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_38, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'partselect' 'tmp_8142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.57ns)   --->   "%icmp_ln42_156 = icmp_eq  i3 %tmp_8142, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'icmp' 'icmp_ln42_156' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_8143 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_38, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'partselect' 'tmp_8143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.70ns)   --->   "%icmp_ln42_157 = icmp_eq  i4 %tmp_8143, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'icmp' 'icmp_ln42_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.70ns)   --->   "%icmp_ln42_158 = icmp_eq  i4 %tmp_8143, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'icmp' 'icmp_ln42_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%select_ln42_155 = select i1 %and_ln42_273, i1 %icmp_ln42_157, i1 %icmp_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 890 'select' 'select_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_277)   --->   "%tmp_21512 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 891 'bitselect' 'tmp_21512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_277)   --->   "%xor_ln42_178 = xor i1 %tmp_21512, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 892 'xor' 'xor_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_277)   --->   "%and_ln42_274 = and i1 %icmp_ln42_156, i1 %xor_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 893 'and' 'and_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_277)   --->   "%select_ln42_156 = select i1 %and_ln42_273, i1 %and_ln42_274, i1 %icmp_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'select' 'select_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_118)   --->   "%and_ln42_275 = and i1 %and_ln42_273, i1 %icmp_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 895 'and' 'and_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%xor_ln42_156 = xor i1 %select_ln42_155, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'xor' 'xor_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%or_ln42_117 = or i1 %tmp_21511, i1 %xor_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 897 'or' 'or_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%xor_ln42_157 = xor i1 %tmp_21507, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 898 'xor' 'xor_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_276 = and i1 %or_ln42_117, i1 %xor_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'and' 'and_ln42_276' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_277 = and i1 %tmp_21511, i1 %select_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'and' 'and_ln42_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_118)   --->   "%or_ln42_138 = or i1 %and_ln42_275, i1 %and_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'or' 'or_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_118)   --->   "%xor_ln42_158 = xor i1 %or_ln42_138, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 902 'xor' 'xor_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_118)   --->   "%and_ln42_278 = and i1 %tmp_21507, i1 %xor_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'and' 'and_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_158)   --->   "%select_ln42_157 = select i1 %and_ln42_276, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 904 'select' 'select_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_118 = or i1 %and_ln42_276, i1 %and_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 905 'or' 'or_ln42_118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_158 = select i1 %or_ln42_118, i13 %select_ln42_157, i13 %add_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'select' 'select_ln42_158' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln58_36 = sext i13 %select_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'sext' 'sext_ln58_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 909 [1/1] (0.75ns)   --->   "%add_ln58_36 = add i13 %select_ln42_90, i13 %select_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_36, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_21513 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'bitselect' 'tmp_21513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_21514 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_36, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'bitselect' 'tmp_21514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%xor_ln58 = xor i1 %tmp_21513, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%and_ln58 = and i1 %tmp_21514, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_54)   --->   "%xor_ln58_72 = xor i1 %tmp_21514, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 915 'xor' 'xor_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_54)   --->   "%and_ln58_36 = and i1 %tmp_21513, i1 %xor_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 916 'and' 'and_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.12ns)   --->   "%xor_ln58_73 = xor i1 %tmp_21513, i1 %tmp_21514" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 917 'xor' 'xor_ln58_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%xor_ln58_74 = xor i1 %xor_ln58_73, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 918 'xor' 'xor_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 919 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%select_ln58 = select i1 %xor_ln58_73, i13 4095, i13 %add_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 920 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_54 = select i1 %and_ln58_36, i13 4096, i13 %add_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 921 'select' 'select_ln58_54' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_55 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 922 'select' 'select_ln58_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln58_37 = sext i13 %select_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 923 'sext' 'sext_ln58_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln58_38 = sext i13 %select_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 924 'sext' 'sext_ln58_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.75ns)   --->   "%add_ln58_37 = add i13 %select_ln42_94, i13 %select_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 925 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.75ns)   --->   "%add_ln58_18 = add i14 %sext_ln58_38, i14 %sext_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 926 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_21515 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_18, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 927 'bitselect' 'tmp_21515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_21516 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_37, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 928 'bitselect' 'tmp_21516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%xor_ln58_75 = xor i1 %tmp_21515, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 929 'xor' 'xor_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%and_ln58_37 = and i1 %tmp_21516, i1 %xor_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 930 'and' 'and_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_57)   --->   "%xor_ln58_76 = xor i1 %tmp_21516, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 931 'xor' 'xor_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_57)   --->   "%and_ln58_38 = and i1 %tmp_21515, i1 %xor_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 932 'and' 'and_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.12ns)   --->   "%xor_ln58_77 = xor i1 %tmp_21515, i1 %tmp_21516" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 933 'xor' 'xor_ln58_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%xor_ln58_78 = xor i1 %xor_ln58_77, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 934 'xor' 'xor_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%or_ln58_18 = or i1 %and_ln58_37, i1 %xor_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 935 'or' 'or_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%select_ln58_56 = select i1 %xor_ln58_77, i13 4095, i13 %add_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 936 'select' 'select_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_57 = select i1 %and_ln58_38, i13 4096, i13 %add_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 937 'select' 'select_ln58_57' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_58 = select i1 %or_ln58_18, i13 %select_ln58_56, i13 %select_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 938 'select' 'select_ln58_58' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln58_39 = sext i13 %select_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 939 'sext' 'sext_ln58_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln58_40 = sext i13 %select_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 940 'sext' 'sext_ln58_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 941 [1/1] (0.75ns)   --->   "%add_ln58_38 = add i13 %select_ln42_98, i13 %select_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 941 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.75ns)   --->   "%add_ln58_19 = add i14 %sext_ln58_40, i14 %sext_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 942 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_21517 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_19, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 943 'bitselect' 'tmp_21517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_21518 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_38, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 944 'bitselect' 'tmp_21518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%xor_ln58_79 = xor i1 %tmp_21517, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 945 'xor' 'xor_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%and_ln58_39 = and i1 %tmp_21518, i1 %xor_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 946 'and' 'and_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%xor_ln58_80 = xor i1 %tmp_21518, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 947 'xor' 'xor_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%and_ln58_40 = and i1 %tmp_21517, i1 %xor_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 948 'and' 'and_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/1] (0.12ns)   --->   "%xor_ln58_81 = xor i1 %tmp_21517, i1 %tmp_21518" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 949 'xor' 'xor_ln58_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%xor_ln58_82 = xor i1 %xor_ln58_81, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 950 'xor' 'xor_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%or_ln58_19 = or i1 %and_ln58_39, i1 %xor_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 951 'or' 'or_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%select_ln58_59 = select i1 %xor_ln58_81, i13 4095, i13 %add_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 952 'select' 'select_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_60 = select i1 %and_ln58_40, i13 4096, i13 %add_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 953 'select' 'select_ln58_60' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_61 = select i1 %or_ln58_19, i13 %select_ln58_59, i13 %select_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 954 'select' 'select_ln58_61' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln58_41 = sext i13 %select_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 955 'sext' 'sext_ln58_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln58_42 = sext i13 %select_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 956 'sext' 'sext_ln58_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.75ns)   --->   "%add_ln58_39 = add i13 %select_ln42_102, i13 %select_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 957 'add' 'add_ln58_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i14 %sext_ln58_42, i14 %sext_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 958 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_21519 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_20, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 959 'bitselect' 'tmp_21519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_21520 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_39, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 960 'bitselect' 'tmp_21520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%xor_ln58_83 = xor i1 %tmp_21519, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 961 'xor' 'xor_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%and_ln58_41 = and i1 %tmp_21520, i1 %xor_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 962 'and' 'and_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%xor_ln58_84 = xor i1 %tmp_21520, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 963 'xor' 'xor_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%and_ln58_42 = and i1 %tmp_21519, i1 %xor_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 964 'and' 'and_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.12ns)   --->   "%xor_ln58_85 = xor i1 %tmp_21519, i1 %tmp_21520" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 965 'xor' 'xor_ln58_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%xor_ln58_86 = xor i1 %xor_ln58_85, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 966 'xor' 'xor_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%or_ln58_20 = or i1 %and_ln58_41, i1 %xor_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 967 'or' 'or_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%select_ln58_62 = select i1 %xor_ln58_85, i13 4095, i13 %add_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 968 'select' 'select_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_63 = select i1 %and_ln58_42, i13 4096, i13 %add_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 969 'select' 'select_ln58_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_64 = select i1 %or_ln58_20, i13 %select_ln58_62, i13 %select_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 970 'select' 'select_ln58_64' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln58_43 = sext i13 %select_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 971 'sext' 'sext_ln58_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln58_44 = sext i13 %select_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 972 'sext' 'sext_ln58_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.75ns)   --->   "%add_ln58_40 = add i13 %select_ln42_106, i13 %select_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 973 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.75ns)   --->   "%add_ln58_21 = add i14 %sext_ln58_44, i14 %sext_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 974 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_21521 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_21, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 975 'bitselect' 'tmp_21521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_21522 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_40, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 976 'bitselect' 'tmp_21522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%xor_ln58_87 = xor i1 %tmp_21521, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 977 'xor' 'xor_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%and_ln58_43 = and i1 %tmp_21522, i1 %xor_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 978 'and' 'and_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%xor_ln58_88 = xor i1 %tmp_21522, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 979 'xor' 'xor_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%and_ln58_44 = and i1 %tmp_21521, i1 %xor_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 980 'and' 'and_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.12ns)   --->   "%xor_ln58_89 = xor i1 %tmp_21521, i1 %tmp_21522" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 981 'xor' 'xor_ln58_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%xor_ln58_90 = xor i1 %xor_ln58_89, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 982 'xor' 'xor_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%or_ln58_21 = or i1 %and_ln58_43, i1 %xor_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 983 'or' 'or_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%select_ln58_65 = select i1 %xor_ln58_89, i13 4095, i13 %add_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 984 'select' 'select_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_66 = select i1 %and_ln58_44, i13 4096, i13 %add_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 985 'select' 'select_ln58_66' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_67 = select i1 %or_ln58_21, i13 %select_ln58_65, i13 %select_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 986 'select' 'select_ln58_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln58_45 = sext i13 %select_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 987 'sext' 'sext_ln58_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln58_46 = sext i13 %select_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 988 'sext' 'sext_ln58_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.75ns)   --->   "%add_ln58_41 = add i13 %select_ln42_110, i13 %select_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 989 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.75ns)   --->   "%add_ln58_22 = add i14 %sext_ln58_46, i14 %sext_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 990 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_21523 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_22, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 991 'bitselect' 'tmp_21523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_21524 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_41, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 992 'bitselect' 'tmp_21524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%xor_ln58_91 = xor i1 %tmp_21523, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 993 'xor' 'xor_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%and_ln58_45 = and i1 %tmp_21524, i1 %xor_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 994 'and' 'and_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%xor_ln58_92 = xor i1 %tmp_21524, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 995 'xor' 'xor_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%and_ln58_46 = and i1 %tmp_21523, i1 %xor_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 996 'and' 'and_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.12ns)   --->   "%xor_ln58_93 = xor i1 %tmp_21523, i1 %tmp_21524" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 997 'xor' 'xor_ln58_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%xor_ln58_94 = xor i1 %xor_ln58_93, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 998 'xor' 'xor_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%or_ln58_22 = or i1 %and_ln58_45, i1 %xor_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 999 'or' 'or_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%select_ln58_68 = select i1 %xor_ln58_93, i13 4095, i13 %add_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1000 'select' 'select_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_69 = select i1 %and_ln58_46, i13 4096, i13 %add_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1001 'select' 'select_ln58_69' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_70 = select i1 %or_ln58_22, i13 %select_ln58_68, i13 %select_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1002 'select' 'select_ln58_70' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln58_47 = sext i13 %select_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1003 'sext' 'sext_ln58_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln58_48 = sext i13 %select_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1004 'sext' 'sext_ln58_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.75ns)   --->   "%add_ln58_42 = add i13 %select_ln42_114, i13 %select_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1005 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1006 [1/1] (0.75ns)   --->   "%add_ln58_23 = add i14 %sext_ln58_48, i14 %sext_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1006 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_21525 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_23, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1007 'bitselect' 'tmp_21525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_21526 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1008 'bitselect' 'tmp_21526' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%xor_ln58_95 = xor i1 %tmp_21525, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1009 'xor' 'xor_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%and_ln58_47 = and i1 %tmp_21526, i1 %xor_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1010 'and' 'and_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%xor_ln58_96 = xor i1 %tmp_21526, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1011 'xor' 'xor_ln58_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%and_ln58_48 = and i1 %tmp_21525, i1 %xor_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1012 'and' 'and_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1013 [1/1] (0.12ns)   --->   "%xor_ln58_97 = xor i1 %tmp_21525, i1 %tmp_21526" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1013 'xor' 'xor_ln58_97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%xor_ln58_98 = xor i1 %xor_ln58_97, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1014 'xor' 'xor_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%or_ln58_23 = or i1 %and_ln58_47, i1 %xor_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1015 'or' 'or_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%select_ln58_71 = select i1 %xor_ln58_97, i13 4095, i13 %add_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1016 'select' 'select_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1017 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_72 = select i1 %and_ln58_48, i13 4096, i13 %add_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1017 'select' 'select_ln58_72' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_73 = select i1 %or_ln58_23, i13 %select_ln58_71, i13 %select_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1018 'select' 'select_ln58_73' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln58_49 = sext i13 %select_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1019 'sext' 'sext_ln58_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln58_50 = sext i13 %select_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1020 'sext' 'sext_ln58_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.75ns)   --->   "%add_ln58_43 = add i13 %select_ln42_118, i13 %select_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1021 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.75ns)   --->   "%add_ln58_24 = add i14 %sext_ln58_50, i14 %sext_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1022 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_21527 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_24, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1023 'bitselect' 'tmp_21527' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_21528 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_43, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1024 'bitselect' 'tmp_21528' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%xor_ln58_99 = xor i1 %tmp_21527, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1025 'xor' 'xor_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%and_ln58_49 = and i1 %tmp_21528, i1 %xor_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1026 'and' 'and_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%xor_ln58_100 = xor i1 %tmp_21528, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1027 'xor' 'xor_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%and_ln58_50 = and i1 %tmp_21527, i1 %xor_ln58_100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1028 'and' 'and_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [1/1] (0.12ns)   --->   "%xor_ln58_101 = xor i1 %tmp_21527, i1 %tmp_21528" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1029 'xor' 'xor_ln58_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%xor_ln58_102 = xor i1 %xor_ln58_101, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1030 'xor' 'xor_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%or_ln58_24 = or i1 %and_ln58_49, i1 %xor_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1031 'or' 'or_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%select_ln58_74 = select i1 %xor_ln58_101, i13 4095, i13 %add_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1032 'select' 'select_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1033 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_75 = select i1 %and_ln58_50, i13 4096, i13 %add_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1033 'select' 'select_ln58_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1034 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_76 = select i1 %or_ln58_24, i13 %select_ln58_74, i13 %select_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1034 'select' 'select_ln58_76' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln58_51 = sext i13 %select_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1035 'sext' 'sext_ln58_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln58_52 = sext i13 %select_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1036 'sext' 'sext_ln58_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.75ns)   --->   "%add_ln58_44 = add i13 %select_ln42_122, i13 %select_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1037 'add' 'add_ln58_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.75ns)   --->   "%add_ln58_25 = add i14 %sext_ln58_52, i14 %sext_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1038 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_21529 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_25, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1039 'bitselect' 'tmp_21529' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_21530 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_44, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1040 'bitselect' 'tmp_21530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%xor_ln58_103 = xor i1 %tmp_21529, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1041 'xor' 'xor_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%and_ln58_51 = and i1 %tmp_21530, i1 %xor_ln58_103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1042 'and' 'and_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%xor_ln58_104 = xor i1 %tmp_21530, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1043 'xor' 'xor_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%and_ln58_52 = and i1 %tmp_21529, i1 %xor_ln58_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1044 'and' 'and_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1045 [1/1] (0.12ns)   --->   "%xor_ln58_105 = xor i1 %tmp_21529, i1 %tmp_21530" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1045 'xor' 'xor_ln58_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%xor_ln58_106 = xor i1 %xor_ln58_105, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1046 'xor' 'xor_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%or_ln58_25 = or i1 %and_ln58_51, i1 %xor_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1047 'or' 'or_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%select_ln58_77 = select i1 %xor_ln58_105, i13 4095, i13 %add_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1048 'select' 'select_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1049 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_78 = select i1 %and_ln58_52, i13 4096, i13 %add_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1049 'select' 'select_ln58_78' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_79 = select i1 %or_ln58_25, i13 %select_ln58_77, i13 %select_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1050 'select' 'select_ln58_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln58_53 = sext i13 %select_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1051 'sext' 'sext_ln58_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln58_54 = sext i13 %select_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1052 'sext' 'sext_ln58_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.75ns)   --->   "%add_ln58_45 = add i13 %select_ln42_126, i13 %select_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1053 'add' 'add_ln58_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.75ns)   --->   "%add_ln58_26 = add i14 %sext_ln58_54, i14 %sext_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1054 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_21531 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_26, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1055 'bitselect' 'tmp_21531' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_21532 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_45, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1056 'bitselect' 'tmp_21532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%xor_ln58_107 = xor i1 %tmp_21531, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1057 'xor' 'xor_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%and_ln58_53 = and i1 %tmp_21532, i1 %xor_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1058 'and' 'and_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%xor_ln58_108 = xor i1 %tmp_21532, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1059 'xor' 'xor_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%and_ln58_54 = and i1 %tmp_21531, i1 %xor_ln58_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1060 'and' 'and_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1061 [1/1] (0.12ns)   --->   "%xor_ln58_109 = xor i1 %tmp_21531, i1 %tmp_21532" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1061 'xor' 'xor_ln58_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%xor_ln58_110 = xor i1 %xor_ln58_109, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1062 'xor' 'xor_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%or_ln58_26 = or i1 %and_ln58_53, i1 %xor_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1063 'or' 'or_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%select_ln58_80 = select i1 %xor_ln58_109, i13 4095, i13 %add_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1064 'select' 'select_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1065 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_81 = select i1 %and_ln58_54, i13 4096, i13 %add_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1065 'select' 'select_ln58_81' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_82 = select i1 %or_ln58_26, i13 %select_ln58_80, i13 %select_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1066 'select' 'select_ln58_82' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln58_55 = sext i13 %select_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1067 'sext' 'sext_ln58_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln58_56 = sext i13 %select_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1068 'sext' 'sext_ln58_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (0.75ns)   --->   "%add_ln58_46 = add i13 %select_ln42_130, i13 %select_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1069 'add' 'add_ln58_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.75ns)   --->   "%add_ln58_27 = add i14 %sext_ln58_56, i14 %sext_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1070 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_21533 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_27, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1071 'bitselect' 'tmp_21533' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_21534 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_46, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1072 'bitselect' 'tmp_21534' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%xor_ln58_111 = xor i1 %tmp_21533, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1073 'xor' 'xor_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%and_ln58_55 = and i1 %tmp_21534, i1 %xor_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1074 'and' 'and_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%xor_ln58_112 = xor i1 %tmp_21534, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1075 'xor' 'xor_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%and_ln58_56 = and i1 %tmp_21533, i1 %xor_ln58_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1076 'and' 'and_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1077 [1/1] (0.12ns)   --->   "%xor_ln58_113 = xor i1 %tmp_21533, i1 %tmp_21534" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1077 'xor' 'xor_ln58_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%xor_ln58_114 = xor i1 %xor_ln58_113, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1078 'xor' 'xor_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%or_ln58_27 = or i1 %and_ln58_55, i1 %xor_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1079 'or' 'or_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%select_ln58_83 = select i1 %xor_ln58_113, i13 4095, i13 %add_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1080 'select' 'select_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_84 = select i1 %and_ln58_56, i13 4096, i13 %add_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1081 'select' 'select_ln58_84' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_85 = select i1 %or_ln58_27, i13 %select_ln58_83, i13 %select_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1082 'select' 'select_ln58_85' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln58_57 = sext i13 %select_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1083 'sext' 'sext_ln58_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln58_58 = sext i13 %select_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1084 'sext' 'sext_ln58_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.75ns)   --->   "%add_ln58_47 = add i13 %select_ln42_134, i13 %select_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1085 'add' 'add_ln58_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1086 [1/1] (0.75ns)   --->   "%add_ln58_28 = add i14 %sext_ln58_58, i14 %sext_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1086 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_21535 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_28, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1087 'bitselect' 'tmp_21535' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_21536 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_47, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1088 'bitselect' 'tmp_21536' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%xor_ln58_115 = xor i1 %tmp_21535, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1089 'xor' 'xor_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%and_ln58_57 = and i1 %tmp_21536, i1 %xor_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1090 'and' 'and_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%xor_ln58_116 = xor i1 %tmp_21536, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1091 'xor' 'xor_ln58_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%and_ln58_58 = and i1 %tmp_21535, i1 %xor_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1092 'and' 'and_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.12ns)   --->   "%xor_ln58_117 = xor i1 %tmp_21535, i1 %tmp_21536" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1093 'xor' 'xor_ln58_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%xor_ln58_118 = xor i1 %xor_ln58_117, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1094 'xor' 'xor_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%or_ln58_28 = or i1 %and_ln58_57, i1 %xor_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1095 'or' 'or_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%select_ln58_86 = select i1 %xor_ln58_117, i13 4095, i13 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1096 'select' 'select_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1097 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_87 = select i1 %and_ln58_58, i13 4096, i13 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1097 'select' 'select_ln58_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1098 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_88 = select i1 %or_ln58_28, i13 %select_ln58_86, i13 %select_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1098 'select' 'select_ln58_88' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.18>
ST_5 : Operation 1099 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 1099 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 20, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1100 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln58_59 = sext i13 %select_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1101 'sext' 'sext_ln58_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln58_60 = sext i13 %select_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1102 'sext' 'sext_ln58_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1103 [1/1] (0.75ns)   --->   "%add_ln58_48 = add i13 %select_ln42_138, i13 %select_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1103 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1104 [1/1] (0.75ns)   --->   "%add_ln58_29 = add i14 %sext_ln58_60, i14 %sext_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1104 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_21537 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_29, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1105 'bitselect' 'tmp_21537' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_21538 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_48, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1106 'bitselect' 'tmp_21538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%xor_ln58_119 = xor i1 %tmp_21537, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1107 'xor' 'xor_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%and_ln58_59 = and i1 %tmp_21538, i1 %xor_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1108 'and' 'and_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%xor_ln58_120 = xor i1 %tmp_21538, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1109 'xor' 'xor_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%and_ln58_60 = and i1 %tmp_21537, i1 %xor_ln58_120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1110 'and' 'and_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1111 [1/1] (0.12ns)   --->   "%xor_ln58_121 = xor i1 %tmp_21537, i1 %tmp_21538" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1111 'xor' 'xor_ln58_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%xor_ln58_122 = xor i1 %xor_ln58_121, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1112 'xor' 'xor_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%or_ln58_29 = or i1 %and_ln58_59, i1 %xor_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1113 'or' 'or_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%select_ln58_89 = select i1 %xor_ln58_121, i13 4095, i13 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1114 'select' 'select_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1115 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_90 = select i1 %and_ln58_60, i13 4096, i13 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1115 'select' 'select_ln58_90' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1116 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_91 = select i1 %or_ln58_29, i13 %select_ln58_89, i13 %select_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1116 'select' 'select_ln58_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln58_61 = sext i13 %select_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1117 'sext' 'sext_ln58_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln58_62 = sext i13 %select_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1118 'sext' 'sext_ln58_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1119 [1/1] (0.75ns)   --->   "%add_ln58_49 = add i13 %select_ln42_142, i13 %select_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1119 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1120 [1/1] (0.75ns)   --->   "%add_ln58_30 = add i14 %sext_ln58_62, i14 %sext_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1120 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_21539 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_30, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1121 'bitselect' 'tmp_21539' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_21540 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_49, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1122 'bitselect' 'tmp_21540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%xor_ln58_123 = xor i1 %tmp_21539, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1123 'xor' 'xor_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%and_ln58_61 = and i1 %tmp_21540, i1 %xor_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1124 'and' 'and_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%xor_ln58_124 = xor i1 %tmp_21540, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1125 'xor' 'xor_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%and_ln58_62 = and i1 %tmp_21539, i1 %xor_ln58_124" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1126 'and' 'and_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1127 [1/1] (0.12ns)   --->   "%xor_ln58_125 = xor i1 %tmp_21539, i1 %tmp_21540" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1127 'xor' 'xor_ln58_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%xor_ln58_126 = xor i1 %xor_ln58_125, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1128 'xor' 'xor_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%or_ln58_30 = or i1 %and_ln58_61, i1 %xor_ln58_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1129 'or' 'or_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%select_ln58_92 = select i1 %xor_ln58_125, i13 4095, i13 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1130 'select' 'select_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1131 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_93 = select i1 %and_ln58_62, i13 4096, i13 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1131 'select' 'select_ln58_93' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1132 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_94 = select i1 %or_ln58_30, i13 %select_ln58_92, i13 %select_ln58_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1132 'select' 'select_ln58_94' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln58_63 = sext i13 %select_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1133 'sext' 'sext_ln58_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln58_64 = sext i13 %select_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1134 'sext' 'sext_ln58_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1135 [1/1] (0.75ns)   --->   "%add_ln58_50 = add i13 %select_ln42_146, i13 %select_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1135 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1136 [1/1] (0.75ns)   --->   "%add_ln58_31 = add i14 %sext_ln58_64, i14 %sext_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1136 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_21541 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_31, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1137 'bitselect' 'tmp_21541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_21542 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_50, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1138 'bitselect' 'tmp_21542' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%xor_ln58_127 = xor i1 %tmp_21541, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1139 'xor' 'xor_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%and_ln58_63 = and i1 %tmp_21542, i1 %xor_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1140 'and' 'and_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%xor_ln58_128 = xor i1 %tmp_21542, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1141 'xor' 'xor_ln58_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%and_ln58_64 = and i1 %tmp_21541, i1 %xor_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1142 'and' 'and_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1143 [1/1] (0.12ns)   --->   "%xor_ln58_129 = xor i1 %tmp_21541, i1 %tmp_21542" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1143 'xor' 'xor_ln58_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%xor_ln58_130 = xor i1 %xor_ln58_129, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1144 'xor' 'xor_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%or_ln58_31 = or i1 %and_ln58_63, i1 %xor_ln58_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1145 'or' 'or_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%select_ln58_95 = select i1 %xor_ln58_129, i13 4095, i13 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1146 'select' 'select_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1147 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_96 = select i1 %and_ln58_64, i13 4096, i13 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1147 'select' 'select_ln58_96' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1148 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_97 = select i1 %or_ln58_31, i13 %select_ln58_95, i13 %select_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1148 'select' 'select_ln58_97' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln58_65 = sext i13 %select_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1149 'sext' 'sext_ln58_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln58_66 = sext i13 %select_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1150 'sext' 'sext_ln58_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1151 [1/1] (0.75ns)   --->   "%add_ln58_51 = add i13 %select_ln42_150, i13 %select_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1151 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1152 [1/1] (0.75ns)   --->   "%add_ln58_32 = add i14 %sext_ln58_66, i14 %sext_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1152 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_21543 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_32, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1153 'bitselect' 'tmp_21543' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_21544 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_51, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1154 'bitselect' 'tmp_21544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%xor_ln58_131 = xor i1 %tmp_21543, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1155 'xor' 'xor_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%and_ln58_65 = and i1 %tmp_21544, i1 %xor_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1156 'and' 'and_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%xor_ln58_132 = xor i1 %tmp_21544, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1157 'xor' 'xor_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%and_ln58_66 = and i1 %tmp_21543, i1 %xor_ln58_132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1158 'and' 'and_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1159 [1/1] (0.12ns)   --->   "%xor_ln58_133 = xor i1 %tmp_21543, i1 %tmp_21544" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1159 'xor' 'xor_ln58_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%xor_ln58_134 = xor i1 %xor_ln58_133, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1160 'xor' 'xor_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%or_ln58_32 = or i1 %and_ln58_65, i1 %xor_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1161 'or' 'or_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%select_ln58_98 = select i1 %xor_ln58_133, i13 4095, i13 %add_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1162 'select' 'select_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1163 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_99 = select i1 %and_ln58_66, i13 4096, i13 %add_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1163 'select' 'select_ln58_99' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1164 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_100 = select i1 %or_ln58_32, i13 %select_ln58_98, i13 %select_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1164 'select' 'select_ln58_100' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln58_67 = sext i13 %select_ln58_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1165 'sext' 'sext_ln58_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln58_68 = sext i13 %select_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1166 'sext' 'sext_ln58_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1167 [1/1] (0.75ns)   --->   "%add_ln58_52 = add i13 %select_ln42_154, i13 %select_ln58_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1167 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1168 [1/1] (0.75ns)   --->   "%add_ln58_33 = add i14 %sext_ln58_68, i14 %sext_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1168 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_21545 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_33, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1169 'bitselect' 'tmp_21545' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_21546 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_52, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1170 'bitselect' 'tmp_21546' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%xor_ln58_135 = xor i1 %tmp_21545, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1171 'xor' 'xor_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%and_ln58_67 = and i1 %tmp_21546, i1 %xor_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1172 'and' 'and_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%xor_ln58_136 = xor i1 %tmp_21546, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1173 'xor' 'xor_ln58_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%and_ln58_68 = and i1 %tmp_21545, i1 %xor_ln58_136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1174 'and' 'and_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1175 [1/1] (0.12ns)   --->   "%xor_ln58_137 = xor i1 %tmp_21545, i1 %tmp_21546" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1175 'xor' 'xor_ln58_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%xor_ln58_138 = xor i1 %xor_ln58_137, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1176 'xor' 'xor_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%or_ln58_33 = or i1 %and_ln58_67, i1 %xor_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1177 'or' 'or_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%select_ln58_101 = select i1 %xor_ln58_137, i13 4095, i13 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1178 'select' 'select_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1179 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_102 = select i1 %and_ln58_68, i13 4096, i13 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1179 'select' 'select_ln58_102' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1180 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_103 = select i1 %or_ln58_33, i13 %select_ln58_101, i13 %select_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1180 'select' 'select_ln58_103' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln58_69 = sext i13 %select_ln58_100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1181 'sext' 'sext_ln58_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln58_70 = sext i13 %select_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1182 'sext' 'sext_ln58_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1183 [1/1] (0.75ns)   --->   "%add_ln58_53 = add i13 %select_ln42_158, i13 %select_ln58_100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1183 'add' 'add_ln58_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1184 [1/1] (0.75ns)   --->   "%add_ln58_34 = add i14 %sext_ln58_70, i14 %sext_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1184 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_21547 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_34, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1185 'bitselect' 'tmp_21547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_21548 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_53, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1186 'bitselect' 'tmp_21548' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%xor_ln58_139 = xor i1 %tmp_21547, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1187 'xor' 'xor_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%and_ln58_69 = and i1 %tmp_21548, i1 %xor_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1188 'and' 'and_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%xor_ln58_140 = xor i1 %tmp_21548, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1189 'xor' 'xor_ln58_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%and_ln58_70 = and i1 %tmp_21547, i1 %xor_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1190 'and' 'and_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1191 [1/1] (0.12ns)   --->   "%xor_ln58_141 = xor i1 %tmp_21547, i1 %tmp_21548" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1191 'xor' 'xor_ln58_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%xor_ln58_142 = xor i1 %xor_ln58_141, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1192 'xor' 'xor_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%or_ln58_34 = or i1 %and_ln58_69, i1 %xor_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1193 'or' 'or_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%select_ln58_104 = select i1 %xor_ln58_141, i13 4095, i13 %add_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1194 'select' 'select_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1195 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_105 = select i1 %and_ln58_70, i13 4096, i13 %add_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1195 'select' 'select_ln58_105' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1196 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_106 = select i1 %or_ln58_34, i13 %select_ln58_104, i13 %select_ln58_105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1196 'select' 'select_ln58_106' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1197 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_103" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1197 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1198 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1198 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1199 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1199 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.939ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [124]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [245]  (0.939 ns)

 <State 2>: 4.194ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [248]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [254]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [256]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [257]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [259]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [261]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_140', firmware/nnet_utils/nnet_dense_latency.h:42) [262]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_80', firmware/nnet_utils/nnet_dense_latency.h:42) [272]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_144', firmware/nnet_utils/nnet_dense_latency.h:42) [278]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_119', firmware/nnet_utils/nnet_dense_latency.h:42) [279]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_82', firmware/nnet_utils/nnet_dense_latency.h:42) [280]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_145', firmware/nnet_utils/nnet_dense_latency.h:42) [281]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_61', firmware/nnet_utils/nnet_dense_latency.h:42) [283]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_82', firmware/nnet_utils/nnet_dense_latency.h:42) [284]  (0.321 ns)

 <State 3>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58', firmware/nnet_utils/nnet_dense_latency.h:58) [1028]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_36', firmware/nnet_utils/nnet_dense_latency.h:58) [1034]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_54', firmware/nnet_utils/nnet_dense_latency.h:58) [1039]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_55', firmware/nnet_utils/nnet_dense_latency.h:58) [1040]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_38', firmware/nnet_utils/nnet_dense_latency.h:58) [1059]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_60', firmware/nnet_utils/nnet_dense_latency.h:58) [1071]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_61', firmware/nnet_utils/nnet_dense_latency.h:58) [1072]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_40', firmware/nnet_utils/nnet_dense_latency.h:58) [1091]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_66', firmware/nnet_utils/nnet_dense_latency.h:58) [1103]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_67', firmware/nnet_utils/nnet_dense_latency.h:58) [1104]  (0.321 ns)

 <State 4>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_23', firmware/nnet_utils/nnet_dense_latency.h:58) [1124]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_48', firmware/nnet_utils/nnet_dense_latency.h:58) [1130]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_72', firmware/nnet_utils/nnet_dense_latency.h:58) [1135]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_73', firmware/nnet_utils/nnet_dense_latency.h:58) [1136]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_44', firmware/nnet_utils/nnet_dense_latency.h:58) [1155]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_78', firmware/nnet_utils/nnet_dense_latency.h:58) [1167]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_79', firmware/nnet_utils/nnet_dense_latency.h:58) [1168]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_46', firmware/nnet_utils/nnet_dense_latency.h:58) [1187]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_84', firmware/nnet_utils/nnet_dense_latency.h:58) [1199]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_85', firmware/nnet_utils/nnet_dense_latency.h:58) [1200]  (0.321 ns)

 <State 5>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_29', firmware/nnet_utils/nnet_dense_latency.h:58) [1220]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_60', firmware/nnet_utils/nnet_dense_latency.h:58) [1226]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_90', firmware/nnet_utils/nnet_dense_latency.h:58) [1231]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_91', firmware/nnet_utils/nnet_dense_latency.h:58) [1232]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_50', firmware/nnet_utils/nnet_dense_latency.h:58) [1251]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_96', firmware/nnet_utils/nnet_dense_latency.h:58) [1263]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_97', firmware/nnet_utils/nnet_dense_latency.h:58) [1264]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_52', firmware/nnet_utils/nnet_dense_latency.h:58) [1283]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_102', firmware/nnet_utils/nnet_dense_latency.h:58) [1295]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_103', firmware/nnet_utils/nnet_dense_latency.h:58) [1296]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
