{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520380797885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520380797886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 20:59:57 2018 " "Processing started: Tue Mar 06 20:59:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520380797886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520380797886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab01 -c lab01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab01 -c lab01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520380797886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1520380798333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sym_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sym_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sym_button-button " "Found design unit 1: sym_button-button" {  } { { "sym_button.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/sym_button.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799220 ""} { "Info" "ISGN_ENTITY_NAME" "1 sym_button " "Found entity 1: sym_button" {  } { { "sym_button.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/sym_button.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520380799220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mde.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mde.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mde-ckt " "Found design unit 1: mde-ckt" {  } { { "mde.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/mde.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799228 ""} { "Info" "ISGN_ENTITY_NAME" "1 mde " "Found entity 1: mde" {  } { { "mde.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/mde.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520380799228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab01-main " "Found design unit 1: lab01-main" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799235 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab01 " "Found entity 1: lab01" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520380799235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-seg7 " "Found design unit 1: display-seg7" {  } { { "display7seg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/display7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799243 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display7seg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/display7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520380799243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDiv-clock " "Found design unit 1: clkDiv-clock" {  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/clock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799250 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520380799250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520380799250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab01 " "Elaborating entity \"lab01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520380799323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv clkDiv:CLK " "Elaborating entity \"clkDiv\" for hierarchy \"clkDiv:CLK\"" {  } { { "main.vhd" "CLK" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/main.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520380799344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mde mde:MDE0 " "Elaborating entity \"mde\" for hierarchy \"mde:MDE0\"" {  } { { "main.vhd" "MDE0" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/main.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520380799363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_present mde.vhd(59) " "VHDL Process Statement warning at mde.vhd(59): signal \"y_present\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/mde.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520380799375 "|lab01|mde:MDE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:DISP " "Elaborating entity \"display\" for hierarchy \"display:DISP\"" {  } { { "main.vhd" "DISP" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/main.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520380799376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sym_button sym_button:SB0 " "Elaborating entity \"sym_button\" for hierarchy \"sym_button:SB0\"" {  } { { "main.vhd" "SB0" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/main.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520380799387 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1520380800109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1520380800413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520380800413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520380800625 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520380800625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520380800625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520380800625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520380800662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 06 21:00:00 2018 " "Processing ended: Tue Mar 06 21:00:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520380800662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520380800662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520380800662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520380800662 ""}
