
*** Running vivado
    with args -log CPU_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CPU_top.tcl -notrace
Command: synth_design -top CPU_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 821.160 ; gain = 177.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:25]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/ALU.vhd:8' bound to instance 'U1' of component 'ALU' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:160]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/ALU.vhd:19]
INFO: [Synth 8-226] default block is never used [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/ALU.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/ALU.vhd:19]
INFO: [Synth 8-3491] module 'Control' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:7' bound to instance 'U2' of component 'Control' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:22]
WARNING: [Synth 8-614] signal 'h' is read in the process but is not in the sensitivity list [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:26]
WARNING: [Synth 8-614] signal 'l' is read in the process but is not in the sensitivity list [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:22]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/DataMem.vhd:6' bound to instance 'U3' of component 'DataMemory' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:164]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/DataMem.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (3#1) [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/DataMem.vhd:17]
INFO: [Synth 8-3491] module 'Registera' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Register.vhd:8' bound to instance 'U4' of component 'Registera' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Registera' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Register.vhd:21]
WARNING: [Synth 8-614] signal 'Rec' is read in the process but is not in the sensitivity list [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Register.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Registera' (4#1) [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Register.vhd:21]
INFO: [Synth 8-3491] module 'InstructionMemory' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/InstructionMemory.vhd:5' bound to instance 'U5' of component 'InstructionMemory' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:166]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/InstructionMemory.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (5#1) [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/InstructionMemory.vhd:10]
INFO: [Synth 8-3491] module 'SevenSeg_Top' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/SevenSeg_Top.vhd:5' bound to instance 'U6' of component 'SevenSeg_Top' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:167]
INFO: [Synth 8-638] synthesizing module 'SevenSeg_Top' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/SevenSeg_Top.vhd:14]
INFO: [Synth 8-3491] module 'Hex2LED' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Hex2SevenSegConverter.vhd:6' bound to instance 'CONV5' of component 'Hex2LED' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/SevenSeg_Top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Hex2LED' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Hex2SevenSegConverter.vhd:11]
WARNING: [Synth 8-614] signal 'X' is read in the process but is not in the sensitivity list [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Hex2SevenSegConverter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Hex2LED' (6#1) [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Hex2SevenSegConverter.vhd:11]
INFO: [Synth 8-3491] module 'Hex2LED' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Hex2SevenSegConverter.vhd:6' bound to instance 'CONV6' of component 'Hex2LED' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/SevenSeg_Top.vhd:75]
INFO: [Synth 8-3491] module 'Hex2LED' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Hex2SevenSegConverter.vhd:6' bound to instance 'CONV7' of component 'Hex2LED' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/SevenSeg_Top.vhd:76]
INFO: [Synth 8-3491] module 'Hex2LED' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Hex2SevenSegConverter.vhd:6' bound to instance 'CONV8' of component 'Hex2LED' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/SevenSeg_Top.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'SevenSeg_Top' (7#1) [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/SevenSeg_Top.vhd:14]
	Parameter counter_size bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/debounce.vhd:27' bound to instance 'U7' of component 'debounce' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:168]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/debounce.vhd:36]
	Parameter counter_size bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (8#1) [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/debounce.vhd:36]
	Parameter counter_size bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/debounce.vhd:27' bound to instance 'U8' of component 'debounce' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:169]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/synth_1/.Xil/Vivado-11424-LAPTOP-V1E3ESMK/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'U9' of component 'clk_wiz_0' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:170]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/synth_1/.Xil/Vivado-11424-LAPTOP-V1E3ESMK/realtime/clk_wiz_0_stub.vhdl:13]
WARNING: [Synth 8-614] signal 'Instr' is read in the process but is not in the sensitivity list [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:202]
WARNING: [Synth 8-614] signal 'SW' is read in the process but is not in the sensitivity list [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:241]
WARNING: [Synth 8-614] signal 'display' is read in the process but is not in the sensitivity list [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:241]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (9#1) [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd:25]
WARNING: [Synth 8-3331] design Hex2LED has unconnected port CLK
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[31]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[5]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[4]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[3]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[2]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[1]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 897.516 ; gain = 253.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 897.516 ; gain = 253.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 897.516 ; gain = 253.727
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U9'
Finished Parsing XDC File [d:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U9'
Parsing XDC File [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/basys3.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/basys3.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/basys3.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/basys3.xdc:112]
Finished Parsing XDC File [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/basys3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/basys3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1053.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.938 ; gain = 410.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.938 ; gain = 410.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for U9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1053.938 ; gain = 410.148
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CPU_top'
INFO: [Synth 8-5546] ROM "din" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/ALU.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'Zero_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/ALU.vhd:30]
WARNING: [Synth 8-327] inferring latch for variable 'interm1_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/ALU.vhd:33]
WARNING: [Synth 8-327] inferring latch for variable 'Reset_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:32]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:30]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:31]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:33]
WARNING: [Synth 8-327] inferring latch for variable 'JMP_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:37]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd:34]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     res |                            00001 |                              100
                changepc |                            00010 |                              000
                 readreg |                            00100 |                              001
                   rwmem |                            01000 |                              010
                writereg |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CPU_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1053.938 ; gain = 410.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 36    
	               16 Bit    Registers := 124   
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  19 Input    128 Bit        Muxes := 1     
	  11 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 140   
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 236   
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 94    
	  32 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  19 Input    128 Bit        Muxes := 1     
	  11 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 124   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 136   
	   2 Input      1 Bit        Muxes := 199   
	   3 Input      1 Bit        Muxes := 62    
Module Registera 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   3 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 32    
	  32 Input      1 Bit        Muxes := 31    
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
Module SevenSeg_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port A[11]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[5]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[4]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[3]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[2]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[1]
WARNING: [Synth 8-3331] design ALU has unconnected port Op[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\Rec_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1053.938 ; gain = 410.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 2048x8        | LUT            | 
|InstructionMemory | p_0_out    | 2048x8        | LUT            | 
|InstructionMemory | p_0_out    | 2048x8        | LUT            | 
|InstructionMemory | p_0_out    | 2048x8        | LUT            | 
|InstructionMemory | p_0_out    | 2048x8        | LUT            | 
|InstructionMemory | p_0_out    | 2048x8        | LUT            | 
|InstructionMemory | p_0_out    | 2048x8        | LUT            | 
|InstructionMemory | p_0_out    | 2048x8        | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U9/clk_out1' to pin 'U9/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1053.938 ; gain = 410.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.883 ; gain = 503.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1155.934 ; gain = 512.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1155.934 ; gain = 512.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1155.934 ; gain = 512.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1155.934 ; gain = 512.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1155.934 ; gain = 512.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1155.934 ; gain = 512.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1155.934 ; gain = 512.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |BUFG             |     3|
|3     |CARRY4           |    52|
|4     |LUT1             |     6|
|5     |LUT2             |   162|
|6     |LUT3             |  1004|
|7     |LUT4             |   146|
|8     |LUT5             |   563|
|9     |LUT6             |  2287|
|10    |MUXF7            |   676|
|11    |MUXF8            |    40|
|12    |FDRE             |  2880|
|13    |FDSE             |   431|
|14    |LD               |    80|
|15    |LDC              |    10|
|16    |LDP              |     1|
|17    |IBUF             |    20|
|18    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |  8376|
|2     |  U4     |Registera         |  1923|
|3     |  U1     |ALU               |  1761|
|4     |  U2     |Control           |   358|
|5     |  U3     |DataMemory        |  2898|
|6     |  U5     |InstructionMemory |   957|
|7     |  U6     |SevenSeg_Top      |    66|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1155.934 ; gain = 512.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1155.934 ; gain = 355.723
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1155.934 ; gain = 512.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 859 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1155.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  LD => LDCE: 80 instances
  LDC => LDCE: 10 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1155.934 ; gain = 750.805
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1155.934 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/synth_1/CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_top_utilization_synth.rpt -pb CPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 13:59:57 2019...
