-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_gemm_kernel_gemm_Pipeline_L21 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID : OUT STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWREADY : IN STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_WVALID : OUT STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_WREADY : IN STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_WLAST : OUT STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID : OUT STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARREADY : IN STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_RVALID : IN STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_RREADY : OUT STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_RLAST : IN STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_BVALID : IN STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_BREADY : OUT STD_LOGIC;
    m_axi_merlin_gmem_kernel_gemm_128_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_merlin_gmem_kernel_gemm_128_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    A_5_0_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_ce0 : OUT STD_LOGIC;
    A_5_0_buf_we0 : OUT STD_LOGIC;
    A_5_0_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_100_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_100_ce0 : OUT STD_LOGIC;
    A_5_0_buf_100_we0 : OUT STD_LOGIC;
    A_5_0_buf_100_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_101_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_101_ce0 : OUT STD_LOGIC;
    A_5_0_buf_101_we0 : OUT STD_LOGIC;
    A_5_0_buf_101_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_102_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_102_ce0 : OUT STD_LOGIC;
    A_5_0_buf_102_we0 : OUT STD_LOGIC;
    A_5_0_buf_102_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_103_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_103_ce0 : OUT STD_LOGIC;
    A_5_0_buf_103_we0 : OUT STD_LOGIC;
    A_5_0_buf_103_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_104_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_104_ce0 : OUT STD_LOGIC;
    A_5_0_buf_104_we0 : OUT STD_LOGIC;
    A_5_0_buf_104_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_105_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_105_ce0 : OUT STD_LOGIC;
    A_5_0_buf_105_we0 : OUT STD_LOGIC;
    A_5_0_buf_105_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_106_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_106_ce0 : OUT STD_LOGIC;
    A_5_0_buf_106_we0 : OUT STD_LOGIC;
    A_5_0_buf_106_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_107_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_107_ce0 : OUT STD_LOGIC;
    A_5_0_buf_107_we0 : OUT STD_LOGIC;
    A_5_0_buf_107_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_108_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_108_ce0 : OUT STD_LOGIC;
    A_5_0_buf_108_we0 : OUT STD_LOGIC;
    A_5_0_buf_108_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_109_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_109_ce0 : OUT STD_LOGIC;
    A_5_0_buf_109_we0 : OUT STD_LOGIC;
    A_5_0_buf_109_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_110_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_110_ce0 : OUT STD_LOGIC;
    A_5_0_buf_110_we0 : OUT STD_LOGIC;
    A_5_0_buf_110_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_111_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_111_ce0 : OUT STD_LOGIC;
    A_5_0_buf_111_we0 : OUT STD_LOGIC;
    A_5_0_buf_111_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_112_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_112_ce0 : OUT STD_LOGIC;
    A_5_0_buf_112_we0 : OUT STD_LOGIC;
    A_5_0_buf_112_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_113_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_113_ce0 : OUT STD_LOGIC;
    A_5_0_buf_113_we0 : OUT STD_LOGIC;
    A_5_0_buf_113_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_114_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_114_ce0 : OUT STD_LOGIC;
    A_5_0_buf_114_we0 : OUT STD_LOGIC;
    A_5_0_buf_114_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_115_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_115_ce0 : OUT STD_LOGIC;
    A_5_0_buf_115_we0 : OUT STD_LOGIC;
    A_5_0_buf_115_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_116_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_116_ce0 : OUT STD_LOGIC;
    A_5_0_buf_116_we0 : OUT STD_LOGIC;
    A_5_0_buf_116_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_117_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_117_ce0 : OUT STD_LOGIC;
    A_5_0_buf_117_we0 : OUT STD_LOGIC;
    A_5_0_buf_117_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_118_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_118_ce0 : OUT STD_LOGIC;
    A_5_0_buf_118_we0 : OUT STD_LOGIC;
    A_5_0_buf_118_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_119_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_119_ce0 : OUT STD_LOGIC;
    A_5_0_buf_119_we0 : OUT STD_LOGIC;
    A_5_0_buf_119_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_120_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_120_ce0 : OUT STD_LOGIC;
    A_5_0_buf_120_we0 : OUT STD_LOGIC;
    A_5_0_buf_120_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_121_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_121_ce0 : OUT STD_LOGIC;
    A_5_0_buf_121_we0 : OUT STD_LOGIC;
    A_5_0_buf_121_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_122_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_122_ce0 : OUT STD_LOGIC;
    A_5_0_buf_122_we0 : OUT STD_LOGIC;
    A_5_0_buf_122_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_123_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_123_ce0 : OUT STD_LOGIC;
    A_5_0_buf_123_we0 : OUT STD_LOGIC;
    A_5_0_buf_123_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_124_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_124_ce0 : OUT STD_LOGIC;
    A_5_0_buf_124_we0 : OUT STD_LOGIC;
    A_5_0_buf_124_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_125_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_125_ce0 : OUT STD_LOGIC;
    A_5_0_buf_125_we0 : OUT STD_LOGIC;
    A_5_0_buf_125_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_126_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_126_ce0 : OUT STD_LOGIC;
    A_5_0_buf_126_we0 : OUT STD_LOGIC;
    A_5_0_buf_126_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_127_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_127_ce0 : OUT STD_LOGIC;
    A_5_0_buf_127_we0 : OUT STD_LOGIC;
    A_5_0_buf_127_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_128_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_128_ce0 : OUT STD_LOGIC;
    A_5_0_buf_128_we0 : OUT STD_LOGIC;
    A_5_0_buf_128_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_129_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_129_ce0 : OUT STD_LOGIC;
    A_5_0_buf_129_we0 : OUT STD_LOGIC;
    A_5_0_buf_129_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_130_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_130_ce0 : OUT STD_LOGIC;
    A_5_0_buf_130_we0 : OUT STD_LOGIC;
    A_5_0_buf_130_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_131_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_131_ce0 : OUT STD_LOGIC;
    A_5_0_buf_131_we0 : OUT STD_LOGIC;
    A_5_0_buf_131_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_132_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_132_ce0 : OUT STD_LOGIC;
    A_5_0_buf_132_we0 : OUT STD_LOGIC;
    A_5_0_buf_132_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_133_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_133_ce0 : OUT STD_LOGIC;
    A_5_0_buf_133_we0 : OUT STD_LOGIC;
    A_5_0_buf_133_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_134_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_134_ce0 : OUT STD_LOGIC;
    A_5_0_buf_134_we0 : OUT STD_LOGIC;
    A_5_0_buf_134_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_135_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_135_ce0 : OUT STD_LOGIC;
    A_5_0_buf_135_we0 : OUT STD_LOGIC;
    A_5_0_buf_135_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_136_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_136_ce0 : OUT STD_LOGIC;
    A_5_0_buf_136_we0 : OUT STD_LOGIC;
    A_5_0_buf_136_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_137_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_137_ce0 : OUT STD_LOGIC;
    A_5_0_buf_137_we0 : OUT STD_LOGIC;
    A_5_0_buf_137_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_138_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_138_ce0 : OUT STD_LOGIC;
    A_5_0_buf_138_we0 : OUT STD_LOGIC;
    A_5_0_buf_138_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_139_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_139_ce0 : OUT STD_LOGIC;
    A_5_0_buf_139_we0 : OUT STD_LOGIC;
    A_5_0_buf_139_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_140_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_140_ce0 : OUT STD_LOGIC;
    A_5_0_buf_140_we0 : OUT STD_LOGIC;
    A_5_0_buf_140_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_141_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_141_ce0 : OUT STD_LOGIC;
    A_5_0_buf_141_we0 : OUT STD_LOGIC;
    A_5_0_buf_141_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_142_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_142_ce0 : OUT STD_LOGIC;
    A_5_0_buf_142_we0 : OUT STD_LOGIC;
    A_5_0_buf_142_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_143_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_143_ce0 : OUT STD_LOGIC;
    A_5_0_buf_143_we0 : OUT STD_LOGIC;
    A_5_0_buf_143_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_144_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_144_ce0 : OUT STD_LOGIC;
    A_5_0_buf_144_we0 : OUT STD_LOGIC;
    A_5_0_buf_144_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_145_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_145_ce0 : OUT STD_LOGIC;
    A_5_0_buf_145_we0 : OUT STD_LOGIC;
    A_5_0_buf_145_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_146_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_146_ce0 : OUT STD_LOGIC;
    A_5_0_buf_146_we0 : OUT STD_LOGIC;
    A_5_0_buf_146_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_147_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_147_ce0 : OUT STD_LOGIC;
    A_5_0_buf_147_we0 : OUT STD_LOGIC;
    A_5_0_buf_147_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_148_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_148_ce0 : OUT STD_LOGIC;
    A_5_0_buf_148_we0 : OUT STD_LOGIC;
    A_5_0_buf_148_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_149_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_149_ce0 : OUT STD_LOGIC;
    A_5_0_buf_149_we0 : OUT STD_LOGIC;
    A_5_0_buf_149_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_150_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_150_ce0 : OUT STD_LOGIC;
    A_5_0_buf_150_we0 : OUT STD_LOGIC;
    A_5_0_buf_150_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_151_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_151_ce0 : OUT STD_LOGIC;
    A_5_0_buf_151_we0 : OUT STD_LOGIC;
    A_5_0_buf_151_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_152_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_152_ce0 : OUT STD_LOGIC;
    A_5_0_buf_152_we0 : OUT STD_LOGIC;
    A_5_0_buf_152_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_153_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_153_ce0 : OUT STD_LOGIC;
    A_5_0_buf_153_we0 : OUT STD_LOGIC;
    A_5_0_buf_153_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_154_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_154_ce0 : OUT STD_LOGIC;
    A_5_0_buf_154_we0 : OUT STD_LOGIC;
    A_5_0_buf_154_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_155_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_155_ce0 : OUT STD_LOGIC;
    A_5_0_buf_155_we0 : OUT STD_LOGIC;
    A_5_0_buf_155_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_156_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_156_ce0 : OUT STD_LOGIC;
    A_5_0_buf_156_we0 : OUT STD_LOGIC;
    A_5_0_buf_156_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_157_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_157_ce0 : OUT STD_LOGIC;
    A_5_0_buf_157_we0 : OUT STD_LOGIC;
    A_5_0_buf_157_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_158_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_158_ce0 : OUT STD_LOGIC;
    A_5_0_buf_158_we0 : OUT STD_LOGIC;
    A_5_0_buf_158_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_159_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_159_ce0 : OUT STD_LOGIC;
    A_5_0_buf_159_we0 : OUT STD_LOGIC;
    A_5_0_buf_159_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_160_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_160_ce0 : OUT STD_LOGIC;
    A_5_0_buf_160_we0 : OUT STD_LOGIC;
    A_5_0_buf_160_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_161_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_161_ce0 : OUT STD_LOGIC;
    A_5_0_buf_161_we0 : OUT STD_LOGIC;
    A_5_0_buf_161_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_162_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_162_ce0 : OUT STD_LOGIC;
    A_5_0_buf_162_we0 : OUT STD_LOGIC;
    A_5_0_buf_162_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_163_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_163_ce0 : OUT STD_LOGIC;
    A_5_0_buf_163_we0 : OUT STD_LOGIC;
    A_5_0_buf_163_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_164_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_164_ce0 : OUT STD_LOGIC;
    A_5_0_buf_164_we0 : OUT STD_LOGIC;
    A_5_0_buf_164_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_165_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_165_ce0 : OUT STD_LOGIC;
    A_5_0_buf_165_we0 : OUT STD_LOGIC;
    A_5_0_buf_165_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_166_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_166_ce0 : OUT STD_LOGIC;
    A_5_0_buf_166_we0 : OUT STD_LOGIC;
    A_5_0_buf_166_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_167_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_167_ce0 : OUT STD_LOGIC;
    A_5_0_buf_167_we0 : OUT STD_LOGIC;
    A_5_0_buf_167_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_168_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_168_ce0 : OUT STD_LOGIC;
    A_5_0_buf_168_we0 : OUT STD_LOGIC;
    A_5_0_buf_168_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_169_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_169_ce0 : OUT STD_LOGIC;
    A_5_0_buf_169_we0 : OUT STD_LOGIC;
    A_5_0_buf_169_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_170_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_170_ce0 : OUT STD_LOGIC;
    A_5_0_buf_170_we0 : OUT STD_LOGIC;
    A_5_0_buf_170_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_171_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_171_ce0 : OUT STD_LOGIC;
    A_5_0_buf_171_we0 : OUT STD_LOGIC;
    A_5_0_buf_171_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_172_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_172_ce0 : OUT STD_LOGIC;
    A_5_0_buf_172_we0 : OUT STD_LOGIC;
    A_5_0_buf_172_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_173_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_173_ce0 : OUT STD_LOGIC;
    A_5_0_buf_173_we0 : OUT STD_LOGIC;
    A_5_0_buf_173_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_174_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_174_ce0 : OUT STD_LOGIC;
    A_5_0_buf_174_we0 : OUT STD_LOGIC;
    A_5_0_buf_174_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_175_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_175_ce0 : OUT STD_LOGIC;
    A_5_0_buf_175_we0 : OUT STD_LOGIC;
    A_5_0_buf_175_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_176_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_176_ce0 : OUT STD_LOGIC;
    A_5_0_buf_176_we0 : OUT STD_LOGIC;
    A_5_0_buf_176_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_177_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_177_ce0 : OUT STD_LOGIC;
    A_5_0_buf_177_we0 : OUT STD_LOGIC;
    A_5_0_buf_177_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_178_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_178_ce0 : OUT STD_LOGIC;
    A_5_0_buf_178_we0 : OUT STD_LOGIC;
    A_5_0_buf_178_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_179_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_179_ce0 : OUT STD_LOGIC;
    A_5_0_buf_179_we0 : OUT STD_LOGIC;
    A_5_0_buf_179_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_180_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_180_ce0 : OUT STD_LOGIC;
    A_5_0_buf_180_we0 : OUT STD_LOGIC;
    A_5_0_buf_180_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_181_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_181_ce0 : OUT STD_LOGIC;
    A_5_0_buf_181_we0 : OUT STD_LOGIC;
    A_5_0_buf_181_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_182_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_182_ce0 : OUT STD_LOGIC;
    A_5_0_buf_182_we0 : OUT STD_LOGIC;
    A_5_0_buf_182_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_183_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_183_ce0 : OUT STD_LOGIC;
    A_5_0_buf_183_we0 : OUT STD_LOGIC;
    A_5_0_buf_183_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_184_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_184_ce0 : OUT STD_LOGIC;
    A_5_0_buf_184_we0 : OUT STD_LOGIC;
    A_5_0_buf_184_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_185_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_185_ce0 : OUT STD_LOGIC;
    A_5_0_buf_185_we0 : OUT STD_LOGIC;
    A_5_0_buf_185_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_186_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_186_ce0 : OUT STD_LOGIC;
    A_5_0_buf_186_we0 : OUT STD_LOGIC;
    A_5_0_buf_186_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_187_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_187_ce0 : OUT STD_LOGIC;
    A_5_0_buf_187_we0 : OUT STD_LOGIC;
    A_5_0_buf_187_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_188_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_188_ce0 : OUT STD_LOGIC;
    A_5_0_buf_188_we0 : OUT STD_LOGIC;
    A_5_0_buf_188_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_189_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_189_ce0 : OUT STD_LOGIC;
    A_5_0_buf_189_we0 : OUT STD_LOGIC;
    A_5_0_buf_189_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_190_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_190_ce0 : OUT STD_LOGIC;
    A_5_0_buf_190_we0 : OUT STD_LOGIC;
    A_5_0_buf_190_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_191_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_191_ce0 : OUT STD_LOGIC;
    A_5_0_buf_191_we0 : OUT STD_LOGIC;
    A_5_0_buf_191_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_192_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_192_ce0 : OUT STD_LOGIC;
    A_5_0_buf_192_we0 : OUT STD_LOGIC;
    A_5_0_buf_192_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_193_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_193_ce0 : OUT STD_LOGIC;
    A_5_0_buf_193_we0 : OUT STD_LOGIC;
    A_5_0_buf_193_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_194_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_194_ce0 : OUT STD_LOGIC;
    A_5_0_buf_194_we0 : OUT STD_LOGIC;
    A_5_0_buf_194_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_195_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_195_ce0 : OUT STD_LOGIC;
    A_5_0_buf_195_we0 : OUT STD_LOGIC;
    A_5_0_buf_195_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_196_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_196_ce0 : OUT STD_LOGIC;
    A_5_0_buf_196_we0 : OUT STD_LOGIC;
    A_5_0_buf_196_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_197_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_197_ce0 : OUT STD_LOGIC;
    A_5_0_buf_197_we0 : OUT STD_LOGIC;
    A_5_0_buf_197_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_buf_198_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    A_5_0_buf_198_ce0 : OUT STD_LOGIC;
    A_5_0_buf_198_we0 : OUT STD_LOGIC;
    A_5_0_buf_198_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sext_ln1376 : IN STD_LOGIC_VECTOR (57 downto 0) );
end;


architecture behav of kernel_gemm_kernel_gemm_Pipeline_L21 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv384_lc_1 : STD_LOGIC_VECTOR (383 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv12_9C4 : STD_LOGIC_VECTOR (11 downto 0) := "100111000100";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln1376_reg_2087 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_reg_2091 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op29_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1376_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal merlin_gmem_kernel_gemm_128_0_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1376_reg_2087_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_reg_2091_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1342_fu_1723_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1342_reg_2095 : STD_LOGIC_VECTOR (6 downto 0);
    signal merlin_gmem_kernel_gemm_128_0_addr_read_reg_2099 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln1393_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1393_reg_2104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_phi_mux_empty_phi_fu_1654_p4 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_reg_1651 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln1376_fu_1758_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln1376_1_fu_1763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shiftreg_fu_324 : STD_LOGIC_VECTOR (383 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_loop_init : STD_LOGIC;
    signal i_2_fu_328 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal i_5_fu_1693_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (11 downto 0);
    signal index2_3_fu_332 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal index2_6_fu_2036_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal index1_fu_336 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal index1_5_fu_1739_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln1391_fu_1881_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln1391_1_fu_1920_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln1391_2_fu_1959_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln1391_3_fu_1998_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1376_fu_1699_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal index1_4_fu_1733_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal raw_bits_fu_1877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal raw_bits_31_fu_1910_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal raw_bits_32_fu_1949_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal raw_bits_33_fu_1988_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal index2_fu_2030_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_gemm_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component kernel_gemm_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1376_fu_1687_p2 = ap_const_lv1_0))) then 
                    i_2_fu_328 <= i_5_fu_1693_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_328 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    index1_fu_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    index1_fu_336 <= ap_const_lv64_0;
                elsif (((icmp_ln1376_reg_2087 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    index1_fu_336 <= index1_5_fu_1739_p3;
                end if;
            end if; 
        end if;
    end process;

    index2_3_fu_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    index2_3_fu_332 <= ap_const_lv7_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    index2_3_fu_332 <= index2_6_fu_2036_p3;
                end if;
            end if; 
        end if;
    end process;

    shiftreg_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    shiftreg_fu_324 <= ap_const_lv384_lc_1;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    shiftreg_fu_324 <= ap_phi_mux_empty_phi_fu_1654_p4(511 downto 128);
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln1376_reg_2087 <= icmp_ln1376_fu_1687_p2;
                icmp_ln1376_reg_2087_pp0_iter1_reg <= icmp_ln1376_reg_2087;
                icmp_ln1393_reg_2104 <= icmp_ln1393_fu_1727_p2;
                icmp_ln56_reg_2091 <= icmp_ln56_fu_1703_p2;
                icmp_ln56_reg_2091_pp0_iter1_reg <= icmp_ln56_reg_2091;
                merlin_gmem_kernel_gemm_128_0_addr_read_reg_2099 <= m_axi_merlin_gmem_kernel_gemm_128_0_RDATA;
                trunc_ln1342_reg_2095 <= trunc_ln1342_fu_1723_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    A_5_0_buf_100_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_100_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_100_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_100_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_100_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_100_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_100_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_100_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_101_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_101_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_101_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_101_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_101_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_101_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_101_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_101_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_102_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_102_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_102_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_102_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_102_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_102_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_102_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_102_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_103_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_103_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_103_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_103_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_103_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_103_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_103_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_103_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_104_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_104_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_104_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_104_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_104_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_104_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_104_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_104_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_105_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_105_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_105_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_105_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_105_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_105_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_105_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_105_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_106_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_106_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_106_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_106_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_106_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_106_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_106_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_106_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_107_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_107_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_107_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_107_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_107_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_107_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_107_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_107_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_108_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_108_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_108_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_108_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_108_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_108_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_108_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_108_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_109_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_109_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_109_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_109_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_109_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_109_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_109_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_109_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_110_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_110_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_110_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_110_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_110_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_110_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_110_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_110_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_111_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_111_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_111_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_111_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_111_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_111_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_111_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_111_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_112_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_112_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_112_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_112_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_112_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_112_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_112_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_112_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_113_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_113_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_113_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_113_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_113_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_113_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_113_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_113_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_114_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_114_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_114_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_114_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_114_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_114_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_114_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_114_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_115_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_115_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_115_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_115_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_115_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_115_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_115_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_115_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_116_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_116_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_116_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_116_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_116_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_116_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_116_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_116_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_117_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_117_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_117_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_117_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_117_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_117_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_117_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_117_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_118_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_118_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_118_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_118_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_118_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_118_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_118_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_118_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_119_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_119_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_119_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_119_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_119_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_119_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_119_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_119_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_120_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_120_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_120_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_120_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_120_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_120_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_120_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_120_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_121_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_121_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_121_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_121_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_121_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_121_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_121_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_121_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_122_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_122_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_122_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_122_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_122_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_122_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_122_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_122_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_123_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_123_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_123_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_123_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_123_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_123_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_123_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_123_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_124_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_124_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_124_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_124_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_124_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_124_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_124_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_124_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_125_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_125_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_125_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_125_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_125_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_125_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_125_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_125_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_126_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_126_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_126_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_126_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_126_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_126_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_126_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_126_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_127_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_127_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_127_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_127_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_127_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_127_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_127_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_127_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_128_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_128_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_128_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_128_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_128_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_128_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_128_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_128_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_129_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_129_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_129_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_129_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_129_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_129_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_129_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_129_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_130_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_130_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_130_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_130_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_130_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_130_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_130_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_130_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_131_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_131_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_131_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_131_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_131_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_131_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_131_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_131_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_132_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_132_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_132_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_132_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_132_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_132_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_132_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_132_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_133_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_133_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_133_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_133_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_133_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_133_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_133_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_133_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_134_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_134_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_134_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_134_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_134_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_134_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_134_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_134_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_135_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_135_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_135_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_135_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_135_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_135_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_135_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_135_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_136_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_136_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_136_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_136_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_136_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_136_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_136_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_136_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_137_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_137_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_137_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_137_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_137_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_137_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_137_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_137_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_138_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_138_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_138_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_138_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_138_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_138_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_138_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_138_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_139_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_139_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_139_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_139_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_139_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_139_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_139_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_139_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_140_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_140_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_140_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_140_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_140_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_140_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_140_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_140_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_141_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_141_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_141_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_141_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_141_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_141_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_141_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_141_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_142_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_142_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_142_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_142_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_142_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_142_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_142_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_142_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_143_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_143_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_143_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_143_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_143_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_143_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_143_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_143_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_144_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_144_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_144_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_144_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_144_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_144_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_144_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_144_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_145_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_145_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_145_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_145_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_145_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_145_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_145_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_145_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_146_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_146_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_146_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_146_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_146_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_146_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_146_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_146_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_147_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_147_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_147_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_147_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_147_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_147_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_147_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_147_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_148_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_148_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_148_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_148_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_148_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_148_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_148_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_148_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_149_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_149_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_149_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_149_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_149_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_149_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_149_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_149_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_150_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_150_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_150_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_150_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_150_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_150_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_150_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_150_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_151_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_151_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_151_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_151_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_151_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_151_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_151_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_151_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_152_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_152_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_152_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_152_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_152_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_152_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_152_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_152_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_153_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_153_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_153_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_153_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_153_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_153_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_153_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_153_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_154_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_154_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_154_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_154_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_154_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_154_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_154_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_154_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_155_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_155_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_155_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_155_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_155_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_155_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_155_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_155_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_156_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_156_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_156_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_156_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_156_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_156_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_156_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_156_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_157_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_157_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_157_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_157_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_157_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_157_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_157_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_157_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_158_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_158_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_158_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_158_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_158_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_158_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_158_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_158_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_159_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_159_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_159_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_159_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_159_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_159_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_159_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_159_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_160_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_160_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_160_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_160_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_160_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_160_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_160_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_160_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_161_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_161_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_161_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_161_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_161_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_161_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_161_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_161_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_162_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_162_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_162_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_162_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_162_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_162_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_162_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_162_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_163_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_163_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_163_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_163_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_163_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_163_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_163_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_163_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_164_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_164_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_164_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_164_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_164_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_164_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_164_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_164_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_165_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_165_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_165_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_165_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_165_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_165_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_165_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_165_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_166_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_166_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_166_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_166_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_166_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_166_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_166_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_166_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_167_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_167_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_167_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_167_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_167_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_167_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_167_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_167_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_168_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_168_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_168_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_168_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_168_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_168_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_168_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_168_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_169_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_169_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_169_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_169_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_169_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_169_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_169_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_169_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_170_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_170_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_170_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_170_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_170_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_170_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_170_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_170_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_171_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_171_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_171_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_171_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_171_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_171_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_171_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_171_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_172_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_172_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_172_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_172_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_172_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_172_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_172_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_172_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_173_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_173_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_173_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_173_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_173_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_173_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_173_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_173_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_174_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_174_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_174_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_174_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_174_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_174_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_174_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_174_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_175_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_175_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_175_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_175_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_175_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_175_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_175_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_175_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_176_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_176_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_176_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_176_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_176_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_176_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_176_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_176_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_177_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_177_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_177_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_177_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_177_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_177_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_177_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_177_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_178_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_178_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_178_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_178_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_178_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_178_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_178_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_178_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_179_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_179_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_179_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_179_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_179_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_179_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_179_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_179_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_180_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_180_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_180_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_180_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_180_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_180_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_180_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_180_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_181_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_181_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_181_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_181_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_181_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_181_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_181_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_181_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_182_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_182_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_182_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_182_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_182_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_182_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_182_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_182_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_183_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_183_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_183_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_183_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_183_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_183_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_183_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_183_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_184_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_184_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_184_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_184_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_184_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_184_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_184_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_184_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_185_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_185_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_185_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_185_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_185_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_185_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_185_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_185_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_186_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_186_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_186_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_186_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_186_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_186_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_186_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_186_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_187_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_187_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_187_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_187_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_187_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_187_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_187_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_187_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_188_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_188_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_188_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_188_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_188_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_188_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_188_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_188_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_189_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_189_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_189_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_189_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_189_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_189_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_189_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_189_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_190_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_190_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_190_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_190_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_190_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_190_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_190_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_190_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_191_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_191_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_191_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_191_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_191_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_191_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_191_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_191_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_192_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_192_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_192_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_192_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_192_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_192_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_192_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_192_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_193_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_193_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_193_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_193_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_193_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_193_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_193_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_193_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_194_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_194_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_194_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_194_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_194_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_194_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_194_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_194_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_195_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_195_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_195_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_195_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_195_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_195_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if ((not((trunc_ln1342_reg_2095 = ap_const_lv7_0)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_1)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_2)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_3)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_4)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_5)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_6)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_7)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_8)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_9)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_A)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_B)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_C)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_D)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_E)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_F)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_10)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_11)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_12)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_13)) and not((trunc_ln1342_reg_2095 
    = ap_const_lv7_14)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_15)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_16)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_17)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_195_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_195_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_196_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_196_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_196_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_196_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_196_d0 <= bitcast_ln1391_1_fu_1920_p1;

    A_5_0_buf_196_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if ((not((trunc_ln1342_reg_2095 = ap_const_lv7_0)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_1)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_2)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_3)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_4)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_5)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_6)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_7)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_8)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_9)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_A)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_B)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_C)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_D)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_E)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_F)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_10)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_11)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_12)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_13)) and not((trunc_ln1342_reg_2095 
    = ap_const_lv7_14)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_15)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_16)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_17)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_196_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_196_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_197_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_197_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_197_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_197_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_197_d0 <= bitcast_ln1391_2_fu_1959_p1;

    A_5_0_buf_197_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if ((not((trunc_ln1342_reg_2095 = ap_const_lv7_0)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_1)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_2)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_3)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_4)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_5)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_6)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_7)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_8)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_9)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_A)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_B)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_C)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_D)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_E)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_F)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_10)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_11)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_12)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_13)) and not((trunc_ln1342_reg_2095 
    = ap_const_lv7_14)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_15)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_16)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_17)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_197_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_197_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_198_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_198_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_198_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_198_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_198_d0 <= bitcast_ln1391_3_fu_1998_p1;

    A_5_0_buf_198_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if ((not((trunc_ln1342_reg_2095 = ap_const_lv7_0)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_1)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_2)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_3)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_4)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_5)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_6)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_7)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_8)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_9)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_A)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_B)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_C)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_D)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_E)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_F)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_10)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_11)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_12)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_13)) and not((trunc_ln1342_reg_2095 
    = ap_const_lv7_14)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_15)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_16)) and not((trunc_ln1342_reg_2095 = ap_const_lv7_17)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_198_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_198_we0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_address0 <= zext_ln1376_1_fu_1763_p1(7 - 1 downto 0);

    A_5_0_buf_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_ce0 <= ap_const_logic_1;
        else 
            A_5_0_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_buf_d0 <= bitcast_ln1391_fu_1881_p1;

    A_5_0_buf_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln1342_reg_2095)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln1342_reg_2095 = ap_const_lv7_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_0_buf_we0 <= ap_const_logic_1;
        else 
            A_5_0_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(m_axi_merlin_gmem_kernel_gemm_128_0_RVALID, ap_predicate_op29_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op29_read_state2 = ap_const_boolean_1) and (m_axi_merlin_gmem_kernel_gemm_128_0_RVALID = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1376_fu_1687_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1376_fu_1687_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1376_reg_2087, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln1376_reg_2087 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_empty_phi_fu_1654_p4_assign_proc : process(icmp_ln1376_reg_2087_pp0_iter1_reg, icmp_ln56_reg_2091_pp0_iter1_reg, merlin_gmem_kernel_gemm_128_0_addr_read_reg_2099, ap_phi_reg_pp0_iter2_empty_reg_1651, zext_ln1376_fu_1758_p1)
    begin
        if ((icmp_ln1376_reg_2087_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln56_reg_2091_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_phi_fu_1654_p4 <= zext_ln1376_fu_1758_p1;
            elsif ((icmp_ln56_reg_2091_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_phi_fu_1654_p4 <= merlin_gmem_kernel_gemm_128_0_addr_read_reg_2099;
            else 
                ap_phi_mux_empty_phi_fu_1654_p4 <= ap_phi_reg_pp0_iter2_empty_reg_1651;
            end if;
        else 
            ap_phi_mux_empty_phi_fu_1654_p4 <= ap_phi_reg_pp0_iter2_empty_reg_1651;
        end if; 
    end process;

    ap_phi_reg_pp0_iter2_empty_reg_1651 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op29_read_state2_assign_proc : process(icmp_ln1376_reg_2087, icmp_ln56_reg_2091)
    begin
                ap_predicate_op29_read_state2 <= ((icmp_ln56_reg_2091 = ap_const_lv1_1) and (icmp_ln1376_reg_2087 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_2_fu_328)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_i <= i_2_fu_328;
        end if; 
    end process;

    bitcast_ln1391_1_fu_1920_p1 <= raw_bits_31_fu_1910_p4;
    bitcast_ln1391_2_fu_1959_p1 <= raw_bits_32_fu_1949_p4;
    bitcast_ln1391_3_fu_1998_p1 <= raw_bits_33_fu_1988_p4;
    bitcast_ln1391_fu_1881_p1 <= raw_bits_fu_1877_p1;
    i_5_fu_1693_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv12_1));
    icmp_ln1376_fu_1687_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv12_9C4) else "0";
    icmp_ln1393_fu_1727_p2 <= "1" when (index1_fu_336 = ap_const_lv64_18) else "0";
    icmp_ln56_fu_1703_p2 <= "1" when (trunc_ln1376_fu_1699_p1 = ap_const_lv2_0) else "0";
    index1_4_fu_1733_p2 <= std_logic_vector(unsigned(index1_fu_336) + unsigned(ap_const_lv64_1));
    index1_5_fu_1739_p3 <= 
        ap_const_lv64_0 when (icmp_ln1393_fu_1727_p2(0) = '1') else 
        index1_4_fu_1733_p2;
    index2_6_fu_2036_p3 <= 
        index2_fu_2030_p2 when (icmp_ln1393_reg_2104(0) = '1') else 
        index2_3_fu_332;
    index2_fu_2030_p2 <= std_logic_vector(unsigned(index2_3_fu_332) + unsigned(ap_const_lv7_1));
    m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR <= ap_const_lv64_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST <= ap_const_lv2_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE <= ap_const_lv4_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARID <= ap_const_lv1_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN <= ap_const_lv32_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK <= ap_const_lv2_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT <= ap_const_lv3_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS <= ap_const_lv4_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION <= ap_const_lv4_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE <= ap_const_lv3_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER <= ap_const_lv1_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID <= ap_const_logic_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR <= ap_const_lv64_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST <= ap_const_lv2_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE <= ap_const_lv4_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWID <= ap_const_lv1_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN <= ap_const_lv32_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK <= ap_const_lv2_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT <= ap_const_lv3_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS <= ap_const_lv4_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION <= ap_const_lv4_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE <= ap_const_lv3_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER <= ap_const_lv1_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID <= ap_const_logic_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_BREADY <= ap_const_logic_0;

    m_axi_merlin_gmem_kernel_gemm_128_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op29_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op29_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_merlin_gmem_kernel_gemm_128_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_merlin_gmem_kernel_gemm_128_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_merlin_gmem_kernel_gemm_128_0_WDATA <= ap_const_lv512_lc_1;
    m_axi_merlin_gmem_kernel_gemm_128_0_WID <= ap_const_lv1_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_WLAST <= ap_const_logic_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB <= ap_const_lv64_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_WUSER <= ap_const_lv1_0;
    m_axi_merlin_gmem_kernel_gemm_128_0_WVALID <= ap_const_logic_0;

    merlin_gmem_kernel_gemm_128_0_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_merlin_gmem_kernel_gemm_128_0_RVALID, ap_predicate_op29_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op29_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merlin_gmem_kernel_gemm_128_0_blk_n_R <= m_axi_merlin_gmem_kernel_gemm_128_0_RVALID;
        else 
            merlin_gmem_kernel_gemm_128_0_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    raw_bits_31_fu_1910_p4 <= ap_phi_mux_empty_phi_fu_1654_p4(63 downto 32);
    raw_bits_32_fu_1949_p4 <= ap_phi_mux_empty_phi_fu_1654_p4(95 downto 64);
    raw_bits_33_fu_1988_p4 <= ap_phi_mux_empty_phi_fu_1654_p4(127 downto 96);
    raw_bits_fu_1877_p1 <= ap_phi_mux_empty_phi_fu_1654_p4(32 - 1 downto 0);
    trunc_ln1342_fu_1723_p1 <= index1_fu_336(7 - 1 downto 0);
    trunc_ln1376_fu_1699_p1 <= ap_sig_allocacmp_i(2 - 1 downto 0);
    zext_ln1376_1_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index2_3_fu_332),64));
    zext_ln1376_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shiftreg_fu_324),512));
end behav;
