{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 12 -x 4060 -y 270 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 12 -x 4060 -y 290 -defaultsOSRD
preplace port cam_gpio -pg 1 -lvl 12 -x 4060 -y 250 -defaultsOSRD
preplace port cam_iic -pg 1 -lvl 12 -x 4060 -y 310 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -lvl 0 -x -190 -y 940 -defaultsOSRD
preplace port hdmi_tx -pg 1 -lvl 12 -x 4060 -y 930 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -lvl 0 -x -190 -y 980 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -lvl 0 -x -190 -y 960 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -lvl 0 -x -190 -y 1020 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -lvl 0 -x -190 -y 1000 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -lvl 0 -x -190 -y 1060 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -lvl 0 -x -190 -y 1040 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -x 1780 -y 920 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 7 -x 2210 -y 940 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 6 -x 1780 -y 730 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -x 1400 -y 900 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -x 1010 -y 1040 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -x 3060 -y 120 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 9 -x 3060 -y 340 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 8 -x 2660 -y 630 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x -60 -y 1200 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 10 -x 3470 -y 330 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 620 -y 700 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 11 -x 3910 -y 930 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -x 260 -y 830 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 7 -x 2210 -y 710 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 9 -x 3060 -y 990 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -x 1010 -y 700 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 8 -x 2660 -y 910 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -x 3060 -y 670 -defaultsOSRD
preplace netloc DVIClocking_0_SerialClk 1 6 5 1960J 1190 NJ 1190 NJ 1190 3250 1000 N
preplace netloc DVIClocking_0_aLockedOut 1 6 1 N 750
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1250 890n
preplace netloc PixelClk_Generator_clk_out1 1 6 5 2000 1060 2460 1050 2900 800 NJ 800 3710
preplace netloc axi_vdma_0_mm2s_introut 1 8 1 N 670
preplace netloc axi_vdma_0_s2mm_introut 1 8 1 N 690
preplace netloc clk_wiz_0_locked 1 1 1 50 870n
preplace netloc clk_wiz_1_locked 1 4 2 1180 730 1600J
preplace netloc clk_wiz_1_pxl_clk_5x 1 4 2 1200 720 NJ
preplace netloc dphy_clk_lp_n_1 1 0 4 NJ 980 NJ 980 NJ 980 NJ
preplace netloc dphy_clk_lp_p_1 1 0 4 NJ 960 NJ 960 NJ 960 NJ
preplace netloc dphy_data_hs_n_1 1 0 4 NJ 1020 NJ 1020 NJ 1020 NJ
preplace netloc dphy_data_hs_p_1 1 0 4 -170J 1010 NJ 1010 NJ 1010 840J
preplace netloc dphy_data_lp_n_1 1 0 4 NJ 1060 NJ 1060 NJ 1060 NJ
preplace netloc dphy_data_lp_p_1 1 0 4 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc mm_clk_150 1 1 9 60J 990 NJ 990 800J 860 1220 750 1590 810 2020 810 2390 500 2880 460 3240
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 -160 1000 NJ 1000 NJ 1000 790 810 1180J 740 1580J 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 3700
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 10 70 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 1970 1200 NJ 1200 NJ 1200 NJ 1200 3690
preplace netloc ref_clk_200 1 1 3 NJ 1210 NJ 1210 840
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 7 450 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 2870
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 7 470 930 830 840 1230 770 1570 840 2030 830 2400 760 2890
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 440 970 770J
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 7 1 2430 750n
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 7 2 2410 1070 NJ
preplace netloc s_axil_clk_50 1 1 9 40 730 460 920 810 850 1190 760 1600J 820 1990 820 2450 480 NJ 480 3230
preplace netloc v_axi4s_vid_out_0_locked 1 9 2 3230 960 N
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 7 3 2470 770 NJ 770 3220
preplace netloc v_tc_0_irq 1 8 1 2850 650n
preplace netloc xlconcat_0_dout 1 9 1 3250 400n
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 2 770 830 1210J
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 820 710n
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 4 800 800 1210J 790 1560J 830 1980J
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 N 670
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 5 770 560 NJ 560 NJ 560 NJ 560 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 5 780J 790 1200J 780 1550J 1050 NJ 1050 2440
preplace netloc rgb2dvi_0_TMDS 1 11 1 N 930
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 9 2 N 860 N
preplace netloc processing_system7_0_M_AXI_GP0 1 2 9 470 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 3710
preplace netloc v_tc_0_vtiming_out 1 8 1 2860 890n
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 N 900
preplace netloc axi_mem_intercon_M00_AXI 1 9 1 3220 120n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 2850 60n
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1240 870n
preplace netloc dphy_hs_clock_1 1 0 4 NJ 940 NJ 940 NJ 940 NJ
preplace netloc AXI_GammaCorrection_0_m_axis_video 1 7 1 2420 580n
preplace netloc processing_system7_0_DDR 1 10 2 NJ 270 N
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 2010 890n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 1 2870 610n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 2860 280n
preplace netloc axi_mem_intercon_1_M00_AXI 1 9 1 3220 320n
preplace netloc processing_system7_0_IIC_0 1 10 2 NJ 310 N
preplace netloc processing_system7_0_FIXED_IO 1 10 2 NJ 290 N
preplace netloc processing_system7_0_GPIO_0 1 10 2 NJ 250 N
levelinfo -pg 1 -190 -60 260 620 1010 1400 1780 2210 2660 3060 3470 3910 4060
pagesize -pg 1 -db -bbox -sgen -390 0 4180 1340
"
}
0
