Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Apr 23 23:00:26 2025
| Host         : computy-cuti running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_methodology -file examplemodel_methodology_drc_routed.rpt -pb examplemodel_methodology_drc_routed.pb -rpx examplemodel_methodology_drc_routed.rpx
| Design       : examplemodel
| Device       : xcvu37p-fsvh2892-3-e
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 79
+-----------+----------+-----------------------------------------+------------+
| Rule      | Severity | Description                             | Violations |
+-----------+----------+-----------------------------------------+------------+
| SYNTH-4   | Warning  | Shallow depth for a dedicated block RAM | 19         |
| TIMING-18 | Warning  | Missing input or output delay           | 60         |
+-----------+----------+-----------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-4#1 Warning
Shallow depth for a dedicated block RAM  
The instance conv11_interleaving/FIFO/data_bank_register_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#2 Warning
Shallow depth for a dedicated block RAM  
The instance conv11_interleaving/FIFO/data_bank_register_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#3 Warning
Shallow depth for a dedicated block RAM  
The instance conv15_interleaving/FIFO/data_bank_register_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#4 Warning
Shallow depth for a dedicated block RAM  
The instance conv17_interleaving/FIFO/data_bank_register_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#5 Warning
Shallow depth for a dedicated block RAM  
The instance conv19_interleaving/FIFO/data_bank_register_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#6 Warning
Shallow depth for a dedicated block RAM  
The instance conv1_interleaving/FIFO_1/data_bank_register_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#7 Warning
Shallow depth for a dedicated block RAM  
The instance conv21_interleaving/FIFO/data_bank_register_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#8 Warning
Shallow depth for a dedicated block RAM  
The instance conv23_interleaving/FIFO/data_bank_register_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#9 Warning
Shallow depth for a dedicated block RAM  
The instance conv27_interleaving/FIFO/data_bank_register_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#10 Warning
Shallow depth for a dedicated block RAM  
The instance conv3_interleaving/FIFO/data_bank_register_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#11 Warning
Shallow depth for a dedicated block RAM  
The instance conv3_interleaving/FIFO/data_bank_register_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#12 Warning
Shallow depth for a dedicated block RAM  
The instance conv3_interleaving/FIFO/data_bank_register_reg_2 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#13 Warning
Shallow depth for a dedicated block RAM  
The instance conv3_interleaving/FIFO/data_bank_register_reg_3 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#14 Warning
Shallow depth for a dedicated block RAM  
The instance conv4_interleaving/FIFO_1/data_bank_register_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#15 Warning
Shallow depth for a dedicated block RAM  
The instance conv4_interleaving/FIFO_1/data_bank_register_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#16 Warning
Shallow depth for a dedicated block RAM  
The instance conv7_interleaving/FIFO/data_bank_register_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#17 Warning
Shallow depth for a dedicated block RAM  
The instance conv7_interleaving/FIFO/data_bank_register_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#18 Warning
Shallow depth for a dedicated block RAM  
The instance conv7_interleaving/FIFO/data_bank_register_reg_2 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#19 Warning
Shallow depth for a dedicated block RAM  
The instance conv7_interleaving/FIFO/data_bank_register_reg_3 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on model_x_is_valid relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on model_xi_1[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on model_xi_1[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on model_xi_1[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on model_xi_1[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on model_xi_1[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on model_xi_1[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on model_xi_1[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on model_xi_1[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on model_xi_2[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on model_xi_2[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on model_xi_2[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on model_xi_2[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on model_xi_2[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on model_xi_2[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on model_xi_2[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on model_xi_2[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on model_xi_3[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on model_xi_3[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on model_xi_3[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on model_xi_3[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on model_xi_3[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on model_xi_3[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on model_xi_3[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on model_xi_3[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on model_y_valid relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_index[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_index[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_index[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on model_yo_max_value[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


