Analysis & Elaboration report for ECE385Lab4
Mon Feb 21 22:46:06 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for sld_signaltap:auto_signaltap_0
  6. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
  7. Analysis & Elaboration Settings
  8. Port Connectivity Checks: "reg_8:Reg_B"
  9. Port Connectivity Checks: "reg_8:Reg_A"
 10. Port Connectivity Checks: "Nine_Bit_Adder:ADDER|ADDER9:Call_ADDER9|full_adder:FA8"
 11. Signal Tap Logic Analyzer Settings
 12. Analysis & Elaboration Messages
 13. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Feb 21 22:46:06 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ECE385Lab4                                  ;
; Top-level Entity Name              ; Multiplier                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Multiplier|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Multiplier|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Multiplier|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Multiplier|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Multiplier|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                  ; String         ;
; sld_inversion_mask_length                       ; 69                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 16                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Multiplier         ; ECE385Lab4         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------+
; Port Connectivity Checks: "reg_8:Reg_B" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; Reset ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_8:Reg_A"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Shift_In  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Shift_En  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Shift_Out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nine_Bit_Adder:ADDER|ADDER9:Call_ADDER9|full_adder:FA8"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 16                  ; 16               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 21 22:45:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab4 -c ECE385Lab4 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file files/synchronizers.sv
    Info (12023): Found entity 1: sync File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Synchronizers.sv Line: 4
    Info (12023): Found entity 2: sync_r0 File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Synchronizers.sv Line: 18
    Info (12023): Found entity 3: sync_r1 File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Synchronizers.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file files/hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/9_bit_adder.sv
    Info (12023): Found entity 1: Nine_Bit_Adder File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/9_bit_adder.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file files/adder9.sv
    Info (12023): Found entity 1: full_adder File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/ADDER9.sv Line: 1
    Info (12023): Found entity 2: ADDER9 File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/ADDER9.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file files/reg.sv
    Info (12023): Found entity 1: reg_8 File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/multiplier.sv
    Info (12023): Found entity 1: Multiplier File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Multiplier.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file files/control.sv
    Info (12023): Found entity 1: control File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/testbench.sv
    Info (12023): Found entity 1: testbench File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/testbench.sv Line: 1
Info (12127): Elaborating entity "Multiplier" for the top level hierarchy
Info (12128): Elaborating entity "sync" for hierarchy "sync:button_sync[0]" File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Multiplier.sv Line: 56
Info (12128): Elaborating entity "control" for hierarchy "control:CONTROL" File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Multiplier.sv Line: 72
Warning (10036): Verilog HDL or VHDL warning at Control.sv(6): object "B_sign_ext" assigned a value but never read File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Control.sv Line: 6
Info (10264): Verilog HDL Case Statement information at Control.sv(43): all case item expressions in this case statement are onehot File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Control.sv Line: 43
Info (12128): Elaborating entity "Nine_Bit_Adder" for hierarchy "Nine_Bit_Adder:ADDER" File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Multiplier.sv Line: 81
Warning (10230): Verilog HDL assignment warning at 9_bit_adder.sv(46): truncated value with size 9 to match size of target (8) File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/9_bit_adder.sv Line: 46
Info (12128): Elaborating entity "ADDER9" for hierarchy "Nine_Bit_Adder:ADDER|ADDER9:Call_ADDER9" File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/9_bit_adder.sv Line: 52
Info (12128): Elaborating entity "full_adder" for hierarchy "Nine_Bit_Adder:ADDER|ADDER9:Call_ADDER9|full_adder:FA0" File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/ADDER9.sv Line: 17
Info (12128): Elaborating entity "reg_8" for hierarchy "reg_8:Reg_A" File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Multiplier.sv Line: 93
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:AHex0" File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/Files/Multiplier.sv Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qf14.tdf
    Info (12023): Found entity 1: altsyncram_qf14 File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/altsyncram_qf14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/mux_i7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5rh.tdf
    Info (12023): Found entity 1: cntr_5rh File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/cntr_5rh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/cntr_8hi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/cntr_4rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/cmpr_grb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.21.22:45:49 Progress: Loading sld318fdce4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/ip/sld318fdce4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (144001): Generated suppressed messages file D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/output_files/ECE385Lab4.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Mon Feb 21 22:46:06 2022
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:01:31


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/UIUC/2022 Spring/ECE 385/Labs/Lab 4/Workspace/output_files/ECE385Lab4.map.smsg.


