$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # out [7:0] $end
  $var wire 1 $ clk $end
  $var wire 1 % reset $end
  $scope module counter $end
   $var wire 32 ) WIDTH [31:0] $end
   $var wire 8 & out [7:0] $end
   $var wire 1 ' clk $end
   $var wire 1 ( reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
1$
1%
b00000000 &
1'
1(
b00000000000000000000000000001000 )
#1000
0$
0%
0'
0(
#2000
b00000001 #
1$
b00000001 &
1'
#3000
0$
0'
#4000
b00000010 #
1$
b00000010 &
1'
#5000
0$
0'
#6000
b00000011 #
1$
b00000011 &
1'
#7000
0$
0'
#8000
b00000100 #
1$
b00000100 &
1'
#9000
0$
0'
#10000
b00000101 #
1$
b00000101 &
1'
#11000
0$
0'
#12000
b00000110 #
1$
b00000110 &
1'
#13000
0$
0'
#14000
b00000111 #
1$
b00000111 &
1'
#15000
0$
0'
#16000
b00001000 #
1$
b00001000 &
1'
#17000
0$
0'
#18000
b00001001 #
1$
b00001001 &
1'
#19000
0$
0'
#20000
b00001010 #
1$
b00001010 &
1'
#21000
0$
0'
#22000
#22001
