// Seed: 4022483645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
  wire [-1 'd0 : 1] id_13;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd64
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wor id_2;
  output wire _id_1;
  assign id_2 = 1;
  logic [id_1 : -1 'b0] id_5 = id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_4,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_3
  );
endmodule
