/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 * 
 */

/*================================================================*/
/* Automatically Generated by rdbHC.sh                            */
/*   - Do Not Edit -                                              */
/*================================================================*/
#ifndef chip_reg_structs__H
#define chip_reg_structs__H

#ifdef BE_HOST
#define IS_BIG_ENDIAN    (1)
#define IS_LITTLE_ENDIAN (0)
#else
#define IS_BIG_ENDIAN    (0)
#define IS_LITTLE_ENDIAN (1)
#endif

/*-----------------------------------------------*/
/*   Structs for IEEE_PMA_PMD_BLK0 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reset                            :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[15] - SC */ 
    uint32_t reserved_14                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[14] - RSVD */ 
    uint32_t speed_selectionlsb               :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[13] - WO */ 
    uint32_t reserved_12                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[12] - RSVD */ 
    uint32_t power_down                       :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[11] - WO */ 
    uint32_t reserved_07                      :  4; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[10:07] - RSVD */ 
    uint32_t speed_selectionmsb               :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[06] - WO */ 
    uint32_t speed_selection                  :  4; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[05:02] - WO */ 
    uint32_t pma_remote_loopback              :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[01] - WO */ 
    uint32_t pma_loopback                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pma_loopback                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[00] - WO */ 
    uint32_t pma_remote_loopback              :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[01] - WO */ 
    uint32_t speed_selection                  :  4; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[05:02] - WO */ 
    uint32_t speed_selectionmsb               :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[06] - WO */ 
    uint32_t reserved_07                      :  4; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[10:07] - RSVD */ 
    uint32_t power_down                       :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[11] - WO */ 
    uint32_t reserved_12                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[12] - RSVD */ 
    uint32_t speed_selectionlsb               :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[13] - WO */ 
    uint32_t reserved_14                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[14] - RSVD */ 
    uint32_t reset                            :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE[15] - SC */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE;

typedef IEEE_PMA_PMD_BLK0_pmd_control_register_TYPE IEEE_PMA_PMD_BLK0_PMD_CONTROL_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[15:08] - RSVD */ 
    uint32_t fault                            :  1; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[07] - RO */ 
    uint32_t reserved_03                      :  4; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[06:03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[02] - RSVD */ 
    uint32_t low_power_ability                :  1; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[01] - RO */ 
    uint32_t reserved_00                      :  1; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[00] - RSVD */ 
    uint32_t low_power_ability                :  1; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[01] - RO */ 
    uint32_t reserved_02                      :  1; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  4; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[06:03] - RSVD */ 
    uint32_t fault                            :  1; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[07] - RO */ 
    uint32_t reserved_08                      :  8; /* IEEE_PMA_PMD_BLK0_status_register_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_status_register_TYPE;

typedef IEEE_PMA_PMD_BLK0_status_register_TYPE IEEE_PMA_PMD_BLK0_STATUS_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t device_id_0                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_identifier_register_0_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_0                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_identifier_register_0_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_identifier_register_0_TYPE;

typedef IEEE_PMA_PMD_BLK0_pmd_identifier_register_0_TYPE IEEE_PMA_PMD_BLK0_PMD_IDENTIFIER_REGISTER_0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t device_id_1                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_identifier_register_1_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_1                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_identifier_register_1_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_identifier_register_1_TYPE;

typedef IEEE_PMA_PMD_BLK0_pmd_identifier_register_1_TYPE IEEE_PMA_PMD_BLK0_PMD_IDENTIFIER_REGISTER_1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_10                      :  6; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[15:10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[09] - RSVD */ 
    uint32_t fortyg_capable                   :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[08] - RO */ 
    uint32_t reserved_05                      :  3; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[07:05] - RSVD */ 
    uint32_t oneg_capable                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[04] - RO */ 
    uint32_t reserved_01                      :  3; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[03:01] - RSVD */ 
    uint32_t teng_capable                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t teng_capable                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[00] - RO */ 
    uint32_t reserved_01                      :  3; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[03:01] - RSVD */ 
    uint32_t oneg_capable                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[04] - RO */ 
    uint32_t reserved_05                      :  3; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[07:05] - RSVD */ 
    uint32_t fortyg_capable                   :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[08] - RO */ 
    uint32_t reserved_09                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[09] - RSVD */ 
    uint32_t reserved_10                      :  6; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE;

typedef IEEE_PMA_PMD_BLK0_pmd_speed_ability_TYPE IEEE_PMA_PMD_BLK0_PMD_SPEED_ABILITY_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[15:12] - RSVD */ 
    uint32_t seperate_pma_4_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[11] - RO */ 
    uint32_t seperate_pma_3_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[10] - RO */ 
    uint32_t seperate_pma_2_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[09] - RO */ 
    uint32_t seperate_pma_1_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[08] - RO */ 
    uint32_t an_present                       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[07] - RO */ 
    uint32_t tc_present                       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[06] - RO */ 
    uint32_t dte_xs_present                   :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[05] - RO */ 
    uint32_t phy_xs_present                   :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[04] - RO */ 
    uint32_t pcs_present                      :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[03] - RO */ 
    uint32_t wis_present                      :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[02] - RO */ 
    uint32_t pmd_pma_present                  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[01] - RO */ 
    uint32_t clause_22registers_present       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t clause_22registers_present       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[00] - RO */ 
    uint32_t pmd_pma_present                  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[01] - RO */ 
    uint32_t wis_present                      :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[02] - RO */ 
    uint32_t pcs_present                      :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[03] - RO */ 
    uint32_t phy_xs_present                   :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[04] - RO */ 
    uint32_t dte_xs_present                   :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[05] - RO */ 
    uint32_t tc_present                       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[06] - RO */ 
    uint32_t an_present                       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[07] - RO */ 
    uint32_t seperate_pma_1_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[08] - RO */ 
    uint32_t seperate_pma_2_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[09] - RO */ 
    uint32_t seperate_pma_3_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[10] - RO */ 
    uint32_t seperate_pma_4_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[11] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE;

typedef IEEE_PMA_PMD_BLK0_devices_in_package_1_TYPE IEEE_PMA_PMD_BLK0_DEVICES_IN_PACKAGE_1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t vendor_specificdevice_2_present  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE[15] - RO */ 
    uint32_t vendor_specificdevice_1_present  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE[14] - RO */ 
    uint32_t clause_22extension_present       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE[13] - RO */ 
    uint32_t reserved_00                      : 13; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE[12:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      : 13; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE[12:00] - RSVD */ 
    uint32_t clause_22extension_present       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE[13] - RO */ 
    uint32_t vendor_specificdevice_1_present  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE[14] - RO */ 
    uint32_t vendor_specificdevice_2_present  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE;

typedef IEEE_PMA_PMD_BLK0_devices_in_package_2_TYPE IEEE_PMA_PMD_BLK0_DEVICES_IN_PACKAGE_2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_06                      : 10; /* IEEE_PMA_PMD_BLK0_pmd_control_2_register_TYPE[15:06] - RSVD */ 
    uint32_t pma_typeselection                :  6; /* IEEE_PMA_PMD_BLK0_pmd_control_2_register_TYPE[05:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pma_typeselection                :  6; /* IEEE_PMA_PMD_BLK0_pmd_control_2_register_TYPE[05:00] - WO */ 
    uint32_t reserved_06                      : 10; /* IEEE_PMA_PMD_BLK0_pmd_control_2_register_TYPE[15:06] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_control_2_register_TYPE;

typedef IEEE_PMA_PMD_BLK0_pmd_control_2_register_TYPE IEEE_PMA_PMD_BLK0_PMD_CONTROL_2_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t device_present                   :  2; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[15:14] - RO */ 
    uint32_t transmit_localfault_ability      :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[13] - RO */ 
    uint32_t receive_localfault_ability       :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[12] - RO */ 
    uint32_t transmit_localfault              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[11] - LH */ 
    uint32_t receive_localfault               :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[10] - LH */ 
    uint32_t extended_abilities               :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[09] - RO */ 
    uint32_t pmd_transmitdisable_ability      :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[08] - RO */ 
    uint32_t tengbase_sr_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[07] - RO */ 
    uint32_t tengbase_lr_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[06] - RO */ 
    uint32_t tengbase_er_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[05] - RO */ 
    uint32_t tengbase_lx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[04] - RO */ 
    uint32_t tengbase_sw_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[03] - RO */ 
    uint32_t tengbase_lw_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[02] - RO */ 
    uint32_t tengbase_ew_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[01] - RO */ 
    uint32_t pma_local_loopback_ability       :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pma_local_loopback_ability       :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[00] - RO */ 
    uint32_t tengbase_ew_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[01] - RO */ 
    uint32_t tengbase_lw_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[02] - RO */ 
    uint32_t tengbase_sw_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[03] - RO */ 
    uint32_t tengbase_lx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[04] - RO */ 
    uint32_t tengbase_er_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[05] - RO */ 
    uint32_t tengbase_lr_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[06] - RO */ 
    uint32_t tengbase_sr_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[07] - RO */ 
    uint32_t pmd_transmitdisable_ability      :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[08] - RO */ 
    uint32_t extended_abilities               :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[09] - RO */ 
    uint32_t receive_localfault               :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[10] - LH */ 
    uint32_t transmit_localfault              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[11] - LH */ 
    uint32_t receive_localfault_ability       :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[12] - RO */ 
    uint32_t transmit_localfault_ability      :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[13] - RO */ 
    uint32_t device_present                   :  2; /* IEEE_PMA_PMD_BLK0_status_register_2_TYPE[15:14] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_status_register_2_TYPE;

typedef IEEE_PMA_PMD_BLK0_status_register_2_TYPE IEEE_PMA_PMD_BLK0_STATUS_REGISTER_2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[15:11] - RSVD */ 
    uint32_t pmd_transmitdisable_9            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[10] - WO */ 
    uint32_t pmd_transmitdisable_8            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[09] - WO */ 
    uint32_t pmd_transmitdisable_7            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[08] - WO */ 
    uint32_t pmd_transmitdisable_6            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[07] - WO */ 
    uint32_t pmd_transmitdisable_5            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[06] - WO */ 
    uint32_t pmd_transmitdisable_4            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[05] - WO */ 
    uint32_t pmd_transmitdisable_3            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[04] - WO */ 
    uint32_t pmd_transmitdisable_2            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[03] - WO */ 
    uint32_t pmd_transmitdisable_1            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[02] - WO */ 
    uint32_t pmd_transmitdisable_0            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[01] - WO */ 
    uint32_t global_pmdtransmit_disable       :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t global_pmdtransmit_disable       :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[00] - WO */ 
    uint32_t pmd_transmitdisable_0            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[01] - WO */ 
    uint32_t pmd_transmitdisable_1            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[02] - WO */ 
    uint32_t pmd_transmitdisable_2            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[03] - WO */ 
    uint32_t pmd_transmitdisable_3            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[04] - WO */ 
    uint32_t pmd_transmitdisable_4            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[05] - WO */ 
    uint32_t pmd_transmitdisable_5            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[06] - WO */ 
    uint32_t pmd_transmitdisable_6            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[07] - WO */ 
    uint32_t pmd_transmitdisable_7            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[08] - WO */ 
    uint32_t pmd_transmitdisable_8            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[09] - WO */ 
    uint32_t pmd_transmitdisable_9            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE;

typedef IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_TYPE IEEE_PMA_PMD_BLK0_PMD_TRANSMIT_DISABLE_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[15:11] - RSVD */ 
    uint32_t fortygbase_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[10] - RO */ 
    uint32_t reserved_09                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[09] - RSVD */ 
    uint32_t tenbase_t_ability                :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[08] - RO */ 
    uint32_t hundredbase_tx_ability           :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[07] - RO */ 
    uint32_t gigbase_kx_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[06] - RO */ 
    uint32_t gigbase_t_ability                :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[05] - RO */ 
    uint32_t tengbase_kr_ability              :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[04] - RO */ 
    uint32_t tengbase_kx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[03] - RO */ 
    uint32_t tengbase_t_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[02] - RO */ 
    uint32_t tengbase_lrm_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[01] - RO */ 
    uint32_t tengbase_cx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tengbase_cx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[00] - RO */ 
    uint32_t tengbase_lrm_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[01] - RO */ 
    uint32_t tengbase_t_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[02] - RO */ 
    uint32_t tengbase_kx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[03] - RO */ 
    uint32_t tengbase_kr_ability              :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[04] - RO */ 
    uint32_t gigbase_t_ability                :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[05] - RO */ 
    uint32_t gigbase_kx_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[06] - RO */ 
    uint32_t hundredbase_tx_ability           :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[07] - RO */ 
    uint32_t tenbase_t_ability                :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[08] - RO */ 
    uint32_t reserved_09                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[09] - RSVD */ 
    uint32_t fortygbase_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[10] - RO */ 
    uint32_t reserved_11                      :  5; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE;

typedef IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_TYPE IEEE_PMA_PMD_BLK0_PMD_EXTENDED_ABILITY_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t pma_remote_loopback_ability      :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[15] - RO */ 
    uint32_t one_hundredgbase_cr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[14] - RO */ 
    uint32_t one_hundredgbase_kr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[13] - RO */ 
    uint32_t one_hundredgbase_kp4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[12] - RO */ 
    uint32_t one_hundredgbase_er4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[11] - RO */ 
    uint32_t one_hundredgbase_lr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[10] - RO */ 
    uint32_t one_hundredgbase_sr10_ability    :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[09] - RO */ 
    uint32_t one_hundredgbase_cr10_ability    :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[08] - RO */ 
    uint32_t reserved_05                      :  3; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[07:05] - RSVD */ 
    uint32_t fortygbase_fr_ability            :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[04] - RO */ 
    uint32_t fortygbase_lr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[03] - RO */ 
    uint32_t fortygbase_sr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[02] - RO */ 
    uint32_t fortygbase_cr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[01] - RO */ 
    uint32_t fortygbase_kr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fortygbase_kr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[00] - RO */ 
    uint32_t fortygbase_cr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[01] - RO */ 
    uint32_t fortygbase_sr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[02] - RO */ 
    uint32_t fortygbase_lr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[03] - RO */ 
    uint32_t fortygbase_fr_ability            :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[04] - RO */ 
    uint32_t reserved_05                      :  3; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[07:05] - RSVD */ 
    uint32_t one_hundredgbase_cr10_ability    :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[08] - RO */ 
    uint32_t one_hundredgbase_sr10_ability    :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[09] - RO */ 
    uint32_t one_hundredgbase_lr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[10] - RO */ 
    uint32_t one_hundredgbase_er4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[11] - RO */ 
    uint32_t one_hundredgbase_kp4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[12] - RO */ 
    uint32_t one_hundredgbase_kr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[13] - RO */ 
    uint32_t one_hundredgbase_cr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[14] - RO */ 
    uint32_t pma_remote_loopback_ability      :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE;

typedef IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_TYPE IEEE_PMA_PMD_BLK0_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t device_id_0                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_oui_id0_register_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_0                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_oui_id0_register_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_oui_id0_register_TYPE;

typedef IEEE_PMA_PMD_BLK0_pmd_oui_id0_register_TYPE IEEE_PMA_PMD_BLK0_PMD_OUI_ID0_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t device_id_1                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_oui_id1_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_1                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_oui_id1_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_oui_id1_reg_TYPE;

typedef IEEE_PMA_PMD_BLK0_pmd_oui_id1_reg_TYPE IEEE_PMA_PMD_BLK0_PMD_OUI_ID1_REG_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_CL72_IEEE_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_02                      : 14; /* M10G_CL72_IEEE_TX_BASE_R_PMD_control_register_150_TYPE[15:02] - RSVD */ 
    uint32_t training_enable                  :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_control_register_150_TYPE[01] - RW */ 
    uint32_t restart_training                 :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_control_register_150_TYPE[00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t restart_training                 :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_control_register_150_TYPE[00] - SC */ 
    uint32_t training_enable                  :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_control_register_150_TYPE[01] - RW */ 
    uint32_t reserved_02                      : 14; /* M10G_CL72_IEEE_TX_BASE_R_PMD_control_register_150_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_CL72_IEEE_TX_BASE_R_PMD_control_register_150_TYPE;

typedef M10G_CL72_IEEE_TX_BASE_R_PMD_control_register_150_TYPE M10G_CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[15:04] - RSVD */ 
    uint32_t training_failure                 :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[03] - RO */ 
    uint32_t training_status                  :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[02] - RO */ 
    uint32_t frame_lock                       :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[01] - RO */ 
    uint32_t receiver_status                  :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t receiver_status                  :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[00] - RO */ 
    uint32_t frame_lock                       :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[01] - RO */ 
    uint32_t training_status                  :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[02] - RO */ 
    uint32_t training_failure                 :  1; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE;

typedef M10G_CL72_IEEE_TX_BASE_R_PMD_status_register_151_TYPE M10G_CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t lp_coeff_update                  : 16; /* M10G_CL72_IEEE_TX_BASE_R_LP_coeff_update_register_152_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t lp_coeff_update                  : 16; /* M10G_CL72_IEEE_TX_BASE_R_LP_coeff_update_register_152_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_CL72_IEEE_TX_BASE_R_LP_coeff_update_register_152_TYPE;

typedef M10G_CL72_IEEE_TX_BASE_R_LP_coeff_update_register_152_TYPE M10G_CL72_IEEE_TX_BASE_R_LP_COEFF_UPDATE_REGISTER_152_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t ld_coeff_update                  : 16; /* M10G_CL72_IEEE_TX_BASE_R_LD_coeff_update_register_154_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ld_coeff_update                  : 16; /* M10G_CL72_IEEE_TX_BASE_R_LD_coeff_update_register_154_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_CL72_IEEE_TX_BASE_R_LD_coeff_update_register_154_TYPE;

typedef M10G_CL72_IEEE_TX_BASE_R_LD_coeff_update_register_154_TYPE M10G_CL72_IEEE_TX_BASE_R_LD_COEFF_UPDATE_REGISTER_154_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t ld_status_report                 : 16; /* M10G_CL72_IEEE_TX_BASE_R_LD_status_report_register_155_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ld_status_report                 : 16; /* M10G_CL72_IEEE_TX_BASE_R_LD_status_report_register_155_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_CL72_IEEE_TX_BASE_R_LD_status_report_register_155_TYPE;

typedef M10G_CL72_IEEE_TX_BASE_R_LD_status_report_register_155_TYPE M10G_CL72_IEEE_TX_BASE_R_LD_STATUS_REPORT_REGISTER_155_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_CL72_IEEE_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t lp_status_report                 : 16; /* M10G_CL72_IEEE_RX_BASE_R_LD_status_report_register_153_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t lp_status_report                 : 16; /* M10G_CL72_IEEE_RX_BASE_R_LD_status_report_register_153_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_CL72_IEEE_RX_BASE_R_LD_status_report_register_153_TYPE;

typedef M10G_CL72_IEEE_RX_BASE_R_LD_status_report_register_153_TYPE M10G_CL72_IEEE_RX_BASE_R_LD_STATUS_REPORT_REGISTER_153_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_CL93n72_IEEE_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_02                      : 14; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_TYPE[15:02] - RSVD */ 
    uint32_t cl93n72_ieee_training_enable     :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_TYPE[01] - RW */ 
    uint32_t cl93n72_ieee_restart_training    :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_TYPE[00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_restart_training    :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_TYPE[00] - SC */ 
    uint32_t cl93n72_ieee_training_enable     :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_TYPE[01] - RW */ 
    uint32_t reserved_02                      : 14; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_TYPE;

typedef F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_TYPE F25G_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_CONTROL_REGISTER_150_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[15:04] - RSVD */ 
    uint32_t cl93n72_ieee_training_failure    :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[03] - RO */ 
    uint32_t cl93n72_ieee_training_status     :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[02] - RO */ 
    uint32_t cl93n72_ieee_frame_lock          :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[01] - RO */ 
    uint32_t cl93n72_ieee_receiver_status     :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_receiver_status     :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[00] - RO */ 
    uint32_t cl93n72_ieee_frame_lock          :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[01] - RO */ 
    uint32_t cl93n72_ieee_training_status     :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[02] - RO */ 
    uint32_t cl93n72_ieee_training_failure    :  1; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE;

typedef F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_TYPE F25G_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_STATUS_REGISTER_151_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t cl93n72_ieee_ld_coeff_update     : 16; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_coeff_update_register_154_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_ld_coeff_update     : 16; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_coeff_update_register_154_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_coeff_update_register_154_TYPE;

typedef F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_coeff_update_register_154_TYPE F25G_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_COEFF_UPDATE_REGISTER_154_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t cl93n72_ieee_ld_status_report    : 16; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_status_report_register_155_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_ld_status_report    : 16; /* F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_status_report_register_155_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_status_report_register_155_TYPE;

typedef F25G_CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_status_report_register_155_TYPE F25G_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_STATUS_REPORT_REGISTER_155_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_CL93n72_IEEE_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t cl93n72_ieee_lp_coeff_update     : 16; /* F25G_CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_coeff_update_register_152_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_lp_coeff_update     : 16; /* F25G_CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_coeff_update_register_152_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_coeff_update_register_152_TYPE;

typedef F25G_CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_coeff_update_register_152_TYPE F25G_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_COEFF_UPDATE_REGISTER_152_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t cl93n72_ieee_lp_status_report    : 16; /* F25G_CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_status_report_register_153_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_lp_status_report    : 16; /* F25G_CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_status_report_register_153_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_status_report_register_153_TYPE;

typedef F25G_CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_status_report_register_153_TYPE F25G_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_STATUS_REPORT_REGISTER_153_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for IEEE_CL91_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_02                      : 14; /* IEEE_CL91_RX_fec_control_TYPE[15:02] - RSVD */ 
    uint32_t fec_byp_ind_en                   :  1; /* IEEE_CL91_RX_fec_control_TYPE[01] - WO */ 
    uint32_t fec_byp_corr_en                  :  1; /* IEEE_CL91_RX_fec_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_byp_corr_en                  :  1; /* IEEE_CL91_RX_fec_control_TYPE[00] - WO */ 
    uint32_t fec_byp_ind_en                   :  1; /* IEEE_CL91_RX_fec_control_TYPE[01] - WO */ 
    uint32_t reserved_02                      : 14; /* IEEE_CL91_RX_fec_control_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_control_TYPE;

typedef IEEE_CL91_RX_fec_control_TYPE IEEE_CL91_RX_FEC_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t pcs_align_status                 :  1; /* IEEE_CL91_RX_fec_status_TYPE[15] - RO */ 
    uint32_t fec_align_status                 :  1; /* IEEE_CL91_RX_fec_status_TYPE[14] - RO */ 
    uint32_t reserved_03                      : 11; /* IEEE_CL91_RX_fec_status_TYPE[13:03] - RSVD */ 
    uint32_t high_ser                         :  1; /* IEEE_CL91_RX_fec_status_TYPE[02] - RO */ 
    uint32_t fec_byp_ind_ability              :  1; /* IEEE_CL91_RX_fec_status_TYPE[01] - RO */ 
    uint32_t fec_byp_corr_ability             :  1; /* IEEE_CL91_RX_fec_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_byp_corr_ability             :  1; /* IEEE_CL91_RX_fec_status_TYPE[00] - RO */ 
    uint32_t fec_byp_ind_ability              :  1; /* IEEE_CL91_RX_fec_status_TYPE[01] - RO */ 
    uint32_t high_ser                         :  1; /* IEEE_CL91_RX_fec_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 11; /* IEEE_CL91_RX_fec_status_TYPE[13:03] - RSVD */ 
    uint32_t fec_align_status                 :  1; /* IEEE_CL91_RX_fec_status_TYPE[14] - RO */ 
    uint32_t pcs_align_status                 :  1; /* IEEE_CL91_RX_fec_status_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_status_TYPE;

typedef IEEE_CL91_RX_fec_status_TYPE IEEE_CL91_RX_FEC_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_corr_cw_cnt_lower            : 16; /* IEEE_CL91_RX_fec_corr_cw_cnt_lower_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_corr_cw_cnt_lower            : 16; /* IEEE_CL91_RX_fec_corr_cw_cnt_lower_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_corr_cw_cnt_lower_reg_TYPE;

typedef IEEE_CL91_RX_fec_corr_cw_cnt_lower_reg_TYPE IEEE_CL91_RX_FEC_CORR_CW_CNT_LOWER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_corr_cw_cnt_upper            : 16; /* IEEE_CL91_RX_fec_corr_cw_cnt_upper_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_corr_cw_cnt_upper            : 16; /* IEEE_CL91_RX_fec_corr_cw_cnt_upper_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_corr_cw_cnt_upper_reg_TYPE;

typedef IEEE_CL91_RX_fec_corr_cw_cnt_upper_reg_TYPE IEEE_CL91_RX_FEC_CORR_CW_CNT_UPPER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_uncorr_cw_cnt_lower          : 16; /* IEEE_CL91_RX_fec_uncorr_cw_cnt_lower_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_uncorr_cw_cnt_lower          : 16; /* IEEE_CL91_RX_fec_uncorr_cw_cnt_lower_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_uncorr_cw_cnt_lower_reg_TYPE;

typedef IEEE_CL91_RX_fec_uncorr_cw_cnt_lower_reg_TYPE IEEE_CL91_RX_FEC_UNCORR_CW_CNT_LOWER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_uncorr_cw_cnt_upper          : 16; /* IEEE_CL91_RX_fec_uncorr_cw_cnt_upper_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_uncorr_cw_cnt_upper          : 16; /* IEEE_CL91_RX_fec_uncorr_cw_cnt_upper_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_uncorr_cw_cnt_upper_reg_TYPE;

typedef IEEE_CL91_RX_fec_uncorr_cw_cnt_upper_reg_TYPE IEEE_CL91_RX_FEC_UNCORR_CW_CNT_UPPER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[15:08] - RSVD */ 
    uint32_t fec_lane_3_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[07:06] - RO */ 
    uint32_t fec_lane_2_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[05:04] - RO */ 
    uint32_t fec_lane_1_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[03:02] - RO */ 
    uint32_t fec_lane_0_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[01:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_lane_0_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[01:00] - RO */ 
    uint32_t fec_lane_1_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[03:02] - RO */ 
    uint32_t fec_lane_2_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[05:04] - RO */ 
    uint32_t fec_lane_3_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[07:06] - RO */ 
    uint32_t reserved_08                      :  8; /* IEEE_CL91_RX_fec_lane_mapping_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_lane_mapping_TYPE;

typedef IEEE_CL91_RX_fec_lane_mapping_TYPE IEEE_CL91_RX_FEC_LANE_MAPPING_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_sym_err_cnt_ln_0_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_0_lower_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_0_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_0_lower_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_0_lower_reg_TYPE;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_0_lower_reg_TYPE IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_0_LOWER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_sym_err_cnt_ln_0_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_0_upper_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_0_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_0_upper_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_0_upper_reg_TYPE;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_0_upper_reg_TYPE IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_0_UPPER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_sym_err_cnt_ln_1_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_1_lower_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_1_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_1_lower_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_1_lower_reg_TYPE;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_1_lower_reg_TYPE IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_1_LOWER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_sym_err_cnt_ln_1_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_1_upper_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_1_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_1_upper_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_1_upper_reg_TYPE;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_1_upper_reg_TYPE IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_1_UPPER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_sym_err_cnt_ln_2_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_2_lower_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_2_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_2_lower_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_2_lower_reg_TYPE;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_2_lower_reg_TYPE IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_2_LOWER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_sym_err_cnt_ln_2_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_2_upper_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_2_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_2_upper_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_2_upper_reg_TYPE;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_2_upper_reg_TYPE IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_2_UPPER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_sym_err_cnt_ln_3_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_3_lower_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_3_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_3_lower_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_3_lower_reg_TYPE;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_3_lower_reg_TYPE IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_3_LOWER_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_sym_err_cnt_ln_3_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_3_upper_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_3_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_3_upper_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_3_upper_reg_TYPE;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_3_upper_reg_TYPE IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_3_UPPER_REG_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for IEEE_CL91_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_0                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_0_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_0                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_0_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_0_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_0_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_0_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_1                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_1_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_1                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_1_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_1_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_1_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_1_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_2                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_2_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_2                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_2_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_2_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_2_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_2_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_3                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_3_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_3                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_3_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_3_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_3_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_3_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_4                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_4_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_4                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_4_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_4_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_4_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_4_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_5                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_5_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_5                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_5_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_5_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_5_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_5_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_6                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_6_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_6                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_6_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_6_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_6_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_6_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_7                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_7_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_7                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_7_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_7_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_7_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_7_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_8                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_8_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_8                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_8_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_8_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_8_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_8_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_9                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_9_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_9                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_9_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_9_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_9_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_9_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_10                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_10_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_10                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_10_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_10_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_10_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_10_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_11                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_11_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_11                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_11_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_11_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_11_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_11_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_12                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_12_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_12                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_12_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_12_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_12_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_12_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_13                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_13_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_13                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_13_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_13_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_13_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_13_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_14                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_14_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_14                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_14_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_14_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_14_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_14_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_15                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_15_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_15                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_15_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_15_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_15_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_15_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_16                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_16_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_16                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_16_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_16_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_16_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_16_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_17                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_17_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_17                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_17_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_17_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_17_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_17_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_18                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_18_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_18                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_18_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_18_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_18_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_18_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t bip_err_cnt_ln_19                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_19_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_19                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_19_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_19_reg_TYPE;

typedef IEEE_CL91_TX_bip_err_cnt_ln_19_reg_TYPE IEEE_CL91_TX_BIP_ERR_CNT_LN_19_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_0_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_0_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_0_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_0_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_0_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_0_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_0_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_0_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_0_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_1_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_1_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_1_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_1_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_1_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_1_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_1_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_1_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_1_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_2_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_2_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_2_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_2_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_2_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_2_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_2_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_2_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_2_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_3_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_3_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_3_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_3_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_3_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_3_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_3_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_3_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_3_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_4_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_4_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_4_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_4_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_4_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_4_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_4_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_4_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_4_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_5_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_5_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_5_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_5_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_5_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_5_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_5_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_5_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_5_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_6_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_6_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_6_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_6_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_6_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_6_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_6_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_6_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_6_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_7_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_7_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_7_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_7_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_7_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_7_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_7_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_7_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_7_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_8_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_8_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_8_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_8_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_8_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_8_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_8_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_8_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_8_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_9_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_9_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_9_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_9_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_9_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_9_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_9_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_9_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_9_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_10_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_10_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_10_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_10_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_10_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_10_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_10_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_10_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_10_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_11_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_11_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_11_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_11_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_11_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_11_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_11_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_11_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_11_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_12_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_12_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_12_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_12_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_12_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_12_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_12_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_12_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_12_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_13_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_13_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_13_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_13_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_13_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_13_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_13_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_13_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_13_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_14_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_14_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_14_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_14_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_14_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_14_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_14_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_14_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_14_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_15_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_15_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_15_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_15_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_15_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_15_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_15_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_15_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_15_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_16_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_16_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_16_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_16_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_16_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_16_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_16_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_16_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_16_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_17_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_17_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_17_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_17_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_17_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_17_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_17_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_17_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_17_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_18_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_18_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_18_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_18_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_18_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_18_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_18_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_18_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_18_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_19_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t pcs_ln_19_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_19_mapping_reg_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_19_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_19_mapping_reg_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_19_mapping_reg_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_19_mapping_reg_TYPE;

typedef IEEE_CL91_TX_pcs_ln_19_mapping_reg_TYPE IEEE_CL91_TX_PCS_LN_19_MAPPING_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* IEEE_CL91_TX_pcs_align_status1_reg_TYPE[15:08] - RSVD */ 
    uint32_t pcs_blk_lock_status_7_0          :  8; /* IEEE_CL91_TX_pcs_align_status1_reg_TYPE[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_blk_lock_status_7_0          :  8; /* IEEE_CL91_TX_pcs_align_status1_reg_TYPE[07:00] - RO */ 
    uint32_t reserved_08                      :  8; /* IEEE_CL91_TX_pcs_align_status1_reg_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_align_status1_reg_TYPE;

typedef IEEE_CL91_TX_pcs_align_status1_reg_TYPE IEEE_CL91_TX_PCS_ALIGN_STATUS1_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* IEEE_CL91_TX_pcs_align_status2_reg_TYPE[15:12] - RSVD */ 
    uint32_t pcs_blk_lock_status_19_8         : 12; /* IEEE_CL91_TX_pcs_align_status2_reg_TYPE[11:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_blk_lock_status_19_8         : 12; /* IEEE_CL91_TX_pcs_align_status2_reg_TYPE[11:00] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_CL91_TX_pcs_align_status2_reg_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_align_status2_reg_TYPE;

typedef IEEE_CL91_TX_pcs_align_status2_reg_TYPE IEEE_CL91_TX_PCS_ALIGN_STATUS2_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* IEEE_CL91_TX_pcs_align_status3_reg_TYPE[15:08] - RSVD */ 
    uint32_t pcs_am_lock_status_7_0           :  8; /* IEEE_CL91_TX_pcs_align_status3_reg_TYPE[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_am_lock_status_7_0           :  8; /* IEEE_CL91_TX_pcs_align_status3_reg_TYPE[07:00] - RO */ 
    uint32_t reserved_08                      :  8; /* IEEE_CL91_TX_pcs_align_status3_reg_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_align_status3_reg_TYPE;

typedef IEEE_CL91_TX_pcs_align_status3_reg_TYPE IEEE_CL91_TX_PCS_ALIGN_STATUS3_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* IEEE_CL91_TX_pcs_align_status4_reg_TYPE[15:12] - RSVD */ 
    uint32_t pcs_am_lock_status_19_8          : 12; /* IEEE_CL91_TX_pcs_align_status4_reg_TYPE[11:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_am_lock_status_19_8          : 12; /* IEEE_CL91_TX_pcs_align_status4_reg_TYPE[11:00] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_CL91_TX_pcs_align_status4_reg_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_align_status4_reg_TYPE;

typedef IEEE_CL91_TX_pcs_align_status4_reg_TYPE IEEE_CL91_TX_PCS_ALIGN_STATUS4_REG_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for DEV1_SLICE Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t dev                              :  1; /* DEV1_SLICE_slice_TYPE[15] - WO */ 
    uint32_t reserved_12                      :  3; /* DEV1_SLICE_slice_TYPE[14:12] - RSVD */ 
    uint32_t cast                             :  4; /* DEV1_SLICE_slice_TYPE[11:08] - WO */ 
    uint32_t lane                             :  4; /* DEV1_SLICE_slice_TYPE[07:04] - WO */ 
    uint32_t reserved_01                      :  3; /* DEV1_SLICE_slice_TYPE[03:01] - RSVD */ 
    uint32_t ip                               :  1; /* DEV1_SLICE_slice_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ip                               :  1; /* DEV1_SLICE_slice_TYPE[00] - WO */ 
    uint32_t reserved_01                      :  3; /* DEV1_SLICE_slice_TYPE[03:01] - RSVD */ 
    uint32_t lane                             :  4; /* DEV1_SLICE_slice_TYPE[07:04] - WO */ 
    uint32_t cast                             :  4; /* DEV1_SLICE_slice_TYPE[11:08] - WO */ 
    uint32_t reserved_12                      :  3; /* DEV1_SLICE_slice_TYPE[14:12] - RSVD */ 
    uint32_t dev                              :  1; /* DEV1_SLICE_slice_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DEV1_SLICE_slice_TYPE;

typedef DEV1_SLICE_slice_TYPE DEV1_SLICE_SLICE_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for SES_MDICS_PMI_ARB_MASK Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t data                             : 16; /* SES_MDICS_PMI_ARB_MASK_ctrl_TYPE[15:00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t data                             : 16; /* SES_MDICS_PMI_ARB_MASK_ctrl_TYPE[15:00] - SC */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_MDICS_PMI_ARB_MASK_ctrl_TYPE;

typedef SES_MDICS_PMI_ARB_MASK_ctrl_TYPE SES_MDICS_PMI_ARB_MASK_CTRL_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for SES_GEN_CNTRLS Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_07              :  9; /* SES_GEN_CNTRLS_gen_control1_TYPE[15:07] - RSVD */ 
    uint32_t modctrl_rstb                     :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[06] - WO */ 
    uint32_t reserved_05                      :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[02] - RSVD */ 
    uint32_t reg_rstb                         :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[01] - WO */ 
    uint32_t resetb                           :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t resetb                           :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[00] - WO */ 
    uint32_t reg_rstb                         :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[01] - WO */ 
    uint32_t reserved_02                      :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[05] - RSVD */ 
    uint32_t modctrl_rstb                     :  1; /* SES_GEN_CNTRLS_gen_control1_TYPE[06] - WO */ 
    uint32_t reserved_for_eco_07              :  9; /* SES_GEN_CNTRLS_gen_control1_TYPE[15:07] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_gen_control1_TYPE;

typedef SES_GEN_CNTRLS_gen_control1_TYPE SES_GEN_CNTRLS_GEN_CONTROL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_06              : 10; /* SES_GEN_CNTRLS_gen_control2_TYPE[15:06] - RSVD */ 
    uint32_t spi_rstb                         :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[05] - WO */ 
    uint32_t spi2x_rstb                       :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[04] - WO */ 
    uint32_t m0_slv_ucp_rstb                  :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[03] - WO */ 
    uint32_t m0_slv_rstb                      :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[02] - WO */ 
    uint32_t m0_mstr_ucp_rstb                 :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[01] - WO */ 
    uint32_t m0_mstr_rstb                     :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t m0_mstr_rstb                     :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[00] - WO */ 
    uint32_t m0_mstr_ucp_rstb                 :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[01] - WO */ 
    uint32_t m0_slv_rstb                      :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[02] - WO */ 
    uint32_t m0_slv_ucp_rstb                  :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[03] - WO */ 
    uint32_t spi2x_rstb                       :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[04] - WO */ 
    uint32_t spi_rstb                         :  1; /* SES_GEN_CNTRLS_gen_control2_TYPE[05] - WO */ 
    uint32_t reserved_for_eco_06              : 10; /* SES_GEN_CNTRLS_gen_control2_TYPE[15:06] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_gen_control2_TYPE;

typedef SES_GEN_CNTRLS_gen_control2_TYPE SES_GEN_CNTRLS_GEN_CONTROL2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* SES_GEN_CNTRLS_gen_control3_TYPE[15:14] - RSVD */ 
    uint32_t qsfp_sel1b                       :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[13] - WO */ 
    uint32_t qsfp_sel0b                       :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[12] - WO */ 
    uint32_t reserved_11                      :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[11] - RSVD */ 
    uint32_t reserved_for_eco_10              :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[10] - RSVD */ 
    uint32_t ucspi_slow                       :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[09] - WO */ 
    uint32_t reserved_for_eco_01              :  8; /* SES_GEN_CNTRLS_gen_control3_TYPE[08:01] - RSVD */ 
    uint32_t qsfp_mode                        :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t qsfp_mode                        :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[00] - WO */ 
    uint32_t reserved_for_eco_01              :  8; /* SES_GEN_CNTRLS_gen_control3_TYPE[08:01] - RSVD */ 
    uint32_t ucspi_slow                       :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[09] - WO */ 
    uint32_t reserved_for_eco_10              :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[10] - RSVD */ 
    uint32_t reserved_11                      :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[11] - RSVD */ 
    uint32_t qsfp_sel0b                       :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[12] - WO */ 
    uint32_t qsfp_sel1b                       :  1; /* SES_GEN_CNTRLS_gen_control3_TYPE[13] - WO */ 
    uint32_t reserved_for_eco_14              :  2; /* SES_GEN_CNTRLS_gen_control3_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_gen_control3_TYPE;

typedef SES_GEN_CNTRLS_gen_control3_TYPE SES_GEN_CNTRLS_GEN_CONTROL3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t master_code_start_ptr            : 16; /* SES_GEN_CNTRLS_spi_mst_code_start_ptr_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t master_code_start_ptr            : 16; /* SES_GEN_CNTRLS_spi_mst_code_start_ptr_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_spi_mst_code_start_ptr_TYPE;

typedef SES_GEN_CNTRLS_spi_mst_code_start_ptr_TYPE SES_GEN_CNTRLS_SPI_MST_CODE_START_PTR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t slave_code_start_ptr             : 16; /* SES_GEN_CNTRLS_spi_slv_code_start_ptr_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slave_code_start_ptr             : 16; /* SES_GEN_CNTRLS_spi_slv_code_start_ptr_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_spi_slv_code_start_ptr_TYPE;

typedef SES_GEN_CNTRLS_spi_slv_code_start_ptr_TYPE SES_GEN_CNTRLS_SPI_SLV_CODE_START_PTR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_GEN_CNTRLS_spi_code_load_en_TYPE[15:03] - RSVD */ 
    uint32_t code_broadcast_en                :  1; /* SES_GEN_CNTRLS_spi_code_load_en_TYPE[02] - WO */ 
    uint32_t slave_code_download_en           :  1; /* SES_GEN_CNTRLS_spi_code_load_en_TYPE[01] - WO */ 
    uint32_t master_code_download_en          :  1; /* SES_GEN_CNTRLS_spi_code_load_en_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t master_code_download_en          :  1; /* SES_GEN_CNTRLS_spi_code_load_en_TYPE[00] - WO */ 
    uint32_t slave_code_download_en           :  1; /* SES_GEN_CNTRLS_spi_code_load_en_TYPE[01] - WO */ 
    uint32_t code_broadcast_en                :  1; /* SES_GEN_CNTRLS_spi_code_load_en_TYPE[02] - WO */ 
    uint32_t reserved_03                      : 13; /* SES_GEN_CNTRLS_spi_code_load_en_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_spi_code_load_en_TYPE;

typedef SES_GEN_CNTRLS_spi_code_load_en_TYPE SES_GEN_CNTRLS_SPI_CODE_LOAD_EN_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t slv_eeprom_offset                :  4; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[15:12] - WO */ 
    uint32_t reserved_11                      :  1; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[11] - RSVD */ 
    uint32_t slv_eeprom_count                 :  3; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[10:08] - WO */ 
    uint32_t mst_eeprom_offset                :  4; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[07:04] - WO */ 
    uint32_t spi_master_oeb                   :  1; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[03] - WO */ 
    uint32_t mst_eeprom_count                 :  3; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[02:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_eeprom_count                 :  3; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[02:00] - WO */ 
    uint32_t spi_master_oeb                   :  1; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[03] - WO */ 
    uint32_t mst_eeprom_offset                :  4; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[07:04] - WO */ 
    uint32_t slv_eeprom_count                 :  3; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[10:08] - WO */ 
    uint32_t reserved_11                      :  1; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[11] - RSVD */ 
    uint32_t slv_eeprom_offset                :  4; /* SES_GEN_CNTRLS_spi_eeprom_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_spi_eeprom_control_TYPE;

typedef SES_GEN_CNTRLS_spi_eeprom_control_TYPE SES_GEN_CNTRLS_SPI_EEPROM_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t global_intr_mask                 :  1; /* SES_GEN_CNTRLS_mscr_TYPE[15] - WO */ 
    uint32_t reserved_03                      : 12; /* SES_GEN_CNTRLS_mscr_TYPE[14:03] - RSVD */ 
    uint32_t hresp_mask                       :  1; /* SES_GEN_CNTRLS_mscr_TYPE[02] - WO */ 
    uint32_t reserved_00                      :  2; /* SES_GEN_CNTRLS_mscr_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* SES_GEN_CNTRLS_mscr_TYPE[01:00] - RSVD */ 
    uint32_t hresp_mask                       :  1; /* SES_GEN_CNTRLS_mscr_TYPE[02] - WO */ 
    uint32_t reserved_03                      : 12; /* SES_GEN_CNTRLS_mscr_TYPE[14:03] - RSVD */ 
    uint32_t global_intr_mask                 :  1; /* SES_GEN_CNTRLS_mscr_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_mscr_TYPE;

typedef SES_GEN_CNTRLS_mscr_TYPE SES_GEN_CNTRLS_MSCR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t msgout_val                       : 16; /* SES_GEN_CNTRLS_msgout_TYPE[15:00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t msgout_val                       : 16; /* SES_GEN_CNTRLS_msgout_TYPE[15:00] - SC */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_msgout_TYPE;

typedef SES_GEN_CNTRLS_msgout_TYPE SES_GEN_CNTRLS_MSGOUT_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t msgin_val                        : 16; /* SES_GEN_CNTRLS_msgin_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t msgin_val                        : 16; /* SES_GEN_CNTRLS_msgin_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_msgin_TYPE;

typedef SES_GEN_CNTRLS_msgin_TYPE SES_GEN_CNTRLS_MSGIN_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_GEN_CNTRLS_boot_TYPE[15:03] - RSVD */ 
    uint32_t serboot_done_once                :  1; /* SES_GEN_CNTRLS_boot_TYPE[02] - RO */ 
    uint32_t serboot_busy                     :  1; /* SES_GEN_CNTRLS_boot_TYPE[01] - RO */ 
    uint32_t reserved_00                      :  1; /* SES_GEN_CNTRLS_boot_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* SES_GEN_CNTRLS_boot_TYPE[00] - RSVD */ 
    uint32_t serboot_busy                     :  1; /* SES_GEN_CNTRLS_boot_TYPE[01] - RO */ 
    uint32_t serboot_done_once                :  1; /* SES_GEN_CNTRLS_boot_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_GEN_CNTRLS_boot_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_boot_TYPE;

typedef SES_GEN_CNTRLS_boot_TYPE SES_GEN_CNTRLS_BOOT_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t slv_msgout_val                   : 16; /* SES_GEN_CNTRLS_slv_msgout_TYPE[15:00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_msgout_val                   : 16; /* SES_GEN_CNTRLS_slv_msgout_TYPE[15:00] - SC */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_slv_msgout_TYPE;

typedef SES_GEN_CNTRLS_slv_msgout_TYPE SES_GEN_CNTRLS_SLV_MSGOUT_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t slv_msgin_val                    : 16; /* SES_GEN_CNTRLS_slv_msgin_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_msgin_val                    : 16; /* SES_GEN_CNTRLS_slv_msgin_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_slv_msgin_TYPE;

typedef SES_GEN_CNTRLS_slv_msgin_TYPE SES_GEN_CNTRLS_SLV_MSGIN_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t phy_type                         :  2; /* SES_GEN_CNTRLS_gpreg11_TYPE[15:14] - WO */ 
    uint32_t lpbk_change                      :  1; /* SES_GEN_CNTRLS_gpreg11_TYPE[13] - WO */ 
    uint32_t reserved_10                      :  3; /* SES_GEN_CNTRLS_gpreg11_TYPE[12:10] - RSVD */ 
    uint32_t an_enable                        :  2; /* SES_GEN_CNTRLS_gpreg11_TYPE[09:08] - WO */ 
    uint32_t dis_rptr_10g_to_20g              :  4; /* SES_GEN_CNTRLS_gpreg11_TYPE[07:04] - WO */ 
    uint32_t dis_rptr_20g_to_10g              :  4; /* SES_GEN_CNTRLS_gpreg11_TYPE[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t dis_rptr_20g_to_10g              :  4; /* SES_GEN_CNTRLS_gpreg11_TYPE[03:00] - WO */ 
    uint32_t dis_rptr_10g_to_20g              :  4; /* SES_GEN_CNTRLS_gpreg11_TYPE[07:04] - WO */ 
    uint32_t an_enable                        :  2; /* SES_GEN_CNTRLS_gpreg11_TYPE[09:08] - WO */ 
    uint32_t reserved_10                      :  3; /* SES_GEN_CNTRLS_gpreg11_TYPE[12:10] - RSVD */ 
    uint32_t lpbk_change                      :  1; /* SES_GEN_CNTRLS_gpreg11_TYPE[13] - WO */ 
    uint32_t phy_type                         :  2; /* SES_GEN_CNTRLS_gpreg11_TYPE[15:14] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_gpreg11_TYPE;

typedef SES_GEN_CNTRLS_gpreg11_TYPE SES_GEN_CNTRLS_GPREG11_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* SES_GEN_CNTRLS_gpreg12_TYPE[15] - RSVD */ 
    uint32_t scrambling_dis_10g               :  1; /* SES_GEN_CNTRLS_gpreg12_TYPE[14] - WO */ 
    uint32_t media_type_10g                   :  2; /* SES_GEN_CNTRLS_gpreg12_TYPE[13:12] - WO */ 
    uint32_t reserved_11                      :  1; /* SES_GEN_CNTRLS_gpreg12_TYPE[11] - RSVD */ 
    uint32_t dfe_en_10g                       :  1; /* SES_GEN_CNTRLS_gpreg12_TYPE[10] - WO */ 
    uint32_t tx_trng_10g_ln                   : 10; /* SES_GEN_CNTRLS_gpreg12_TYPE[09:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tx_trng_10g_ln                   : 10; /* SES_GEN_CNTRLS_gpreg12_TYPE[09:00] - WO */ 
    uint32_t dfe_en_10g                       :  1; /* SES_GEN_CNTRLS_gpreg12_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  1; /* SES_GEN_CNTRLS_gpreg12_TYPE[11] - RSVD */ 
    uint32_t media_type_10g                   :  2; /* SES_GEN_CNTRLS_gpreg12_TYPE[13:12] - WO */ 
    uint32_t scrambling_dis_10g               :  1; /* SES_GEN_CNTRLS_gpreg12_TYPE[14] - WO */ 
    uint32_t reserved_15                      :  1; /* SES_GEN_CNTRLS_gpreg12_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_gpreg12_TYPE;

typedef SES_GEN_CNTRLS_gpreg12_TYPE SES_GEN_CNTRLS_GPREG12_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* SES_GEN_CNTRLS_gpreg13_TYPE[15] - RSVD */ 
    uint32_t scrambling_dis_20g               :  1; /* SES_GEN_CNTRLS_gpreg13_TYPE[14] - WO */ 
    uint32_t media_type_20g                   :  2; /* SES_GEN_CNTRLS_gpreg13_TYPE[13:12] - WO */ 
    uint32_t dfe_lp_en_20g                    :  1; /* SES_GEN_CNTRLS_gpreg13_TYPE[11] - WO */ 
    uint32_t dfe_en_20g                       :  1; /* SES_GEN_CNTRLS_gpreg13_TYPE[10] - WO */ 
    uint32_t reserved_04                      :  6; /* SES_GEN_CNTRLS_gpreg13_TYPE[09:04] - RSVD */ 
    uint32_t tx_trng_20g_ln                   :  4; /* SES_GEN_CNTRLS_gpreg13_TYPE[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tx_trng_20g_ln                   :  4; /* SES_GEN_CNTRLS_gpreg13_TYPE[03:00] - WO */ 
    uint32_t reserved_04                      :  6; /* SES_GEN_CNTRLS_gpreg13_TYPE[09:04] - RSVD */ 
    uint32_t dfe_en_20g                       :  1; /* SES_GEN_CNTRLS_gpreg13_TYPE[10] - WO */ 
    uint32_t dfe_lp_en_20g                    :  1; /* SES_GEN_CNTRLS_gpreg13_TYPE[11] - WO */ 
    uint32_t media_type_20g                   :  2; /* SES_GEN_CNTRLS_gpreg13_TYPE[13:12] - WO */ 
    uint32_t scrambling_dis_20g               :  1; /* SES_GEN_CNTRLS_gpreg13_TYPE[14] - WO */ 
    uint32_t reserved_15                      :  1; /* SES_GEN_CNTRLS_gpreg13_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_gpreg13_TYPE;

typedef SES_GEN_CNTRLS_gpreg13_TYPE SES_GEN_CNTRLS_GPREG13_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t gpreg14_data                     : 16; /* SES_GEN_CNTRLS_gpreg14_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpreg14_data                     : 16; /* SES_GEN_CNTRLS_gpreg14_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_gpreg14_TYPE;

typedef SES_GEN_CNTRLS_gpreg14_TYPE SES_GEN_CNTRLS_GPREG14_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t gpreg15_data                     : 16; /* SES_GEN_CNTRLS_gpreg15_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpreg15_data                     : 16; /* SES_GEN_CNTRLS_gpreg15_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_gpreg15_TYPE;

typedef SES_GEN_CNTRLS_gpreg15_TYPE SES_GEN_CNTRLS_GPREG15_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mst_running_chksum_val           : 16; /* SES_GEN_CNTRLS_mst_running_chksum_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_running_chksum_val           : 16; /* SES_GEN_CNTRLS_mst_running_chksum_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_mst_running_chksum_TYPE;

typedef SES_GEN_CNTRLS_mst_running_chksum_TYPE SES_GEN_CNTRLS_MST_RUNNING_CHKSUM_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t slv_running_chksum_val           : 16; /* SES_GEN_CNTRLS_slv_running_chksum_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_running_chksum_val           : 16; /* SES_GEN_CNTRLS_slv_running_chksum_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_slv_running_chksum_TYPE;

typedef SES_GEN_CNTRLS_slv_running_chksum_TYPE SES_GEN_CNTRLS_SLV_RUNNING_CHKSUM_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mst_running_byte_cnt_val         : 16; /* SES_GEN_CNTRLS_mst_running_byte_cnt_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_running_byte_cnt_val         : 16; /* SES_GEN_CNTRLS_mst_running_byte_cnt_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_mst_running_byte_cnt_TYPE;

typedef SES_GEN_CNTRLS_mst_running_byte_cnt_TYPE SES_GEN_CNTRLS_MST_RUNNING_BYTE_CNT_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t slv_running_byte_cnt_val         : 16; /* SES_GEN_CNTRLS_slv_running_byte_cnt_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_running_byte_cnt_val         : 16; /* SES_GEN_CNTRLS_slv_running_byte_cnt_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_slv_running_byte_cnt_TYPE;

typedef SES_GEN_CNTRLS_slv_running_byte_cnt_TYPE SES_GEN_CNTRLS_SLV_RUNNING_BYTE_CNT_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t firmware_version_val             : 16; /* SES_GEN_CNTRLS_firmware_version_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t firmware_version_val             : 16; /* SES_GEN_CNTRLS_firmware_version_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_firmware_version_TYPE;

typedef SES_GEN_CNTRLS_firmware_version_TYPE SES_GEN_CNTRLS_FIRMWARE_VERSION_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_01                      : 15; /* SES_GEN_CNTRLS_firmware_enable_TYPE[15:01] - RSVD */ 
    uint32_t fw_enable_val                    :  1; /* SES_GEN_CNTRLS_firmware_enable_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fw_enable_val                    :  1; /* SES_GEN_CNTRLS_firmware_enable_TYPE[00] - WO */ 
    uint32_t reserved_01                      : 15; /* SES_GEN_CNTRLS_firmware_enable_TYPE[15:01] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_firmware_enable_TYPE;

typedef SES_GEN_CNTRLS_firmware_enable_TYPE SES_GEN_CNTRLS_FIRMWARE_ENABLE_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t micro_sync_0_data                : 16; /* SES_GEN_CNTRLS_micro_sync_0_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t micro_sync_0_data                : 16; /* SES_GEN_CNTRLS_micro_sync_0_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_micro_sync_0_TYPE;

typedef SES_GEN_CNTRLS_micro_sync_0_TYPE SES_GEN_CNTRLS_MICRO_SYNC_0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t micro_sync_1_data                : 16; /* SES_GEN_CNTRLS_micro_sync_1_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t micro_sync_1_data                : 16; /* SES_GEN_CNTRLS_micro_sync_1_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_micro_sync_1_TYPE;

typedef SES_GEN_CNTRLS_micro_sync_1_TYPE SES_GEN_CNTRLS_MICRO_SYNC_1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t micro_sync_2_data                : 16; /* SES_GEN_CNTRLS_micro_sync_2_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t micro_sync_2_data                : 16; /* SES_GEN_CNTRLS_micro_sync_2_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_micro_sync_2_TYPE;

typedef SES_GEN_CNTRLS_micro_sync_2_TYPE SES_GEN_CNTRLS_MICRO_SYNC_2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t micro_sync_3_data                : 16; /* SES_GEN_CNTRLS_micro_sync_3_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t micro_sync_3_data                : 16; /* SES_GEN_CNTRLS_micro_sync_3_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_micro_sync_3_TYPE;

typedef SES_GEN_CNTRLS_micro_sync_3_TYPE SES_GEN_CNTRLS_MICRO_SYNC_3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t micro_sync_4_data                : 16; /* SES_GEN_CNTRLS_micro_sync_4_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t micro_sync_4_data                : 16; /* SES_GEN_CNTRLS_micro_sync_4_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_micro_sync_4_TYPE;

typedef SES_GEN_CNTRLS_micro_sync_4_TYPE SES_GEN_CNTRLS_MICRO_SYNC_4_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t p1_20g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[15:14] - WO */ 
    uint32_t p1_20g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[13] - WO */ 
    uint32_t p1_20g_dfe_lp_mode               :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[12] - WO */ 
    uint32_t p1_10g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[11:10] - WO */ 
    uint32_t p1_10g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[09] - WO */ 
    uint32_t p1_scrambling_dis                :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[08] - WO */ 
    uint32_t p0_20g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[07:06] - WO */ 
    uint32_t p0_20g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[05] - WO */ 
    uint32_t p0_20g_dfe_lp_mode               :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[04] - WO */ 
    uint32_t p0_10g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[03:02] - WO */ 
    uint32_t p0_10g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[01] - WO */ 
    uint32_t p0_scrambling_dis                :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t p0_scrambling_dis                :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[00] - WO */ 
    uint32_t p0_10g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[01] - WO */ 
    uint32_t p0_10g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[03:02] - WO */ 
    uint32_t p0_20g_dfe_lp_mode               :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[04] - WO */ 
    uint32_t p0_20g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[05] - WO */ 
    uint32_t p0_20g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[07:06] - WO */ 
    uint32_t p1_scrambling_dis                :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[08] - WO */ 
    uint32_t p1_10g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[09] - WO */ 
    uint32_t p1_10g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[11:10] - WO */ 
    uint32_t p1_20g_dfe_lp_mode               :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[12] - WO */ 
    uint32_t p1_20g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[13] - WO */ 
    uint32_t p1_20g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_5_TYPE[15:14] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_micro_sync_5_TYPE;

typedef SES_GEN_CNTRLS_micro_sync_5_TYPE SES_GEN_CNTRLS_MICRO_SYNC_5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t p3_20g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[15:14] - WO */ 
    uint32_t p3_20g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[13] - WO */ 
    uint32_t p3_20g_dfe_lp_mode               :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[12] - WO */ 
    uint32_t p3_10g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[11:10] - WO */ 
    uint32_t p3_10g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[09] - WO */ 
    uint32_t p3_scrambling_dis                :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[08] - WO */ 
    uint32_t p2_20g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[07:06] - WO */ 
    uint32_t p2_20g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[05] - WO */ 
    uint32_t p2_20g_dfe_lp_mode               :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[04] - WO */ 
    uint32_t p2_10g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[03:02] - WO */ 
    uint32_t p2_10g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[01] - WO */ 
    uint32_t p2_scrambling_dis                :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t p2_scrambling_dis                :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[00] - WO */ 
    uint32_t p2_10g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[01] - WO */ 
    uint32_t p2_10g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[03:02] - WO */ 
    uint32_t p2_20g_dfe_lp_mode               :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[04] - WO */ 
    uint32_t p2_20g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[05] - WO */ 
    uint32_t p2_20g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[07:06] - WO */ 
    uint32_t p3_scrambling_dis                :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[08] - WO */ 
    uint32_t p3_10g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[09] - WO */ 
    uint32_t p3_10g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[11:10] - WO */ 
    uint32_t p3_20g_dfe_lp_mode               :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[12] - WO */ 
    uint32_t p3_20g_dfe_on                    :  1; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[13] - WO */ 
    uint32_t p3_20g_media_type                :  2; /* SES_GEN_CNTRLS_micro_sync_6_TYPE[15:14] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_micro_sync_6_TYPE;

typedef SES_GEN_CNTRLS_micro_sync_6_TYPE SES_GEN_CNTRLS_MICRO_SYNC_6_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
  uint32_t reserved                           : 16;
    uint32_t micro_sync_7_data                : 15; /* SES_GEN_CNTRLS_micro_sync_7_TYPE[15:01] - WO */ 
    uint32_t brdcst_en                        :  1; /* SES_GEN_CNTRLS_micro_sync_7_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t brdcst_en                        :  1; /* SES_GEN_CNTRLS_micro_sync_7_TYPE[00] - WO */ 
    uint32_t micro_sync_7_data                : 15; /* SES_GEN_CNTRLS_micro_sync_7_TYPE[15:01] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_GEN_CNTRLS_micro_sync_7_TYPE;

typedef SES_GEN_CNTRLS_micro_sync_7_TYPE SES_GEN_CNTRLS_MICRO_SYNC_7_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for SES_MICRO_BOOT Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t spi_port_used                    :  1; /* SES_MICRO_BOOT_boot_por_TYPE[15] - WO */ 
    uint32_t serboot                          :  1; /* SES_MICRO_BOOT_boot_por_TYPE[14] - WO */ 
    uint32_t mst_dwld_done                    :  1; /* SES_MICRO_BOOT_boot_por_TYPE[13] - WO */ 
    uint32_t slv_dwld_done                    :  1; /* SES_MICRO_BOOT_boot_por_TYPE[12] - WO */ 
    uint32_t reserved_11                      :  1; /* SES_MICRO_BOOT_boot_por_TYPE[11] - RSVD */ 
    uint32_t reserved_08                      :  3; /* SES_MICRO_BOOT_boot_por_TYPE[10:08] - RSVD */ 
    uint32_t gpreg                            :  8; /* SES_MICRO_BOOT_boot_por_TYPE[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpreg                            :  8; /* SES_MICRO_BOOT_boot_por_TYPE[07:00] - WO */ 
    uint32_t reserved_08                      :  3; /* SES_MICRO_BOOT_boot_por_TYPE[10:08] - RSVD */ 
    uint32_t reserved_11                      :  1; /* SES_MICRO_BOOT_boot_por_TYPE[11] - RSVD */ 
    uint32_t slv_dwld_done                    :  1; /* SES_MICRO_BOOT_boot_por_TYPE[12] - WO */ 
    uint32_t mst_dwld_done                    :  1; /* SES_MICRO_BOOT_boot_por_TYPE[13] - WO */ 
    uint32_t serboot                          :  1; /* SES_MICRO_BOOT_boot_por_TYPE[14] - WO */ 
    uint32_t spi_port_used                    :  1; /* SES_MICRO_BOOT_boot_por_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_MICRO_BOOT_boot_por_TYPE;

typedef SES_MICRO_BOOT_boot_por_TYPE SES_MICRO_BOOT_BOOT_POR_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for SES_M0ACCESS_ADDR Bank          */
/*-----------------------------------------------*/

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* SES_M0ACCESS_ADDR_master_dram_mem_add_TYPE[15:13] - RSVD */
    uint32_t mst_dram_mem_add                 : 13; /* SES_M0ACCESS_ADDR_master_dram_mem_add_TYPE[12:00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_dram_mem_add                 : 13; /* SES_M0ACCESS_ADDR_master_dram_mem_add_TYPE[12:00] - WO */
    uint32_t reserved_13                      :  3; /* SES_M0ACCESS_ADDR_master_dram_mem_add_TYPE[15:13] - RSVD */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_M0ACCESS_ADDR_master_dram_mem_add_TYPE;

typedef SES_M0ACCESS_ADDR_master_dram_mem_add_TYPE SES_M0ACCESS_ADDR_MASTER_DRAM_MEM_ADD_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for SES_M0ACCESS_DATA Bank          */
/*-----------------------------------------------*/

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mst_dram_wdata                   : 16; /* SES_M0ACCESS_DATA_master_dram_wdata_TYPE[15:00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_dram_wdata                   : 16; /* SES_M0ACCESS_DATA_master_dram_wdata_TYPE[15:00] - WO */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_M0ACCESS_DATA_master_dram_wdata_TYPE;

typedef SES_M0ACCESS_DATA_master_dram_wdata_TYPE SES_M0ACCESS_DATA_MASTER_DRAM_WDATA_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mst_dram_rdata                   : 16; /* SES_M0ACCESS_DATA_master_dram_rdata_TYPE[15:00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_dram_rdata                   : 16; /* SES_M0ACCESS_DATA_master_dram_rdata_TYPE[15:00] - RO */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_M0ACCESS_DATA_master_dram_rdata_TYPE;

typedef SES_M0ACCESS_DATA_master_dram_rdata_TYPE SES_M0ACCESS_DATA_MASTER_DRAM_RDATA_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for SES_CTRL Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t chip_id_15_0                     : 16; /* SES_CTRL_chip_id_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t chip_id_15_0                     : 16; /* SES_CTRL_chip_id_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_chip_id_TYPE;

typedef SES_CTRL_chip_id_TYPE SES_CTRL_CHIP_ID_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t chip_id_19_16                    :  4; /* SES_CTRL_chip_revision_TYPE[15:12] - RO */ 
    uint32_t reserved_for_eco_08              :  4; /* SES_CTRL_chip_revision_TYPE[11:08] - RSVD */ 
    uint32_t chip_rev                         :  8; /* SES_CTRL_chip_revision_TYPE[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t chip_rev                         :  8; /* SES_CTRL_chip_revision_TYPE[07:00] - RO */ 
    uint32_t reserved_for_eco_08              :  4; /* SES_CTRL_chip_revision_TYPE[11:08] - RSVD */ 
    uint32_t chip_id_19_16                    :  4; /* SES_CTRL_chip_revision_TYPE[15:12] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_chip_revision_TYPE;

typedef SES_CTRL_chip_revision_TYPE SES_CTRL_CHIP_REVISION_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t module1_intrb_high               :  1; /* SES_CTRL_m0_eisr_TYPE[15] - WO */ 
    uint32_t module1_intrb_low                :  1; /* SES_CTRL_m0_eisr_TYPE[14] - WO */ 
    uint32_t module2_intrb_high               :  1; /* SES_CTRL_m0_eisr_TYPE[13] - WO */ 
    uint32_t module2_intrb_low                :  1; /* SES_CTRL_m0_eisr_TYPE[12] - WO */ 
    uint32_t m0_mst_sec                       :  1; /* SES_CTRL_m0_eisr_TYPE[11] - WO */ 
    uint32_t m0_mst_ded                       :  1; /* SES_CTRL_m0_eisr_TYPE[10] - WO */ 
    uint32_t m0_slv_sec                       :  1; /* SES_CTRL_m0_eisr_TYPE[09] - WO */ 
    uint32_t m0_slv_ded                       :  1; /* SES_CTRL_m0_eisr_TYPE[08] - WO */ 
    uint32_t m0_mst_msgout_intr               :  1; /* SES_CTRL_m0_eisr_TYPE[07] - WO */ 
    uint32_t m0_slv_msgout_intr               :  1; /* SES_CTRL_m0_eisr_TYPE[06] - WO */ 
    uint32_t m0_mst_misc_intr                 :  1; /* SES_CTRL_m0_eisr_TYPE[05] - WO */ 
    uint32_t m0_slv_misc_intr                 :  1; /* SES_CTRL_m0_eisr_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_m0_eisr_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_m0_eisr_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* SES_CTRL_m0_eisr_TYPE[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* SES_CTRL_m0_eisr_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* SES_CTRL_m0_eisr_TYPE[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* SES_CTRL_m0_eisr_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_m0_eisr_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_m0_eisr_TYPE[03] - RSVD */ 
    uint32_t m0_slv_misc_intr                 :  1; /* SES_CTRL_m0_eisr_TYPE[04] - WO */ 
    uint32_t m0_mst_misc_intr                 :  1; /* SES_CTRL_m0_eisr_TYPE[05] - WO */ 
    uint32_t m0_slv_msgout_intr               :  1; /* SES_CTRL_m0_eisr_TYPE[06] - WO */ 
    uint32_t m0_mst_msgout_intr               :  1; /* SES_CTRL_m0_eisr_TYPE[07] - WO */ 
    uint32_t m0_slv_ded                       :  1; /* SES_CTRL_m0_eisr_TYPE[08] - WO */ 
    uint32_t m0_slv_sec                       :  1; /* SES_CTRL_m0_eisr_TYPE[09] - WO */ 
    uint32_t m0_mst_ded                       :  1; /* SES_CTRL_m0_eisr_TYPE[10] - WO */ 
    uint32_t m0_mst_sec                       :  1; /* SES_CTRL_m0_eisr_TYPE[11] - WO */ 
    uint32_t module2_intrb_low                :  1; /* SES_CTRL_m0_eisr_TYPE[12] - WO */ 
    uint32_t module2_intrb_high               :  1; /* SES_CTRL_m0_eisr_TYPE[13] - WO */ 
    uint32_t module1_intrb_low                :  1; /* SES_CTRL_m0_eisr_TYPE[14] - WO */ 
    uint32_t module1_intrb_high               :  1; /* SES_CTRL_m0_eisr_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_m0_eisr_TYPE;

typedef SES_CTRL_m0_eisr_TYPE SES_CTRL_M0_EISR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t p_module1_intrb_high             :  1; /* SES_CTRL_m0_eipr_TYPE[15] - RO */ 
    uint32_t p_module1_intrb_low              :  1; /* SES_CTRL_m0_eipr_TYPE[14] - RO */ 
    uint32_t p_module2_intrb_high             :  1; /* SES_CTRL_m0_eipr_TYPE[13] - RO */ 
    uint32_t p_module2_intrb_low              :  1; /* SES_CTRL_m0_eipr_TYPE[12] - RO */ 
    uint32_t p_m0_mst_sec                     :  1; /* SES_CTRL_m0_eipr_TYPE[11] - RO */ 
    uint32_t p_m0_mst_ded                     :  1; /* SES_CTRL_m0_eipr_TYPE[10] - RO */ 
    uint32_t p_m0_slv_sec                     :  1; /* SES_CTRL_m0_eipr_TYPE[09] - RO */ 
    uint32_t p_m0_slv_ded                     :  1; /* SES_CTRL_m0_eipr_TYPE[08] - RO */ 
    uint32_t p_m0_mst_msgout_intr             :  1; /* SES_CTRL_m0_eipr_TYPE[07] - RO */ 
    uint32_t p_m0_slv_msgout_intr             :  1; /* SES_CTRL_m0_eipr_TYPE[06] - RO */ 
    uint32_t p_m0_mst_misc_intr               :  1; /* SES_CTRL_m0_eipr_TYPE[05] - RO */ 
    uint32_t p_m0_slv_misc_intr               :  1; /* SES_CTRL_m0_eipr_TYPE[04] - RO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_m0_eipr_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_m0_eipr_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* SES_CTRL_m0_eipr_TYPE[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* SES_CTRL_m0_eipr_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* SES_CTRL_m0_eipr_TYPE[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* SES_CTRL_m0_eipr_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_m0_eipr_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_m0_eipr_TYPE[03] - RSVD */ 
    uint32_t p_m0_slv_misc_intr               :  1; /* SES_CTRL_m0_eipr_TYPE[04] - RO */ 
    uint32_t p_m0_mst_misc_intr               :  1; /* SES_CTRL_m0_eipr_TYPE[05] - RO */ 
    uint32_t p_m0_slv_msgout_intr             :  1; /* SES_CTRL_m0_eipr_TYPE[06] - RO */ 
    uint32_t p_m0_mst_msgout_intr             :  1; /* SES_CTRL_m0_eipr_TYPE[07] - RO */ 
    uint32_t p_m0_slv_ded                     :  1; /* SES_CTRL_m0_eipr_TYPE[08] - RO */ 
    uint32_t p_m0_slv_sec                     :  1; /* SES_CTRL_m0_eipr_TYPE[09] - RO */ 
    uint32_t p_m0_mst_ded                     :  1; /* SES_CTRL_m0_eipr_TYPE[10] - RO */ 
    uint32_t p_m0_mst_sec                     :  1; /* SES_CTRL_m0_eipr_TYPE[11] - RO */ 
    uint32_t p_module2_intrb_low              :  1; /* SES_CTRL_m0_eipr_TYPE[12] - RO */ 
    uint32_t p_module2_intrb_high             :  1; /* SES_CTRL_m0_eipr_TYPE[13] - RO */ 
    uint32_t p_module1_intrb_low              :  1; /* SES_CTRL_m0_eipr_TYPE[14] - RO */ 
    uint32_t p_module1_intrb_high             :  1; /* SES_CTRL_m0_eipr_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_m0_eipr_TYPE;

typedef SES_CTRL_m0_eipr_TYPE SES_CTRL_M0_EIPR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t enable_module1_intrb_high        :  1; /* SES_CTRL_m0_eier_TYPE[15] - WO */ 
    uint32_t enable_module1_intrb_low         :  1; /* SES_CTRL_m0_eier_TYPE[14] - WO */ 
    uint32_t enable_module2_intrb_high        :  1; /* SES_CTRL_m0_eier_TYPE[13] - WO */ 
    uint32_t enable_module2_intrb_low         :  1; /* SES_CTRL_m0_eier_TYPE[12] - WO */ 
    uint32_t enable_m0_mst_sec                :  1; /* SES_CTRL_m0_eier_TYPE[11] - WO */ 
    uint32_t enable_m0_mst_ded                :  1; /* SES_CTRL_m0_eier_TYPE[10] - WO */ 
    uint32_t enable_m0_slv_sec                :  1; /* SES_CTRL_m0_eier_TYPE[09] - WO */ 
    uint32_t enable_m0_slv_ded                :  1; /* SES_CTRL_m0_eier_TYPE[08] - WO */ 
    uint32_t enable_m0_mst_msgout_intr        :  1; /* SES_CTRL_m0_eier_TYPE[07] - WO */ 
    uint32_t enable_m0_slv_msgout_intr        :  1; /* SES_CTRL_m0_eier_TYPE[06] - WO */ 
    uint32_t enable_m0_mst_misc_intr          :  1; /* SES_CTRL_m0_eier_TYPE[05] - WO */ 
    uint32_t enable_m0_slv_misc_intr          :  1; /* SES_CTRL_m0_eier_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_m0_eier_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_m0_eier_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* SES_CTRL_m0_eier_TYPE[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* SES_CTRL_m0_eier_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* SES_CTRL_m0_eier_TYPE[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* SES_CTRL_m0_eier_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_m0_eier_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_m0_eier_TYPE[03] - RSVD */ 
    uint32_t enable_m0_slv_misc_intr          :  1; /* SES_CTRL_m0_eier_TYPE[04] - WO */ 
    uint32_t enable_m0_mst_misc_intr          :  1; /* SES_CTRL_m0_eier_TYPE[05] - WO */ 
    uint32_t enable_m0_slv_msgout_intr        :  1; /* SES_CTRL_m0_eier_TYPE[06] - WO */ 
    uint32_t enable_m0_mst_msgout_intr        :  1; /* SES_CTRL_m0_eier_TYPE[07] - WO */ 
    uint32_t enable_m0_slv_ded                :  1; /* SES_CTRL_m0_eier_TYPE[08] - WO */ 
    uint32_t enable_m0_slv_sec                :  1; /* SES_CTRL_m0_eier_TYPE[09] - WO */ 
    uint32_t enable_m0_mst_ded                :  1; /* SES_CTRL_m0_eier_TYPE[10] - WO */ 
    uint32_t enable_m0_mst_sec                :  1; /* SES_CTRL_m0_eier_TYPE[11] - WO */ 
    uint32_t enable_module2_intrb_low         :  1; /* SES_CTRL_m0_eier_TYPE[12] - WO */ 
    uint32_t enable_module2_intrb_high        :  1; /* SES_CTRL_m0_eier_TYPE[13] - WO */ 
    uint32_t enable_module1_intrb_low         :  1; /* SES_CTRL_m0_eier_TYPE[14] - WO */ 
    uint32_t enable_module1_intrb_high        :  1; /* SES_CTRL_m0_eier_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_m0_eier_TYPE;

typedef SES_CTRL_m0_eier_TYPE SES_CTRL_M0_EIER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* SES_CTRL_mm_eisr_TYPE[15:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_mm_eisr_TYPE[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_mm_eisr_TYPE[06] - RSVD */ 
    uint32_t pll_10g_lock_found               :  1; /* SES_CTRL_mm_eisr_TYPE[05] - WO */ 
    uint32_t pll_10g_lock_lost                :  1; /* SES_CTRL_mm_eisr_TYPE[04] - WO */ 
    uint32_t mux_sigdet_found                 :  1; /* SES_CTRL_mm_eisr_TYPE[03] - WO */ 
    uint32_t mux_sigdet_lost                  :  1; /* SES_CTRL_mm_eisr_TYPE[02] - WO */ 
    uint32_t mux_pmd_lock_found               :  1; /* SES_CTRL_mm_eisr_TYPE[01] - WO */ 
    uint32_t mux_pmd_lock_lost                :  1; /* SES_CTRL_mm_eisr_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_pmd_lock_lost                :  1; /* SES_CTRL_mm_eisr_TYPE[00] - WO */ 
    uint32_t mux_pmd_lock_found               :  1; /* SES_CTRL_mm_eisr_TYPE[01] - WO */ 
    uint32_t mux_sigdet_lost                  :  1; /* SES_CTRL_mm_eisr_TYPE[02] - WO */ 
    uint32_t mux_sigdet_found                 :  1; /* SES_CTRL_mm_eisr_TYPE[03] - WO */ 
    uint32_t pll_10g_lock_lost                :  1; /* SES_CTRL_mm_eisr_TYPE[04] - WO */ 
    uint32_t pll_10g_lock_found               :  1; /* SES_CTRL_mm_eisr_TYPE[05] - WO */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_mm_eisr_TYPE[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_mm_eisr_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  8; /* SES_CTRL_mm_eisr_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_mm_eisr_TYPE;

typedef SES_CTRL_mm_eisr_TYPE SES_CTRL_MM_EISR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* SES_CTRL_mm_eipr_TYPE[15:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_mm_eipr_TYPE[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_mm_eipr_TYPE[06] - RSVD */ 
    uint32_t p_pll_10g_lock_found             :  1; /* SES_CTRL_mm_eipr_TYPE[05] - RO */ 
    uint32_t p_pll_10g_lock_lost              :  1; /* SES_CTRL_mm_eipr_TYPE[04] - RO */ 
    uint32_t p_mux_sigdet_found               :  1; /* SES_CTRL_mm_eipr_TYPE[03] - RO */ 
    uint32_t p_mux_sigdet_lost                :  1; /* SES_CTRL_mm_eipr_TYPE[02] - RO */ 
    uint32_t p_mux_pmd_lock_found             :  1; /* SES_CTRL_mm_eipr_TYPE[01] - RO */ 
    uint32_t p_mux_pmd_lock_lost              :  1; /* SES_CTRL_mm_eipr_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t p_mux_pmd_lock_lost              :  1; /* SES_CTRL_mm_eipr_TYPE[00] - RO */ 
    uint32_t p_mux_pmd_lock_found             :  1; /* SES_CTRL_mm_eipr_TYPE[01] - RO */ 
    uint32_t p_mux_sigdet_lost                :  1; /* SES_CTRL_mm_eipr_TYPE[02] - RO */ 
    uint32_t p_mux_sigdet_found               :  1; /* SES_CTRL_mm_eipr_TYPE[03] - RO */ 
    uint32_t p_pll_10g_lock_lost              :  1; /* SES_CTRL_mm_eipr_TYPE[04] - RO */ 
    uint32_t p_pll_10g_lock_found             :  1; /* SES_CTRL_mm_eipr_TYPE[05] - RO */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_mm_eipr_TYPE[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_mm_eipr_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  8; /* SES_CTRL_mm_eipr_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_mm_eipr_TYPE;

typedef SES_CTRL_mm_eipr_TYPE SES_CTRL_MM_EIPR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* SES_CTRL_mm_eier_TYPE[15:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_mm_eier_TYPE[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_mm_eier_TYPE[06] - RSVD */ 
    uint32_t enable_pll_10g_lock_found        :  1; /* SES_CTRL_mm_eier_TYPE[05] - WO */ 
    uint32_t enable_pll_10g_lock_lost         :  1; /* SES_CTRL_mm_eier_TYPE[04] - WO */ 
    uint32_t enable_mux_sigdet_found          :  1; /* SES_CTRL_mm_eier_TYPE[03] - WO */ 
    uint32_t enable_mux_sigdet_lost           :  1; /* SES_CTRL_mm_eier_TYPE[02] - WO */ 
    uint32_t enable_mux_pmd_lock_found        :  1; /* SES_CTRL_mm_eier_TYPE[01] - WO */ 
    uint32_t enable_mux_pmd_lock_lost         :  1; /* SES_CTRL_mm_eier_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t enable_mux_pmd_lock_lost         :  1; /* SES_CTRL_mm_eier_TYPE[00] - WO */ 
    uint32_t enable_mux_pmd_lock_found        :  1; /* SES_CTRL_mm_eier_TYPE[01] - WO */ 
    uint32_t enable_mux_sigdet_lost           :  1; /* SES_CTRL_mm_eier_TYPE[02] - WO */ 
    uint32_t enable_mux_sigdet_found          :  1; /* SES_CTRL_mm_eier_TYPE[03] - WO */ 
    uint32_t enable_pll_10g_lock_lost         :  1; /* SES_CTRL_mm_eier_TYPE[04] - WO */ 
    uint32_t enable_pll_10g_lock_found        :  1; /* SES_CTRL_mm_eier_TYPE[05] - WO */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_mm_eier_TYPE[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_mm_eier_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  8; /* SES_CTRL_mm_eier_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_mm_eier_TYPE;

typedef SES_CTRL_mm_eier_TYPE SES_CTRL_MM_EIER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* SES_CTRL_df_eisr_TYPE[15:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_df_eisr_TYPE[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_df_eisr_TYPE[06] - RSVD */ 
    uint32_t pll_25g_lock_found               :  1; /* SES_CTRL_df_eisr_TYPE[05] - WO */ 
    uint32_t pll_25g_lock_lost                :  1; /* SES_CTRL_df_eisr_TYPE[04] - WO */ 
    uint32_t demux_sigdet_found               :  1; /* SES_CTRL_df_eisr_TYPE[03] - WO */ 
    uint32_t demux_sigdet_lost                :  1; /* SES_CTRL_df_eisr_TYPE[02] - WO */ 
    uint32_t demux_pmd_lock_found             :  1; /* SES_CTRL_df_eisr_TYPE[01] - WO */ 
    uint32_t demux_pmd_lock_lost              :  1; /* SES_CTRL_df_eisr_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t demux_pmd_lock_lost              :  1; /* SES_CTRL_df_eisr_TYPE[00] - WO */ 
    uint32_t demux_pmd_lock_found             :  1; /* SES_CTRL_df_eisr_TYPE[01] - WO */ 
    uint32_t demux_sigdet_lost                :  1; /* SES_CTRL_df_eisr_TYPE[02] - WO */ 
    uint32_t demux_sigdet_found               :  1; /* SES_CTRL_df_eisr_TYPE[03] - WO */ 
    uint32_t pll_25g_lock_lost                :  1; /* SES_CTRL_df_eisr_TYPE[04] - WO */ 
    uint32_t pll_25g_lock_found               :  1; /* SES_CTRL_df_eisr_TYPE[05] - WO */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_df_eisr_TYPE[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_df_eisr_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  8; /* SES_CTRL_df_eisr_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_df_eisr_TYPE;

typedef SES_CTRL_df_eisr_TYPE SES_CTRL_DF_EISR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* SES_CTRL_df_eipr_TYPE[15:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_df_eipr_TYPE[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_df_eipr_TYPE[06] - RSVD */ 
    uint32_t p_pll_25g_lock_found             :  1; /* SES_CTRL_df_eipr_TYPE[05] - RO */ 
    uint32_t p_pll_25g_lock_lost              :  1; /* SES_CTRL_df_eipr_TYPE[04] - RO */ 
    uint32_t p_demux_sigdet_found             :  1; /* SES_CTRL_df_eipr_TYPE[03] - RO */ 
    uint32_t p_demux_sigdet_lost              :  1; /* SES_CTRL_df_eipr_TYPE[02] - RO */ 
    uint32_t p_demux_pmd_lock_found           :  1; /* SES_CTRL_df_eipr_TYPE[01] - RO */ 
    uint32_t p_demux_pmd_lock_lost            :  1; /* SES_CTRL_df_eipr_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t p_demux_pmd_lock_lost            :  1; /* SES_CTRL_df_eipr_TYPE[00] - RO */ 
    uint32_t p_demux_pmd_lock_found           :  1; /* SES_CTRL_df_eipr_TYPE[01] - RO */ 
    uint32_t p_demux_sigdet_lost              :  1; /* SES_CTRL_df_eipr_TYPE[02] - RO */ 
    uint32_t p_demux_sigdet_found             :  1; /* SES_CTRL_df_eipr_TYPE[03] - RO */ 
    uint32_t p_pll_25g_lock_lost              :  1; /* SES_CTRL_df_eipr_TYPE[04] - RO */ 
    uint32_t p_pll_25g_lock_found             :  1; /* SES_CTRL_df_eipr_TYPE[05] - RO */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_df_eipr_TYPE[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_df_eipr_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  8; /* SES_CTRL_df_eipr_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_df_eipr_TYPE;

typedef SES_CTRL_df_eipr_TYPE SES_CTRL_DF_EIPR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* SES_CTRL_df_eier_TYPE[15:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_df_eier_TYPE[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_df_eier_TYPE[06] - RSVD */ 
    uint32_t enable_pll_25g_lock_found        :  1; /* SES_CTRL_df_eier_TYPE[05] - WO */ 
    uint32_t enable_pll_25g_lock_lost         :  1; /* SES_CTRL_df_eier_TYPE[04] - WO */ 
    uint32_t enable_demux_sigdet_found        :  1; /* SES_CTRL_df_eier_TYPE[03] - WO */ 
    uint32_t enable_demux_sigdet_lost         :  1; /* SES_CTRL_df_eier_TYPE[02] - WO */ 
    uint32_t enable_demux_pmd_lock_found      :  1; /* SES_CTRL_df_eier_TYPE[01] - WO */ 
    uint32_t enable_demux_pmd_lock_lost       :  1; /* SES_CTRL_df_eier_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t enable_demux_pmd_lock_lost       :  1; /* SES_CTRL_df_eier_TYPE[00] - WO */ 
    uint32_t enable_demux_pmd_lock_found      :  1; /* SES_CTRL_df_eier_TYPE[01] - WO */ 
    uint32_t enable_demux_sigdet_lost         :  1; /* SES_CTRL_df_eier_TYPE[02] - WO */ 
    uint32_t enable_demux_sigdet_found        :  1; /* SES_CTRL_df_eier_TYPE[03] - WO */ 
    uint32_t enable_pll_25g_lock_lost         :  1; /* SES_CTRL_df_eier_TYPE[04] - WO */ 
    uint32_t enable_pll_25g_lock_found        :  1; /* SES_CTRL_df_eier_TYPE[05] - WO */ 
    uint32_t reserved_06                      :  1; /* SES_CTRL_df_eier_TYPE[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_df_eier_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  8; /* SES_CTRL_df_eier_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_df_eier_TYPE;

typedef SES_CTRL_df_eier_TYPE SES_CTRL_DF_EIER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_09                      :  7; /* SES_CTRL_demux_eisr_TYPE[15:09] - RSVD */ 
    uint32_t demux_cl73_an_complete           :  1; /* SES_CTRL_demux_eisr_TYPE[08] - WO */ 
    uint32_t demux_cl73_an_restarted          :  1; /* SES_CTRL_demux_eisr_TYPE[07] - WO */ 
    uint32_t demux_fifoerr                    :  1; /* SES_CTRL_demux_eisr_TYPE[06] - WO */ 
    uint32_t demux_pcs_mon_lock_found         :  1; /* SES_CTRL_demux_eisr_TYPE[05] - WO */ 
    uint32_t demux_pcs_mon_lock_lost          :  1; /* SES_CTRL_demux_eisr_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_demux_eisr_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_demux_eisr_TYPE[02] - RSVD */ 
    uint32_t cl91_rx_fec_align_found          :  1; /* SES_CTRL_demux_eisr_TYPE[01] - WO */ 
    uint32_t cl91_rx_fec_align_lost           :  1; /* SES_CTRL_demux_eisr_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl91_rx_fec_align_lost           :  1; /* SES_CTRL_demux_eisr_TYPE[00] - WO */ 
    uint32_t cl91_rx_fec_align_found          :  1; /* SES_CTRL_demux_eisr_TYPE[01] - WO */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_demux_eisr_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_demux_eisr_TYPE[03] - RSVD */ 
    uint32_t demux_pcs_mon_lock_lost          :  1; /* SES_CTRL_demux_eisr_TYPE[04] - WO */ 
    uint32_t demux_pcs_mon_lock_found         :  1; /* SES_CTRL_demux_eisr_TYPE[05] - WO */ 
    uint32_t demux_fifoerr                    :  1; /* SES_CTRL_demux_eisr_TYPE[06] - WO */ 
    uint32_t demux_cl73_an_restarted          :  1; /* SES_CTRL_demux_eisr_TYPE[07] - WO */ 
    uint32_t demux_cl73_an_complete           :  1; /* SES_CTRL_demux_eisr_TYPE[08] - WO */ 
    uint32_t reserved_09                      :  7; /* SES_CTRL_demux_eisr_TYPE[15:09] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_demux_eisr_TYPE;

typedef SES_CTRL_demux_eisr_TYPE SES_CTRL_DEMUX_EISR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_09                      :  7; /* SES_CTRL_demux_eipr_TYPE[15:09] - RSVD */ 
    uint32_t p_demux_cl73_an_complete         :  1; /* SES_CTRL_demux_eipr_TYPE[08] - RO */ 
    uint32_t p_demux_cl73_an_restarted        :  1; /* SES_CTRL_demux_eipr_TYPE[07] - RO */ 
    uint32_t p_demux_fifoerr                  :  1; /* SES_CTRL_demux_eipr_TYPE[06] - RO */ 
    uint32_t p_demux_pcs_mon_lock_found       :  1; /* SES_CTRL_demux_eipr_TYPE[05] - RO */ 
    uint32_t p_demux_pcs_mon_lock_lost        :  1; /* SES_CTRL_demux_eipr_TYPE[04] - RO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_demux_eipr_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_demux_eipr_TYPE[02] - RSVD */ 
    uint32_t p_cl91_rx_fec_align_found        :  1; /* SES_CTRL_demux_eipr_TYPE[01] - RO */ 
    uint32_t p_cl91_rx_fec_align_lost         :  1; /* SES_CTRL_demux_eipr_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t p_cl91_rx_fec_align_lost         :  1; /* SES_CTRL_demux_eipr_TYPE[00] - RO */ 
    uint32_t p_cl91_rx_fec_align_found        :  1; /* SES_CTRL_demux_eipr_TYPE[01] - RO */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_demux_eipr_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_demux_eipr_TYPE[03] - RSVD */ 
    uint32_t p_demux_pcs_mon_lock_lost        :  1; /* SES_CTRL_demux_eipr_TYPE[04] - RO */ 
    uint32_t p_demux_pcs_mon_lock_found       :  1; /* SES_CTRL_demux_eipr_TYPE[05] - RO */ 
    uint32_t p_demux_fifoerr                  :  1; /* SES_CTRL_demux_eipr_TYPE[06] - RO */ 
    uint32_t p_demux_cl73_an_restarted        :  1; /* SES_CTRL_demux_eipr_TYPE[07] - RO */ 
    uint32_t p_demux_cl73_an_complete         :  1; /* SES_CTRL_demux_eipr_TYPE[08] - RO */ 
    uint32_t reserved_09                      :  7; /* SES_CTRL_demux_eipr_TYPE[15:09] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_demux_eipr_TYPE;

typedef SES_CTRL_demux_eipr_TYPE SES_CTRL_DEMUX_EIPR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_09                      :  7; /* SES_CTRL_demux_eier_TYPE[15:09] - RSVD */ 
    uint32_t enable_demux_cl73_an_complete    :  1; /* SES_CTRL_demux_eier_TYPE[08] - WO */ 
    uint32_t enable_demux_cl73_an_restarted   :  1; /* SES_CTRL_demux_eier_TYPE[07] - WO */ 
    uint32_t enable_demux_fifoerr             :  1; /* SES_CTRL_demux_eier_TYPE[06] - WO */ 
    uint32_t enable_demux_pcs_mon_lock_found  :  1; /* SES_CTRL_demux_eier_TYPE[05] - WO */ 
    uint32_t enable_demux_pcs_mon_lock_lost   :  1; /* SES_CTRL_demux_eier_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_demux_eier_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_demux_eier_TYPE[02] - RSVD */ 
    uint32_t enable_cl91_rx_fec_align_found   :  1; /* SES_CTRL_demux_eier_TYPE[01] - WO */ 
    uint32_t enable_cl91_rx_fec_align_lost    :  1; /* SES_CTRL_demux_eier_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t enable_cl91_rx_fec_align_lost    :  1; /* SES_CTRL_demux_eier_TYPE[00] - WO */ 
    uint32_t enable_cl91_rx_fec_align_found   :  1; /* SES_CTRL_demux_eier_TYPE[01] - WO */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_demux_eier_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_demux_eier_TYPE[03] - RSVD */ 
    uint32_t enable_demux_pcs_mon_lock_lost   :  1; /* SES_CTRL_demux_eier_TYPE[04] - WO */ 
    uint32_t enable_demux_pcs_mon_lock_found  :  1; /* SES_CTRL_demux_eier_TYPE[05] - WO */ 
    uint32_t enable_demux_fifoerr             :  1; /* SES_CTRL_demux_eier_TYPE[06] - WO */ 
    uint32_t enable_demux_cl73_an_restarted   :  1; /* SES_CTRL_demux_eier_TYPE[07] - WO */ 
    uint32_t enable_demux_cl73_an_complete    :  1; /* SES_CTRL_demux_eier_TYPE[08] - WO */ 
    uint32_t reserved_09                      :  7; /* SES_CTRL_demux_eier_TYPE[15:09] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_demux_eier_TYPE;

typedef SES_CTRL_demux_eier_TYPE SES_CTRL_DEMUX_EIER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* SES_CTRL_mux_eisr_TYPE[15:13] - RSVD */ 
    uint32_t mux_cl73_an_complete_p1          :  1; /* SES_CTRL_mux_eisr_TYPE[12] - WO */ 
    uint32_t mux_cl73_an_complete_p2          :  1; /* SES_CTRL_mux_eisr_TYPE[11] - WO */ 
    uint32_t mux_cl73_an_restarted_p1         :  1; /* SES_CTRL_mux_eisr_TYPE[10] - WO */ 
    uint32_t mux_cl73_an_restarted_p2         :  1; /* SES_CTRL_mux_eisr_TYPE[09] - WO */ 
    uint32_t mux_cl73_an_complete             :  1; /* SES_CTRL_mux_eisr_TYPE[08] - WO */ 
    uint32_t mux_cl73_an_restarted            :  1; /* SES_CTRL_mux_eisr_TYPE[07] - WO */ 
    uint32_t mux_fifoerr                      :  1; /* SES_CTRL_mux_eisr_TYPE[06] - WO */ 
    uint32_t mux_pcs_mon_lock_found           :  1; /* SES_CTRL_mux_eisr_TYPE[05] - WO */ 
    uint32_t mux_pcs_mon_lock_lost            :  1; /* SES_CTRL_mux_eisr_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_mux_eisr_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_mux_eisr_TYPE[02] - RSVD */ 
    uint32_t cl91_tx_pcs_align_found          :  1; /* SES_CTRL_mux_eisr_TYPE[01] - WO */ 
    uint32_t cl91_tx_pcs_align_lost           :  1; /* SES_CTRL_mux_eisr_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl91_tx_pcs_align_lost           :  1; /* SES_CTRL_mux_eisr_TYPE[00] - WO */ 
    uint32_t cl91_tx_pcs_align_found          :  1; /* SES_CTRL_mux_eisr_TYPE[01] - WO */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_mux_eisr_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_mux_eisr_TYPE[03] - RSVD */ 
    uint32_t mux_pcs_mon_lock_lost            :  1; /* SES_CTRL_mux_eisr_TYPE[04] - WO */ 
    uint32_t mux_pcs_mon_lock_found           :  1; /* SES_CTRL_mux_eisr_TYPE[05] - WO */ 
    uint32_t mux_fifoerr                      :  1; /* SES_CTRL_mux_eisr_TYPE[06] - WO */ 
    uint32_t mux_cl73_an_restarted            :  1; /* SES_CTRL_mux_eisr_TYPE[07] - WO */ 
    uint32_t mux_cl73_an_complete             :  1; /* SES_CTRL_mux_eisr_TYPE[08] - WO */ 
    uint32_t mux_cl73_an_restarted_p2         :  1; /* SES_CTRL_mux_eisr_TYPE[09] - WO */ 
    uint32_t mux_cl73_an_restarted_p1         :  1; /* SES_CTRL_mux_eisr_TYPE[10] - WO */ 
    uint32_t mux_cl73_an_complete_p2          :  1; /* SES_CTRL_mux_eisr_TYPE[11] - WO */ 
    uint32_t mux_cl73_an_complete_p1          :  1; /* SES_CTRL_mux_eisr_TYPE[12] - WO */ 
    uint32_t reserved_13                      :  3; /* SES_CTRL_mux_eisr_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_mux_eisr_TYPE;

typedef SES_CTRL_mux_eisr_TYPE SES_CTRL_MUX_EISR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* SES_CTRL_mux_eipr_TYPE[15:13] - RSVD */ 
    uint32_t p_mux_cl73_an_complete_p1        :  1; /* SES_CTRL_mux_eipr_TYPE[12] - RO */ 
    uint32_t p_mux_cl73_an_complete_p2        :  1; /* SES_CTRL_mux_eipr_TYPE[11] - RO */ 
    uint32_t p_mux_cl73_an_restarted_p1       :  1; /* SES_CTRL_mux_eipr_TYPE[10] - RO */ 
    uint32_t p_mux_cl73_an_restarted_p2       :  1; /* SES_CTRL_mux_eipr_TYPE[09] - RO */ 
    uint32_t p_mux_cl73_an_complete           :  1; /* SES_CTRL_mux_eipr_TYPE[08] - RO */ 
    uint32_t p_mux_cl73_an_restarted          :  1; /* SES_CTRL_mux_eipr_TYPE[07] - RO */ 
    uint32_t p_mux_fifoerr                    :  1; /* SES_CTRL_mux_eipr_TYPE[06] - RO */ 
    uint32_t p_mux_pcs_mon_lock_found         :  1; /* SES_CTRL_mux_eipr_TYPE[05] - RO */ 
    uint32_t p_mux_pcs_mon_lock_lost          :  1; /* SES_CTRL_mux_eipr_TYPE[04] - RO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_mux_eipr_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_mux_eipr_TYPE[02] - RSVD */ 
    uint32_t p_cl91_tx_pcs_align_found        :  1; /* SES_CTRL_mux_eipr_TYPE[01] - RO */ 
    uint32_t p_cl91_tx_pcs_align_lost         :  1; /* SES_CTRL_mux_eipr_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t p_cl91_tx_pcs_align_lost         :  1; /* SES_CTRL_mux_eipr_TYPE[00] - RO */ 
    uint32_t p_cl91_tx_pcs_align_found        :  1; /* SES_CTRL_mux_eipr_TYPE[01] - RO */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_mux_eipr_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_mux_eipr_TYPE[03] - RSVD */ 
    uint32_t p_mux_pcs_mon_lock_lost          :  1; /* SES_CTRL_mux_eipr_TYPE[04] - RO */ 
    uint32_t p_mux_pcs_mon_lock_found         :  1; /* SES_CTRL_mux_eipr_TYPE[05] - RO */ 
    uint32_t p_mux_fifoerr                    :  1; /* SES_CTRL_mux_eipr_TYPE[06] - RO */ 
    uint32_t p_mux_cl73_an_restarted          :  1; /* SES_CTRL_mux_eipr_TYPE[07] - RO */ 
    uint32_t p_mux_cl73_an_complete           :  1; /* SES_CTRL_mux_eipr_TYPE[08] - RO */ 
    uint32_t p_mux_cl73_an_restarted_p2       :  1; /* SES_CTRL_mux_eipr_TYPE[09] - RO */ 
    uint32_t p_mux_cl73_an_restarted_p1       :  1; /* SES_CTRL_mux_eipr_TYPE[10] - RO */ 
    uint32_t p_mux_cl73_an_complete_p2        :  1; /* SES_CTRL_mux_eipr_TYPE[11] - RO */ 
    uint32_t p_mux_cl73_an_complete_p1        :  1; /* SES_CTRL_mux_eipr_TYPE[12] - RO */ 
    uint32_t reserved_13                      :  3; /* SES_CTRL_mux_eipr_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_mux_eipr_TYPE;

typedef SES_CTRL_mux_eipr_TYPE SES_CTRL_MUX_EIPR_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* SES_CTRL_mux_eier_TYPE[15:13] - RSVD */ 
    uint32_t enable_mux_cl73_an_complete_p1   :  1; /* SES_CTRL_mux_eier_TYPE[12] - WO */ 
    uint32_t enable_mux_cl73_an_complete_p2   :  1; /* SES_CTRL_mux_eier_TYPE[11] - WO */ 
    uint32_t enable_mux_cl73_an_restarted_p1  :  1; /* SES_CTRL_mux_eier_TYPE[10] - WO */ 
    uint32_t enable_mux_cl73_an_restarted_p2  :  1; /* SES_CTRL_mux_eier_TYPE[09] - WO */ 
    uint32_t enable_mux_cl73_an_complete      :  1; /* SES_CTRL_mux_eier_TYPE[08] - WO */ 
    uint32_t enable_mux_cl73_an_restarted     :  1; /* SES_CTRL_mux_eier_TYPE[07] - WO */ 
    uint32_t enable_mux_fifoerr               :  1; /* SES_CTRL_mux_eier_TYPE[06] - WO */ 
    uint32_t enable_mux_pcs_mon_lock_found    :  1; /* SES_CTRL_mux_eier_TYPE[05] - WO */ 
    uint32_t enable_mux_pcs_mon_lock_lost     :  1; /* SES_CTRL_mux_eier_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_mux_eier_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_mux_eier_TYPE[02] - RSVD */ 
    uint32_t enable_cl91_tx_pcs_align_found   :  1; /* SES_CTRL_mux_eier_TYPE[01] - WO */ 
    uint32_t enable_cl91_tx_pcs_align_lost    :  1; /* SES_CTRL_mux_eier_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t enable_cl91_tx_pcs_align_lost    :  1; /* SES_CTRL_mux_eier_TYPE[00] - WO */ 
    uint32_t enable_cl91_tx_pcs_align_found   :  1; /* SES_CTRL_mux_eier_TYPE[01] - WO */ 
    uint32_t reserved_02                      :  1; /* SES_CTRL_mux_eier_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_mux_eier_TYPE[03] - RSVD */ 
    uint32_t enable_mux_pcs_mon_lock_lost     :  1; /* SES_CTRL_mux_eier_TYPE[04] - WO */ 
    uint32_t enable_mux_pcs_mon_lock_found    :  1; /* SES_CTRL_mux_eier_TYPE[05] - WO */ 
    uint32_t enable_mux_fifoerr               :  1; /* SES_CTRL_mux_eier_TYPE[06] - WO */ 
    uint32_t enable_mux_cl73_an_restarted     :  1; /* SES_CTRL_mux_eier_TYPE[07] - WO */ 
    uint32_t enable_mux_cl73_an_complete      :  1; /* SES_CTRL_mux_eier_TYPE[08] - WO */ 
    uint32_t enable_mux_cl73_an_restarted_p2  :  1; /* SES_CTRL_mux_eier_TYPE[09] - WO */ 
    uint32_t enable_mux_cl73_an_restarted_p1  :  1; /* SES_CTRL_mux_eier_TYPE[10] - WO */ 
    uint32_t enable_mux_cl73_an_complete_p2   :  1; /* SES_CTRL_mux_eier_TYPE[11] - WO */ 
    uint32_t enable_mux_cl73_an_complete_p1   :  1; /* SES_CTRL_mux_eier_TYPE[12] - WO */ 
    uint32_t reserved_13                      :  3; /* SES_CTRL_mux_eier_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_mux_eier_TYPE;

typedef SES_CTRL_mux_eier_TYPE SES_CTRL_MUX_EIER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t gpio_3_val                       :  1; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[15] - WO */ 
    uint32_t gpio_3_out_sel                   :  3; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[14:12] - WO */ 
    uint32_t gpio_2_val                       :  1; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[11] - WO */ 
    uint32_t gpio_2_out_sel                   :  3; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[10:08] - WO */ 
    uint32_t gpio_1_val                       :  1; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[07] - WO */ 
    uint32_t gpio_1_out_sel                   :  3; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[06:04] - WO */ 
    uint32_t gpio_0_val                       :  1; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[03] - WO */ 
    uint32_t gpio_0_out_sel                   :  3; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[02:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpio_0_out_sel                   :  3; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[02:00] - WO */ 
    uint32_t gpio_0_val                       :  1; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[03] - WO */ 
    uint32_t gpio_1_out_sel                   :  3; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[06:04] - WO */ 
    uint32_t gpio_1_val                       :  1; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[07] - WO */ 
    uint32_t gpio_2_out_sel                   :  3; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[10:08] - WO */ 
    uint32_t gpio_2_val                       :  1; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[11] - WO */ 
    uint32_t gpio_3_out_sel                   :  3; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[14:12] - WO */ 
    uint32_t gpio_3_val                       :  1; /* SES_CTRL_general_purpose_IO_ctrl0_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_general_purpose_IO_ctrl0_TYPE;

typedef SES_CTRL_general_purpose_IO_ctrl0_TYPE SES_CTRL_GENERAL_PURPOSE_IO_CTRL0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[15] - RSVD */ 
    uint32_t qsfp_gpio_sel1                   :  3; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[14:12] - WO */ 
    uint32_t en_mod_intrn_gpio_0              :  1; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[11] - WO */ 
    uint32_t qsfp_gpio_sel0                   :  3; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[10:08] - WO */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[03] - RSVD */ 
    uint32_t reserved_00                      :  3; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[02:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  3; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[02:00] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[07] - RSVD */ 
    uint32_t qsfp_gpio_sel0                   :  3; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[10:08] - WO */ 
    uint32_t en_mod_intrn_gpio_0              :  1; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[11] - WO */ 
    uint32_t qsfp_gpio_sel1                   :  3; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[14:12] - WO */ 
    uint32_t reserved_15                      :  1; /* SES_CTRL_general_purpose_IO_ctrl1_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_general_purpose_IO_ctrl1_TYPE;

typedef SES_CTRL_general_purpose_IO_ctrl1_TYPE SES_CTRL_GENERAL_PURPOSE_IO_CTRL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* SES_CTRL_test_pad_ctrl_TYPE[15:08] - RSVD */ 
    uint32_t gpio_open_drain_en               :  6; /* SES_CTRL_test_pad_ctrl_TYPE[07:02] - WO */ 
    uint32_t reserved_01                      :  1; /* SES_CTRL_test_pad_ctrl_TYPE[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* SES_CTRL_test_pad_ctrl_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* SES_CTRL_test_pad_ctrl_TYPE[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* SES_CTRL_test_pad_ctrl_TYPE[01] - RSVD */ 
    uint32_t gpio_open_drain_en               :  6; /* SES_CTRL_test_pad_ctrl_TYPE[07:02] - WO */ 
    uint32_t reserved_08                      :  8; /* SES_CTRL_test_pad_ctrl_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_test_pad_ctrl_TYPE;

typedef SES_CTRL_test_pad_ctrl_TYPE SES_CTRL_TEST_PAD_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* SES_CTRL_clock_scaler_ctrl_TYPE[15:08] - RSVD */ 
    uint32_t reserved_04                      :  4; /* SES_CTRL_clock_scaler_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_clock_scaler_ctrl_TYPE[03] - RSVD */ 
    uint32_t clock_scaler_code                :  3; /* SES_CTRL_clock_scaler_ctrl_TYPE[02:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t clock_scaler_code                :  3; /* SES_CTRL_clock_scaler_ctrl_TYPE[02:00] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_CTRL_clock_scaler_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  4; /* SES_CTRL_clock_scaler_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_08                      :  8; /* SES_CTRL_clock_scaler_ctrl_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_CTRL_clock_scaler_ctrl_TYPE;

typedef SES_CTRL_clock_scaler_ctrl_TYPE SES_CTRL_CLOCK_SCALER_CTRL_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for SES_MODULE_CNTRL Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t i2c_en                           :  1; /* SES_MODULE_CNTRL_control_TYPE[15] - WO */ 
    uint32_t i2cflush                         :  1; /* SES_MODULE_CNTRL_control_TYPE[14] - WO */ 
    uint32_t sl_add_cnt                       :  1; /* SES_MODULE_CNTRL_control_TYPE[13] - WO */ 
    uint32_t sl_dat_cnt                       :  1; /* SES_MODULE_CNTRL_control_TYPE[12] - WO */ 
    uint32_t reserved_06                      :  6; /* SES_MODULE_CNTRL_control_TYPE[11:06] - RSVD */ 
    uint32_t slave_cmd                        :  1; /* SES_MODULE_CNTRL_control_TYPE[05] - WO */ 
    uint32_t reserved_02                      :  3; /* SES_MODULE_CNTRL_control_TYPE[04:02] - RSVD */ 
    uint32_t extend_cmd                       :  2; /* SES_MODULE_CNTRL_control_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t extend_cmd                       :  2; /* SES_MODULE_CNTRL_control_TYPE[01:00] - WO */ 
    uint32_t reserved_02                      :  3; /* SES_MODULE_CNTRL_control_TYPE[04:02] - RSVD */ 
    uint32_t slave_cmd                        :  1; /* SES_MODULE_CNTRL_control_TYPE[05] - WO */ 
    uint32_t reserved_06                      :  6; /* SES_MODULE_CNTRL_control_TYPE[11:06] - RSVD */ 
    uint32_t sl_dat_cnt                       :  1; /* SES_MODULE_CNTRL_control_TYPE[12] - WO */ 
    uint32_t sl_add_cnt                       :  1; /* SES_MODULE_CNTRL_control_TYPE[13] - WO */ 
    uint32_t i2cflush                         :  1; /* SES_MODULE_CNTRL_control_TYPE[14] - WO */ 
    uint32_t i2c_en                           :  1; /* SES_MODULE_CNTRL_control_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_MODULE_CNTRL_control_TYPE;

typedef SES_MODULE_CNTRL_control_TYPE SES_MODULE_CNTRL_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_09                      :  7; /* SES_MODULE_CNTRL_status_TYPE[15:09] - RSVD */ 
    uint32_t scl_live_status                  :  1; /* SES_MODULE_CNTRL_status_TYPE[08] - RO */ 
    uint32_t scl_latch_low                    :  1; /* SES_MODULE_CNTRL_status_TYPE[07] - RO */ 
    uint32_t scl_latch_high                   :  1; /* SES_MODULE_CNTRL_status_TYPE[06] - RO */ 
    uint32_t sda_live_status                  :  1; /* SES_MODULE_CNTRL_status_TYPE[05] - RO */ 
    uint32_t sda_latch_low                    :  1; /* SES_MODULE_CNTRL_status_TYPE[04] - RO */ 
    uint32_t sda_latch_high                   :  1; /* SES_MODULE_CNTRL_status_TYPE[03] - RO */ 
    uint32_t i2cm_stat                        :  2; /* SES_MODULE_CNTRL_status_TYPE[02:01] - RO */ 
    uint32_t xaction_done                     :  1; /* SES_MODULE_CNTRL_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t xaction_done                     :  1; /* SES_MODULE_CNTRL_status_TYPE[00] - RO */ 
    uint32_t i2cm_stat                        :  2; /* SES_MODULE_CNTRL_status_TYPE[02:01] - RO */ 
    uint32_t sda_latch_high                   :  1; /* SES_MODULE_CNTRL_status_TYPE[03] - RO */ 
    uint32_t sda_latch_low                    :  1; /* SES_MODULE_CNTRL_status_TYPE[04] - RO */ 
    uint32_t sda_live_status                  :  1; /* SES_MODULE_CNTRL_status_TYPE[05] - RO */ 
    uint32_t scl_latch_high                   :  1; /* SES_MODULE_CNTRL_status_TYPE[06] - RO */ 
    uint32_t scl_latch_low                    :  1; /* SES_MODULE_CNTRL_status_TYPE[07] - RO */ 
    uint32_t scl_live_status                  :  1; /* SES_MODULE_CNTRL_status_TYPE[08] - RO */ 
    uint32_t reserved_09                      :  7; /* SES_MODULE_CNTRL_status_TYPE[15:09] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_MODULE_CNTRL_status_TYPE;

typedef SES_MODULE_CNTRL_status_TYPE SES_MODULE_CNTRL_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* SES_MODULE_CNTRL_xfer_count_TYPE[15:13] - RSVD */ 
    uint32_t chk_live_status                  :  1; /* SES_MODULE_CNTRL_xfer_count_TYPE[12] - WO */ 
    uint32_t page_2ld                         :  4; /* SES_MODULE_CNTRL_xfer_count_TYPE[11:08] - WO */ 
    uint32_t xfer_cnt                         :  8; /* SES_MODULE_CNTRL_xfer_count_TYPE[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t xfer_cnt                         :  8; /* SES_MODULE_CNTRL_xfer_count_TYPE[07:00] - WO */ 
    uint32_t page_2ld                         :  4; /* SES_MODULE_CNTRL_xfer_count_TYPE[11:08] - WO */ 
    uint32_t chk_live_status                  :  1; /* SES_MODULE_CNTRL_xfer_count_TYPE[12] - WO */ 
    uint32_t reserved_13                      :  3; /* SES_MODULE_CNTRL_xfer_count_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_MODULE_CNTRL_xfer_count_TYPE;

typedef SES_MODULE_CNTRL_xfer_count_TYPE SES_MODULE_CNTRL_XFER_COUNT_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t slave_addr                       : 16; /* SES_MODULE_CNTRL_address_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slave_addr                       : 16; /* SES_MODULE_CNTRL_address_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_MODULE_CNTRL_address_TYPE;

typedef SES_MODULE_CNTRL_address_TYPE SES_MODULE_CNTRL_ADDRESS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t xfer_addr                        : 16; /* SES_MODULE_CNTRL_xfer_address_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t xfer_addr                        : 16; /* SES_MODULE_CNTRL_xfer_address_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_MODULE_CNTRL_xfer_address_TYPE;

typedef SES_MODULE_CNTRL_xfer_address_TYPE SES_MODULE_CNTRL_XFER_ADDRESS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t sl_dev_add                       :  7; /* SES_MODULE_CNTRL_dev_id_TYPE[15:09] - WO */ 
    uint32_t i2c_speed                        :  1; /* SES_MODULE_CNTRL_dev_id_TYPE[08] - WO */ 
    uint32_t slave_addr_msb                   :  8; /* SES_MODULE_CNTRL_dev_id_TYPE[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slave_addr_msb                   :  8; /* SES_MODULE_CNTRL_dev_id_TYPE[07:00] - WO */ 
    uint32_t i2c_speed                        :  1; /* SES_MODULE_CNTRL_dev_id_TYPE[08] - WO */ 
    uint32_t sl_dev_add                       :  7; /* SES_MODULE_CNTRL_dev_id_TYPE[15:09] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_MODULE_CNTRL_dev_id_TYPE;

typedef SES_MODULE_CNTRL_dev_id_TYPE SES_MODULE_CNTRL_DEV_ID_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for SES_PAD_CTRL Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[15:12] - RSVD */
    uint32_t ext_uc_rstb_out_out_frcval       :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[11] - WO */
    uint32_t reserved_10                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[10] - RSVD */
    uint32_t ext_uc_rstb_out_ibof             :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[08] - RSVD */
    uint32_t reserved_07                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[07] - RSVD */
    uint32_t reserved_06                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[06] - RSVD */
    uint32_t reserved_05                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[05] - RSVD */
    uint32_t reserved_04                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[04] - RSVD */
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[03] - RSVD */
    uint32_t reserved_02                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[02] - RSVD */
    uint32_t reserved_01                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[01] - RSVD */
    uint32_t reserved_00                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[00] - RSVD */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[00] - RSVD */
    uint32_t reserved_01                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[01] - RSVD */
    uint32_t reserved_02                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[02] - RSVD */
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[03] - RSVD */
    uint32_t reserved_04                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[04] - RSVD */
    uint32_t reserved_05                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[05] - RSVD */
    uint32_t reserved_06                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[06] - RSVD */
    uint32_t reserved_07                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[07] - RSVD */
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[08] - RSVD */
    uint32_t ext_uc_rstb_out_ibof             :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[09] - WO */
    uint32_t reserved_10                      :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[10] - RSVD */
    uint32_t ext_uc_rstb_out_out_frcval       :  1; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[11] - WO */
    uint32_t reserved_12                      :  4; /* SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE[15:12] - RSVD */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE;

typedef SES_PAD_CTRL_ext_uc_rstb_out_control_TYPE SES_PAD_CTRL_EXT_UC_RSTB_OUT_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mod_lopwr_dglh_cnt               :  4; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[15:12] - WO */ 
    uint32_t mod_lopwr_out_frcval             :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[11] - WO */ 
    uint32_t mod_lopwr_invert_en              :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[10] - WO */ 
    uint32_t mod_lopwr_ibof                   :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[08] - RSVD */ 
    uint32_t mod_lopwr_sel2                   :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[07] - WO */ 
    uint32_t mod_lopwr_sel1                   :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[06] - WO */ 
    uint32_t mod_lopwr_sel0                   :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[05] - WO */ 
    uint32_t mod_lopwr_ind                    :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[03] - RSVD */ 
    uint32_t mod_lopwr_pdn                    :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[02] - WO */ 
    uint32_t mod_lopwr_pup                    :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[01] - WO */ 
    uint32_t mod_lopwr_oeb                    :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_lopwr_oeb                    :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[00] - WO */ 
    uint32_t mod_lopwr_pup                    :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[01] - WO */ 
    uint32_t mod_lopwr_pdn                    :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[03] - RSVD */ 
    uint32_t mod_lopwr_ind                    :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[04] - WO */ 
    uint32_t mod_lopwr_sel0                   :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[05] - WO */ 
    uint32_t mod_lopwr_sel1                   :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[06] - WO */ 
    uint32_t mod_lopwr_sel2                   :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[08] - RSVD */ 
    uint32_t mod_lopwr_ibof                   :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[09] - WO */ 
    uint32_t mod_lopwr_invert_en              :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[10] - WO */ 
    uint32_t mod_lopwr_out_frcval             :  1; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[11] - WO */ 
    uint32_t mod_lopwr_dglh_cnt               :  4; /* SES_PAD_CTRL_mod_lopwr_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_lopwr_control_TYPE;

typedef SES_PAD_CTRL_mod_lopwr_control_TYPE SES_PAD_CTRL_MOD_LOPWR_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_lopwr_status_TYPE[15:03] - RSVD */ 
    uint32_t mod_lopwr_din                    :  1; /* SES_PAD_CTRL_mod_lopwr_status_TYPE[02] - RO */ 
    uint32_t mod_lopwr_din_ll                 :  1; /* SES_PAD_CTRL_mod_lopwr_status_TYPE[01] - RO */ 
    uint32_t mod_lopwr_din_lh                 :  1; /* SES_PAD_CTRL_mod_lopwr_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_lopwr_din_lh                 :  1; /* SES_PAD_CTRL_mod_lopwr_status_TYPE[00] - RO */ 
    uint32_t mod_lopwr_din_ll                 :  1; /* SES_PAD_CTRL_mod_lopwr_status_TYPE[01] - RO */ 
    uint32_t mod_lopwr_din                    :  1; /* SES_PAD_CTRL_mod_lopwr_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_lopwr_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_lopwr_status_TYPE;

typedef SES_PAD_CTRL_mod_lopwr_status_TYPE SES_PAD_CTRL_MOD_LOPWR_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mod_abs_dglh_cnt                 :  4; /* SES_PAD_CTRL_mod_abs_control_TYPE[15:12] - WO */ 
    uint32_t mod_abs_out_frcval               :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[11] - WO */ 
    uint32_t mod_abs_invert_en                :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[10] - WO */ 
    uint32_t mod_abs_ibof                     :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[08] - RSVD */ 
    uint32_t mod_abs_sel2                     :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[07] - WO */ 
    uint32_t mod_abs_sel1                     :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[06] - WO */ 
    uint32_t mod_abs_sel0                     :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[05] - WO */ 
    uint32_t mod_abs_ind                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[03] - RSVD */ 
    uint32_t mod_abs_pdn                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[02] - WO */ 
    uint32_t mod_abs_pup                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[01] - WO */ 
    uint32_t mod_abs_oeb                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_abs_oeb                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[00] - WO */ 
    uint32_t mod_abs_pup                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[01] - WO */ 
    uint32_t mod_abs_pdn                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[03] - RSVD */ 
    uint32_t mod_abs_ind                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[04] - WO */ 
    uint32_t mod_abs_sel0                     :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[05] - WO */ 
    uint32_t mod_abs_sel1                     :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[06] - WO */ 
    uint32_t mod_abs_sel2                     :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[08] - RSVD */ 
    uint32_t mod_abs_ibof                     :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[09] - WO */ 
    uint32_t mod_abs_invert_en                :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[10] - WO */ 
    uint32_t mod_abs_out_frcval               :  1; /* SES_PAD_CTRL_mod_abs_control_TYPE[11] - WO */ 
    uint32_t mod_abs_dglh_cnt                 :  4; /* SES_PAD_CTRL_mod_abs_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_abs_control_TYPE;

typedef SES_PAD_CTRL_mod_abs_control_TYPE SES_PAD_CTRL_MOD_ABS_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_abs_status_TYPE[15:03] - RSVD */ 
    uint32_t mod_abs_din                      :  1; /* SES_PAD_CTRL_mod_abs_status_TYPE[02] - RO */ 
    uint32_t mod_abs_din_ll                   :  1; /* SES_PAD_CTRL_mod_abs_status_TYPE[01] - RO */ 
    uint32_t mod_abs_din_lh                   :  1; /* SES_PAD_CTRL_mod_abs_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_abs_din_lh                   :  1; /* SES_PAD_CTRL_mod_abs_status_TYPE[00] - RO */ 
    uint32_t mod_abs_din_ll                   :  1; /* SES_PAD_CTRL_mod_abs_status_TYPE[01] - RO */ 
    uint32_t mod_abs_din                      :  1; /* SES_PAD_CTRL_mod_abs_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_abs_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_abs_status_TYPE;

typedef SES_PAD_CTRL_mod_abs_status_TYPE SES_PAD_CTRL_MOD_ABS_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mod_rstn_dglh_cnt                :  4; /* SES_PAD_CTRL_mod_rstn_control_TYPE[15:12] - WO */ 
    uint32_t mod_rstn_out_frcval              :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[11] - WO */ 
    uint32_t mod_rstn_invert_en               :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[10] - WO */ 
    uint32_t mod_rstn_ibof                    :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[08] - RSVD */ 
    uint32_t mod_rstn_sel2                    :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[07] - WO */ 
    uint32_t mod_rstn_sel1                    :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[06] - WO */ 
    uint32_t mod_rstn_sel0                    :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[05] - WO */ 
    uint32_t mod_rstn_ind                     :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[03] - RSVD */ 
    uint32_t mod_rstn_pdn                     :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[02] - WO */ 
    uint32_t mod_rstn_pup                     :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[01] - WO */ 
    uint32_t mod_rstn_oeb                     :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_rstn_oeb                     :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[00] - WO */ 
    uint32_t mod_rstn_pup                     :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[01] - WO */ 
    uint32_t mod_rstn_pdn                     :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[03] - RSVD */ 
    uint32_t mod_rstn_ind                     :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[04] - WO */ 
    uint32_t mod_rstn_sel0                    :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[05] - WO */ 
    uint32_t mod_rstn_sel1                    :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[06] - WO */ 
    uint32_t mod_rstn_sel2                    :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[08] - RSVD */ 
    uint32_t mod_rstn_ibof                    :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[09] - WO */ 
    uint32_t mod_rstn_invert_en               :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[10] - WO */ 
    uint32_t mod_rstn_out_frcval              :  1; /* SES_PAD_CTRL_mod_rstn_control_TYPE[11] - WO */ 
    uint32_t mod_rstn_dglh_cnt                :  4; /* SES_PAD_CTRL_mod_rstn_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_rstn_control_TYPE;

typedef SES_PAD_CTRL_mod_rstn_control_TYPE SES_PAD_CTRL_MOD_RSTN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_rstn_status_TYPE[15:03] - RSVD */ 
    uint32_t mod_rstn_din                     :  1; /* SES_PAD_CTRL_mod_rstn_status_TYPE[02] - RO */ 
    uint32_t mod_rstn_din_ll                  :  1; /* SES_PAD_CTRL_mod_rstn_status_TYPE[01] - RO */ 
    uint32_t mod_rstn_din_lh                  :  1; /* SES_PAD_CTRL_mod_rstn_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_rstn_din_lh                  :  1; /* SES_PAD_CTRL_mod_rstn_status_TYPE[00] - RO */ 
    uint32_t mod_rstn_din_ll                  :  1; /* SES_PAD_CTRL_mod_rstn_status_TYPE[01] - RO */ 
    uint32_t mod_rstn_din                     :  1; /* SES_PAD_CTRL_mod_rstn_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_rstn_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_rstn_status_TYPE;

typedef SES_PAD_CTRL_mod_rstn_status_TYPE SES_PAD_CTRL_MOD_RSTN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mod_intrn_dglh_cnt               :  4; /* SES_PAD_CTRL_mod_intrn_control_TYPE[15:12] - WO */ 
    uint32_t mod_intrn_out_frcval             :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[11] - WO */ 
    uint32_t mod_intrn_invert_en              :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[10] - WO */ 
    uint32_t mod_intrn_ibof                   :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[08] - RSVD */ 
    uint32_t mod_intrn_sel2                   :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[07] - WO */ 
    uint32_t mod_intrn_sel1                   :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[06] - WO */ 
    uint32_t mod_intrn_sel0                   :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[05] - WO */ 
    uint32_t mod_intrn_ind                    :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[03] - RSVD */ 
    uint32_t mod_intrn_pdn                    :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[02] - WO */ 
    uint32_t mod_intrn_pup                    :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[01] - WO */ 
    uint32_t mod_intrn_oeb                    :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_intrn_oeb                    :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[00] - WO */ 
    uint32_t mod_intrn_pup                    :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[01] - WO */ 
    uint32_t mod_intrn_pdn                    :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[03] - RSVD */ 
    uint32_t mod_intrn_ind                    :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[04] - WO */ 
    uint32_t mod_intrn_sel0                   :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[05] - WO */ 
    uint32_t mod_intrn_sel1                   :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[06] - WO */ 
    uint32_t mod_intrn_sel2                   :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[08] - RSVD */ 
    uint32_t mod_intrn_ibof                   :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[09] - WO */ 
    uint32_t mod_intrn_invert_en              :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[10] - WO */ 
    uint32_t mod_intrn_out_frcval             :  1; /* SES_PAD_CTRL_mod_intrn_control_TYPE[11] - WO */ 
    uint32_t mod_intrn_dglh_cnt               :  4; /* SES_PAD_CTRL_mod_intrn_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_intrn_control_TYPE;

typedef SES_PAD_CTRL_mod_intrn_control_TYPE SES_PAD_CTRL_MOD_INTRN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_intrn_status_TYPE[15:03] - RSVD */ 
    uint32_t mod_intrn_din                    :  1; /* SES_PAD_CTRL_mod_intrn_status_TYPE[02] - RO */ 
    uint32_t mod_intrn_din_ll                 :  1; /* SES_PAD_CTRL_mod_intrn_status_TYPE[01] - RO */ 
    uint32_t mod_intrn_din_lh                 :  1; /* SES_PAD_CTRL_mod_intrn_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_intrn_din_lh                 :  1; /* SES_PAD_CTRL_mod_intrn_status_TYPE[00] - RO */ 
    uint32_t mod_intrn_din_ll                 :  1; /* SES_PAD_CTRL_mod_intrn_status_TYPE[01] - RO */ 
    uint32_t mod_intrn_din                    :  1; /* SES_PAD_CTRL_mod_intrn_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_intrn_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_intrn_status_TYPE;

typedef SES_PAD_CTRL_mod_intrn_status_TYPE SES_PAD_CTRL_MOD_INTRN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mod_tx_dis_lopwr2_dglh_cnt       :  4; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[15:12] - WO */ 
    uint32_t mod_tx_dis_lopwr2_out_frcval     :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[11] - WO */ 
    uint32_t mod_tx_dis_lopwr2_invert_en      :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[10] - WO */ 
    uint32_t mod_tx_dis_lopwr2_ibof           :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[08] - RSVD */ 
    uint32_t mod_tx_dis_lopwr2_sel2           :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[07] - WO */ 
    uint32_t mod_tx_dis_lopwr2_sel1           :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[06] - WO */ 
    uint32_t mod_tx_dis_lopwr2_sel0           :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[05] - WO */ 
    uint32_t mod_tx_dis_lopwr2_ind            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[03] - RSVD */ 
    uint32_t mod_tx_dis_lopwr2_pdn            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[02] - WO */ 
    uint32_t mod_tx_dis_lopwr2_pup            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[01] - WO */ 
    uint32_t mod_tx_dis_lopwr2_oeb            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_tx_dis_lopwr2_oeb            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[00] - WO */ 
    uint32_t mod_tx_dis_lopwr2_pup            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[01] - WO */ 
    uint32_t mod_tx_dis_lopwr2_pdn            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[03] - RSVD */ 
    uint32_t mod_tx_dis_lopwr2_ind            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[04] - WO */ 
    uint32_t mod_tx_dis_lopwr2_sel0           :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[05] - WO */ 
    uint32_t mod_tx_dis_lopwr2_sel1           :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[06] - WO */ 
    uint32_t mod_tx_dis_lopwr2_sel2           :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[08] - RSVD */ 
    uint32_t mod_tx_dis_lopwr2_ibof           :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[09] - WO */ 
    uint32_t mod_tx_dis_lopwr2_invert_en      :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[10] - WO */ 
    uint32_t mod_tx_dis_lopwr2_out_frcval     :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[11] - WO */ 
    uint32_t mod_tx_dis_lopwr2_dglh_cnt       :  4; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE;

typedef SES_PAD_CTRL_mod_tx_dis_lopwr2_control_TYPE SES_PAD_CTRL_MOD_TX_DIS_LOPWR2_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE[15:03] - RSVD */ 
    uint32_t mod_tx_dis_lopwr2_din            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE[02] - RO */ 
    uint32_t mod_tx_dis_lopwr2_din_ll         :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE[01] - RO */ 
    uint32_t mod_tx_dis_lopwr2_din_lh         :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_tx_dis_lopwr2_din_lh         :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE[00] - RO */ 
    uint32_t mod_tx_dis_lopwr2_din_ll         :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE[01] - RO */ 
    uint32_t mod_tx_dis_lopwr2_din            :  1; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE;

typedef SES_PAD_CTRL_mod_tx_dis_lopwr2_status_TYPE SES_PAD_CTRL_MOD_TX_DIS_LOPWR2_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mod_rx_los_abs2_dglh_cnt         :  4; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[15:12] - WO */ 
    uint32_t mod_rx_los_abs2_out_frcval       :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[11] - WO */ 
    uint32_t mod_rx_los_abs2_invert_en        :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[10] - WO */ 
    uint32_t mod_rx_los_abs2_ibof             :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[08] - RSVD */ 
    uint32_t mod_rx_los_abs2_sel2             :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[07] - WO */ 
    uint32_t mod_rx_los_abs2_sel1             :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[06] - WO */ 
    uint32_t mod_rx_los_abs2_sel0             :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[05] - WO */ 
    uint32_t mod_rx_los_abs2_ind              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[03] - RSVD */ 
    uint32_t mod_rx_los_abs2_pdn              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[02] - WO */ 
    uint32_t mod_rx_los_abs2_pup              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[01] - WO */ 
    uint32_t mod_rx_los_abs2_oeb              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_rx_los_abs2_oeb              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[00] - WO */ 
    uint32_t mod_rx_los_abs2_pup              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[01] - WO */ 
    uint32_t mod_rx_los_abs2_pdn              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[03] - RSVD */ 
    uint32_t mod_rx_los_abs2_ind              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[04] - WO */ 
    uint32_t mod_rx_los_abs2_sel0             :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[05] - WO */ 
    uint32_t mod_rx_los_abs2_sel1             :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[06] - WO */ 
    uint32_t mod_rx_los_abs2_sel2             :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[08] - RSVD */ 
    uint32_t mod_rx_los_abs2_ibof             :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[09] - WO */ 
    uint32_t mod_rx_los_abs2_invert_en        :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[10] - WO */ 
    uint32_t mod_rx_los_abs2_out_frcval       :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[11] - WO */ 
    uint32_t mod_rx_los_abs2_dglh_cnt         :  4; /* SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE;

typedef SES_PAD_CTRL_mod_rx_los_abs2_control_TYPE SES_PAD_CTRL_MOD_RX_LOS_ABS2_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE[15:03] - RSVD */ 
    uint32_t mod_rx_los_abs2_din              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE[02] - RO */ 
    uint32_t mod_rx_los_abs2_din_ll           :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE[01] - RO */ 
    uint32_t mod_rx_los_abs2_din_lh           :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mod_rx_los_abs2_din_lh           :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE[00] - RO */ 
    uint32_t mod_rx_los_abs2_din_ll           :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE[01] - RO */ 
    uint32_t mod_rx_los_abs2_din              :  1; /* SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE;

typedef SES_PAD_CTRL_mod_rx_los_abs2_status_TYPE SES_PAD_CTRL_MOD_RX_LOS_ABS2_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t gpio_0_dglh_cnt                  :  4; /* SES_PAD_CTRL_gpio_0_control_TYPE[15:12] - WO */ 
    uint32_t gpio_0_out_frcval                :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[11] - WO */ 
    uint32_t gpio_0_invert_en                 :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[10] - WO */ 
    uint32_t gpio_0_ibof                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[08] - RSVD */ 
    uint32_t gpio_0_sel2                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[07] - WO */ 
    uint32_t gpio_0_sel1                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[06] - WO */ 
    uint32_t gpio_0_sel0                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[05] - WO */ 
    uint32_t gpio_0_ind                       :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[03] - RSVD */ 
    uint32_t gpio_0_pdn                       :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[02] - WO */ 
    uint32_t gpio_0_pup                       :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[01] - WO */ 
    uint32_t gpio_0_oeb                       :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpio_0_oeb                       :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[00] - WO */ 
    uint32_t gpio_0_pup                       :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[01] - WO */ 
    uint32_t gpio_0_pdn                       :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[03] - RSVD */ 
    uint32_t gpio_0_ind                       :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[04] - WO */ 
    uint32_t gpio_0_sel0                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[05] - WO */ 
    uint32_t gpio_0_sel1                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[06] - WO */ 
    uint32_t gpio_0_sel2                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[08] - RSVD */ 
    uint32_t gpio_0_ibof                      :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[09] - WO */ 
    uint32_t gpio_0_invert_en                 :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[10] - WO */ 
    uint32_t gpio_0_out_frcval                :  1; /* SES_PAD_CTRL_gpio_0_control_TYPE[11] - WO */ 
    uint32_t gpio_0_dglh_cnt                  :  4; /* SES_PAD_CTRL_gpio_0_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_gpio_0_control_TYPE;

typedef SES_PAD_CTRL_gpio_0_control_TYPE SES_PAD_CTRL_GPIO_0_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_gpio_0_status_TYPE[15:03] - RSVD */ 
    uint32_t gpio_0_din                       :  1; /* SES_PAD_CTRL_gpio_0_status_TYPE[02] - RO */ 
    uint32_t gpio_0_din_ll                    :  1; /* SES_PAD_CTRL_gpio_0_status_TYPE[01] - RO */ 
    uint32_t gpio_0_din_lh                    :  1; /* SES_PAD_CTRL_gpio_0_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpio_0_din_lh                    :  1; /* SES_PAD_CTRL_gpio_0_status_TYPE[00] - RO */ 
    uint32_t gpio_0_din_ll                    :  1; /* SES_PAD_CTRL_gpio_0_status_TYPE[01] - RO */ 
    uint32_t gpio_0_din                       :  1; /* SES_PAD_CTRL_gpio_0_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_gpio_0_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_gpio_0_status_TYPE;

typedef SES_PAD_CTRL_gpio_0_status_TYPE SES_PAD_CTRL_GPIO_0_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t gpio_1_dglh_cnt                  :  4; /* SES_PAD_CTRL_gpio_1_control_TYPE[15:12] - WO */ 
    uint32_t gpio_1_out_frcval                :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[11] - WO */ 
    uint32_t gpio_1_invert_en                 :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[10] - WO */ 
    uint32_t gpio_1_ibof                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[08] - RSVD */ 
    uint32_t gpio_1_sel2                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[07] - WO */ 
    uint32_t gpio_1_sel1                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[06] - WO */ 
    uint32_t gpio_1_sel0                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[05] - WO */ 
    uint32_t gpio_1_ind                       :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[03] - RSVD */ 
    uint32_t gpio_1_pdn                       :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[02] - WO */ 
    uint32_t gpio_1_pup                       :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[01] - WO */ 
    uint32_t gpio_1_oeb                       :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpio_1_oeb                       :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[00] - WO */ 
    uint32_t gpio_1_pup                       :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[01] - WO */ 
    uint32_t gpio_1_pdn                       :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[03] - RSVD */ 
    uint32_t gpio_1_ind                       :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[04] - WO */ 
    uint32_t gpio_1_sel0                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[05] - WO */ 
    uint32_t gpio_1_sel1                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[06] - WO */ 
    uint32_t gpio_1_sel2                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[08] - RSVD */ 
    uint32_t gpio_1_ibof                      :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[09] - WO */ 
    uint32_t gpio_1_invert_en                 :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[10] - WO */ 
    uint32_t gpio_1_out_frcval                :  1; /* SES_PAD_CTRL_gpio_1_control_TYPE[11] - WO */ 
    uint32_t gpio_1_dglh_cnt                  :  4; /* SES_PAD_CTRL_gpio_1_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_gpio_1_control_TYPE;

typedef SES_PAD_CTRL_gpio_1_control_TYPE SES_PAD_CTRL_GPIO_1_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_gpio_1_status_TYPE[15:03] - RSVD */ 
    uint32_t gpio_1_din                       :  1; /* SES_PAD_CTRL_gpio_1_status_TYPE[02] - RO */ 
    uint32_t gpio_1_din_ll                    :  1; /* SES_PAD_CTRL_gpio_1_status_TYPE[01] - RO */ 
    uint32_t gpio_1_din_lh                    :  1; /* SES_PAD_CTRL_gpio_1_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpio_1_din_lh                    :  1; /* SES_PAD_CTRL_gpio_1_status_TYPE[00] - RO */ 
    uint32_t gpio_1_din_ll                    :  1; /* SES_PAD_CTRL_gpio_1_status_TYPE[01] - RO */ 
    uint32_t gpio_1_din                       :  1; /* SES_PAD_CTRL_gpio_1_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_gpio_1_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_gpio_1_status_TYPE;

typedef SES_PAD_CTRL_gpio_1_status_TYPE SES_PAD_CTRL_GPIO_1_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t gpio_2_dglh_cnt                  :  4; /* SES_PAD_CTRL_gpio_2_control_TYPE[15:12] - WO */ 
    uint32_t gpio_2_out_frcval                :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[11] - WO */ 
    uint32_t gpio_2_invert_en                 :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[10] - WO */ 
    uint32_t gpio_2_ibof                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[08] - RSVD */ 
    uint32_t gpio_2_sel2                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[07] - WO */ 
    uint32_t gpio_2_sel1                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[06] - WO */ 
    uint32_t gpio_2_sel0                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[05] - WO */ 
    uint32_t gpio_2_ind                       :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[03] - RSVD */ 
    uint32_t gpio_2_pdn                       :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[02] - WO */ 
    uint32_t gpio_2_pup                       :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[01] - WO */ 
    uint32_t gpio_2_oeb                       :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpio_2_oeb                       :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[00] - WO */ 
    uint32_t gpio_2_pup                       :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[01] - WO */ 
    uint32_t gpio_2_pdn                       :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[03] - RSVD */ 
    uint32_t gpio_2_ind                       :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[04] - WO */ 
    uint32_t gpio_2_sel0                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[05] - WO */ 
    uint32_t gpio_2_sel1                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[06] - WO */ 
    uint32_t gpio_2_sel2                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[08] - RSVD */ 
    uint32_t gpio_2_ibof                      :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[09] - WO */ 
    uint32_t gpio_2_invert_en                 :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[10] - WO */ 
    uint32_t gpio_2_out_frcval                :  1; /* SES_PAD_CTRL_gpio_2_control_TYPE[11] - WO */ 
    uint32_t gpio_2_dglh_cnt                  :  4; /* SES_PAD_CTRL_gpio_2_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_gpio_2_control_TYPE;

typedef SES_PAD_CTRL_gpio_2_control_TYPE SES_PAD_CTRL_GPIO_2_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_gpio_2_status_TYPE[15:03] - RSVD */ 
    uint32_t gpio_2_din                       :  1; /* SES_PAD_CTRL_gpio_2_status_TYPE[02] - RO */ 
    uint32_t gpio_2_din_ll                    :  1; /* SES_PAD_CTRL_gpio_2_status_TYPE[01] - RO */ 
    uint32_t gpio_2_din_lh                    :  1; /* SES_PAD_CTRL_gpio_2_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpio_2_din_lh                    :  1; /* SES_PAD_CTRL_gpio_2_status_TYPE[00] - RO */ 
    uint32_t gpio_2_din_ll                    :  1; /* SES_PAD_CTRL_gpio_2_status_TYPE[01] - RO */ 
    uint32_t gpio_2_din                       :  1; /* SES_PAD_CTRL_gpio_2_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_gpio_2_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_gpio_2_status_TYPE;

typedef SES_PAD_CTRL_gpio_2_status_TYPE SES_PAD_CTRL_GPIO_2_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t gpio_3_dglh_cnt                  :  4; /* SES_PAD_CTRL_gpio_3_control_TYPE[15:12] - WO */ 
    uint32_t gpio_3_out_frcval                :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[11] - WO */ 
    uint32_t gpio_3_invert_en                 :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[10] - WO */ 
    uint32_t gpio_3_ibof                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[09] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[08] - RSVD */ 
    uint32_t gpio_3_sel2                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[07] - WO */ 
    uint32_t gpio_3_sel1                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[06] - WO */ 
    uint32_t gpio_3_sel0                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[05] - WO */ 
    uint32_t gpio_3_ind                       :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[04] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[03] - RSVD */ 
    uint32_t gpio_3_pdn                       :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[02] - WO */ 
    uint32_t gpio_3_pup                       :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[01] - WO */ 
    uint32_t gpio_3_oeb                       :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpio_3_oeb                       :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[00] - WO */ 
    uint32_t gpio_3_pup                       :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[01] - WO */ 
    uint32_t gpio_3_pdn                       :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[03] - RSVD */ 
    uint32_t gpio_3_ind                       :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[04] - WO */ 
    uint32_t gpio_3_sel0                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[05] - WO */ 
    uint32_t gpio_3_sel1                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[06] - WO */ 
    uint32_t gpio_3_sel2                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[08] - RSVD */ 
    uint32_t gpio_3_ibof                      :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[09] - WO */ 
    uint32_t gpio_3_invert_en                 :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[10] - WO */ 
    uint32_t gpio_3_out_frcval                :  1; /* SES_PAD_CTRL_gpio_3_control_TYPE[11] - WO */ 
    uint32_t gpio_3_dglh_cnt                  :  4; /* SES_PAD_CTRL_gpio_3_control_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_gpio_3_control_TYPE;

typedef SES_PAD_CTRL_gpio_3_control_TYPE SES_PAD_CTRL_GPIO_3_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_gpio_3_status_TYPE[15:03] - RSVD */ 
    uint32_t gpio_3_din                       :  1; /* SES_PAD_CTRL_gpio_3_status_TYPE[02] - RO */ 
    uint32_t gpio_3_din_ll                    :  1; /* SES_PAD_CTRL_gpio_3_status_TYPE[01] - RO */ 
    uint32_t gpio_3_din_lh                    :  1; /* SES_PAD_CTRL_gpio_3_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpio_3_din_lh                    :  1; /* SES_PAD_CTRL_gpio_3_status_TYPE[00] - RO */ 
    uint32_t gpio_3_din_ll                    :  1; /* SES_PAD_CTRL_gpio_3_status_TYPE[01] - RO */ 
    uint32_t gpio_3_din                       :  1; /* SES_PAD_CTRL_gpio_3_status_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* SES_PAD_CTRL_gpio_3_status_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SES_PAD_CTRL_gpio_3_status_TYPE;

typedef SES_PAD_CTRL_gpio_3_status_TYPE SES_PAD_CTRL_GPIO_3_STATUS_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for CL91_USER_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_status_TYPE[15:05] - RSVD */ 
    uint32_t align_status                     :  1; /* CL91_USER_RX_status_TYPE[04] - RO */ 
    uint32_t amp_lock_ln                      :  4; /* CL91_USER_RX_status_TYPE[03:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t amp_lock_ln                      :  4; /* CL91_USER_RX_status_TYPE[03:00] - RO */ 
    uint32_t align_status                     :  1; /* CL91_USER_RX_status_TYPE[04] - RO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_status_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_status_TYPE;

typedef CL91_USER_RX_status_TYPE CL91_USER_RX_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_10                      :  6; /* CL91_USER_RX_latched_status_TYPE[15:10] - RSVD */ 
    uint32_t align_status_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[09] - RO */ 
    uint32_t align_status_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[08] - RO */ 
    uint32_t amp_lock_ln3_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[07] - RO */ 
    uint32_t amp_lock_ln3_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[06] - RO */ 
    uint32_t amp_lock_ln2_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[05] - RO */ 
    uint32_t amp_lock_ln2_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[04] - RO */ 
    uint32_t amp_lock_ln1_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[03] - RO */ 
    uint32_t amp_lock_ln1_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[02] - RO */ 
    uint32_t amp_lock_ln0_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[01] - RO */ 
    uint32_t amp_lock_ln0_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t amp_lock_ln0_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[00] - RO */ 
    uint32_t amp_lock_ln0_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[01] - RO */ 
    uint32_t amp_lock_ln1_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[02] - RO */ 
    uint32_t amp_lock_ln1_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[03] - RO */ 
    uint32_t amp_lock_ln2_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[04] - RO */ 
    uint32_t amp_lock_ln2_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[05] - RO */ 
    uint32_t amp_lock_ln3_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[06] - RO */ 
    uint32_t amp_lock_ln3_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[07] - RO */ 
    uint32_t align_status_lh                  :  1; /* CL91_USER_RX_latched_status_TYPE[08] - RO */ 
    uint32_t align_status_ll                  :  1; /* CL91_USER_RX_latched_status_TYPE[09] - RO */ 
    uint32_t reserved_10                      :  6; /* CL91_USER_RX_latched_status_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_latched_status_TYPE;

typedef CL91_USER_RX_latched_status_TYPE CL91_USER_RX_LATCHED_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE[15:13] - RSVD */ 
    uint32_t phy_ln0_log_ln1                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln0_log_ln0                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln0_log_ln0                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln0_log_ln1                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE;

typedef CL91_USER_RX_phy_ln0_mapping_ctrl1_TYPE CL91_USER_RX_PHY_LN0_MAPPING_CTRL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE[15:13] - RSVD */ 
    uint32_t phy_ln0_log_ln3                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln0_log_ln2                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln0_log_ln2                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln0_log_ln3                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE;

typedef CL91_USER_RX_phy_ln0_mapping_ctrl2_TYPE CL91_USER_RX_PHY_LN0_MAPPING_CTRL2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln0_mapping_ctrl3_TYPE[15:05] - RSVD */ 
    uint32_t phy_ln0_log_ln4                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl3_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln0_log_ln4                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl3_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln0_mapping_ctrl3_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln0_mapping_ctrl3_TYPE;

typedef CL91_USER_RX_phy_ln0_mapping_ctrl3_TYPE CL91_USER_RX_PHY_LN0_MAPPING_CTRL3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE[15:13] - RSVD */ 
    uint32_t phy_ln1_log_ln1                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln1_log_ln0                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln1_log_ln0                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln1_log_ln1                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE;

typedef CL91_USER_RX_phy_ln1_mapping_ctrl1_TYPE CL91_USER_RX_PHY_LN1_MAPPING_CTRL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE[15:13] - RSVD */ 
    uint32_t phy_ln1_log_ln3                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln1_log_ln2                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln1_log_ln2                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln1_log_ln3                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE;

typedef CL91_USER_RX_phy_ln1_mapping_ctrl2_TYPE CL91_USER_RX_PHY_LN1_MAPPING_CTRL2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln1_mapping_ctrl3_TYPE[15:05] - RSVD */ 
    uint32_t phy_ln1_log_ln4                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl3_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln1_log_ln4                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl3_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln1_mapping_ctrl3_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln1_mapping_ctrl3_TYPE;

typedef CL91_USER_RX_phy_ln1_mapping_ctrl3_TYPE CL91_USER_RX_PHY_LN1_MAPPING_CTRL3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE[15:13] - RSVD */ 
    uint32_t phy_ln2_log_ln1                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln2_log_ln0                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln2_log_ln0                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln2_log_ln1                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE;

typedef CL91_USER_RX_phy_ln2_mapping_ctrl1_TYPE CL91_USER_RX_PHY_LN2_MAPPING_CTRL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE[15:13] - RSVD */ 
    uint32_t phy_ln2_log_ln3                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln2_log_ln2                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln2_log_ln2                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln2_log_ln3                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE;

typedef CL91_USER_RX_phy_ln2_mapping_ctrl2_TYPE CL91_USER_RX_PHY_LN2_MAPPING_CTRL2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln2_mapping_ctrl3_TYPE[15:05] - RSVD */ 
    uint32_t phy_ln2_log_ln4                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl3_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln2_log_ln4                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl3_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln2_mapping_ctrl3_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln2_mapping_ctrl3_TYPE;

typedef CL91_USER_RX_phy_ln2_mapping_ctrl3_TYPE CL91_USER_RX_PHY_LN2_MAPPING_CTRL3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE[15:13] - RSVD */ 
    uint32_t phy_ln3_log_ln1                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln3_log_ln0                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln3_log_ln0                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln3_log_ln1                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE;

typedef CL91_USER_RX_phy_ln3_mapping_ctrl1_TYPE CL91_USER_RX_PHY_LN3_MAPPING_CTRL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE[15:13] - RSVD */ 
    uint32_t phy_ln3_log_ln3                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln3_log_ln2                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln3_log_ln2                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE[07:05] - RSVD */ 
    uint32_t phy_ln3_log_ln3                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE;

typedef CL91_USER_RX_phy_ln3_mapping_ctrl2_TYPE CL91_USER_RX_PHY_LN3_MAPPING_CTRL2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln3_mapping_ctrl3_TYPE[15:05] - RSVD */ 
    uint32_t phy_ln3_log_ln4                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl3_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln3_log_ln4                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl3_TYPE[04:00] - WO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln3_mapping_ctrl3_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln3_mapping_ctrl3_TYPE;

typedef CL91_USER_RX_phy_ln3_mapping_ctrl3_TYPE CL91_USER_RX_PHY_LN3_MAPPING_CTRL3_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for CL91_USER_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_05              : 11; /* CL91_USER_TX_status1_TYPE[15:05] - RSVD */ 
    uint32_t tx_xc_sh_err_lh                  :  1; /* CL91_USER_TX_status1_TYPE[04] - RO */ 
    uint32_t all_aligned_lh                   :  1; /* CL91_USER_TX_status1_TYPE[03] - RO */ 
    uint32_t all_aligned_ll                   :  1; /* CL91_USER_TX_status1_TYPE[02] - RO */ 
    uint32_t all_aligned                      :  1; /* CL91_USER_TX_status1_TYPE[01] - RO */ 
    uint32_t nonuniq_pcsl_found_lh            :  1; /* CL91_USER_TX_status1_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nonuniq_pcsl_found_lh            :  1; /* CL91_USER_TX_status1_TYPE[00] - RO */ 
    uint32_t all_aligned                      :  1; /* CL91_USER_TX_status1_TYPE[01] - RO */ 
    uint32_t all_aligned_ll                   :  1; /* CL91_USER_TX_status1_TYPE[02] - RO */ 
    uint32_t all_aligned_lh                   :  1; /* CL91_USER_TX_status1_TYPE[03] - RO */ 
    uint32_t tx_xc_sh_err_lh                  :  1; /* CL91_USER_TX_status1_TYPE[04] - RO */ 
    uint32_t reserved_for_eco_05              : 11; /* CL91_USER_TX_status1_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status1_TYPE;

typedef CL91_USER_TX_status1_TYPE CL91_USER_TX_STATUS1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status2_TYPE[15:10] - RSVD */ 
    uint32_t block_lock_9_0                   : 10; /* CL91_USER_TX_status2_TYPE[09:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t block_lock_9_0                   : 10; /* CL91_USER_TX_status2_TYPE[09:00] - RO */ 
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status2_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status2_TYPE;

typedef CL91_USER_TX_status2_TYPE CL91_USER_TX_STATUS2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status3_TYPE[15:10] - RSVD */ 
    uint32_t block_lock_19_10                 : 10; /* CL91_USER_TX_status3_TYPE[09:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t block_lock_19_10                 : 10; /* CL91_USER_TX_status3_TYPE[09:00] - RO */ 
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status3_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status3_TYPE;

typedef CL91_USER_TX_status3_TYPE CL91_USER_TX_STATUS3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status4_TYPE[15:10] - RSVD */ 
    uint32_t am_lock_9_0                      : 10; /* CL91_USER_TX_status4_TYPE[09:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t am_lock_9_0                      : 10; /* CL91_USER_TX_status4_TYPE[09:00] - RO */ 
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status4_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status4_TYPE;

typedef CL91_USER_TX_status4_TYPE CL91_USER_TX_STATUS4_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status5_TYPE[15:10] - RSVD */ 
    uint32_t am_lock_19_10                    : 10; /* CL91_USER_TX_status5_TYPE[09:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t am_lock_19_10                    : 10; /* CL91_USER_TX_status5_TYPE[09:00] - RO */ 
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status5_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status5_TYPE;

typedef CL91_USER_TX_status5_TYPE CL91_USER_TX_STATUS5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln0_status_TYPE[15:14] - RSVD */ 
    uint32_t ln0_block_lock                   :  1; /* CL91_USER_TX_ln0_status_TYPE[13] - RO */ 
    uint32_t ln0_block_lock_lh                :  1; /* CL91_USER_TX_ln0_status_TYPE[12] - RO */ 
    uint32_t ln0_block_lock_ll                :  1; /* CL91_USER_TX_ln0_status_TYPE[11] - RO */ 
    uint32_t ln0_am_lock                      :  1; /* CL91_USER_TX_ln0_status_TYPE[10] - RO */ 
    uint32_t ln0_am_lock_lh                   :  1; /* CL91_USER_TX_ln0_status_TYPE[09] - RO */ 
    uint32_t ln0_am_lock_ll                   :  1; /* CL91_USER_TX_ln0_status_TYPE[08] - RO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_TX_ln0_status_TYPE[07:05] - RSVD */ 
    uint32_t ln0_pcsl_lane_number             :  5; /* CL91_USER_TX_ln0_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln0_pcsl_lane_number             :  5; /* CL91_USER_TX_ln0_status_TYPE[04:00] - RO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_TX_ln0_status_TYPE[07:05] - RSVD */ 
    uint32_t ln0_am_lock_ll                   :  1; /* CL91_USER_TX_ln0_status_TYPE[08] - RO */ 
    uint32_t ln0_am_lock_lh                   :  1; /* CL91_USER_TX_ln0_status_TYPE[09] - RO */ 
    uint32_t ln0_am_lock                      :  1; /* CL91_USER_TX_ln0_status_TYPE[10] - RO */ 
    uint32_t ln0_block_lock_ll                :  1; /* CL91_USER_TX_ln0_status_TYPE[11] - RO */ 
    uint32_t ln0_block_lock_lh                :  1; /* CL91_USER_TX_ln0_status_TYPE[12] - RO */ 
    uint32_t ln0_block_lock                   :  1; /* CL91_USER_TX_ln0_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln0_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln0_status_TYPE;

typedef CL91_USER_TX_ln0_status_TYPE CL91_USER_TX_LN0_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln1_status_TYPE[15:14] - RSVD */ 
    uint32_t ln1_block_lock                   :  1; /* CL91_USER_TX_ln1_status_TYPE[13] - RO */ 
    uint32_t ln1_block_lock_lh                :  1; /* CL91_USER_TX_ln1_status_TYPE[12] - RO */ 
    uint32_t ln1_block_lock_ll                :  1; /* CL91_USER_TX_ln1_status_TYPE[11] - RO */ 
    uint32_t ln1_am_lock                      :  1; /* CL91_USER_TX_ln1_status_TYPE[10] - RO */ 
    uint32_t ln1_am_lock_lh                   :  1; /* CL91_USER_TX_ln1_status_TYPE[09] - RO */ 
    uint32_t ln1_am_lock_ll                   :  1; /* CL91_USER_TX_ln1_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln1_status_TYPE[07:05] - RSVD */ 
    uint32_t ln1_pcsl_lane_number             :  5; /* CL91_USER_TX_ln1_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln1_pcsl_lane_number             :  5; /* CL91_USER_TX_ln1_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln1_status_TYPE[07:05] - RSVD */ 
    uint32_t ln1_am_lock_ll                   :  1; /* CL91_USER_TX_ln1_status_TYPE[08] - RO */ 
    uint32_t ln1_am_lock_lh                   :  1; /* CL91_USER_TX_ln1_status_TYPE[09] - RO */ 
    uint32_t ln1_am_lock                      :  1; /* CL91_USER_TX_ln1_status_TYPE[10] - RO */ 
    uint32_t ln1_block_lock_ll                :  1; /* CL91_USER_TX_ln1_status_TYPE[11] - RO */ 
    uint32_t ln1_block_lock_lh                :  1; /* CL91_USER_TX_ln1_status_TYPE[12] - RO */ 
    uint32_t ln1_block_lock                   :  1; /* CL91_USER_TX_ln1_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln1_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln1_status_TYPE;

typedef CL91_USER_TX_ln1_status_TYPE CL91_USER_TX_LN1_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln2_status_TYPE[15:14] - RSVD */ 
    uint32_t ln2_block_lock                   :  1; /* CL91_USER_TX_ln2_status_TYPE[13] - RO */ 
    uint32_t ln2_block_lock_lh                :  1; /* CL91_USER_TX_ln2_status_TYPE[12] - RO */ 
    uint32_t ln2_block_lock_ll                :  1; /* CL91_USER_TX_ln2_status_TYPE[11] - RO */ 
    uint32_t ln2_am_lock                      :  1; /* CL91_USER_TX_ln2_status_TYPE[10] - RO */ 
    uint32_t ln2_am_lock_lh                   :  1; /* CL91_USER_TX_ln2_status_TYPE[09] - RO */ 
    uint32_t ln2_am_lock_ll                   :  1; /* CL91_USER_TX_ln2_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln2_status_TYPE[07:05] - RSVD */ 
    uint32_t ln2_pcsl_lane_number             :  5; /* CL91_USER_TX_ln2_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln2_pcsl_lane_number             :  5; /* CL91_USER_TX_ln2_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln2_status_TYPE[07:05] - RSVD */ 
    uint32_t ln2_am_lock_ll                   :  1; /* CL91_USER_TX_ln2_status_TYPE[08] - RO */ 
    uint32_t ln2_am_lock_lh                   :  1; /* CL91_USER_TX_ln2_status_TYPE[09] - RO */ 
    uint32_t ln2_am_lock                      :  1; /* CL91_USER_TX_ln2_status_TYPE[10] - RO */ 
    uint32_t ln2_block_lock_ll                :  1; /* CL91_USER_TX_ln2_status_TYPE[11] - RO */ 
    uint32_t ln2_block_lock_lh                :  1; /* CL91_USER_TX_ln2_status_TYPE[12] - RO */ 
    uint32_t ln2_block_lock                   :  1; /* CL91_USER_TX_ln2_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln2_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln2_status_TYPE;

typedef CL91_USER_TX_ln2_status_TYPE CL91_USER_TX_LN2_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln3_status_TYPE[15:14] - RSVD */ 
    uint32_t ln3_block_lock                   :  1; /* CL91_USER_TX_ln3_status_TYPE[13] - RO */ 
    uint32_t ln3_block_lock_lh                :  1; /* CL91_USER_TX_ln3_status_TYPE[12] - RO */ 
    uint32_t ln3_block_lock_ll                :  1; /* CL91_USER_TX_ln3_status_TYPE[11] - RO */ 
    uint32_t ln3_am_lock                      :  1; /* CL91_USER_TX_ln3_status_TYPE[10] - RO */ 
    uint32_t ln3_am_lock_lh                   :  1; /* CL91_USER_TX_ln3_status_TYPE[09] - RO */ 
    uint32_t ln3_am_lock_ll                   :  1; /* CL91_USER_TX_ln3_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln3_status_TYPE[07:05] - RSVD */ 
    uint32_t ln3_pcsl_lane_number             :  5; /* CL91_USER_TX_ln3_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln3_pcsl_lane_number             :  5; /* CL91_USER_TX_ln3_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln3_status_TYPE[07:05] - RSVD */ 
    uint32_t ln3_am_lock_ll                   :  1; /* CL91_USER_TX_ln3_status_TYPE[08] - RO */ 
    uint32_t ln3_am_lock_lh                   :  1; /* CL91_USER_TX_ln3_status_TYPE[09] - RO */ 
    uint32_t ln3_am_lock                      :  1; /* CL91_USER_TX_ln3_status_TYPE[10] - RO */ 
    uint32_t ln3_block_lock_ll                :  1; /* CL91_USER_TX_ln3_status_TYPE[11] - RO */ 
    uint32_t ln3_block_lock_lh                :  1; /* CL91_USER_TX_ln3_status_TYPE[12] - RO */ 
    uint32_t ln3_block_lock                   :  1; /* CL91_USER_TX_ln3_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln3_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln3_status_TYPE;

typedef CL91_USER_TX_ln3_status_TYPE CL91_USER_TX_LN3_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln4_status_TYPE[15:14] - RSVD */ 
    uint32_t ln4_block_lock                   :  1; /* CL91_USER_TX_ln4_status_TYPE[13] - RO */ 
    uint32_t ln4_block_lock_lh                :  1; /* CL91_USER_TX_ln4_status_TYPE[12] - RO */ 
    uint32_t ln4_block_lock_ll                :  1; /* CL91_USER_TX_ln4_status_TYPE[11] - RO */ 
    uint32_t ln4_am_lock                      :  1; /* CL91_USER_TX_ln4_status_TYPE[10] - RO */ 
    uint32_t ln4_am_lock_lh                   :  1; /* CL91_USER_TX_ln4_status_TYPE[09] - RO */ 
    uint32_t ln4_am_lock_ll                   :  1; /* CL91_USER_TX_ln4_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln4_status_TYPE[07:05] - RSVD */ 
    uint32_t ln4_pcsl_lane_number             :  5; /* CL91_USER_TX_ln4_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln4_pcsl_lane_number             :  5; /* CL91_USER_TX_ln4_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln4_status_TYPE[07:05] - RSVD */ 
    uint32_t ln4_am_lock_ll                   :  1; /* CL91_USER_TX_ln4_status_TYPE[08] - RO */ 
    uint32_t ln4_am_lock_lh                   :  1; /* CL91_USER_TX_ln4_status_TYPE[09] - RO */ 
    uint32_t ln4_am_lock                      :  1; /* CL91_USER_TX_ln4_status_TYPE[10] - RO */ 
    uint32_t ln4_block_lock_ll                :  1; /* CL91_USER_TX_ln4_status_TYPE[11] - RO */ 
    uint32_t ln4_block_lock_lh                :  1; /* CL91_USER_TX_ln4_status_TYPE[12] - RO */ 
    uint32_t ln4_block_lock                   :  1; /* CL91_USER_TX_ln4_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln4_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln4_status_TYPE;

typedef CL91_USER_TX_ln4_status_TYPE CL91_USER_TX_LN4_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln5_status_TYPE[15:14] - RSVD */ 
    uint32_t ln5_block_lock                   :  1; /* CL91_USER_TX_ln5_status_TYPE[13] - RO */ 
    uint32_t ln5_block_lock_lh                :  1; /* CL91_USER_TX_ln5_status_TYPE[12] - RO */ 
    uint32_t ln5_block_lock_ll                :  1; /* CL91_USER_TX_ln5_status_TYPE[11] - RO */ 
    uint32_t ln5_am_lock                      :  1; /* CL91_USER_TX_ln5_status_TYPE[10] - RO */ 
    uint32_t ln5_am_lock_lh                   :  1; /* CL91_USER_TX_ln5_status_TYPE[09] - RO */ 
    uint32_t ln5_am_lock_ll                   :  1; /* CL91_USER_TX_ln5_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln5_status_TYPE[07:05] - RSVD */ 
    uint32_t ln5_pcsl_lane_number             :  5; /* CL91_USER_TX_ln5_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln5_pcsl_lane_number             :  5; /* CL91_USER_TX_ln5_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln5_status_TYPE[07:05] - RSVD */ 
    uint32_t ln5_am_lock_ll                   :  1; /* CL91_USER_TX_ln5_status_TYPE[08] - RO */ 
    uint32_t ln5_am_lock_lh                   :  1; /* CL91_USER_TX_ln5_status_TYPE[09] - RO */ 
    uint32_t ln5_am_lock                      :  1; /* CL91_USER_TX_ln5_status_TYPE[10] - RO */ 
    uint32_t ln5_block_lock_ll                :  1; /* CL91_USER_TX_ln5_status_TYPE[11] - RO */ 
    uint32_t ln5_block_lock_lh                :  1; /* CL91_USER_TX_ln5_status_TYPE[12] - RO */ 
    uint32_t ln5_block_lock                   :  1; /* CL91_USER_TX_ln5_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln5_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln5_status_TYPE;

typedef CL91_USER_TX_ln5_status_TYPE CL91_USER_TX_LN5_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln6_status_TYPE[15:14] - RSVD */ 
    uint32_t ln6_block_lock                   :  1; /* CL91_USER_TX_ln6_status_TYPE[13] - RO */ 
    uint32_t ln6_block_lock_lh                :  1; /* CL91_USER_TX_ln6_status_TYPE[12] - RO */ 
    uint32_t ln6_block_lock_ll                :  1; /* CL91_USER_TX_ln6_status_TYPE[11] - RO */ 
    uint32_t ln6_am_lock                      :  1; /* CL91_USER_TX_ln6_status_TYPE[10] - RO */ 
    uint32_t ln6_am_lock_lh                   :  1; /* CL91_USER_TX_ln6_status_TYPE[09] - RO */ 
    uint32_t ln6_am_lock_ll                   :  1; /* CL91_USER_TX_ln6_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln6_status_TYPE[07:05] - RSVD */ 
    uint32_t ln6_pcsl_lane_number             :  5; /* CL91_USER_TX_ln6_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln6_pcsl_lane_number             :  5; /* CL91_USER_TX_ln6_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln6_status_TYPE[07:05] - RSVD */ 
    uint32_t ln6_am_lock_ll                   :  1; /* CL91_USER_TX_ln6_status_TYPE[08] - RO */ 
    uint32_t ln6_am_lock_lh                   :  1; /* CL91_USER_TX_ln6_status_TYPE[09] - RO */ 
    uint32_t ln6_am_lock                      :  1; /* CL91_USER_TX_ln6_status_TYPE[10] - RO */ 
    uint32_t ln6_block_lock_ll                :  1; /* CL91_USER_TX_ln6_status_TYPE[11] - RO */ 
    uint32_t ln6_block_lock_lh                :  1; /* CL91_USER_TX_ln6_status_TYPE[12] - RO */ 
    uint32_t ln6_block_lock                   :  1; /* CL91_USER_TX_ln6_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln6_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln6_status_TYPE;

typedef CL91_USER_TX_ln6_status_TYPE CL91_USER_TX_LN6_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln7_status_TYPE[15:14] - RSVD */ 
    uint32_t ln7_block_lock                   :  1; /* CL91_USER_TX_ln7_status_TYPE[13] - RO */ 
    uint32_t ln7_block_lock_lh                :  1; /* CL91_USER_TX_ln7_status_TYPE[12] - RO */ 
    uint32_t ln7_block_lock_ll                :  1; /* CL91_USER_TX_ln7_status_TYPE[11] - RO */ 
    uint32_t ln7_am_lock                      :  1; /* CL91_USER_TX_ln7_status_TYPE[10] - RO */ 
    uint32_t ln7_am_lock_lh                   :  1; /* CL91_USER_TX_ln7_status_TYPE[09] - RO */ 
    uint32_t ln7_am_lock_ll                   :  1; /* CL91_USER_TX_ln7_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln7_status_TYPE[07:05] - RSVD */ 
    uint32_t ln7_pcsl_lane_number             :  5; /* CL91_USER_TX_ln7_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln7_pcsl_lane_number             :  5; /* CL91_USER_TX_ln7_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln7_status_TYPE[07:05] - RSVD */ 
    uint32_t ln7_am_lock_ll                   :  1; /* CL91_USER_TX_ln7_status_TYPE[08] - RO */ 
    uint32_t ln7_am_lock_lh                   :  1; /* CL91_USER_TX_ln7_status_TYPE[09] - RO */ 
    uint32_t ln7_am_lock                      :  1; /* CL91_USER_TX_ln7_status_TYPE[10] - RO */ 
    uint32_t ln7_block_lock_ll                :  1; /* CL91_USER_TX_ln7_status_TYPE[11] - RO */ 
    uint32_t ln7_block_lock_lh                :  1; /* CL91_USER_TX_ln7_status_TYPE[12] - RO */ 
    uint32_t ln7_block_lock                   :  1; /* CL91_USER_TX_ln7_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln7_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln7_status_TYPE;

typedef CL91_USER_TX_ln7_status_TYPE CL91_USER_TX_LN7_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln8_status_TYPE[15:14] - RSVD */ 
    uint32_t ln8_block_lock                   :  1; /* CL91_USER_TX_ln8_status_TYPE[13] - RO */ 
    uint32_t ln8_block_lock_lh                :  1; /* CL91_USER_TX_ln8_status_TYPE[12] - RO */ 
    uint32_t ln8_block_lock_ll                :  1; /* CL91_USER_TX_ln8_status_TYPE[11] - RO */ 
    uint32_t ln8_am_lock                      :  1; /* CL91_USER_TX_ln8_status_TYPE[10] - RO */ 
    uint32_t ln8_am_lock_lh                   :  1; /* CL91_USER_TX_ln8_status_TYPE[09] - RO */ 
    uint32_t ln8_am_lock_ll                   :  1; /* CL91_USER_TX_ln8_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln8_status_TYPE[07:05] - RSVD */ 
    uint32_t ln8_pcsl_lane_number             :  5; /* CL91_USER_TX_ln8_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln8_pcsl_lane_number             :  5; /* CL91_USER_TX_ln8_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln8_status_TYPE[07:05] - RSVD */ 
    uint32_t ln8_am_lock_ll                   :  1; /* CL91_USER_TX_ln8_status_TYPE[08] - RO */ 
    uint32_t ln8_am_lock_lh                   :  1; /* CL91_USER_TX_ln8_status_TYPE[09] - RO */ 
    uint32_t ln8_am_lock                      :  1; /* CL91_USER_TX_ln8_status_TYPE[10] - RO */ 
    uint32_t ln8_block_lock_ll                :  1; /* CL91_USER_TX_ln8_status_TYPE[11] - RO */ 
    uint32_t ln8_block_lock_lh                :  1; /* CL91_USER_TX_ln8_status_TYPE[12] - RO */ 
    uint32_t ln8_block_lock                   :  1; /* CL91_USER_TX_ln8_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln8_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln8_status_TYPE;

typedef CL91_USER_TX_ln8_status_TYPE CL91_USER_TX_LN8_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln9_status_TYPE[15:14] - RSVD */ 
    uint32_t ln9_block_lock                   :  1; /* CL91_USER_TX_ln9_status_TYPE[13] - RO */ 
    uint32_t ln9_block_lock_lh                :  1; /* CL91_USER_TX_ln9_status_TYPE[12] - RO */ 
    uint32_t ln9_block_lock_ll                :  1; /* CL91_USER_TX_ln9_status_TYPE[11] - RO */ 
    uint32_t ln9_am_lock                      :  1; /* CL91_USER_TX_ln9_status_TYPE[10] - RO */ 
    uint32_t ln9_am_lock_lh                   :  1; /* CL91_USER_TX_ln9_status_TYPE[09] - RO */ 
    uint32_t ln9_am_lock_ll                   :  1; /* CL91_USER_TX_ln9_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln9_status_TYPE[07:05] - RSVD */ 
    uint32_t ln9_pcsl_lane_number             :  5; /* CL91_USER_TX_ln9_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln9_pcsl_lane_number             :  5; /* CL91_USER_TX_ln9_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln9_status_TYPE[07:05] - RSVD */ 
    uint32_t ln9_am_lock_ll                   :  1; /* CL91_USER_TX_ln9_status_TYPE[08] - RO */ 
    uint32_t ln9_am_lock_lh                   :  1; /* CL91_USER_TX_ln9_status_TYPE[09] - RO */ 
    uint32_t ln9_am_lock                      :  1; /* CL91_USER_TX_ln9_status_TYPE[10] - RO */ 
    uint32_t ln9_block_lock_ll                :  1; /* CL91_USER_TX_ln9_status_TYPE[11] - RO */ 
    uint32_t ln9_block_lock_lh                :  1; /* CL91_USER_TX_ln9_status_TYPE[12] - RO */ 
    uint32_t ln9_block_lock                   :  1; /* CL91_USER_TX_ln9_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln9_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln9_status_TYPE;

typedef CL91_USER_TX_ln9_status_TYPE CL91_USER_TX_LN9_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln10_status_TYPE[15:14] - RSVD */ 
    uint32_t ln10_block_lock                  :  1; /* CL91_USER_TX_ln10_status_TYPE[13] - RO */ 
    uint32_t ln10_block_lock_lh               :  1; /* CL91_USER_TX_ln10_status_TYPE[12] - RO */ 
    uint32_t ln10_block_lock_ll               :  1; /* CL91_USER_TX_ln10_status_TYPE[11] - RO */ 
    uint32_t ln10_am_lock                     :  1; /* CL91_USER_TX_ln10_status_TYPE[10] - RO */ 
    uint32_t ln10_am_lock_lh                  :  1; /* CL91_USER_TX_ln10_status_TYPE[09] - RO */ 
    uint32_t ln10_am_lock_ll                  :  1; /* CL91_USER_TX_ln10_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln10_status_TYPE[07:05] - RSVD */ 
    uint32_t ln10_pcsl_lane_number            :  5; /* CL91_USER_TX_ln10_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln10_pcsl_lane_number            :  5; /* CL91_USER_TX_ln10_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln10_status_TYPE[07:05] - RSVD */ 
    uint32_t ln10_am_lock_ll                  :  1; /* CL91_USER_TX_ln10_status_TYPE[08] - RO */ 
    uint32_t ln10_am_lock_lh                  :  1; /* CL91_USER_TX_ln10_status_TYPE[09] - RO */ 
    uint32_t ln10_am_lock                     :  1; /* CL91_USER_TX_ln10_status_TYPE[10] - RO */ 
    uint32_t ln10_block_lock_ll               :  1; /* CL91_USER_TX_ln10_status_TYPE[11] - RO */ 
    uint32_t ln10_block_lock_lh               :  1; /* CL91_USER_TX_ln10_status_TYPE[12] - RO */ 
    uint32_t ln10_block_lock                  :  1; /* CL91_USER_TX_ln10_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln10_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln10_status_TYPE;

typedef CL91_USER_TX_ln10_status_TYPE CL91_USER_TX_LN10_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln11_status_TYPE[15:14] - RSVD */ 
    uint32_t ln11_block_lock                  :  1; /* CL91_USER_TX_ln11_status_TYPE[13] - RO */ 
    uint32_t ln11_block_lock_lh               :  1; /* CL91_USER_TX_ln11_status_TYPE[12] - RO */ 
    uint32_t ln11_block_lock_ll               :  1; /* CL91_USER_TX_ln11_status_TYPE[11] - RO */ 
    uint32_t ln11_am_lock                     :  1; /* CL91_USER_TX_ln11_status_TYPE[10] - RO */ 
    uint32_t ln11_am_lock_lh                  :  1; /* CL91_USER_TX_ln11_status_TYPE[09] - RO */ 
    uint32_t ln11_am_lock_ll                  :  1; /* CL91_USER_TX_ln11_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln11_status_TYPE[07:05] - RSVD */ 
    uint32_t ln11_pcsl_lane_number            :  5; /* CL91_USER_TX_ln11_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln11_pcsl_lane_number            :  5; /* CL91_USER_TX_ln11_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln11_status_TYPE[07:05] - RSVD */ 
    uint32_t ln11_am_lock_ll                  :  1; /* CL91_USER_TX_ln11_status_TYPE[08] - RO */ 
    uint32_t ln11_am_lock_lh                  :  1; /* CL91_USER_TX_ln11_status_TYPE[09] - RO */ 
    uint32_t ln11_am_lock                     :  1; /* CL91_USER_TX_ln11_status_TYPE[10] - RO */ 
    uint32_t ln11_block_lock_ll               :  1; /* CL91_USER_TX_ln11_status_TYPE[11] - RO */ 
    uint32_t ln11_block_lock_lh               :  1; /* CL91_USER_TX_ln11_status_TYPE[12] - RO */ 
    uint32_t ln11_block_lock                  :  1; /* CL91_USER_TX_ln11_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln11_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln11_status_TYPE;

typedef CL91_USER_TX_ln11_status_TYPE CL91_USER_TX_LN11_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln12_status_TYPE[15:14] - RSVD */ 
    uint32_t ln12_block_lock                  :  1; /* CL91_USER_TX_ln12_status_TYPE[13] - RO */ 
    uint32_t ln12_block_lock_lh               :  1; /* CL91_USER_TX_ln12_status_TYPE[12] - RO */ 
    uint32_t ln12_block_lock_ll               :  1; /* CL91_USER_TX_ln12_status_TYPE[11] - RO */ 
    uint32_t ln12_am_lock                     :  1; /* CL91_USER_TX_ln12_status_TYPE[10] - RO */ 
    uint32_t ln12_am_lock_lh                  :  1; /* CL91_USER_TX_ln12_status_TYPE[09] - RO */ 
    uint32_t ln12_am_lock_ll                  :  1; /* CL91_USER_TX_ln12_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln12_status_TYPE[07:05] - RSVD */ 
    uint32_t ln12_pcsl_lane_number            :  5; /* CL91_USER_TX_ln12_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln12_pcsl_lane_number            :  5; /* CL91_USER_TX_ln12_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln12_status_TYPE[07:05] - RSVD */ 
    uint32_t ln12_am_lock_ll                  :  1; /* CL91_USER_TX_ln12_status_TYPE[08] - RO */ 
    uint32_t ln12_am_lock_lh                  :  1; /* CL91_USER_TX_ln12_status_TYPE[09] - RO */ 
    uint32_t ln12_am_lock                     :  1; /* CL91_USER_TX_ln12_status_TYPE[10] - RO */ 
    uint32_t ln12_block_lock_ll               :  1; /* CL91_USER_TX_ln12_status_TYPE[11] - RO */ 
    uint32_t ln12_block_lock_lh               :  1; /* CL91_USER_TX_ln12_status_TYPE[12] - RO */ 
    uint32_t ln12_block_lock                  :  1; /* CL91_USER_TX_ln12_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln12_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln12_status_TYPE;

typedef CL91_USER_TX_ln12_status_TYPE CL91_USER_TX_LN12_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln13_status_TYPE[15:14] - RSVD */ 
    uint32_t ln13_block_lock                  :  1; /* CL91_USER_TX_ln13_status_TYPE[13] - RO */ 
    uint32_t ln13_block_lock_lh               :  1; /* CL91_USER_TX_ln13_status_TYPE[12] - RO */ 
    uint32_t ln13_block_lock_ll               :  1; /* CL91_USER_TX_ln13_status_TYPE[11] - RO */ 
    uint32_t ln13_am_lock                     :  1; /* CL91_USER_TX_ln13_status_TYPE[10] - RO */ 
    uint32_t ln13_am_lock_lh                  :  1; /* CL91_USER_TX_ln13_status_TYPE[09] - RO */ 
    uint32_t ln13_am_lock_ll                  :  1; /* CL91_USER_TX_ln13_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln13_status_TYPE[07:05] - RSVD */ 
    uint32_t ln13_pcsl_lane_number            :  5; /* CL91_USER_TX_ln13_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln13_pcsl_lane_number            :  5; /* CL91_USER_TX_ln13_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln13_status_TYPE[07:05] - RSVD */ 
    uint32_t ln13_am_lock_ll                  :  1; /* CL91_USER_TX_ln13_status_TYPE[08] - RO */ 
    uint32_t ln13_am_lock_lh                  :  1; /* CL91_USER_TX_ln13_status_TYPE[09] - RO */ 
    uint32_t ln13_am_lock                     :  1; /* CL91_USER_TX_ln13_status_TYPE[10] - RO */ 
    uint32_t ln13_block_lock_ll               :  1; /* CL91_USER_TX_ln13_status_TYPE[11] - RO */ 
    uint32_t ln13_block_lock_lh               :  1; /* CL91_USER_TX_ln13_status_TYPE[12] - RO */ 
    uint32_t ln13_block_lock                  :  1; /* CL91_USER_TX_ln13_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln13_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln13_status_TYPE;

typedef CL91_USER_TX_ln13_status_TYPE CL91_USER_TX_LN13_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln14_status_TYPE[15:14] - RSVD */ 
    uint32_t ln14_block_lock                  :  1; /* CL91_USER_TX_ln14_status_TYPE[13] - RO */ 
    uint32_t ln14_block_lock_lh               :  1; /* CL91_USER_TX_ln14_status_TYPE[12] - RO */ 
    uint32_t ln14_block_lock_ll               :  1; /* CL91_USER_TX_ln14_status_TYPE[11] - RO */ 
    uint32_t ln14_am_lock                     :  1; /* CL91_USER_TX_ln14_status_TYPE[10] - RO */ 
    uint32_t ln14_am_lock_lh                  :  1; /* CL91_USER_TX_ln14_status_TYPE[09] - RO */ 
    uint32_t ln14_am_lock_ll                  :  1; /* CL91_USER_TX_ln14_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln14_status_TYPE[07:05] - RSVD */ 
    uint32_t ln14_pcsl_lane_number            :  5; /* CL91_USER_TX_ln14_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln14_pcsl_lane_number            :  5; /* CL91_USER_TX_ln14_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln14_status_TYPE[07:05] - RSVD */ 
    uint32_t ln14_am_lock_ll                  :  1; /* CL91_USER_TX_ln14_status_TYPE[08] - RO */ 
    uint32_t ln14_am_lock_lh                  :  1; /* CL91_USER_TX_ln14_status_TYPE[09] - RO */ 
    uint32_t ln14_am_lock                     :  1; /* CL91_USER_TX_ln14_status_TYPE[10] - RO */ 
    uint32_t ln14_block_lock_ll               :  1; /* CL91_USER_TX_ln14_status_TYPE[11] - RO */ 
    uint32_t ln14_block_lock_lh               :  1; /* CL91_USER_TX_ln14_status_TYPE[12] - RO */ 
    uint32_t ln14_block_lock                  :  1; /* CL91_USER_TX_ln14_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln14_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln14_status_TYPE;

typedef CL91_USER_TX_ln14_status_TYPE CL91_USER_TX_LN14_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln15_status_TYPE[15:14] - RSVD */ 
    uint32_t ln15_block_lock                  :  1; /* CL91_USER_TX_ln15_status_TYPE[13] - RO */ 
    uint32_t ln15_block_lock_lh               :  1; /* CL91_USER_TX_ln15_status_TYPE[12] - RO */ 
    uint32_t ln15_block_lock_ll               :  1; /* CL91_USER_TX_ln15_status_TYPE[11] - RO */ 
    uint32_t ln15_am_lock                     :  1; /* CL91_USER_TX_ln15_status_TYPE[10] - RO */ 
    uint32_t ln15_am_lock_lh                  :  1; /* CL91_USER_TX_ln15_status_TYPE[09] - RO */ 
    uint32_t ln15_am_lock_ll                  :  1; /* CL91_USER_TX_ln15_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln15_status_TYPE[07:05] - RSVD */ 
    uint32_t ln15_pcsl_lane_number            :  5; /* CL91_USER_TX_ln15_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln15_pcsl_lane_number            :  5; /* CL91_USER_TX_ln15_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln15_status_TYPE[07:05] - RSVD */ 
    uint32_t ln15_am_lock_ll                  :  1; /* CL91_USER_TX_ln15_status_TYPE[08] - RO */ 
    uint32_t ln15_am_lock_lh                  :  1; /* CL91_USER_TX_ln15_status_TYPE[09] - RO */ 
    uint32_t ln15_am_lock                     :  1; /* CL91_USER_TX_ln15_status_TYPE[10] - RO */ 
    uint32_t ln15_block_lock_ll               :  1; /* CL91_USER_TX_ln15_status_TYPE[11] - RO */ 
    uint32_t ln15_block_lock_lh               :  1; /* CL91_USER_TX_ln15_status_TYPE[12] - RO */ 
    uint32_t ln15_block_lock                  :  1; /* CL91_USER_TX_ln15_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln15_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln15_status_TYPE;

typedef CL91_USER_TX_ln15_status_TYPE CL91_USER_TX_LN15_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln16_status_TYPE[15:14] - RSVD */ 
    uint32_t ln16_block_lock                  :  1; /* CL91_USER_TX_ln16_status_TYPE[13] - RO */ 
    uint32_t ln16_block_lock_lh               :  1; /* CL91_USER_TX_ln16_status_TYPE[12] - RO */ 
    uint32_t ln16_block_lock_ll               :  1; /* CL91_USER_TX_ln16_status_TYPE[11] - RO */ 
    uint32_t ln16_am_lock                     :  1; /* CL91_USER_TX_ln16_status_TYPE[10] - RO */ 
    uint32_t ln16_am_lock_lh                  :  1; /* CL91_USER_TX_ln16_status_TYPE[09] - RO */ 
    uint32_t ln16_am_lock_ll                  :  1; /* CL91_USER_TX_ln16_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln16_status_TYPE[07:05] - RSVD */ 
    uint32_t ln16_pcsl_lane_number            :  5; /* CL91_USER_TX_ln16_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln16_pcsl_lane_number            :  5; /* CL91_USER_TX_ln16_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln16_status_TYPE[07:05] - RSVD */ 
    uint32_t ln16_am_lock_ll                  :  1; /* CL91_USER_TX_ln16_status_TYPE[08] - RO */ 
    uint32_t ln16_am_lock_lh                  :  1; /* CL91_USER_TX_ln16_status_TYPE[09] - RO */ 
    uint32_t ln16_am_lock                     :  1; /* CL91_USER_TX_ln16_status_TYPE[10] - RO */ 
    uint32_t ln16_block_lock_ll               :  1; /* CL91_USER_TX_ln16_status_TYPE[11] - RO */ 
    uint32_t ln16_block_lock_lh               :  1; /* CL91_USER_TX_ln16_status_TYPE[12] - RO */ 
    uint32_t ln16_block_lock                  :  1; /* CL91_USER_TX_ln16_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln16_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln16_status_TYPE;

typedef CL91_USER_TX_ln16_status_TYPE CL91_USER_TX_LN16_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln17_status_TYPE[15:14] - RSVD */ 
    uint32_t ln17_block_lock                  :  1; /* CL91_USER_TX_ln17_status_TYPE[13] - RO */ 
    uint32_t ln17_block_lock_lh               :  1; /* CL91_USER_TX_ln17_status_TYPE[12] - RO */ 
    uint32_t ln17_block_lock_ll               :  1; /* CL91_USER_TX_ln17_status_TYPE[11] - RO */ 
    uint32_t ln17_am_lock                     :  1; /* CL91_USER_TX_ln17_status_TYPE[10] - RO */ 
    uint32_t ln17_am_lock_lh                  :  1; /* CL91_USER_TX_ln17_status_TYPE[09] - RO */ 
    uint32_t ln17_am_lock_ll                  :  1; /* CL91_USER_TX_ln17_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln17_status_TYPE[07:05] - RSVD */ 
    uint32_t ln17_pcsl_lane_number            :  5; /* CL91_USER_TX_ln17_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln17_pcsl_lane_number            :  5; /* CL91_USER_TX_ln17_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln17_status_TYPE[07:05] - RSVD */ 
    uint32_t ln17_am_lock_ll                  :  1; /* CL91_USER_TX_ln17_status_TYPE[08] - RO */ 
    uint32_t ln17_am_lock_lh                  :  1; /* CL91_USER_TX_ln17_status_TYPE[09] - RO */ 
    uint32_t ln17_am_lock                     :  1; /* CL91_USER_TX_ln17_status_TYPE[10] - RO */ 
    uint32_t ln17_block_lock_ll               :  1; /* CL91_USER_TX_ln17_status_TYPE[11] - RO */ 
    uint32_t ln17_block_lock_lh               :  1; /* CL91_USER_TX_ln17_status_TYPE[12] - RO */ 
    uint32_t ln17_block_lock                  :  1; /* CL91_USER_TX_ln17_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln17_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln17_status_TYPE;

typedef CL91_USER_TX_ln17_status_TYPE CL91_USER_TX_LN17_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln18_status_TYPE[15:14] - RSVD */ 
    uint32_t ln18_block_lock                  :  1; /* CL91_USER_TX_ln18_status_TYPE[13] - RO */ 
    uint32_t ln18_block_lock_lh               :  1; /* CL91_USER_TX_ln18_status_TYPE[12] - RO */ 
    uint32_t ln18_block_lock_ll               :  1; /* CL91_USER_TX_ln18_status_TYPE[11] - RO */ 
    uint32_t ln18_am_lock                     :  1; /* CL91_USER_TX_ln18_status_TYPE[10] - RO */ 
    uint32_t ln18_am_lock_lh                  :  1; /* CL91_USER_TX_ln18_status_TYPE[09] - RO */ 
    uint32_t ln18_am_lock_ll                  :  1; /* CL91_USER_TX_ln18_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln18_status_TYPE[07:05] - RSVD */ 
    uint32_t ln18_pcsl_lane_number            :  5; /* CL91_USER_TX_ln18_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln18_pcsl_lane_number            :  5; /* CL91_USER_TX_ln18_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln18_status_TYPE[07:05] - RSVD */ 
    uint32_t ln18_am_lock_ll                  :  1; /* CL91_USER_TX_ln18_status_TYPE[08] - RO */ 
    uint32_t ln18_am_lock_lh                  :  1; /* CL91_USER_TX_ln18_status_TYPE[09] - RO */ 
    uint32_t ln18_am_lock                     :  1; /* CL91_USER_TX_ln18_status_TYPE[10] - RO */ 
    uint32_t ln18_block_lock_ll               :  1; /* CL91_USER_TX_ln18_status_TYPE[11] - RO */ 
    uint32_t ln18_block_lock_lh               :  1; /* CL91_USER_TX_ln18_status_TYPE[12] - RO */ 
    uint32_t ln18_block_lock                  :  1; /* CL91_USER_TX_ln18_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln18_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln18_status_TYPE;

typedef CL91_USER_TX_ln18_status_TYPE CL91_USER_TX_LN18_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln19_status_TYPE[15:14] - RSVD */ 
    uint32_t ln19_block_lock                  :  1; /* CL91_USER_TX_ln19_status_TYPE[13] - RO */ 
    uint32_t ln19_block_lock_lh               :  1; /* CL91_USER_TX_ln19_status_TYPE[12] - RO */ 
    uint32_t ln19_block_lock_ll               :  1; /* CL91_USER_TX_ln19_status_TYPE[11] - RO */ 
    uint32_t ln19_am_lock                     :  1; /* CL91_USER_TX_ln19_status_TYPE[10] - RO */ 
    uint32_t ln19_am_lock_lh                  :  1; /* CL91_USER_TX_ln19_status_TYPE[09] - RO */ 
    uint32_t ln19_am_lock_ll                  :  1; /* CL91_USER_TX_ln19_status_TYPE[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln19_status_TYPE[07:05] - RSVD */ 
    uint32_t ln19_pcsl_lane_number            :  5; /* CL91_USER_TX_ln19_status_TYPE[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln19_pcsl_lane_number            :  5; /* CL91_USER_TX_ln19_status_TYPE[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln19_status_TYPE[07:05] - RSVD */ 
    uint32_t ln19_am_lock_ll                  :  1; /* CL91_USER_TX_ln19_status_TYPE[08] - RO */ 
    uint32_t ln19_am_lock_lh                  :  1; /* CL91_USER_TX_ln19_status_TYPE[09] - RO */ 
    uint32_t ln19_am_lock                     :  1; /* CL91_USER_TX_ln19_status_TYPE[10] - RO */ 
    uint32_t ln19_block_lock_ll               :  1; /* CL91_USER_TX_ln19_status_TYPE[11] - RO */ 
    uint32_t ln19_block_lock_lh               :  1; /* CL91_USER_TX_ln19_status_TYPE[12] - RO */ 
    uint32_t ln19_block_lock                  :  1; /* CL91_USER_TX_ln19_status_TYPE[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln19_status_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln19_status_TYPE;

typedef CL91_USER_TX_ln19_status_TYPE CL91_USER_TX_LN19_STATUS_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for RX_ANA_REGS Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[14] - RSVD */ 
    uint32_t reserved_13                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[13] - RSVD */ 
    uint32_t reserved_12                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[11] - RSVD */ 
    uint32_t reserved_10                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[07] - RSVD */ 
    uint32_t use_kr4_block_lock_sm            :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[06] - WO */ 
    uint32_t reserved_05                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[04] - RSVD */ 
    uint32_t use_kr4_pmd_lock_sm              :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[03] - WO */ 
    uint32_t reserved_02                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[02] - RSVD */ 
    uint32_t use_kr4_pmd_lock_sm              :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[03] - WO */ 
    uint32_t reserved_04                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[05] - RSVD */ 
    uint32_t use_kr4_block_lock_sm            :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[06] - WO */ 
    uint32_t reserved_07                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[10] - RSVD */ 
    uint32_t reserved_11                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[11] - RSVD */ 
    uint32_t reserved_12                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[12] - RSVD */ 
    uint32_t reserved_13                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[13] - RSVD */ 
    uint32_t reserved_14                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* RX_ANA_REGS_anaRxControl3_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} RX_ANA_REGS_anaRxControl3_TYPE;

typedef RX_ANA_REGS_anaRxControl3_TYPE RX_ANA_REGS_ANARXCONTROL3_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for DP Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_01                      : 15; /* DP_dp_control0_TYPE[15:01] - RSVD */ 
    uint32_t datapath_rstb                    :  1; /* DP_dp_control0_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t datapath_rstb                    :  1; /* DP_dp_control0_TYPE[00] - WO */ 
    uint32_t reserved_01                      : 15; /* DP_dp_control0_TYPE[15:01] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_dp_control0_TYPE;

typedef DP_dp_control0_TYPE DP_DP_CONTROL0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_sesto_mode_ctrl0_TYPE[15] - RSVD */ 
    uint32_t mode_falcon_line                 :  1; /* DP_sesto_mode_ctrl0_TYPE[14] - WO */ 
    uint32_t mode_cl91_en                     :  1; /* DP_sesto_mode_ctrl0_TYPE[13] - WO */ 
    uint32_t mode_enzo_combatible_en          :  1; /* DP_sesto_mode_ctrl0_TYPE[12] - WO */ 
    uint32_t mode_100g_gbox_en                :  1; /* DP_sesto_mode_ctrl0_TYPE[11] - WO */ 
    uint32_t mode_40g_passthru_en             :  1; /* DP_sesto_mode_ctrl0_TYPE[10] - WO */ 
    uint32_t mode_multiport1_40g_mux          :  1; /* DP_sesto_mode_ctrl0_TYPE[09] - WO */ 
    uint32_t mode_multiport1_20g_passthru     :  1; /* DP_sesto_mode_ctrl0_TYPE[08] - WO */ 
    uint32_t mode_multiport1_20g_mux          :  1; /* DP_sesto_mode_ctrl0_TYPE[07] - WO */ 
    uint32_t mode_multiport1_10g1             :  1; /* DP_sesto_mode_ctrl0_TYPE[06] - WO */ 
    uint32_t mode_multiport1_10g2             :  1; /* DP_sesto_mode_ctrl0_TYPE[05] - WO */ 
    uint32_t mode_multiport2_40g_mux          :  1; /* DP_sesto_mode_ctrl0_TYPE[04] - WO */ 
    uint32_t mode_multiport2_20g_passthru     :  1; /* DP_sesto_mode_ctrl0_TYPE[03] - WO */ 
    uint32_t mode_multiport2_20g_mux          :  1; /* DP_sesto_mode_ctrl0_TYPE[02] - WO */ 
    uint32_t mode_multiport2_10g1             :  1; /* DP_sesto_mode_ctrl0_TYPE[01] - WO */ 
    uint32_t mode_multiport2_10g2             :  1; /* DP_sesto_mode_ctrl0_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mode_multiport2_10g2             :  1; /* DP_sesto_mode_ctrl0_TYPE[00] - WO */ 
    uint32_t mode_multiport2_10g1             :  1; /* DP_sesto_mode_ctrl0_TYPE[01] - WO */ 
    uint32_t mode_multiport2_20g_mux          :  1; /* DP_sesto_mode_ctrl0_TYPE[02] - WO */ 
    uint32_t mode_multiport2_20g_passthru     :  1; /* DP_sesto_mode_ctrl0_TYPE[03] - WO */ 
    uint32_t mode_multiport2_40g_mux          :  1; /* DP_sesto_mode_ctrl0_TYPE[04] - WO */ 
    uint32_t mode_multiport1_10g2             :  1; /* DP_sesto_mode_ctrl0_TYPE[05] - WO */ 
    uint32_t mode_multiport1_10g1             :  1; /* DP_sesto_mode_ctrl0_TYPE[06] - WO */ 
    uint32_t mode_multiport1_20g_mux          :  1; /* DP_sesto_mode_ctrl0_TYPE[07] - WO */ 
    uint32_t mode_multiport1_20g_passthru     :  1; /* DP_sesto_mode_ctrl0_TYPE[08] - WO */ 
    uint32_t mode_multiport1_40g_mux          :  1; /* DP_sesto_mode_ctrl0_TYPE[09] - WO */ 
    uint32_t mode_40g_passthru_en             :  1; /* DP_sesto_mode_ctrl0_TYPE[10] - WO */ 
    uint32_t mode_100g_gbox_en                :  1; /* DP_sesto_mode_ctrl0_TYPE[11] - WO */ 
    uint32_t mode_enzo_combatible_en          :  1; /* DP_sesto_mode_ctrl0_TYPE[12] - WO */ 
    uint32_t mode_cl91_en                     :  1; /* DP_sesto_mode_ctrl0_TYPE[13] - WO */ 
    uint32_t mode_falcon_line                 :  1; /* DP_sesto_mode_ctrl0_TYPE[14] - WO */ 
    uint32_t reserved_15                      :  1; /* DP_sesto_mode_ctrl0_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_sesto_mode_ctrl0_TYPE;

typedef DP_sesto_mode_ctrl0_TYPE DP_SESTO_MODE_CTRL0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_14                      :  2; /* DP_sesto_mode_ctrl1_TYPE[15:14] - RSVD */ 
    uint32_t udms_en1                         :  1; /* DP_sesto_mode_ctrl1_TYPE[13] - WO */ 
    uint32_t udms_en2                         :  1; /* DP_sesto_mode_ctrl1_TYPE[12] - WO */ 
    uint32_t reserved_04                      :  8; /* DP_sesto_mode_ctrl1_TYPE[11:04] - RSVD */ 
    uint32_t mode_dmept1_en                   :  1; /* DP_sesto_mode_ctrl1_TYPE[03] - WO */ 
    uint32_t mode_dmept1b_en                  :  1; /* DP_sesto_mode_ctrl1_TYPE[02] - WO */ 
    uint32_t mode_dmept2_en                   :  1; /* DP_sesto_mode_ctrl1_TYPE[01] - WO */ 
    uint32_t mode_dmept2b_en                  :  1; /* DP_sesto_mode_ctrl1_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mode_dmept2b_en                  :  1; /* DP_sesto_mode_ctrl1_TYPE[00] - WO */ 
    uint32_t mode_dmept2_en                   :  1; /* DP_sesto_mode_ctrl1_TYPE[01] - WO */ 
    uint32_t mode_dmept1b_en                  :  1; /* DP_sesto_mode_ctrl1_TYPE[02] - WO */ 
    uint32_t mode_dmept1_en                   :  1; /* DP_sesto_mode_ctrl1_TYPE[03] - WO */ 
    uint32_t reserved_04                      :  8; /* DP_sesto_mode_ctrl1_TYPE[11:04] - RSVD */ 
    uint32_t udms_en2                         :  1; /* DP_sesto_mode_ctrl1_TYPE[12] - WO */ 
    uint32_t udms_en1                         :  1; /* DP_sesto_mode_ctrl1_TYPE[13] - WO */ 
    uint32_t reserved_14                      :  2; /* DP_sesto_mode_ctrl1_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_sesto_mode_ctrl1_TYPE;

typedef DP_sesto_mode_ctrl1_TYPE DP_SESTO_MODE_CTRL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t demux_ilane_dp_rstb              :  4; /* DP_lane_reset_control0_TYPE[15:12] - WO */ 
    uint32_t reserved_10                      :  2; /* DP_lane_reset_control0_TYPE[11:10] - RSVD */ 
    uint32_t mux_ilane_dp_rstb                : 10; /* DP_lane_reset_control0_TYPE[09:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_ilane_dp_rstb                : 10; /* DP_lane_reset_control0_TYPE[09:00] - WO */ 
    uint32_t reserved_10                      :  2; /* DP_lane_reset_control0_TYPE[11:10] - RSVD */ 
    uint32_t demux_ilane_dp_rstb              :  4; /* DP_lane_reset_control0_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_lane_reset_control0_TYPE;

typedef DP_lane_reset_control0_TYPE DP_LANE_RESET_CONTROL0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_decoded_mode_status0_TYPE[15] - RSVD */ 
    uint32_t decoded_mode_100g_gbox           :  1; /* DP_decoded_mode_status0_TYPE[14] - RO */ 
    uint32_t decoded_mode_10g_p1              :  1; /* DP_decoded_mode_status0_TYPE[13] - RO */ 
    uint32_t decoded_mode_10g_p2              :  1; /* DP_decoded_mode_status0_TYPE[12] - RO */ 
    uint32_t decoded_mode_10g_p3              :  1; /* DP_decoded_mode_status0_TYPE[11] - RO */ 
    uint32_t decoded_mode_10g_p4              :  1; /* DP_decoded_mode_status0_TYPE[10] - RO */ 
    uint32_t decoded_mode_20g_mux_p1          :  1; /* DP_decoded_mode_status0_TYPE[09] - RO */ 
    uint32_t decoded_mode_20g_mux_p2          :  1; /* DP_decoded_mode_status0_TYPE[08] - RO */ 
    uint32_t decoded_mode_20g_passthru_p1     :  1; /* DP_decoded_mode_status0_TYPE[07] - RO */ 
    uint32_t decoded_mode_20g_passthru_p2     :  1; /* DP_decoded_mode_status0_TYPE[06] - RO */ 
    uint32_t decoded_mode_40g_mux_p1          :  1; /* DP_decoded_mode_status0_TYPE[05] - RO */ 
    uint32_t decoded_mode_40g_mux_p2          :  1; /* DP_decoded_mode_status0_TYPE[04] - RO */ 
    uint32_t decoded_mode_40g_passthru        :  1; /* DP_decoded_mode_status0_TYPE[03] - RO */ 
    uint32_t decoded_mode_cl91_en             :  1; /* DP_decoded_mode_status0_TYPE[02] - RO */ 
    uint32_t decoded_mode_enzo_compatible     :  1; /* DP_decoded_mode_status0_TYPE[01] - RO */ 
    uint32_t decoded_mode_falcon_line         :  1; /* DP_decoded_mode_status0_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t decoded_mode_falcon_line         :  1; /* DP_decoded_mode_status0_TYPE[00] - RO */ 
    uint32_t decoded_mode_enzo_compatible     :  1; /* DP_decoded_mode_status0_TYPE[01] - RO */ 
    uint32_t decoded_mode_cl91_en             :  1; /* DP_decoded_mode_status0_TYPE[02] - RO */ 
    uint32_t decoded_mode_40g_passthru        :  1; /* DP_decoded_mode_status0_TYPE[03] - RO */ 
    uint32_t decoded_mode_40g_mux_p2          :  1; /* DP_decoded_mode_status0_TYPE[04] - RO */ 
    uint32_t decoded_mode_40g_mux_p1          :  1; /* DP_decoded_mode_status0_TYPE[05] - RO */ 
    uint32_t decoded_mode_20g_passthru_p2     :  1; /* DP_decoded_mode_status0_TYPE[06] - RO */ 
    uint32_t decoded_mode_20g_passthru_p1     :  1; /* DP_decoded_mode_status0_TYPE[07] - RO */ 
    uint32_t decoded_mode_20g_mux_p2          :  1; /* DP_decoded_mode_status0_TYPE[08] - RO */ 
    uint32_t decoded_mode_20g_mux_p1          :  1; /* DP_decoded_mode_status0_TYPE[09] - RO */ 
    uint32_t decoded_mode_10g_p4              :  1; /* DP_decoded_mode_status0_TYPE[10] - RO */ 
    uint32_t decoded_mode_10g_p3              :  1; /* DP_decoded_mode_status0_TYPE[11] - RO */ 
    uint32_t decoded_mode_10g_p2              :  1; /* DP_decoded_mode_status0_TYPE[12] - RO */ 
    uint32_t decoded_mode_10g_p1              :  1; /* DP_decoded_mode_status0_TYPE[13] - RO */ 
    uint32_t decoded_mode_100g_gbox           :  1; /* DP_decoded_mode_status0_TYPE[14] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_decoded_mode_status0_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_decoded_mode_status0_TYPE;

typedef DP_decoded_mode_status0_TYPE DP_DECODED_MODE_STATUS0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* DP_decoded_mode_status1_TYPE[15:12] - RSVD */ 
    uint32_t decoded_dptmode_100g_gbox        :  1; /* DP_decoded_mode_status1_TYPE[11] - RO */ 
    uint32_t decoded_dptmode_10g_p1           :  1; /* DP_decoded_mode_status1_TYPE[10] - RO */ 
    uint32_t decoded_dptmode_10g_p2           :  1; /* DP_decoded_mode_status1_TYPE[09] - RO */ 
    uint32_t decoded_dptmode_10g_p3           :  1; /* DP_decoded_mode_status1_TYPE[08] - RO */ 
    uint32_t decoded_dptmode_10g_p4           :  1; /* DP_decoded_mode_status1_TYPE[07] - RO */ 
    uint32_t decoded_dptmode_20g_mux_p1       :  1; /* DP_decoded_mode_status1_TYPE[06] - RO */ 
    uint32_t decoded_dptmode_20g_mux_p2       :  1; /* DP_decoded_mode_status1_TYPE[05] - RO */ 
    uint32_t decoded_dptmode_20g_passthru_p1  :  1; /* DP_decoded_mode_status1_TYPE[04] - RO */ 
    uint32_t decoded_dptmode_20g_passthru_p2  :  1; /* DP_decoded_mode_status1_TYPE[03] - RO */ 
    uint32_t decoded_dptmode_40g_mux_p1       :  1; /* DP_decoded_mode_status1_TYPE[02] - RO */ 
    uint32_t decoded_dptmode_40g_mux_p2       :  1; /* DP_decoded_mode_status1_TYPE[01] - RO */ 
    uint32_t decoded_dptmode_40g_passthru     :  1; /* DP_decoded_mode_status1_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t decoded_dptmode_40g_passthru     :  1; /* DP_decoded_mode_status1_TYPE[00] - RO */ 
    uint32_t decoded_dptmode_40g_mux_p2       :  1; /* DP_decoded_mode_status1_TYPE[01] - RO */ 
    uint32_t decoded_dptmode_40g_mux_p1       :  1; /* DP_decoded_mode_status1_TYPE[02] - RO */ 
    uint32_t decoded_dptmode_20g_passthru_p2  :  1; /* DP_decoded_mode_status1_TYPE[03] - RO */ 
    uint32_t decoded_dptmode_20g_passthru_p1  :  1; /* DP_decoded_mode_status1_TYPE[04] - RO */ 
    uint32_t decoded_dptmode_20g_mux_p2       :  1; /* DP_decoded_mode_status1_TYPE[05] - RO */ 
    uint32_t decoded_dptmode_20g_mux_p1       :  1; /* DP_decoded_mode_status1_TYPE[06] - RO */ 
    uint32_t decoded_dptmode_10g_p4           :  1; /* DP_decoded_mode_status1_TYPE[07] - RO */ 
    uint32_t decoded_dptmode_10g_p3           :  1; /* DP_decoded_mode_status1_TYPE[08] - RO */ 
    uint32_t decoded_dptmode_10g_p2           :  1; /* DP_decoded_mode_status1_TYPE[09] - RO */ 
    uint32_t decoded_dptmode_10g_p1           :  1; /* DP_decoded_mode_status1_TYPE[10] - RO */ 
    uint32_t decoded_dptmode_100g_gbox        :  1; /* DP_decoded_mode_status1_TYPE[11] - RO */ 
    uint32_t reserved_12                      :  4; /* DP_decoded_mode_status1_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_decoded_mode_status1_TYPE;

typedef DP_decoded_mode_status1_TYPE DP_DECODED_MODE_STATUS1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_demux_fec_rc_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_fec_rc_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_fec_rc_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_fec_rc_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_demux_fec_rc_ctrl_TYPE[03] - RSVD */ 
    uint32_t demux_fec_rc_edet                :  1; /* DP_demux_fec_rc_ctrl_TYPE[02] - WO */ 
    uint32_t demux_fec_rc_perf                :  2; /* DP_demux_fec_rc_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t demux_fec_rc_perf                :  2; /* DP_demux_fec_rc_ctrl_TYPE[01:00] - WO */ 
    uint32_t demux_fec_rc_edet                :  1; /* DP_demux_fec_rc_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_demux_fec_rc_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_fec_rc_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_fec_rc_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_fec_rc_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_demux_fec_rc_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_demux_fec_rc_ctrl_TYPE;

typedef DP_demux_fec_rc_ctrl_TYPE DP_DEMUX_FEC_RC_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_demux_p0_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_p0_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_p0_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_p0_fifo_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_demux_p0_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t demux_p0_edet                    :  1; /* DP_demux_p0_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t demux_p0_perf                    :  2; /* DP_demux_p0_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t demux_p0_perf                    :  2; /* DP_demux_p0_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t demux_p0_edet                    :  1; /* DP_demux_p0_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_demux_p0_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_p0_fifo_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_p0_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_p0_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_demux_p0_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_demux_p0_fifo_ctrl_TYPE;

typedef DP_demux_p0_fifo_ctrl_TYPE DP_DEMUX_P0_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_demux_p1_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_p1_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_p1_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_p1_fifo_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_demux_p1_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t demux_p1_edet                    :  1; /* DP_demux_p1_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t demux_p1_perf                    :  2; /* DP_demux_p1_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t demux_p1_perf                    :  2; /* DP_demux_p1_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t demux_p1_edet                    :  1; /* DP_demux_p1_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_demux_p1_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_p1_fifo_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_p1_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_p1_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_demux_p1_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_demux_p1_fifo_ctrl_TYPE;

typedef DP_demux_p1_fifo_ctrl_TYPE DP_DEMUX_P1_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_demux_p2_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_p2_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_p2_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_p2_fifo_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_demux_p2_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t demux_p2_edet                    :  1; /* DP_demux_p2_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t demux_p2_perf                    :  2; /* DP_demux_p2_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t demux_p2_perf                    :  2; /* DP_demux_p2_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t demux_p2_edet                    :  1; /* DP_demux_p2_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_demux_p2_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_p2_fifo_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_p2_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_p2_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_demux_p2_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_demux_p2_fifo_ctrl_TYPE;

typedef DP_demux_p2_fifo_ctrl_TYPE DP_DEMUX_P2_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_demux_p3_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_p3_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_p3_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_p3_fifo_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_demux_p3_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t demux_p3_edet                    :  1; /* DP_demux_p3_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t demux_p3_perf                    :  2; /* DP_demux_p3_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t demux_p3_perf                    :  2; /* DP_demux_p3_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t demux_p3_edet                    :  1; /* DP_demux_p3_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_demux_p3_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  4; /* DP_demux_p3_fifo_ctrl_TYPE[07:04] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_demux_p3_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_demux_p3_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_demux_p3_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_demux_p3_fifo_ctrl_TYPE;

typedef DP_demux_p3_fifo_ctrl_TYPE DP_DEMUX_P3_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_fec_rc_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_fec_rc_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_fec_rc_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_fec_rc_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_fec_rc_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_fec_rc_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_fec_rc_edet                  :  1; /* DP_mux_fec_rc_ctrl_TYPE[02] - WO */ 
    uint32_t mux_fec_rc_perf                  :  2; /* DP_mux_fec_rc_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_fec_rc_perf                  :  2; /* DP_mux_fec_rc_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_fec_rc_edet                  :  1; /* DP_mux_fec_rc_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_fec_rc_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_fec_rc_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_fec_rc_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_fec_rc_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_fec_rc_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_fec_rc_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_fec_rc_ctrl_TYPE;

typedef DP_mux_fec_rc_ctrl_TYPE DP_MUX_FEC_RC_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p0_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p0_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p0_edet                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p0_perf                      :  2; /* DP_mux_p0_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p0_perf                      :  2; /* DP_mux_p0_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p0_edet                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p0_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p0_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p0_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p0_fifo_ctrl_TYPE;

typedef DP_mux_p0_fifo_ctrl_TYPE DP_MUX_P0_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p1_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p1_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p1_edet                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p1_perf                      :  2; /* DP_mux_p1_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p1_perf                      :  2; /* DP_mux_p1_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p1_edet                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p1_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p1_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p1_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p1_fifo_ctrl_TYPE;

typedef DP_mux_p1_fifo_ctrl_TYPE DP_MUX_P1_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p2_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p2_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p2_edet                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p2_perf                      :  2; /* DP_mux_p2_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p2_perf                      :  2; /* DP_mux_p2_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p2_edet                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p2_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p2_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p2_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p2_fifo_ctrl_TYPE;

typedef DP_mux_p2_fifo_ctrl_TYPE DP_MUX_P2_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p3_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p3_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p3_edet                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p3_perf                      :  2; /* DP_mux_p3_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p3_perf                      :  2; /* DP_mux_p3_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p3_edet                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p3_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p3_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p3_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p3_fifo_ctrl_TYPE;

typedef DP_mux_p3_fifo_ctrl_TYPE DP_MUX_P3_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p4_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p4_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p4_edet                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p4_perf                      :  2; /* DP_mux_p4_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p4_perf                      :  2; /* DP_mux_p4_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p4_edet                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p4_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p4_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p4_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p4_fifo_ctrl_TYPE;

typedef DP_mux_p4_fifo_ctrl_TYPE DP_MUX_P4_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p5_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p5_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p5_edet                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p5_perf                      :  2; /* DP_mux_p5_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p5_perf                      :  2; /* DP_mux_p5_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p5_edet                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p5_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p5_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p5_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p5_fifo_ctrl_TYPE;

typedef DP_mux_p5_fifo_ctrl_TYPE DP_MUX_P5_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p6_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p6_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p6_edet                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p6_perf                      :  2; /* DP_mux_p6_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p6_perf                      :  2; /* DP_mux_p6_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p6_edet                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p6_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p6_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p6_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p6_fifo_ctrl_TYPE;

typedef DP_mux_p6_fifo_ctrl_TYPE DP_MUX_P6_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p7_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p7_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p7_edet                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p7_perf                      :  2; /* DP_mux_p7_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p7_perf                      :  2; /* DP_mux_p7_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p7_edet                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p7_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p7_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p7_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p7_fifo_ctrl_TYPE;

typedef DP_mux_p7_fifo_ctrl_TYPE DP_MUX_P7_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p8_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p8_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p8_edet                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p8_perf                      :  2; /* DP_mux_p8_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p8_perf                      :  2; /* DP_mux_p8_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p8_edet                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p8_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p8_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p8_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p8_fifo_ctrl_TYPE;

typedef DP_mux_p8_fifo_ctrl_TYPE DP_MUX_P8_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p9_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p9_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t mux_p9_edet                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t mux_p9_perf                      :  2; /* DP_mux_p9_fifo_ctrl_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p9_perf                      :  2; /* DP_mux_p9_fifo_ctrl_TYPE[01:00] - WO */ 
    uint32_t mux_p9_edet                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[02] - WO */ 
    uint32_t reserved_03                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  3; /* DP_mux_p9_fifo_ctrl_TYPE[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  6; /* DP_mux_p9_fifo_ctrl_TYPE[13:08] - RSVD */ 
    uint32_t reserved_14                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* DP_mux_p9_fifo_ctrl_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_p9_fifo_ctrl_TYPE;

typedef DP_mux_p9_fifo_ctrl_TYPE DP_MUX_P9_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_01                      : 15; /* DP_common_fifo_ctrl_TYPE[15:01] - RSVD */ 
    uint32_t rst_on_ferr                      :  1; /* DP_common_fifo_ctrl_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rst_on_ferr                      :  1; /* DP_common_fifo_ctrl_TYPE[00] - WO */ 
    uint32_t reserved_01                      : 15; /* DP_common_fifo_ctrl_TYPE[15:01] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_common_fifo_ctrl_TYPE;

typedef DP_common_fifo_ctrl_TYPE DP_COMMON_FIFO_CTRL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_10                      :  6; /* DP_mux_ferr_lh_TYPE[15:10] - RSVD */ 
    uint32_t mux_p9_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[09] - RO */ 
    uint32_t mux_p8_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[08] - RO */ 
    uint32_t mux_p7_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[07] - RO */ 
    uint32_t mux_p6_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[06] - RO */ 
    uint32_t mux_p5_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[05] - RO */ 
    uint32_t mux_p4_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[04] - RO */ 
    uint32_t mux_p3_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[03] - RO */ 
    uint32_t mux_p2_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[02] - RO */ 
    uint32_t mux_p1_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[01] - RO */ 
    uint32_t mux_p0_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_p0_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[00] - RO */ 
    uint32_t mux_p1_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[01] - RO */ 
    uint32_t mux_p2_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[02] - RO */ 
    uint32_t mux_p3_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[03] - RO */ 
    uint32_t mux_p4_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[04] - RO */ 
    uint32_t mux_p5_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[05] - RO */ 
    uint32_t mux_p6_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[06] - RO */ 
    uint32_t mux_p7_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[07] - RO */ 
    uint32_t mux_p8_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[08] - RO */ 
    uint32_t mux_p9_ferr_lh                   :  1; /* DP_mux_ferr_lh_TYPE[09] - RO */ 
    uint32_t reserved_10                      :  6; /* DP_mux_ferr_lh_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_ferr_lh_TYPE;

typedef DP_mux_ferr_lh_TYPE DP_MUX_FERR_LH_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* DP_demux_ferr_lh_TYPE[15:04] - RSVD */ 
    uint32_t demux_p3_ferr_lh                 :  1; /* DP_demux_ferr_lh_TYPE[03] - RO */ 
    uint32_t demux_p2_ferr_lh                 :  1; /* DP_demux_ferr_lh_TYPE[02] - RO */ 
    uint32_t demux_p1_ferr_lh                 :  1; /* DP_demux_ferr_lh_TYPE[01] - RO */ 
    uint32_t demux_p0_ferr_lh                 :  1; /* DP_demux_ferr_lh_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t demux_p0_ferr_lh                 :  1; /* DP_demux_ferr_lh_TYPE[00] - RO */ 
    uint32_t demux_p1_ferr_lh                 :  1; /* DP_demux_ferr_lh_TYPE[01] - RO */ 
    uint32_t demux_p2_ferr_lh                 :  1; /* DP_demux_ferr_lh_TYPE[02] - RO */ 
    uint32_t demux_p3_ferr_lh                 :  1; /* DP_demux_ferr_lh_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* DP_demux_ferr_lh_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_demux_ferr_lh_TYPE;

typedef DP_demux_ferr_lh_TYPE DP_DEMUX_FERR_LH_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* DP_mux_fec_rc_ferr_lh_TYPE[15:04] - RSVD */ 
    uint32_t mux_fec_rc_ferr_lh_3             :  1; /* DP_mux_fec_rc_ferr_lh_TYPE[03] - RO */ 
    uint32_t mux_fec_rc_ferr_lh_2             :  1; /* DP_mux_fec_rc_ferr_lh_TYPE[02] - RO */ 
    uint32_t mux_fec_rc_ferr_lh_1             :  1; /* DP_mux_fec_rc_ferr_lh_TYPE[01] - RO */ 
    uint32_t mux_fec_rc_ferr_lh_0             :  1; /* DP_mux_fec_rc_ferr_lh_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mux_fec_rc_ferr_lh_0             :  1; /* DP_mux_fec_rc_ferr_lh_TYPE[00] - RO */ 
    uint32_t mux_fec_rc_ferr_lh_1             :  1; /* DP_mux_fec_rc_ferr_lh_TYPE[01] - RO */ 
    uint32_t mux_fec_rc_ferr_lh_2             :  1; /* DP_mux_fec_rc_ferr_lh_TYPE[02] - RO */ 
    uint32_t mux_fec_rc_ferr_lh_3             :  1; /* DP_mux_fec_rc_ferr_lh_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* DP_mux_fec_rc_ferr_lh_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mux_fec_rc_ferr_lh_TYPE;

typedef DP_mux_fec_rc_ferr_lh_TYPE DP_MUX_FEC_RC_FERR_LH_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_10                      :  6; /* DP_demux_fec_rc_ferr_lh_TYPE[15:10] - RSVD */ 
    uint32_t demux_fec_rc_ferr_lh_9           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[09] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_8           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[08] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_7           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[07] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_6           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[06] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_5           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[05] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_4           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[04] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_3           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[03] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_2           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[02] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_1           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[01] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_0           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t demux_fec_rc_ferr_lh_0           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[00] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_1           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[01] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_2           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[02] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_3           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[03] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_4           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[04] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_5           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[05] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_6           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[06] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_7           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[07] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_8           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[08] - RO */ 
    uint32_t demux_fec_rc_ferr_lh_9           :  1; /* DP_demux_fec_rc_ferr_lh_TYPE[09] - RO */ 
    uint32_t reserved_10                      :  6; /* DP_demux_fec_rc_ferr_lh_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_demux_fec_rc_ferr_lh_TYPE;

typedef DP_demux_fec_rc_ferr_lh_TYPE DP_DEMUX_FEC_RC_FERR_LH_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_06                      : 10; /* DP_mer_an_lane_select_TYPE[15:06] - RSVD */ 
    uint32_t mer_an_lane_sel4to7              :  2; /* DP_mer_an_lane_select_TYPE[05:04] - WO */ 
    uint32_t reserved_02                      :  2; /* DP_mer_an_lane_select_TYPE[03:02] - RSVD */ 
    uint32_t mer_an_lane_sel0to3              :  2; /* DP_mer_an_lane_select_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mer_an_lane_sel0to3              :  2; /* DP_mer_an_lane_select_TYPE[01:00] - WO */ 
    uint32_t reserved_02                      :  2; /* DP_mer_an_lane_select_TYPE[03:02] - RSVD */ 
    uint32_t mer_an_lane_sel4to7              :  2; /* DP_mer_an_lane_select_TYPE[05:04] - WO */ 
    uint32_t reserved_06                      : 10; /* DP_mer_an_lane_select_TYPE[15:06] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mer_an_lane_select_TYPE;

typedef DP_mer_an_lane_select_TYPE DP_MER_AN_LANE_SELECT_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_02                      : 14; /* DP_fal_an_lane_select_TYPE[15:02] - RSVD */ 
    uint32_t fal_an_lane_sel0to3              :  2; /* DP_fal_an_lane_select_TYPE[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fal_an_lane_sel0to3              :  2; /* DP_fal_an_lane_select_TYPE[01:00] - WO */ 
    uint32_t reserved_02                      : 14; /* DP_fal_an_lane_select_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fal_an_lane_select_TYPE;

typedef DP_fal_an_lane_select_TYPE DP_FAL_AN_LANE_SELECT_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fal_ln_h_rstb                    :  4; /* DP_fal_mer_line_side_reset_control1_TYPE[15:12] - WO */ 
    uint32_t mgt_datapath_rstb                :  1; /* DP_fal_mer_line_side_reset_control1_TYPE[11] - WO */ 
    uint32_t reserved_10                      :  1; /* DP_fal_mer_line_side_reset_control1_TYPE[10] - RSVD */ 
    uint32_t mer_ln_h_rstb                    : 10; /* DP_fal_mer_line_side_reset_control1_TYPE[09:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mer_ln_h_rstb                    : 10; /* DP_fal_mer_line_side_reset_control1_TYPE[09:00] - WO */ 
    uint32_t reserved_10                      :  1; /* DP_fal_mer_line_side_reset_control1_TYPE[10] - RSVD */ 
    uint32_t mgt_datapath_rstb                :  1; /* DP_fal_mer_line_side_reset_control1_TYPE[11] - WO */ 
    uint32_t fal_ln_h_rstb                    :  4; /* DP_fal_mer_line_side_reset_control1_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fal_mer_line_side_reset_control1_TYPE;

typedef DP_fal_mer_line_side_reset_control1_TYPE DP_FAL_MER_LINE_SIDE_RESET_CONTROL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon0_main_ctrl                  : 14; /* DP_fmon0_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_fmon0_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_fmon0_main_control_TYPE[01:00] - RSVD */ 
    uint32_t fmon0_main_ctrl                  : 14; /* DP_fmon0_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon0_main_control_TYPE;

typedef DP_fmon0_main_control_TYPE DP_FMON0_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon1_main_ctrl                  : 14; /* DP_fmon1_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_fmon1_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_fmon1_main_control_TYPE[01:00] - RSVD */ 
    uint32_t fmon1_main_ctrl                  : 14; /* DP_fmon1_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon1_main_control_TYPE;

typedef DP_fmon1_main_control_TYPE DP_FMON1_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon2_main_ctrl                  : 14; /* DP_fmon2_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_fmon2_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_fmon2_main_control_TYPE[01:00] - RSVD */ 
    uint32_t fmon2_main_ctrl                  : 14; /* DP_fmon2_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon2_main_control_TYPE;

typedef DP_fmon2_main_control_TYPE DP_FMON2_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon3_main_ctrl                  : 14; /* DP_fmon3_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_fmon3_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_fmon3_main_control_TYPE[01:00] - RSVD */ 
    uint32_t fmon3_main_ctrl                  : 14; /* DP_fmon3_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon3_main_control_TYPE;

typedef DP_fmon3_main_control_TYPE DP_FMON3_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon0_main_ctrl                  : 14; /* DP_mmon0_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon0_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon0_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon0_main_ctrl                  : 14; /* DP_mmon0_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon0_main_control_TYPE;

typedef DP_mmon0_main_control_TYPE DP_MMON0_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon1_main_ctrl                  : 14; /* DP_mmon1_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon1_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon1_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon1_main_ctrl                  : 14; /* DP_mmon1_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon1_main_control_TYPE;

typedef DP_mmon1_main_control_TYPE DP_MMON1_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon2_main_ctrl                  : 14; /* DP_mmon2_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon2_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon2_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon2_main_ctrl                  : 14; /* DP_mmon2_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon2_main_control_TYPE;

typedef DP_mmon2_main_control_TYPE DP_MMON2_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon3_main_ctrl                  : 14; /* DP_mmon3_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon3_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon3_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon3_main_ctrl                  : 14; /* DP_mmon3_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon3_main_control_TYPE;

typedef DP_mmon3_main_control_TYPE DP_MMON3_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon4_main_ctrl                  : 14; /* DP_mmon4_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon4_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon4_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon4_main_ctrl                  : 14; /* DP_mmon4_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon4_main_control_TYPE;

typedef DP_mmon4_main_control_TYPE DP_MMON4_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon5_main_ctrl                  : 14; /* DP_mmon5_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon5_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon5_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon5_main_ctrl                  : 14; /* DP_mmon5_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon5_main_control_TYPE;

typedef DP_mmon5_main_control_TYPE DP_MMON5_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon6_main_ctrl                  : 14; /* DP_mmon6_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon6_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon6_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon6_main_ctrl                  : 14; /* DP_mmon6_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon6_main_control_TYPE;

typedef DP_mmon6_main_control_TYPE DP_MMON6_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon7_main_ctrl                  : 14; /* DP_mmon7_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon7_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon7_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon7_main_ctrl                  : 14; /* DP_mmon7_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon7_main_control_TYPE;

typedef DP_mmon7_main_control_TYPE DP_MMON7_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon8_main_ctrl                  : 14; /* DP_mmon8_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon8_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon8_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon8_main_ctrl                  : 14; /* DP_mmon8_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon8_main_control_TYPE;

typedef DP_mmon8_main_control_TYPE DP_MMON8_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon9_main_ctrl                  : 14; /* DP_mmon9_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved_00                      :  2; /* DP_mmon9_main_control_TYPE[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* DP_mmon9_main_control_TYPE[01:00] - RSVD */ 
    uint32_t mmon9_main_ctrl                  : 14; /* DP_mmon9_main_control_TYPE[15:02] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon9_main_control_TYPE;

typedef DP_mmon9_main_control_TYPE DP_MMON9_MAIN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon0_main_stat                  : 15; /* DP_fmon0_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_fmon0_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_fmon0_main_status_TYPE[00] - RSVD */ 
    uint32_t fmon0_main_stat                  : 15; /* DP_fmon0_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon0_main_status_TYPE;

typedef DP_fmon0_main_status_TYPE DP_FMON0_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon1_main_stat                  : 15; /* DP_fmon1_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_fmon1_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_fmon1_main_status_TYPE[00] - RSVD */ 
    uint32_t fmon1_main_stat                  : 15; /* DP_fmon1_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon1_main_status_TYPE;

typedef DP_fmon1_main_status_TYPE DP_FMON1_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon2_main_stat                  : 15; /* DP_fmon2_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_fmon2_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_fmon2_main_status_TYPE[00] - RSVD */ 
    uint32_t fmon2_main_stat                  : 15; /* DP_fmon2_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon2_main_status_TYPE;

typedef DP_fmon2_main_status_TYPE DP_FMON2_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon3_main_stat                  : 15; /* DP_fmon3_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_fmon3_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_fmon3_main_status_TYPE[00] - RSVD */ 
    uint32_t fmon3_main_stat                  : 15; /* DP_fmon3_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon3_main_status_TYPE;

typedef DP_fmon3_main_status_TYPE DP_FMON3_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon0_main_stat                  : 15; /* DP_mmon0_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon0_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon0_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon0_main_stat                  : 15; /* DP_mmon0_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon0_main_status_TYPE;

typedef DP_mmon0_main_status_TYPE DP_MMON0_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon1_main_stat                  : 15; /* DP_mmon1_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon1_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon1_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon1_main_stat                  : 15; /* DP_mmon1_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon1_main_status_TYPE;

typedef DP_mmon1_main_status_TYPE DP_MMON1_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon2_main_stat                  : 15; /* DP_mmon2_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon2_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon2_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon2_main_stat                  : 15; /* DP_mmon2_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon2_main_status_TYPE;

typedef DP_mmon2_main_status_TYPE DP_MMON2_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon3_main_stat                  : 15; /* DP_mmon3_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon3_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon3_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon3_main_stat                  : 15; /* DP_mmon3_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon3_main_status_TYPE;

typedef DP_mmon3_main_status_TYPE DP_MMON3_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon4_main_stat                  : 15; /* DP_mmon4_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon4_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon4_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon4_main_stat                  : 15; /* DP_mmon4_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon4_main_status_TYPE;

typedef DP_mmon4_main_status_TYPE DP_MMON4_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon5_main_stat                  : 15; /* DP_mmon5_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon5_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon5_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon5_main_stat                  : 15; /* DP_mmon5_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon5_main_status_TYPE;

typedef DP_mmon5_main_status_TYPE DP_MMON5_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon6_main_stat                  : 15; /* DP_mmon6_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon6_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon6_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon6_main_stat                  : 15; /* DP_mmon6_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon6_main_status_TYPE;

typedef DP_mmon6_main_status_TYPE DP_MMON6_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon7_main_stat                  : 15; /* DP_mmon7_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon7_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon7_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon7_main_stat                  : 15; /* DP_mmon7_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon7_main_status_TYPE;

typedef DP_mmon7_main_status_TYPE DP_MMON7_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon8_main_stat                  : 15; /* DP_mmon8_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon8_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon8_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon8_main_stat                  : 15; /* DP_mmon8_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon8_main_status_TYPE;

typedef DP_mmon8_main_status_TYPE DP_MMON8_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon9_main_stat                  : 15; /* DP_mmon9_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon9_main_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon9_main_status_TYPE[00] - RSVD */ 
    uint32_t mmon9_main_stat                  : 15; /* DP_mmon9_main_status_TYPE[15:01] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon9_main_status_TYPE;

typedef DP_mmon9_main_status_TYPE DP_MMON9_MAIN_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_fmon0_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t fmon0_cl49_ber_stat              : 15; /* DP_fmon0_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fmon0_cl49_ber_stat              : 15; /* DP_fmon0_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_fmon0_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon0_cl49_ber_status_TYPE;

typedef DP_fmon0_cl49_ber_status_TYPE DP_FMON0_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_fmon1_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t fmon1_cl49_ber_stat              : 15; /* DP_fmon1_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fmon1_cl49_ber_stat              : 15; /* DP_fmon1_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_fmon1_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon1_cl49_ber_status_TYPE;

typedef DP_fmon1_cl49_ber_status_TYPE DP_FMON1_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_fmon2_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t fmon2_cl49_ber_stat              : 15; /* DP_fmon2_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fmon2_cl49_ber_stat              : 15; /* DP_fmon2_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_fmon2_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon2_cl49_ber_status_TYPE;

typedef DP_fmon2_cl49_ber_status_TYPE DP_FMON2_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_fmon3_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t fmon3_cl49_ber_stat              : 15; /* DP_fmon3_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fmon3_cl49_ber_stat              : 15; /* DP_fmon3_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_fmon3_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon3_cl49_ber_status_TYPE;

typedef DP_fmon3_cl49_ber_status_TYPE DP_FMON3_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon0_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon0_cl49_ber_stat              : 15; /* DP_mmon0_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon0_cl49_ber_stat              : 15; /* DP_mmon0_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon0_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon0_cl49_ber_status_TYPE;

typedef DP_mmon0_cl49_ber_status_TYPE DP_MMON0_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon1_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon1_cl49_ber_stat              : 15; /* DP_mmon1_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon1_cl49_ber_stat              : 15; /* DP_mmon1_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon1_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon1_cl49_ber_status_TYPE;

typedef DP_mmon1_cl49_ber_status_TYPE DP_MMON1_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon2_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon2_cl49_ber_stat              : 15; /* DP_mmon2_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon2_cl49_ber_stat              : 15; /* DP_mmon2_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon2_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon2_cl49_ber_status_TYPE;

typedef DP_mmon2_cl49_ber_status_TYPE DP_MMON2_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon3_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon3_cl49_ber_stat              : 15; /* DP_mmon3_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon3_cl49_ber_stat              : 15; /* DP_mmon3_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon3_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon3_cl49_ber_status_TYPE;

typedef DP_mmon3_cl49_ber_status_TYPE DP_MMON3_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon4_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon4_cl49_ber_stat              : 15; /* DP_mmon4_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon4_cl49_ber_stat              : 15; /* DP_mmon4_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon4_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon4_cl49_ber_status_TYPE;

typedef DP_mmon4_cl49_ber_status_TYPE DP_MMON4_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon5_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon5_cl49_ber_stat              : 15; /* DP_mmon5_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon5_cl49_ber_stat              : 15; /* DP_mmon5_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon5_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon5_cl49_ber_status_TYPE;

typedef DP_mmon5_cl49_ber_status_TYPE DP_MMON5_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon6_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon6_cl49_ber_stat              : 15; /* DP_mmon6_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon6_cl49_ber_stat              : 15; /* DP_mmon6_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon6_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon6_cl49_ber_status_TYPE;

typedef DP_mmon6_cl49_ber_status_TYPE DP_MMON6_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon7_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon7_cl49_ber_stat              : 15; /* DP_mmon7_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon7_cl49_ber_stat              : 15; /* DP_mmon7_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon7_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon7_cl49_ber_status_TYPE;

typedef DP_mmon7_cl49_ber_status_TYPE DP_MMON7_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon8_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon8_cl49_ber_stat              : 15; /* DP_mmon8_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon8_cl49_ber_stat              : 15; /* DP_mmon8_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon8_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon8_cl49_ber_status_TYPE;

typedef DP_mmon8_cl49_ber_status_TYPE DP_MMON8_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* DP_mmon9_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t mmon9_cl49_ber_stat              : 15; /* DP_mmon9_cl49_ber_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon9_cl49_ber_stat              : 15; /* DP_mmon9_cl49_ber_status_TYPE[14:00] - RO */ 
    uint32_t reserved_15                      :  1; /* DP_mmon9_cl49_ber_status_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon9_cl49_ber_status_TYPE;

typedef DP_mmon9_cl49_ber_status_TYPE DP_MMON9_CL49_BER_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon0_ber_cnt_msb                : 16; /* DP_fmon0_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fmon0_ber_cnt_msb                : 16; /* DP_fmon0_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon0_ber_count_msb_TYPE;

typedef DP_fmon0_ber_count_msb_TYPE DP_FMON0_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon1_ber_cnt_msb                : 16; /* DP_fmon1_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fmon1_ber_cnt_msb                : 16; /* DP_fmon1_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon1_ber_count_msb_TYPE;

typedef DP_fmon1_ber_count_msb_TYPE DP_FMON1_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon2_ber_cnt_msb                : 16; /* DP_fmon2_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fmon2_ber_cnt_msb                : 16; /* DP_fmon2_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon2_ber_count_msb_TYPE;

typedef DP_fmon2_ber_count_msb_TYPE DP_FMON2_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fmon3_ber_cnt_msb                : 16; /* DP_fmon3_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fmon3_ber_cnt_msb                : 16; /* DP_fmon3_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon3_ber_count_msb_TYPE;

typedef DP_fmon3_ber_count_msb_TYPE DP_FMON3_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon0_ber_cnt_msb                : 16; /* DP_mmon0_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon0_ber_cnt_msb                : 16; /* DP_mmon0_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon0_ber_count_msb_TYPE;

typedef DP_mmon0_ber_count_msb_TYPE DP_MMON0_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon1_ber_cnt_msb                : 16; /* DP_mmon1_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon1_ber_cnt_msb                : 16; /* DP_mmon1_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon1_ber_count_msb_TYPE;

typedef DP_mmon1_ber_count_msb_TYPE DP_MMON1_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon2_ber_cnt_msb                : 16; /* DP_mmon2_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon2_ber_cnt_msb                : 16; /* DP_mmon2_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon2_ber_count_msb_TYPE;

typedef DP_mmon2_ber_count_msb_TYPE DP_MMON2_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon3_ber_cnt_msb                : 16; /* DP_mmon3_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon3_ber_cnt_msb                : 16; /* DP_mmon3_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon3_ber_count_msb_TYPE;

typedef DP_mmon3_ber_count_msb_TYPE DP_MMON3_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon4_ber_cnt_msb                : 16; /* DP_mmon4_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon4_ber_cnt_msb                : 16; /* DP_mmon4_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon4_ber_count_msb_TYPE;

typedef DP_mmon4_ber_count_msb_TYPE DP_MMON4_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon5_ber_cnt_msb                : 16; /* DP_mmon5_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon5_ber_cnt_msb                : 16; /* DP_mmon5_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon5_ber_count_msb_TYPE;

typedef DP_mmon5_ber_count_msb_TYPE DP_MMON5_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon6_ber_cnt_msb                : 16; /* DP_mmon6_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon6_ber_cnt_msb                : 16; /* DP_mmon6_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon6_ber_count_msb_TYPE;

typedef DP_mmon6_ber_count_msb_TYPE DP_MMON6_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon7_ber_cnt_msb                : 16; /* DP_mmon7_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon7_ber_cnt_msb                : 16; /* DP_mmon7_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon7_ber_count_msb_TYPE;

typedef DP_mmon7_ber_count_msb_TYPE DP_MMON7_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon8_ber_cnt_msb                : 16; /* DP_mmon8_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon8_ber_cnt_msb                : 16; /* DP_mmon8_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon8_ber_count_msb_TYPE;

typedef DP_mmon8_ber_count_msb_TYPE DP_MMON8_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mmon9_ber_cnt_msb                : 16; /* DP_mmon9_ber_count_msb_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmon9_ber_cnt_msb                : 16; /* DP_mmon9_ber_count_msb_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon9_ber_count_msb_TYPE;

typedef DP_mmon9_ber_count_msb_TYPE DP_MMON9_BER_COUNT_MSB_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_fmon0_live_status_TYPE[15:08] - RSVD */ 
    uint32_t fmon0_live_stat                  :  7; /* DP_fmon0_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_fmon0_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_fmon0_live_status_TYPE[00] - RSVD */ 
    uint32_t fmon0_live_stat                  :  7; /* DP_fmon0_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_fmon0_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon0_live_status_TYPE;

typedef DP_fmon0_live_status_TYPE DP_FMON0_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_fmon1_live_status_TYPE[15:08] - RSVD */ 
    uint32_t fmon1_live_stat                  :  7; /* DP_fmon1_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_fmon1_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_fmon1_live_status_TYPE[00] - RSVD */ 
    uint32_t fmon1_live_stat                  :  7; /* DP_fmon1_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_fmon1_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon1_live_status_TYPE;

typedef DP_fmon1_live_status_TYPE DP_FMON1_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_fmon2_live_status_TYPE[15:08] - RSVD */ 
    uint32_t fmon2_live_stat                  :  7; /* DP_fmon2_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_fmon2_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_fmon2_live_status_TYPE[00] - RSVD */ 
    uint32_t fmon2_live_stat                  :  7; /* DP_fmon2_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_fmon2_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon2_live_status_TYPE;

typedef DP_fmon2_live_status_TYPE DP_FMON2_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_fmon3_live_status_TYPE[15:08] - RSVD */ 
    uint32_t fmon3_live_stat                  :  7; /* DP_fmon3_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_fmon3_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_fmon3_live_status_TYPE[00] - RSVD */ 
    uint32_t fmon3_live_stat                  :  7; /* DP_fmon3_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_fmon3_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_fmon3_live_status_TYPE;

typedef DP_fmon3_live_status_TYPE DP_FMON3_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon0_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon0_live_stat                  :  7; /* DP_mmon0_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon0_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon0_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon0_live_stat                  :  7; /* DP_mmon0_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon0_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon0_live_status_TYPE;

typedef DP_mmon0_live_status_TYPE DP_MMON0_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon1_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon1_live_stat                  :  7; /* DP_mmon1_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon1_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon1_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon1_live_stat                  :  7; /* DP_mmon1_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon1_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon1_live_status_TYPE;

typedef DP_mmon1_live_status_TYPE DP_MMON1_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon2_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon2_live_stat                  :  7; /* DP_mmon2_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon2_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon2_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon2_live_stat                  :  7; /* DP_mmon2_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon2_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon2_live_status_TYPE;

typedef DP_mmon2_live_status_TYPE DP_MMON2_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon3_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon3_live_stat                  :  7; /* DP_mmon3_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon3_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon3_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon3_live_stat                  :  7; /* DP_mmon3_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon3_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon3_live_status_TYPE;

typedef DP_mmon3_live_status_TYPE DP_MMON3_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon4_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon4_live_stat                  :  7; /* DP_mmon4_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon4_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon4_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon4_live_stat                  :  7; /* DP_mmon4_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon4_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon4_live_status_TYPE;

typedef DP_mmon4_live_status_TYPE DP_MMON4_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon5_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon5_live_stat                  :  7; /* DP_mmon5_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon5_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon5_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon5_live_stat                  :  7; /* DP_mmon5_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon5_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon5_live_status_TYPE;

typedef DP_mmon5_live_status_TYPE DP_MMON5_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon6_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon6_live_stat                  :  7; /* DP_mmon6_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon6_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon6_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon6_live_stat                  :  7; /* DP_mmon6_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon6_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon6_live_status_TYPE;

typedef DP_mmon6_live_status_TYPE DP_MMON6_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon7_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon7_live_stat                  :  7; /* DP_mmon7_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon7_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon7_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon7_live_stat                  :  7; /* DP_mmon7_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon7_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon7_live_status_TYPE;

typedef DP_mmon7_live_status_TYPE DP_MMON7_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon8_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon8_live_stat                  :  7; /* DP_mmon8_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon8_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon8_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon8_live_stat                  :  7; /* DP_mmon8_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon8_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon8_live_status_TYPE;

typedef DP_mmon8_live_status_TYPE DP_MMON8_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* DP_mmon9_live_status_TYPE[15:08] - RSVD */ 
    uint32_t mmon9_live_stat                  :  7; /* DP_mmon9_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_00                      :  1; /* DP_mmon9_live_status_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* DP_mmon9_live_status_TYPE[00] - RSVD */ 
    uint32_t mmon9_live_stat                  :  7; /* DP_mmon9_live_status_TYPE[07:01] - RO */ 
    uint32_t reserved_08                      :  8; /* DP_mmon9_live_status_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_mmon9_live_status_TYPE;

typedef DP_mmon9_live_status_TYPE DP_MMON9_LIVE_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t falcon_pcs_mon_rstb_frcval       :  4; /* DP_pcs_mon_reset_frc_control0_TYPE[15:12] - WO */ 
    uint32_t reserved_10                      :  2; /* DP_pcs_mon_reset_frc_control0_TYPE[11:10] - RSVD */ 
    uint32_t merlin_pcs_mon_rstb_frcval       : 10; /* DP_pcs_mon_reset_frc_control0_TYPE[09:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t merlin_pcs_mon_rstb_frcval       : 10; /* DP_pcs_mon_reset_frc_control0_TYPE[09:00] - WO */ 
    uint32_t reserved_10                      :  2; /* DP_pcs_mon_reset_frc_control0_TYPE[11:10] - RSVD */ 
    uint32_t falcon_pcs_mon_rstb_frcval       :  4; /* DP_pcs_mon_reset_frc_control0_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_pcs_mon_reset_frc_control0_TYPE;

typedef DP_pcs_mon_reset_frc_control0_TYPE DP_PCS_MON_RESET_FRC_CONTROL0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t falcon_pcs_mon_rstb_frc          :  4; /* DP_pcs_mon_reset_frc_control1_TYPE[15:12] - WO */ 
    uint32_t reserved_10                      :  2; /* DP_pcs_mon_reset_frc_control1_TYPE[11:10] - RSVD */ 
    uint32_t merlin_pcs_mon_rstb_frc          : 10; /* DP_pcs_mon_reset_frc_control1_TYPE[09:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t merlin_pcs_mon_rstb_frc          : 10; /* DP_pcs_mon_reset_frc_control1_TYPE[09:00] - WO */ 
    uint32_t reserved_10                      :  2; /* DP_pcs_mon_reset_frc_control1_TYPE[11:10] - RSVD */ 
    uint32_t falcon_pcs_mon_rstb_frc          :  4; /* DP_pcs_mon_reset_frc_control1_TYPE[15:12] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DP_pcs_mon_reset_frc_control1_TYPE;

typedef DP_pcs_mon_reset_frc_control1_TYPE DP_PCS_MON_RESET_FRC_CONTROL1_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for MRX_TEST Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t pat_chk_din                      : 16; /* MRX_TEST_pattern_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_din                      : 16; /* MRX_TEST_pattern_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_pattern_TYPE;

typedef MRX_TEST_pattern_TYPE MRX_TEST_PATTERN_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln0_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln0           :  1; /* MRX_TEST_control1_ln0_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln0                   :  1; /* MRX_TEST_control1_ln0_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln0                   :  1; /* MRX_TEST_control1_ln0_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln0           :  1; /* MRX_TEST_control1_ln0_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln0_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln0_TYPE;

typedef MRX_TEST_control1_ln0_TYPE MRX_TEST_CONTROL1_LN0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln1_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln1           :  1; /* MRX_TEST_control1_ln1_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln1                   :  1; /* MRX_TEST_control1_ln1_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln1                   :  1; /* MRX_TEST_control1_ln1_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln1           :  1; /* MRX_TEST_control1_ln1_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln1_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln1_TYPE;

typedef MRX_TEST_control1_ln1_TYPE MRX_TEST_CONTROL1_LN1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln2_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln2           :  1; /* MRX_TEST_control1_ln2_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln2                   :  1; /* MRX_TEST_control1_ln2_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln2                   :  1; /* MRX_TEST_control1_ln2_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln2           :  1; /* MRX_TEST_control1_ln2_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln2_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln2_TYPE;

typedef MRX_TEST_control1_ln2_TYPE MRX_TEST_CONTROL1_LN2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln3_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln3           :  1; /* MRX_TEST_control1_ln3_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln3                   :  1; /* MRX_TEST_control1_ln3_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln3                   :  1; /* MRX_TEST_control1_ln3_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln3           :  1; /* MRX_TEST_control1_ln3_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln3_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln3_TYPE;

typedef MRX_TEST_control1_ln3_TYPE MRX_TEST_CONTROL1_LN3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln4_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln4           :  1; /* MRX_TEST_control1_ln4_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln4                   :  1; /* MRX_TEST_control1_ln4_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln4                   :  1; /* MRX_TEST_control1_ln4_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln4           :  1; /* MRX_TEST_control1_ln4_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln4_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln4_TYPE;

typedef MRX_TEST_control1_ln4_TYPE MRX_TEST_CONTROL1_LN4_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln5_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln5           :  1; /* MRX_TEST_control1_ln5_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln5                   :  1; /* MRX_TEST_control1_ln5_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln5                   :  1; /* MRX_TEST_control1_ln5_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln5           :  1; /* MRX_TEST_control1_ln5_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln5_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln5_TYPE;

typedef MRX_TEST_control1_ln5_TYPE MRX_TEST_CONTROL1_LN5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln6_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln6           :  1; /* MRX_TEST_control1_ln6_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln6                   :  1; /* MRX_TEST_control1_ln6_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln6                   :  1; /* MRX_TEST_control1_ln6_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln6           :  1; /* MRX_TEST_control1_ln6_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln6_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln6_TYPE;

typedef MRX_TEST_control1_ln6_TYPE MRX_TEST_CONTROL1_LN6_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln7_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln7           :  1; /* MRX_TEST_control1_ln7_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln7                   :  1; /* MRX_TEST_control1_ln7_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln7                   :  1; /* MRX_TEST_control1_ln7_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln7           :  1; /* MRX_TEST_control1_ln7_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln7_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln7_TYPE;

typedef MRX_TEST_control1_ln7_TYPE MRX_TEST_CONTROL1_LN7_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln8_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln8           :  1; /* MRX_TEST_control1_ln8_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln8                   :  1; /* MRX_TEST_control1_ln8_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln8                   :  1; /* MRX_TEST_control1_ln8_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln8           :  1; /* MRX_TEST_control1_ln8_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln8_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln8_TYPE;

typedef MRX_TEST_control1_ln8_TYPE MRX_TEST_CONTROL1_LN8_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln9_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln9           :  1; /* MRX_TEST_control1_ln9_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln9                   :  1; /* MRX_TEST_control1_ln9_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln9                   :  1; /* MRX_TEST_control1_ln9_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln9           :  1; /* MRX_TEST_control1_ln9_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_control1_ln9_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_control1_ln9_TYPE;

typedef MRX_TEST_control1_ln9_TYPE MRX_TEST_CONTROL1_LN9_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln0_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln0               :  1; /* MRX_TEST_status1_ln0_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln0              :  1; /* MRX_TEST_status1_ln0_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln0              :  1; /* MRX_TEST_status1_ln0_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln0               :  1; /* MRX_TEST_status1_ln0_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln0_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln0_TYPE;

typedef MRX_TEST_status1_ln0_TYPE MRX_TEST_STATUS1_LN0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln1_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln1               :  1; /* MRX_TEST_status1_ln1_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln1              :  1; /* MRX_TEST_status1_ln1_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln1              :  1; /* MRX_TEST_status1_ln1_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln1               :  1; /* MRX_TEST_status1_ln1_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln1_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln1_TYPE;

typedef MRX_TEST_status1_ln1_TYPE MRX_TEST_STATUS1_LN1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln2_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln2               :  1; /* MRX_TEST_status1_ln2_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln2              :  1; /* MRX_TEST_status1_ln2_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln2              :  1; /* MRX_TEST_status1_ln2_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln2               :  1; /* MRX_TEST_status1_ln2_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln2_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln2_TYPE;

typedef MRX_TEST_status1_ln2_TYPE MRX_TEST_STATUS1_LN2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln3_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln3               :  1; /* MRX_TEST_status1_ln3_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln3              :  1; /* MRX_TEST_status1_ln3_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln3              :  1; /* MRX_TEST_status1_ln3_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln3               :  1; /* MRX_TEST_status1_ln3_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln3_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln3_TYPE;

typedef MRX_TEST_status1_ln3_TYPE MRX_TEST_STATUS1_LN3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln4_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln4               :  1; /* MRX_TEST_status1_ln4_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln4              :  1; /* MRX_TEST_status1_ln4_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln4              :  1; /* MRX_TEST_status1_ln4_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln4               :  1; /* MRX_TEST_status1_ln4_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln4_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln4_TYPE;

typedef MRX_TEST_status1_ln4_TYPE MRX_TEST_STATUS1_LN4_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln5_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln5               :  1; /* MRX_TEST_status1_ln5_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln5              :  1; /* MRX_TEST_status1_ln5_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln5              :  1; /* MRX_TEST_status1_ln5_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln5               :  1; /* MRX_TEST_status1_ln5_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln5_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln5_TYPE;

typedef MRX_TEST_status1_ln5_TYPE MRX_TEST_STATUS1_LN5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln6_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln6               :  1; /* MRX_TEST_status1_ln6_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln6              :  1; /* MRX_TEST_status1_ln6_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln6              :  1; /* MRX_TEST_status1_ln6_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln6               :  1; /* MRX_TEST_status1_ln6_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln6_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln6_TYPE;

typedef MRX_TEST_status1_ln6_TYPE MRX_TEST_STATUS1_LN6_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln7_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln7               :  1; /* MRX_TEST_status1_ln7_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln7              :  1; /* MRX_TEST_status1_ln7_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln7              :  1; /* MRX_TEST_status1_ln7_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln7               :  1; /* MRX_TEST_status1_ln7_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln7_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln7_TYPE;

typedef MRX_TEST_status1_ln7_TYPE MRX_TEST_STATUS1_LN7_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln8_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln8               :  1; /* MRX_TEST_status1_ln8_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln8              :  1; /* MRX_TEST_status1_ln8_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln8              :  1; /* MRX_TEST_status1_ln8_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln8               :  1; /* MRX_TEST_status1_ln8_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln8_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln8_TYPE;

typedef MRX_TEST_status1_ln8_TYPE MRX_TEST_STATUS1_LN8_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln9_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln9               :  1; /* MRX_TEST_status1_ln9_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln9              :  1; /* MRX_TEST_status1_ln9_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln9              :  1; /* MRX_TEST_status1_ln9_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln9               :  1; /* MRX_TEST_status1_ln9_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* MRX_TEST_status1_ln9_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MRX_TEST_status1_ln9_TYPE;

typedef MRX_TEST_status1_ln9_TYPE MRX_TEST_STATUS1_LN9_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for DRX_TEST Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t pat_chk_din                      : 16; /* DRX_TEST_pattern_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_din                      : 16; /* DRX_TEST_pattern_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DRX_TEST_pattern_TYPE;

typedef DRX_TEST_pattern_TYPE DRX_TEST_PATTERN_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_control_ln0_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln0           :  1; /* DRX_TEST_control_ln0_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln0                   :  1; /* DRX_TEST_control_ln0_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln0                   :  1; /* DRX_TEST_control_ln0_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln0           :  1; /* DRX_TEST_control_ln0_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_control_ln0_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DRX_TEST_control_ln0_TYPE;

typedef DRX_TEST_control_ln0_TYPE DRX_TEST_CONTROL_LN0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_control_ln1_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln1           :  1; /* DRX_TEST_control_ln1_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln1                   :  1; /* DRX_TEST_control_ln1_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln1                   :  1; /* DRX_TEST_control_ln1_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln1           :  1; /* DRX_TEST_control_ln1_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_control_ln1_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DRX_TEST_control_ln1_TYPE;

typedef DRX_TEST_control_ln1_TYPE DRX_TEST_CONTROL_LN1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_control_ln2_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln2           :  1; /* DRX_TEST_control_ln2_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln2                   :  1; /* DRX_TEST_control_ln2_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln2                   :  1; /* DRX_TEST_control_ln2_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln2           :  1; /* DRX_TEST_control_ln2_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_control_ln2_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DRX_TEST_control_ln2_TYPE;

typedef DRX_TEST_control_ln2_TYPE DRX_TEST_CONTROL_LN2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_control_ln3_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_unlock_dis_ln3           :  1; /* DRX_TEST_control_ln3_TYPE[01] - WO */ 
    uint32_t pat_chk_en_ln3                   :  1; /* DRX_TEST_control_ln3_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_en_ln3                   :  1; /* DRX_TEST_control_ln3_TYPE[00] - WO */ 
    uint32_t pat_chk_unlock_dis_ln3           :  1; /* DRX_TEST_control_ln3_TYPE[01] - WO */ 
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_control_ln3_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DRX_TEST_control_ln3_TYPE;

typedef DRX_TEST_control_ln3_TYPE DRX_TEST_CONTROL_LN3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_status_ln0_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln0               :  1; /* DRX_TEST_status_ln0_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln0              :  1; /* DRX_TEST_status_ln0_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln0              :  1; /* DRX_TEST_status_ln0_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln0               :  1; /* DRX_TEST_status_ln0_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_status_ln0_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DRX_TEST_status_ln0_TYPE;

typedef DRX_TEST_status_ln0_TYPE DRX_TEST_STATUS_LN0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_status_ln1_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln1               :  1; /* DRX_TEST_status_ln1_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln1              :  1; /* DRX_TEST_status_ln1_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln1              :  1; /* DRX_TEST_status_ln1_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln1               :  1; /* DRX_TEST_status_ln1_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_status_ln1_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DRX_TEST_status_ln1_TYPE;

typedef DRX_TEST_status_ln1_TYPE DRX_TEST_STATUS_LN1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_status_ln2_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln2               :  1; /* DRX_TEST_status_ln2_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln2              :  1; /* DRX_TEST_status_ln2_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln2              :  1; /* DRX_TEST_status_ln2_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln2               :  1; /* DRX_TEST_status_ln2_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_status_ln2_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DRX_TEST_status_ln2_TYPE;

typedef DRX_TEST_status_ln2_TYPE DRX_TEST_STATUS_LN2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_status_ln3_TYPE[15:02] - RSVD */ 
    uint32_t pat_chk_err_lh_ln3               :  1; /* DRX_TEST_status_ln3_TYPE[01] - RO */ 
    uint32_t pat_chk_lock_ll_ln3              :  1; /* DRX_TEST_status_ln3_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pat_chk_lock_ll_ln3              :  1; /* DRX_TEST_status_ln3_TYPE[00] - RO */ 
    uint32_t pat_chk_err_lh_ln3               :  1; /* DRX_TEST_status_ln3_TYPE[01] - RO */ 
    uint32_t reserved_for_eco_02              : 14; /* DRX_TEST_status_ln3_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DRX_TEST_status_ln3_TYPE;

typedef DRX_TEST_status_ln3_TYPE DRX_TEST_STATUS_LN3_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for MERLIN_IF Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane0_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_0_frc                :  1; /* MERLIN_IF_control1_lane0_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_0_frcval             :  1; /* MERLIN_IF_control1_lane0_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_0_frc               :  1; /* MERLIN_IF_control1_lane0_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_0_frcval            :  4; /* MERLIN_IF_control1_lane0_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_0_frc             :  1; /* MERLIN_IF_control1_lane0_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_0_frcval          :  1; /* MERLIN_IF_control1_lane0_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_0_frc              :  1; /* MERLIN_IF_control1_lane0_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_0_frcval           :  1; /* MERLIN_IF_control1_lane0_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_0_frcval           :  1; /* MERLIN_IF_control1_lane0_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_0_frc              :  1; /* MERLIN_IF_control1_lane0_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_0_frcval          :  1; /* MERLIN_IF_control1_lane0_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_0_frc             :  1; /* MERLIN_IF_control1_lane0_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_0_frcval            :  4; /* MERLIN_IF_control1_lane0_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_0_frc               :  1; /* MERLIN_IF_control1_lane0_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_0_frcval             :  1; /* MERLIN_IF_control1_lane0_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_0_frc                :  1; /* MERLIN_IF_control1_lane0_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane0_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane0_TYPE;

typedef MERLIN_IF_control1_lane0_TYPE MERLIN_IF_CONTROL1_LANE0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane1_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_1_frc                :  1; /* MERLIN_IF_control1_lane1_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_1_frcval             :  1; /* MERLIN_IF_control1_lane1_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_1_frc               :  1; /* MERLIN_IF_control1_lane1_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_1_frcval            :  4; /* MERLIN_IF_control1_lane1_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_1_frc             :  1; /* MERLIN_IF_control1_lane1_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_1_frcval          :  1; /* MERLIN_IF_control1_lane1_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_1_frc              :  1; /* MERLIN_IF_control1_lane1_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_1_frcval           :  1; /* MERLIN_IF_control1_lane1_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_1_frcval           :  1; /* MERLIN_IF_control1_lane1_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_1_frc              :  1; /* MERLIN_IF_control1_lane1_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_1_frcval          :  1; /* MERLIN_IF_control1_lane1_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_1_frc             :  1; /* MERLIN_IF_control1_lane1_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_1_frcval            :  4; /* MERLIN_IF_control1_lane1_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_1_frc               :  1; /* MERLIN_IF_control1_lane1_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_1_frcval             :  1; /* MERLIN_IF_control1_lane1_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_1_frc                :  1; /* MERLIN_IF_control1_lane1_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane1_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane1_TYPE;

typedef MERLIN_IF_control1_lane1_TYPE MERLIN_IF_CONTROL1_LANE1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane2_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_2_frc                :  1; /* MERLIN_IF_control1_lane2_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_2_frcval             :  1; /* MERLIN_IF_control1_lane2_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_2_frc               :  1; /* MERLIN_IF_control1_lane2_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_2_frcval            :  4; /* MERLIN_IF_control1_lane2_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_2_frc             :  1; /* MERLIN_IF_control1_lane2_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_2_frcval          :  1; /* MERLIN_IF_control1_lane2_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_2_frc              :  1; /* MERLIN_IF_control1_lane2_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_2_frcval           :  1; /* MERLIN_IF_control1_lane2_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_2_frcval           :  1; /* MERLIN_IF_control1_lane2_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_2_frc              :  1; /* MERLIN_IF_control1_lane2_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_2_frcval          :  1; /* MERLIN_IF_control1_lane2_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_2_frc             :  1; /* MERLIN_IF_control1_lane2_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_2_frcval            :  4; /* MERLIN_IF_control1_lane2_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_2_frc               :  1; /* MERLIN_IF_control1_lane2_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_2_frcval             :  1; /* MERLIN_IF_control1_lane2_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_2_frc                :  1; /* MERLIN_IF_control1_lane2_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane2_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane2_TYPE;

typedef MERLIN_IF_control1_lane2_TYPE MERLIN_IF_CONTROL1_LANE2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane3_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_3_frc                :  1; /* MERLIN_IF_control1_lane3_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_3_frcval             :  1; /* MERLIN_IF_control1_lane3_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_3_frc               :  1; /* MERLIN_IF_control1_lane3_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_3_frcval            :  4; /* MERLIN_IF_control1_lane3_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_3_frc             :  1; /* MERLIN_IF_control1_lane3_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_3_frcval          :  1; /* MERLIN_IF_control1_lane3_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_3_frc              :  1; /* MERLIN_IF_control1_lane3_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_3_frcval           :  1; /* MERLIN_IF_control1_lane3_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_3_frcval           :  1; /* MERLIN_IF_control1_lane3_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_3_frc              :  1; /* MERLIN_IF_control1_lane3_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_3_frcval          :  1; /* MERLIN_IF_control1_lane3_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_3_frc             :  1; /* MERLIN_IF_control1_lane3_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_3_frcval            :  4; /* MERLIN_IF_control1_lane3_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_3_frc               :  1; /* MERLIN_IF_control1_lane3_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_3_frcval             :  1; /* MERLIN_IF_control1_lane3_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_3_frc                :  1; /* MERLIN_IF_control1_lane3_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane3_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane3_TYPE;

typedef MERLIN_IF_control1_lane3_TYPE MERLIN_IF_CONTROL1_LANE3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane4_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_4_frc                :  1; /* MERLIN_IF_control1_lane4_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_4_frcval             :  1; /* MERLIN_IF_control1_lane4_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_4_frc               :  1; /* MERLIN_IF_control1_lane4_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_4_frcval            :  4; /* MERLIN_IF_control1_lane4_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_4_frc             :  1; /* MERLIN_IF_control1_lane4_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_4_frcval          :  1; /* MERLIN_IF_control1_lane4_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_4_frc              :  1; /* MERLIN_IF_control1_lane4_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_4_frcval           :  1; /* MERLIN_IF_control1_lane4_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_4_frcval           :  1; /* MERLIN_IF_control1_lane4_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_4_frc              :  1; /* MERLIN_IF_control1_lane4_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_4_frcval          :  1; /* MERLIN_IF_control1_lane4_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_4_frc             :  1; /* MERLIN_IF_control1_lane4_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_4_frcval            :  4; /* MERLIN_IF_control1_lane4_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_4_frc               :  1; /* MERLIN_IF_control1_lane4_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_4_frcval             :  1; /* MERLIN_IF_control1_lane4_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_4_frc                :  1; /* MERLIN_IF_control1_lane4_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane4_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane4_TYPE;

typedef MERLIN_IF_control1_lane4_TYPE MERLIN_IF_CONTROL1_LANE4_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane5_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_5_frc                :  1; /* MERLIN_IF_control1_lane5_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_5_frcval             :  1; /* MERLIN_IF_control1_lane5_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_5_frc               :  1; /* MERLIN_IF_control1_lane5_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_5_frcval            :  4; /* MERLIN_IF_control1_lane5_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_5_frc             :  1; /* MERLIN_IF_control1_lane5_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_5_frcval          :  1; /* MERLIN_IF_control1_lane5_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_5_frc              :  1; /* MERLIN_IF_control1_lane5_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_5_frcval           :  1; /* MERLIN_IF_control1_lane5_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_5_frcval           :  1; /* MERLIN_IF_control1_lane5_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_5_frc              :  1; /* MERLIN_IF_control1_lane5_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_5_frcval          :  1; /* MERLIN_IF_control1_lane5_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_5_frc             :  1; /* MERLIN_IF_control1_lane5_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_5_frcval            :  4; /* MERLIN_IF_control1_lane5_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_5_frc               :  1; /* MERLIN_IF_control1_lane5_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_5_frcval             :  1; /* MERLIN_IF_control1_lane5_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_5_frc                :  1; /* MERLIN_IF_control1_lane5_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane5_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane5_TYPE;

typedef MERLIN_IF_control1_lane5_TYPE MERLIN_IF_CONTROL1_LANE5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane6_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_6_frc                :  1; /* MERLIN_IF_control1_lane6_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_6_frcval             :  1; /* MERLIN_IF_control1_lane6_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_6_frc               :  1; /* MERLIN_IF_control1_lane6_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_6_frcval            :  4; /* MERLIN_IF_control1_lane6_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_6_frc             :  1; /* MERLIN_IF_control1_lane6_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_6_frcval          :  1; /* MERLIN_IF_control1_lane6_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_6_frc              :  1; /* MERLIN_IF_control1_lane6_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_6_frcval           :  1; /* MERLIN_IF_control1_lane6_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_6_frcval           :  1; /* MERLIN_IF_control1_lane6_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_6_frc              :  1; /* MERLIN_IF_control1_lane6_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_6_frcval          :  1; /* MERLIN_IF_control1_lane6_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_6_frc             :  1; /* MERLIN_IF_control1_lane6_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_6_frcval            :  4; /* MERLIN_IF_control1_lane6_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_6_frc               :  1; /* MERLIN_IF_control1_lane6_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_6_frcval             :  1; /* MERLIN_IF_control1_lane6_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_6_frc                :  1; /* MERLIN_IF_control1_lane6_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane6_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane6_TYPE;

typedef MERLIN_IF_control1_lane6_TYPE MERLIN_IF_CONTROL1_LANE6_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane7_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_7_frc                :  1; /* MERLIN_IF_control1_lane7_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_7_frcval             :  1; /* MERLIN_IF_control1_lane7_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_7_frc               :  1; /* MERLIN_IF_control1_lane7_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_7_frcval            :  4; /* MERLIN_IF_control1_lane7_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_7_frc             :  1; /* MERLIN_IF_control1_lane7_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_7_frcval          :  1; /* MERLIN_IF_control1_lane7_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_7_frc              :  1; /* MERLIN_IF_control1_lane7_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_7_frcval           :  1; /* MERLIN_IF_control1_lane7_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_7_frcval           :  1; /* MERLIN_IF_control1_lane7_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_7_frc              :  1; /* MERLIN_IF_control1_lane7_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_7_frcval          :  1; /* MERLIN_IF_control1_lane7_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_7_frc             :  1; /* MERLIN_IF_control1_lane7_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_7_frcval            :  4; /* MERLIN_IF_control1_lane7_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_7_frc               :  1; /* MERLIN_IF_control1_lane7_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_7_frcval             :  1; /* MERLIN_IF_control1_lane7_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_7_frc                :  1; /* MERLIN_IF_control1_lane7_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane7_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane7_TYPE;

typedef MERLIN_IF_control1_lane7_TYPE MERLIN_IF_CONTROL1_LANE7_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane8_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_8_frc                :  1; /* MERLIN_IF_control1_lane8_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_8_frcval             :  1; /* MERLIN_IF_control1_lane8_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_8_frc               :  1; /* MERLIN_IF_control1_lane8_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_8_frcval            :  4; /* MERLIN_IF_control1_lane8_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_8_frc             :  1; /* MERLIN_IF_control1_lane8_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_8_frcval          :  1; /* MERLIN_IF_control1_lane8_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_8_frc              :  1; /* MERLIN_IF_control1_lane8_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_8_frcval           :  1; /* MERLIN_IF_control1_lane8_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_8_frcval           :  1; /* MERLIN_IF_control1_lane8_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_8_frc              :  1; /* MERLIN_IF_control1_lane8_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_8_frcval          :  1; /* MERLIN_IF_control1_lane8_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_8_frc             :  1; /* MERLIN_IF_control1_lane8_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_8_frcval            :  4; /* MERLIN_IF_control1_lane8_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_8_frc               :  1; /* MERLIN_IF_control1_lane8_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_8_frcval             :  1; /* MERLIN_IF_control1_lane8_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_8_frc                :  1; /* MERLIN_IF_control1_lane8_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane8_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane8_TYPE;

typedef MERLIN_IF_control1_lane8_TYPE MERLIN_IF_CONTROL1_LANE8_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane9_TYPE[15:11] - RSVD */ 
    uint32_t pmd_ext_los_9_frc                :  1; /* MERLIN_IF_control1_lane9_TYPE[10] - WO */ 
    uint32_t pmd_ext_los_9_frcval             :  1; /* MERLIN_IF_control1_lane9_TYPE[09] - WO */ 
    uint32_t pmd_osr_mode_9_frc               :  1; /* MERLIN_IF_control1_lane9_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_9_frcval            :  4; /* MERLIN_IF_control1_lane9_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_9_frc             :  1; /* MERLIN_IF_control1_lane9_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_9_frcval          :  1; /* MERLIN_IF_control1_lane9_TYPE[02] - WO */ 
    uint32_t pmd_rx_dme_en_9_frc              :  1; /* MERLIN_IF_control1_lane9_TYPE[01] - WO */ 
    uint32_t pmd_rx_dme_en_9_frcval           :  1; /* MERLIN_IF_control1_lane9_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_dme_en_9_frcval           :  1; /* MERLIN_IF_control1_lane9_TYPE[00] - WO */ 
    uint32_t pmd_rx_dme_en_9_frc              :  1; /* MERLIN_IF_control1_lane9_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_9_frcval          :  1; /* MERLIN_IF_control1_lane9_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_9_frc             :  1; /* MERLIN_IF_control1_lane9_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_9_frcval            :  4; /* MERLIN_IF_control1_lane9_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_9_frc               :  1; /* MERLIN_IF_control1_lane9_TYPE[08] - WO */ 
    uint32_t pmd_ext_los_9_frcval             :  1; /* MERLIN_IF_control1_lane9_TYPE[09] - WO */ 
    uint32_t pmd_ext_los_9_frc                :  1; /* MERLIN_IF_control1_lane9_TYPE[10] - WO */ 
    uint32_t reserved_11                      :  5; /* MERLIN_IF_control1_lane9_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control1_lane9_TYPE;

typedef MERLIN_IF_control1_lane9_TYPE MERLIN_IF_CONTROL1_LANE9_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane0_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_0_frc          :  1; /* MERLIN_IF_control2_lane0_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_0_frcval       :  1; /* MERLIN_IF_control2_lane0_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_0_frc          :  1; /* MERLIN_IF_control2_lane0_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_0_frcval       :  1; /* MERLIN_IF_control2_lane0_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_0_frc           :  1; /* MERLIN_IF_control2_lane0_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_0_frcval        :  1; /* MERLIN_IF_control2_lane0_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_0_frc              :  1; /* MERLIN_IF_control2_lane0_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_0_frcval           :  1; /* MERLIN_IF_control2_lane0_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_0_frcval           :  1; /* MERLIN_IF_control2_lane0_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_0_frc              :  1; /* MERLIN_IF_control2_lane0_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_0_frcval        :  1; /* MERLIN_IF_control2_lane0_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_0_frc           :  1; /* MERLIN_IF_control2_lane0_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_0_frcval       :  1; /* MERLIN_IF_control2_lane0_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_0_frc          :  1; /* MERLIN_IF_control2_lane0_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_0_frcval       :  1; /* MERLIN_IF_control2_lane0_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_0_frc          :  1; /* MERLIN_IF_control2_lane0_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane0_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane0_TYPE;

typedef MERLIN_IF_control2_lane0_TYPE MERLIN_IF_CONTROL2_LANE0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane1_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_1_frc          :  1; /* MERLIN_IF_control2_lane1_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_1_frcval       :  1; /* MERLIN_IF_control2_lane1_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_1_frc          :  1; /* MERLIN_IF_control2_lane1_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_1_frcval       :  1; /* MERLIN_IF_control2_lane1_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_1_frc           :  1; /* MERLIN_IF_control2_lane1_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_1_frcval        :  1; /* MERLIN_IF_control2_lane1_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_1_frc              :  1; /* MERLIN_IF_control2_lane1_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_1_frcval           :  1; /* MERLIN_IF_control2_lane1_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_1_frcval           :  1; /* MERLIN_IF_control2_lane1_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_1_frc              :  1; /* MERLIN_IF_control2_lane1_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_1_frcval        :  1; /* MERLIN_IF_control2_lane1_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_1_frc           :  1; /* MERLIN_IF_control2_lane1_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_1_frcval       :  1; /* MERLIN_IF_control2_lane1_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_1_frc          :  1; /* MERLIN_IF_control2_lane1_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_1_frcval       :  1; /* MERLIN_IF_control2_lane1_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_1_frc          :  1; /* MERLIN_IF_control2_lane1_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane1_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane1_TYPE;

typedef MERLIN_IF_control2_lane1_TYPE MERLIN_IF_CONTROL2_LANE1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane2_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_2_frc          :  1; /* MERLIN_IF_control2_lane2_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_2_frcval       :  1; /* MERLIN_IF_control2_lane2_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_2_frc          :  1; /* MERLIN_IF_control2_lane2_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_2_frcval       :  1; /* MERLIN_IF_control2_lane2_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_2_frc           :  1; /* MERLIN_IF_control2_lane2_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_2_frcval        :  1; /* MERLIN_IF_control2_lane2_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_2_frc              :  1; /* MERLIN_IF_control2_lane2_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_2_frcval           :  1; /* MERLIN_IF_control2_lane2_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_2_frcval           :  1; /* MERLIN_IF_control2_lane2_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_2_frc              :  1; /* MERLIN_IF_control2_lane2_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_2_frcval        :  1; /* MERLIN_IF_control2_lane2_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_2_frc           :  1; /* MERLIN_IF_control2_lane2_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_2_frcval       :  1; /* MERLIN_IF_control2_lane2_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_2_frc          :  1; /* MERLIN_IF_control2_lane2_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_2_frcval       :  1; /* MERLIN_IF_control2_lane2_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_2_frc          :  1; /* MERLIN_IF_control2_lane2_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane2_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane2_TYPE;

typedef MERLIN_IF_control2_lane2_TYPE MERLIN_IF_CONTROL2_LANE2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane3_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_3_frc          :  1; /* MERLIN_IF_control2_lane3_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_3_frcval       :  1; /* MERLIN_IF_control2_lane3_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_3_frc          :  1; /* MERLIN_IF_control2_lane3_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_3_frcval       :  1; /* MERLIN_IF_control2_lane3_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_3_frc           :  1; /* MERLIN_IF_control2_lane3_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_3_frcval        :  1; /* MERLIN_IF_control2_lane3_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_3_frc              :  1; /* MERLIN_IF_control2_lane3_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_3_frcval           :  1; /* MERLIN_IF_control2_lane3_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_3_frcval           :  1; /* MERLIN_IF_control2_lane3_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_3_frc              :  1; /* MERLIN_IF_control2_lane3_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_3_frcval        :  1; /* MERLIN_IF_control2_lane3_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_3_frc           :  1; /* MERLIN_IF_control2_lane3_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_3_frcval       :  1; /* MERLIN_IF_control2_lane3_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_3_frc          :  1; /* MERLIN_IF_control2_lane3_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_3_frcval       :  1; /* MERLIN_IF_control2_lane3_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_3_frc          :  1; /* MERLIN_IF_control2_lane3_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane3_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane3_TYPE;

typedef MERLIN_IF_control2_lane3_TYPE MERLIN_IF_CONTROL2_LANE3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane4_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_4_frc          :  1; /* MERLIN_IF_control2_lane4_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_4_frcval       :  1; /* MERLIN_IF_control2_lane4_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_4_frc          :  1; /* MERLIN_IF_control2_lane4_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_4_frcval       :  1; /* MERLIN_IF_control2_lane4_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_4_frc           :  1; /* MERLIN_IF_control2_lane4_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_4_frcval        :  1; /* MERLIN_IF_control2_lane4_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_4_frc              :  1; /* MERLIN_IF_control2_lane4_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_4_frcval           :  1; /* MERLIN_IF_control2_lane4_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_4_frcval           :  1; /* MERLIN_IF_control2_lane4_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_4_frc              :  1; /* MERLIN_IF_control2_lane4_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_4_frcval        :  1; /* MERLIN_IF_control2_lane4_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_4_frc           :  1; /* MERLIN_IF_control2_lane4_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_4_frcval       :  1; /* MERLIN_IF_control2_lane4_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_4_frc          :  1; /* MERLIN_IF_control2_lane4_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_4_frcval       :  1; /* MERLIN_IF_control2_lane4_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_4_frc          :  1; /* MERLIN_IF_control2_lane4_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane4_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane4_TYPE;

typedef MERLIN_IF_control2_lane4_TYPE MERLIN_IF_CONTROL2_LANE4_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane5_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_5_frc          :  1; /* MERLIN_IF_control2_lane5_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_5_frcval       :  1; /* MERLIN_IF_control2_lane5_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_5_frc          :  1; /* MERLIN_IF_control2_lane5_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_5_frcval       :  1; /* MERLIN_IF_control2_lane5_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_5_frc           :  1; /* MERLIN_IF_control2_lane5_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_5_frcval        :  1; /* MERLIN_IF_control2_lane5_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_5_frc              :  1; /* MERLIN_IF_control2_lane5_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_5_frcval           :  1; /* MERLIN_IF_control2_lane5_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_5_frcval           :  1; /* MERLIN_IF_control2_lane5_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_5_frc              :  1; /* MERLIN_IF_control2_lane5_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_5_frcval        :  1; /* MERLIN_IF_control2_lane5_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_5_frc           :  1; /* MERLIN_IF_control2_lane5_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_5_frcval       :  1; /* MERLIN_IF_control2_lane5_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_5_frc          :  1; /* MERLIN_IF_control2_lane5_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_5_frcval       :  1; /* MERLIN_IF_control2_lane5_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_5_frc          :  1; /* MERLIN_IF_control2_lane5_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane5_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane5_TYPE;

typedef MERLIN_IF_control2_lane5_TYPE MERLIN_IF_CONTROL2_LANE5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane6_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_6_frc          :  1; /* MERLIN_IF_control2_lane6_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_6_frcval       :  1; /* MERLIN_IF_control2_lane6_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_6_frc          :  1; /* MERLIN_IF_control2_lane6_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_6_frcval       :  1; /* MERLIN_IF_control2_lane6_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_6_frc           :  1; /* MERLIN_IF_control2_lane6_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_6_frcval        :  1; /* MERLIN_IF_control2_lane6_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_6_frc              :  1; /* MERLIN_IF_control2_lane6_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_6_frcval           :  1; /* MERLIN_IF_control2_lane6_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_6_frcval           :  1; /* MERLIN_IF_control2_lane6_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_6_frc              :  1; /* MERLIN_IF_control2_lane6_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_6_frcval        :  1; /* MERLIN_IF_control2_lane6_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_6_frc           :  1; /* MERLIN_IF_control2_lane6_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_6_frcval       :  1; /* MERLIN_IF_control2_lane6_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_6_frc          :  1; /* MERLIN_IF_control2_lane6_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_6_frcval       :  1; /* MERLIN_IF_control2_lane6_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_6_frc          :  1; /* MERLIN_IF_control2_lane6_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane6_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane6_TYPE;

typedef MERLIN_IF_control2_lane6_TYPE MERLIN_IF_CONTROL2_LANE6_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane7_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_7_frc          :  1; /* MERLIN_IF_control2_lane7_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_7_frcval       :  1; /* MERLIN_IF_control2_lane7_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_7_frc          :  1; /* MERLIN_IF_control2_lane7_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_7_frcval       :  1; /* MERLIN_IF_control2_lane7_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_7_frc           :  1; /* MERLIN_IF_control2_lane7_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_7_frcval        :  1; /* MERLIN_IF_control2_lane7_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_7_frc              :  1; /* MERLIN_IF_control2_lane7_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_7_frcval           :  1; /* MERLIN_IF_control2_lane7_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_7_frcval           :  1; /* MERLIN_IF_control2_lane7_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_7_frc              :  1; /* MERLIN_IF_control2_lane7_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_7_frcval        :  1; /* MERLIN_IF_control2_lane7_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_7_frc           :  1; /* MERLIN_IF_control2_lane7_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_7_frcval       :  1; /* MERLIN_IF_control2_lane7_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_7_frc          :  1; /* MERLIN_IF_control2_lane7_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_7_frcval       :  1; /* MERLIN_IF_control2_lane7_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_7_frc          :  1; /* MERLIN_IF_control2_lane7_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane7_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane7_TYPE;

typedef MERLIN_IF_control2_lane7_TYPE MERLIN_IF_CONTROL2_LANE7_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane8_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_8_frc          :  1; /* MERLIN_IF_control2_lane8_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_8_frcval       :  1; /* MERLIN_IF_control2_lane8_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_8_frc          :  1; /* MERLIN_IF_control2_lane8_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_8_frcval       :  1; /* MERLIN_IF_control2_lane8_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_8_frc           :  1; /* MERLIN_IF_control2_lane8_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_8_frcval        :  1; /* MERLIN_IF_control2_lane8_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_8_frc              :  1; /* MERLIN_IF_control2_lane8_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_8_frcval           :  1; /* MERLIN_IF_control2_lane8_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_8_frcval           :  1; /* MERLIN_IF_control2_lane8_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_8_frc              :  1; /* MERLIN_IF_control2_lane8_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_8_frcval        :  1; /* MERLIN_IF_control2_lane8_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_8_frc           :  1; /* MERLIN_IF_control2_lane8_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_8_frcval       :  1; /* MERLIN_IF_control2_lane8_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_8_frc          :  1; /* MERLIN_IF_control2_lane8_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_8_frcval       :  1; /* MERLIN_IF_control2_lane8_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_8_frc          :  1; /* MERLIN_IF_control2_lane8_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane8_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane8_TYPE;

typedef MERLIN_IF_control2_lane8_TYPE MERLIN_IF_CONTROL2_LANE8_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane9_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_9_frc          :  1; /* MERLIN_IF_control2_lane9_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_9_frcval       :  1; /* MERLIN_IF_control2_lane9_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_9_frc          :  1; /* MERLIN_IF_control2_lane9_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_9_frcval       :  1; /* MERLIN_IF_control2_lane9_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_9_frc           :  1; /* MERLIN_IF_control2_lane9_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_9_frcval        :  1; /* MERLIN_IF_control2_lane9_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_9_frc              :  1; /* MERLIN_IF_control2_lane9_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_9_frcval           :  1; /* MERLIN_IF_control2_lane9_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_9_frcval           :  1; /* MERLIN_IF_control2_lane9_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_9_frc              :  1; /* MERLIN_IF_control2_lane9_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_9_frcval        :  1; /* MERLIN_IF_control2_lane9_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_9_frc           :  1; /* MERLIN_IF_control2_lane9_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_9_frcval       :  1; /* MERLIN_IF_control2_lane9_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_9_frc          :  1; /* MERLIN_IF_control2_lane9_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_9_frcval       :  1; /* MERLIN_IF_control2_lane9_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_9_frc          :  1; /* MERLIN_IF_control2_lane9_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* MERLIN_IF_control2_lane9_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_control2_lane9_TYPE;

typedef MERLIN_IF_control2_lane9_TYPE MERLIN_IF_CONTROL2_LANE9_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_10                      :  6; /* MERLIN_IF_common_control_TYPE[15:10] - RSVD */ 
    uint32_t i_refsel                         :  3; /* MERLIN_IF_common_control_TYPE[09:07] - WO */ 
    uint32_t i_ref_cmos_clk_hz                :  1; /* MERLIN_IF_common_control_TYPE[06] - WO */ 
    uint32_t i_pd_cml_refclk_chout            :  1; /* MERLIN_IF_common_control_TYPE[05] - WO */ 
    uint32_t pmd_iddq                         :  1; /* MERLIN_IF_common_control_TYPE[04] - WO */ 
    uint32_t pmd_core_dp_h_rstb_frc           :  1; /* MERLIN_IF_common_control_TYPE[03] - WO */ 
    uint32_t pmd_core_dp_h_rstb_frcval        :  1; /* MERLIN_IF_common_control_TYPE[02] - WO */ 
    uint32_t pmd_por_h_rstb_frc               :  1; /* MERLIN_IF_common_control_TYPE[01] - WO */ 
    uint32_t pmd_por_h_rstb_frcval            :  1; /* MERLIN_IF_common_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_por_h_rstb_frcval            :  1; /* MERLIN_IF_common_control_TYPE[00] - WO */ 
    uint32_t pmd_por_h_rstb_frc               :  1; /* MERLIN_IF_common_control_TYPE[01] - WO */ 
    uint32_t pmd_core_dp_h_rstb_frcval        :  1; /* MERLIN_IF_common_control_TYPE[02] - WO */ 
    uint32_t pmd_core_dp_h_rstb_frc           :  1; /* MERLIN_IF_common_control_TYPE[03] - WO */ 
    uint32_t pmd_iddq                         :  1; /* MERLIN_IF_common_control_TYPE[04] - WO */ 
    uint32_t i_pd_cml_refclk_chout            :  1; /* MERLIN_IF_common_control_TYPE[05] - WO */ 
    uint32_t i_ref_cmos_clk_hz                :  1; /* MERLIN_IF_common_control_TYPE[06] - WO */ 
    uint32_t i_refsel                         :  3; /* MERLIN_IF_common_control_TYPE[09:07] - WO */ 
    uint32_t reserved_10                      :  6; /* MERLIN_IF_common_control_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_common_control_TYPE;

typedef MERLIN_IF_common_control_TYPE MERLIN_IF_COMMON_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_06                      : 10; /* MERLIN_IF_rescal_TYPE[15:06] - RSVD */ 
    uint32_t pmd_rescal_done_bypass           :  1; /* MERLIN_IF_rescal_TYPE[05] - WO */ 
    uint32_t pmd_rescal_frc                   :  1; /* MERLIN_IF_rescal_TYPE[04] - WO */ 
    uint32_t pmd_rescal_frcval                :  4; /* MERLIN_IF_rescal_TYPE[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rescal_frcval                :  4; /* MERLIN_IF_rescal_TYPE[03:00] - WO */ 
    uint32_t pmd_rescal_frc                   :  1; /* MERLIN_IF_rescal_TYPE[04] - WO */ 
    uint32_t pmd_rescal_done_bypass           :  1; /* MERLIN_IF_rescal_TYPE[05] - WO */ 
    uint32_t reserved_06                      : 10; /* MERLIN_IF_rescal_TYPE[15:06] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_rescal_TYPE;

typedef MERLIN_IF_rescal_TYPE MERLIN_IF_RESCAL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane0_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_0                 :  1; /* MERLIN_IF_repeater_status_lane0_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_0                 :  1; /* MERLIN_IF_repeater_status_lane0_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_0                    :  1; /* MERLIN_IF_repeater_status_lane0_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_0              :  1; /* MERLIN_IF_repeater_status_lane0_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_0              :  1; /* MERLIN_IF_repeater_status_lane0_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_0                    :  1; /* MERLIN_IF_repeater_status_lane0_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_0                 :  1; /* MERLIN_IF_repeater_status_lane0_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_0                 :  1; /* MERLIN_IF_repeater_status_lane0_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane0_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane0_TYPE;

typedef MERLIN_IF_repeater_status_lane0_TYPE MERLIN_IF_REPEATER_STATUS_LANE0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane1_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_1                 :  1; /* MERLIN_IF_repeater_status_lane1_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_1                 :  1; /* MERLIN_IF_repeater_status_lane1_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_1                    :  1; /* MERLIN_IF_repeater_status_lane1_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_1              :  1; /* MERLIN_IF_repeater_status_lane1_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_1              :  1; /* MERLIN_IF_repeater_status_lane1_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_1                    :  1; /* MERLIN_IF_repeater_status_lane1_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_1                 :  1; /* MERLIN_IF_repeater_status_lane1_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_1                 :  1; /* MERLIN_IF_repeater_status_lane1_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane1_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane1_TYPE;

typedef MERLIN_IF_repeater_status_lane1_TYPE MERLIN_IF_REPEATER_STATUS_LANE1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane2_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_2                 :  1; /* MERLIN_IF_repeater_status_lane2_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_2                 :  1; /* MERLIN_IF_repeater_status_lane2_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_2                    :  1; /* MERLIN_IF_repeater_status_lane2_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_2              :  1; /* MERLIN_IF_repeater_status_lane2_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_2              :  1; /* MERLIN_IF_repeater_status_lane2_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_2                    :  1; /* MERLIN_IF_repeater_status_lane2_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_2                 :  1; /* MERLIN_IF_repeater_status_lane2_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_2                 :  1; /* MERLIN_IF_repeater_status_lane2_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane2_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane2_TYPE;

typedef MERLIN_IF_repeater_status_lane2_TYPE MERLIN_IF_REPEATER_STATUS_LANE2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane3_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_3                 :  1; /* MERLIN_IF_repeater_status_lane3_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_3                 :  1; /* MERLIN_IF_repeater_status_lane3_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_3                    :  1; /* MERLIN_IF_repeater_status_lane3_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_3              :  1; /* MERLIN_IF_repeater_status_lane3_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_3              :  1; /* MERLIN_IF_repeater_status_lane3_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_3                    :  1; /* MERLIN_IF_repeater_status_lane3_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_3                 :  1; /* MERLIN_IF_repeater_status_lane3_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_3                 :  1; /* MERLIN_IF_repeater_status_lane3_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane3_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane3_TYPE;

typedef MERLIN_IF_repeater_status_lane3_TYPE MERLIN_IF_REPEATER_STATUS_LANE3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane4_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_4                 :  1; /* MERLIN_IF_repeater_status_lane4_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_4                 :  1; /* MERLIN_IF_repeater_status_lane4_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_4                    :  1; /* MERLIN_IF_repeater_status_lane4_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_4              :  1; /* MERLIN_IF_repeater_status_lane4_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_4              :  1; /* MERLIN_IF_repeater_status_lane4_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_4                    :  1; /* MERLIN_IF_repeater_status_lane4_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_4                 :  1; /* MERLIN_IF_repeater_status_lane4_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_4                 :  1; /* MERLIN_IF_repeater_status_lane4_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane4_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane4_TYPE;

typedef MERLIN_IF_repeater_status_lane4_TYPE MERLIN_IF_REPEATER_STATUS_LANE4_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane5_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_5                 :  1; /* MERLIN_IF_repeater_status_lane5_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_5                 :  1; /* MERLIN_IF_repeater_status_lane5_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_5                    :  1; /* MERLIN_IF_repeater_status_lane5_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_5              :  1; /* MERLIN_IF_repeater_status_lane5_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_5              :  1; /* MERLIN_IF_repeater_status_lane5_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_5                    :  1; /* MERLIN_IF_repeater_status_lane5_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_5                 :  1; /* MERLIN_IF_repeater_status_lane5_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_5                 :  1; /* MERLIN_IF_repeater_status_lane5_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane5_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane5_TYPE;

typedef MERLIN_IF_repeater_status_lane5_TYPE MERLIN_IF_REPEATER_STATUS_LANE5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane6_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_6                 :  1; /* MERLIN_IF_repeater_status_lane6_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_6                 :  1; /* MERLIN_IF_repeater_status_lane6_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_6                    :  1; /* MERLIN_IF_repeater_status_lane6_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_6              :  1; /* MERLIN_IF_repeater_status_lane6_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_6              :  1; /* MERLIN_IF_repeater_status_lane6_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_6                    :  1; /* MERLIN_IF_repeater_status_lane6_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_6                 :  1; /* MERLIN_IF_repeater_status_lane6_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_6                 :  1; /* MERLIN_IF_repeater_status_lane6_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane6_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane6_TYPE;

typedef MERLIN_IF_repeater_status_lane6_TYPE MERLIN_IF_REPEATER_STATUS_LANE6_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane7_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_7                 :  1; /* MERLIN_IF_repeater_status_lane7_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_7                 :  1; /* MERLIN_IF_repeater_status_lane7_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_7                    :  1; /* MERLIN_IF_repeater_status_lane7_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_7              :  1; /* MERLIN_IF_repeater_status_lane7_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_7              :  1; /* MERLIN_IF_repeater_status_lane7_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_7                    :  1; /* MERLIN_IF_repeater_status_lane7_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_7                 :  1; /* MERLIN_IF_repeater_status_lane7_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_7                 :  1; /* MERLIN_IF_repeater_status_lane7_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane7_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane7_TYPE;

typedef MERLIN_IF_repeater_status_lane7_TYPE MERLIN_IF_REPEATER_STATUS_LANE7_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane8_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_8                 :  1; /* MERLIN_IF_repeater_status_lane8_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_8                 :  1; /* MERLIN_IF_repeater_status_lane8_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_8                    :  1; /* MERLIN_IF_repeater_status_lane8_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_8              :  1; /* MERLIN_IF_repeater_status_lane8_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_8              :  1; /* MERLIN_IF_repeater_status_lane8_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_8                    :  1; /* MERLIN_IF_repeater_status_lane8_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_8                 :  1; /* MERLIN_IF_repeater_status_lane8_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_8                 :  1; /* MERLIN_IF_repeater_status_lane8_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane8_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane8_TYPE;

typedef MERLIN_IF_repeater_status_lane8_TYPE MERLIN_IF_REPEATER_STATUS_LANE8_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane9_TYPE[15:04] - RSVD */ 
    uint32_t pmd_tx_clk_vld_9                 :  1; /* MERLIN_IF_repeater_status_lane9_TYPE[03] - RO */ 
    uint32_t pmd_rx_clk_vld_9                 :  1; /* MERLIN_IF_repeater_status_lane9_TYPE[02] - RO */ 
    uint32_t pmd_rx_lock_9                    :  1; /* MERLIN_IF_repeater_status_lane9_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_9              :  1; /* MERLIN_IF_repeater_status_lane9_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_signal_detect_9              :  1; /* MERLIN_IF_repeater_status_lane9_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_9                    :  1; /* MERLIN_IF_repeater_status_lane9_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_9                 :  1; /* MERLIN_IF_repeater_status_lane9_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_9                 :  1; /* MERLIN_IF_repeater_status_lane9_TYPE[03] - RO */ 
    uint32_t reserved_04                      : 12; /* MERLIN_IF_repeater_status_lane9_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_repeater_status_lane9_TYPE;

typedef MERLIN_IF_repeater_status_lane9_TYPE MERLIN_IF_REPEATER_STATUS_LANE9_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_01                      : 15; /* MERLIN_IF_pmd_pll_lock_status_TYPE[15:01] - RSVD */ 
    uint32_t pmd_pll_lock                     :  1; /* MERLIN_IF_pmd_pll_lock_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_pll_lock                     :  1; /* MERLIN_IF_pmd_pll_lock_status_TYPE[00] - RO */ 
    uint32_t reserved_01                      : 15; /* MERLIN_IF_pmd_pll_lock_status_TYPE[15:01] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} MERLIN_IF_pmd_pll_lock_status_TYPE;

typedef MERLIN_IF_pmd_pll_lock_status_TYPE MERLIN_IF_PMD_PLL_LOCK_STATUS_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for FALCON_IF Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_09                      :  7; /* FALCON_IF_control1_lane0_TYPE[15:09] - RSVD */ 
    uint32_t pmd_osr_mode_0_frc               :  1; /* FALCON_IF_control1_lane0_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_0_frcval            :  4; /* FALCON_IF_control1_lane0_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_0_frc             :  1; /* FALCON_IF_control1_lane0_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_0_frcval          :  1; /* FALCON_IF_control1_lane0_TYPE[02] - WO */ 
    uint32_t pmd_ext_los_0_frc                :  1; /* FALCON_IF_control1_lane0_TYPE[01] - WO */ 
    uint32_t pmd_ext_los_0_frcval             :  1; /* FALCON_IF_control1_lane0_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ext_los_0_frcval             :  1; /* FALCON_IF_control1_lane0_TYPE[00] - WO */ 
    uint32_t pmd_ext_los_0_frc                :  1; /* FALCON_IF_control1_lane0_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_0_frcval          :  1; /* FALCON_IF_control1_lane0_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_0_frc             :  1; /* FALCON_IF_control1_lane0_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_0_frcval            :  4; /* FALCON_IF_control1_lane0_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_0_frc               :  1; /* FALCON_IF_control1_lane0_TYPE[08] - WO */ 
    uint32_t reserved_09                      :  7; /* FALCON_IF_control1_lane0_TYPE[15:09] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_control1_lane0_TYPE;

typedef FALCON_IF_control1_lane0_TYPE FALCON_IF_CONTROL1_LANE0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_09                      :  7; /* FALCON_IF_control1_lane1_TYPE[15:09] - RSVD */ 
    uint32_t pmd_osr_mode_1_frc               :  1; /* FALCON_IF_control1_lane1_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_1_frcval            :  4; /* FALCON_IF_control1_lane1_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_1_frc             :  1; /* FALCON_IF_control1_lane1_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_1_frcval          :  1; /* FALCON_IF_control1_lane1_TYPE[02] - WO */ 
    uint32_t pmd_ext_los_1_frc                :  1; /* FALCON_IF_control1_lane1_TYPE[01] - WO */ 
    uint32_t pmd_ext_los_1_frcval             :  1; /* FALCON_IF_control1_lane1_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ext_los_1_frcval             :  1; /* FALCON_IF_control1_lane1_TYPE[00] - WO */ 
    uint32_t pmd_ext_los_1_frc                :  1; /* FALCON_IF_control1_lane1_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_1_frcval          :  1; /* FALCON_IF_control1_lane1_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_1_frc             :  1; /* FALCON_IF_control1_lane1_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_1_frcval            :  4; /* FALCON_IF_control1_lane1_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_1_frc               :  1; /* FALCON_IF_control1_lane1_TYPE[08] - WO */ 
    uint32_t reserved_09                      :  7; /* FALCON_IF_control1_lane1_TYPE[15:09] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_control1_lane1_TYPE;

typedef FALCON_IF_control1_lane1_TYPE FALCON_IF_CONTROL1_LANE1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_09                      :  7; /* FALCON_IF_control1_lane2_TYPE[15:09] - RSVD */ 
    uint32_t pmd_osr_mode_2_frc               :  1; /* FALCON_IF_control1_lane2_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_2_frcval            :  4; /* FALCON_IF_control1_lane2_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_2_frc             :  1; /* FALCON_IF_control1_lane2_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_2_frcval          :  1; /* FALCON_IF_control1_lane2_TYPE[02] - WO */ 
    uint32_t pmd_ext_los_2_frc                :  1; /* FALCON_IF_control1_lane2_TYPE[01] - WO */ 
    uint32_t pmd_ext_los_2_frcval             :  1; /* FALCON_IF_control1_lane2_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ext_los_2_frcval             :  1; /* FALCON_IF_control1_lane2_TYPE[00] - WO */ 
    uint32_t pmd_ext_los_2_frc                :  1; /* FALCON_IF_control1_lane2_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_2_frcval          :  1; /* FALCON_IF_control1_lane2_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_2_frc             :  1; /* FALCON_IF_control1_lane2_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_2_frcval            :  4; /* FALCON_IF_control1_lane2_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_2_frc               :  1; /* FALCON_IF_control1_lane2_TYPE[08] - WO */ 
    uint32_t reserved_09                      :  7; /* FALCON_IF_control1_lane2_TYPE[15:09] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_control1_lane2_TYPE;

typedef FALCON_IF_control1_lane2_TYPE FALCON_IF_CONTROL1_LANE2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_09                      :  7; /* FALCON_IF_control1_lane3_TYPE[15:09] - RSVD */ 
    uint32_t pmd_osr_mode_3_frc               :  1; /* FALCON_IF_control1_lane3_TYPE[08] - WO */ 
    uint32_t pmd_osr_mode_3_frcval            :  4; /* FALCON_IF_control1_lane3_TYPE[07:04] - WO */ 
    uint32_t pmd_tx_disable_3_frc             :  1; /* FALCON_IF_control1_lane3_TYPE[03] - WO */ 
    uint32_t pmd_tx_disable_3_frcval          :  1; /* FALCON_IF_control1_lane3_TYPE[02] - WO */ 
    uint32_t pmd_ext_los_3_frc                :  1; /* FALCON_IF_control1_lane3_TYPE[01] - WO */ 
    uint32_t pmd_ext_los_3_frcval             :  1; /* FALCON_IF_control1_lane3_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ext_los_3_frcval             :  1; /* FALCON_IF_control1_lane3_TYPE[00] - WO */ 
    uint32_t pmd_ext_los_3_frc                :  1; /* FALCON_IF_control1_lane3_TYPE[01] - WO */ 
    uint32_t pmd_tx_disable_3_frcval          :  1; /* FALCON_IF_control1_lane3_TYPE[02] - WO */ 
    uint32_t pmd_tx_disable_3_frc             :  1; /* FALCON_IF_control1_lane3_TYPE[03] - WO */ 
    uint32_t pmd_osr_mode_3_frcval            :  4; /* FALCON_IF_control1_lane3_TYPE[07:04] - WO */ 
    uint32_t pmd_osr_mode_3_frc               :  1; /* FALCON_IF_control1_lane3_TYPE[08] - WO */ 
    uint32_t reserved_09                      :  7; /* FALCON_IF_control1_lane3_TYPE[15:09] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_control1_lane3_TYPE;

typedef FALCON_IF_control1_lane3_TYPE FALCON_IF_CONTROL1_LANE3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* FALCON_IF_control2_lane0_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_0_frc          :  1; /* FALCON_IF_control2_lane0_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_0_frcval       :  1; /* FALCON_IF_control2_lane0_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_0_frc          :  1; /* FALCON_IF_control2_lane0_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_0_frcval       :  1; /* FALCON_IF_control2_lane0_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_0_frc           :  1; /* FALCON_IF_control2_lane0_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_0_frcval        :  1; /* FALCON_IF_control2_lane0_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_0_frc              :  1; /* FALCON_IF_control2_lane0_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_0_frcval           :  1; /* FALCON_IF_control2_lane0_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_0_frcval           :  1; /* FALCON_IF_control2_lane0_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_0_frc              :  1; /* FALCON_IF_control2_lane0_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_0_frcval        :  1; /* FALCON_IF_control2_lane0_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_0_frc           :  1; /* FALCON_IF_control2_lane0_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_0_frcval       :  1; /* FALCON_IF_control2_lane0_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_0_frc          :  1; /* FALCON_IF_control2_lane0_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_0_frcval       :  1; /* FALCON_IF_control2_lane0_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_0_frc          :  1; /* FALCON_IF_control2_lane0_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* FALCON_IF_control2_lane0_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_control2_lane0_TYPE;

typedef FALCON_IF_control2_lane0_TYPE FALCON_IF_CONTROL2_LANE0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* FALCON_IF_control2_lane1_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_1_frc          :  1; /* FALCON_IF_control2_lane1_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_1_frcval       :  1; /* FALCON_IF_control2_lane1_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_1_frc          :  1; /* FALCON_IF_control2_lane1_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_1_frcval       :  1; /* FALCON_IF_control2_lane1_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_1_frc           :  1; /* FALCON_IF_control2_lane1_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_1_frcval        :  1; /* FALCON_IF_control2_lane1_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_1_frc              :  1; /* FALCON_IF_control2_lane1_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_1_frcval           :  1; /* FALCON_IF_control2_lane1_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_1_frcval           :  1; /* FALCON_IF_control2_lane1_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_1_frc              :  1; /* FALCON_IF_control2_lane1_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_1_frcval        :  1; /* FALCON_IF_control2_lane1_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_1_frc           :  1; /* FALCON_IF_control2_lane1_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_1_frcval       :  1; /* FALCON_IF_control2_lane1_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_1_frc          :  1; /* FALCON_IF_control2_lane1_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_1_frcval       :  1; /* FALCON_IF_control2_lane1_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_1_frc          :  1; /* FALCON_IF_control2_lane1_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* FALCON_IF_control2_lane1_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_control2_lane1_TYPE;

typedef FALCON_IF_control2_lane1_TYPE FALCON_IF_CONTROL2_LANE1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* FALCON_IF_control2_lane2_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_2_frc          :  1; /* FALCON_IF_control2_lane2_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_2_frcval       :  1; /* FALCON_IF_control2_lane2_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_2_frc          :  1; /* FALCON_IF_control2_lane2_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_2_frcval       :  1; /* FALCON_IF_control2_lane2_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_2_frc           :  1; /* FALCON_IF_control2_lane2_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_2_frcval        :  1; /* FALCON_IF_control2_lane2_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_2_frc              :  1; /* FALCON_IF_control2_lane2_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_2_frcval           :  1; /* FALCON_IF_control2_lane2_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_2_frcval           :  1; /* FALCON_IF_control2_lane2_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_2_frc              :  1; /* FALCON_IF_control2_lane2_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_2_frcval        :  1; /* FALCON_IF_control2_lane2_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_2_frc           :  1; /* FALCON_IF_control2_lane2_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_2_frcval       :  1; /* FALCON_IF_control2_lane2_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_2_frc          :  1; /* FALCON_IF_control2_lane2_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_2_frcval       :  1; /* FALCON_IF_control2_lane2_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_2_frc          :  1; /* FALCON_IF_control2_lane2_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* FALCON_IF_control2_lane2_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_control2_lane2_TYPE;

typedef FALCON_IF_control2_lane2_TYPE FALCON_IF_CONTROL2_LANE2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_08                      :  8; /* FALCON_IF_control2_lane3_TYPE[15:08] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_3_frc          :  1; /* FALCON_IF_control2_lane3_TYPE[07] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_3_frcval       :  1; /* FALCON_IF_control2_lane3_TYPE[06] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_3_frc          :  1; /* FALCON_IF_control2_lane3_TYPE[05] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_3_frcval       :  1; /* FALCON_IF_control2_lane3_TYPE[04] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_3_frc           :  1; /* FALCON_IF_control2_lane3_TYPE[03] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_3_frcval        :  1; /* FALCON_IF_control2_lane3_TYPE[02] - WO */ 
    uint32_t pmd_ln_h_rstb_3_frc              :  1; /* FALCON_IF_control2_lane3_TYPE[01] - WO */ 
    uint32_t pmd_ln_h_rstb_3_frcval           :  1; /* FALCON_IF_control2_lane3_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_3_frcval           :  1; /* FALCON_IF_control2_lane3_TYPE[00] - WO */ 
    uint32_t pmd_ln_h_rstb_3_frc              :  1; /* FALCON_IF_control2_lane3_TYPE[01] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_3_frcval        :  1; /* FALCON_IF_control2_lane3_TYPE[02] - WO */ 
    uint32_t pmd_ln_dp_h_rstb_3_frc           :  1; /* FALCON_IF_control2_lane3_TYPE[03] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_3_frcval       :  1; /* FALCON_IF_control2_lane3_TYPE[04] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_3_frc          :  1; /* FALCON_IF_control2_lane3_TYPE[05] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_3_frcval       :  1; /* FALCON_IF_control2_lane3_TYPE[06] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_3_frc          :  1; /* FALCON_IF_control2_lane3_TYPE[07] - WO */ 
    uint32_t reserved_08                      :  8; /* FALCON_IF_control2_lane3_TYPE[15:08] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_control2_lane3_TYPE;

typedef FALCON_IF_control2_lane3_TYPE FALCON_IF_CONTROL2_LANE3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_06                      : 10; /* FALCON_IF_common_control_TYPE[15:06] - RSVD */ 
    uint32_t tx_drv_hv_disable                :  1; /* FALCON_IF_common_control_TYPE[05] - WO */ 
    uint32_t pmd_iddq                         :  1; /* FALCON_IF_common_control_TYPE[04] - WO */ 
    uint32_t pmd_core_dp_h_rstb_frc           :  1; /* FALCON_IF_common_control_TYPE[03] - WO */ 
    uint32_t pmd_core_dp_h_rstb_frcval        :  1; /* FALCON_IF_common_control_TYPE[02] - WO */ 
    uint32_t pmd_por_h_rstb_frc               :  1; /* FALCON_IF_common_control_TYPE[01] - WO */ 
    uint32_t pmd_por_h_rstb_frcval            :  1; /* FALCON_IF_common_control_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_por_h_rstb_frcval            :  1; /* FALCON_IF_common_control_TYPE[00] - WO */ 
    uint32_t pmd_por_h_rstb_frc               :  1; /* FALCON_IF_common_control_TYPE[01] - WO */ 
    uint32_t pmd_core_dp_h_rstb_frcval        :  1; /* FALCON_IF_common_control_TYPE[02] - WO */ 
    uint32_t pmd_core_dp_h_rstb_frc           :  1; /* FALCON_IF_common_control_TYPE[03] - WO */ 
    uint32_t pmd_iddq                         :  1; /* FALCON_IF_common_control_TYPE[04] - WO */ 
    uint32_t tx_drv_hv_disable                :  1; /* FALCON_IF_common_control_TYPE[05] - WO */ 
    uint32_t reserved_06                      : 10; /* FALCON_IF_common_control_TYPE[15:06] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_common_control_TYPE;

typedef FALCON_IF_common_control_TYPE FALCON_IF_COMMON_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_06                      : 10; /* FALCON_IF_rescal_TYPE[15:06] - RSVD */ 
    uint32_t pmd_rescal_done_bypass           :  1; /* FALCON_IF_rescal_TYPE[05] - WO */ 
    uint32_t pmd_rescal_frc                   :  1; /* FALCON_IF_rescal_TYPE[04] - WO */ 
    uint32_t pmd_rescal_frcval                :  4; /* FALCON_IF_rescal_TYPE[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rescal_frcval                :  4; /* FALCON_IF_rescal_TYPE[03:00] - WO */ 
    uint32_t pmd_rescal_frc                   :  1; /* FALCON_IF_rescal_TYPE[04] - WO */ 
    uint32_t pmd_rescal_done_bypass           :  1; /* FALCON_IF_rescal_TYPE[05] - WO */ 
    uint32_t reserved_06                      : 10; /* FALCON_IF_rescal_TYPE[15:06] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_rescal_TYPE;

typedef FALCON_IF_rescal_TYPE FALCON_IF_RESCAL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* FALCON_IF_repeater_status_lane0_TYPE[15:03] - RSVD */ 
    uint32_t pmd_signal_detect_0              :  1; /* FALCON_IF_repeater_status_lane0_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_0                 :  1; /* FALCON_IF_repeater_status_lane0_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_0                 :  1; /* FALCON_IF_repeater_status_lane0_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_clk_vld_0                 :  1; /* FALCON_IF_repeater_status_lane0_TYPE[00] - RO */ 
    uint32_t pmd_tx_clk_vld_0                 :  1; /* FALCON_IF_repeater_status_lane0_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_0              :  1; /* FALCON_IF_repeater_status_lane0_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* FALCON_IF_repeater_status_lane0_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_repeater_status_lane0_TYPE;

typedef FALCON_IF_repeater_status_lane0_TYPE FALCON_IF_REPEATER_STATUS_LANE0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* FALCON_IF_repeater_status_lane1_TYPE[15:03] - RSVD */ 
    uint32_t pmd_signal_detect_1              :  1; /* FALCON_IF_repeater_status_lane1_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_1                 :  1; /* FALCON_IF_repeater_status_lane1_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_1                 :  1; /* FALCON_IF_repeater_status_lane1_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_clk_vld_1                 :  1; /* FALCON_IF_repeater_status_lane1_TYPE[00] - RO */ 
    uint32_t pmd_tx_clk_vld_1                 :  1; /* FALCON_IF_repeater_status_lane1_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_1              :  1; /* FALCON_IF_repeater_status_lane1_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* FALCON_IF_repeater_status_lane1_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_repeater_status_lane1_TYPE;

typedef FALCON_IF_repeater_status_lane1_TYPE FALCON_IF_REPEATER_STATUS_LANE1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* FALCON_IF_repeater_status_lane2_TYPE[15:03] - RSVD */ 
    uint32_t pmd_signal_detect_2              :  1; /* FALCON_IF_repeater_status_lane2_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_2                 :  1; /* FALCON_IF_repeater_status_lane2_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_2                 :  1; /* FALCON_IF_repeater_status_lane2_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_clk_vld_2                 :  1; /* FALCON_IF_repeater_status_lane2_TYPE[00] - RO */ 
    uint32_t pmd_tx_clk_vld_2                 :  1; /* FALCON_IF_repeater_status_lane2_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_2              :  1; /* FALCON_IF_repeater_status_lane2_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* FALCON_IF_repeater_status_lane2_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_repeater_status_lane2_TYPE;

typedef FALCON_IF_repeater_status_lane2_TYPE FALCON_IF_REPEATER_STATUS_LANE2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* FALCON_IF_repeater_status_lane3_TYPE[15:03] - RSVD */ 
    uint32_t pmd_signal_detect_3              :  1; /* FALCON_IF_repeater_status_lane3_TYPE[02] - RO */ 
    uint32_t pmd_tx_clk_vld_3                 :  1; /* FALCON_IF_repeater_status_lane3_TYPE[01] - RO */ 
    uint32_t pmd_rx_clk_vld_3                 :  1; /* FALCON_IF_repeater_status_lane3_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_clk_vld_3                 :  1; /* FALCON_IF_repeater_status_lane3_TYPE[00] - RO */ 
    uint32_t pmd_tx_clk_vld_3                 :  1; /* FALCON_IF_repeater_status_lane3_TYPE[01] - RO */ 
    uint32_t pmd_signal_detect_3              :  1; /* FALCON_IF_repeater_status_lane3_TYPE[02] - RO */ 
    uint32_t reserved_03                      : 13; /* FALCON_IF_repeater_status_lane3_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_repeater_status_lane3_TYPE;

typedef FALCON_IF_repeater_status_lane3_TYPE FALCON_IF_REPEATER_STATUS_LANE3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_01                      : 15; /* FALCON_IF_pmd_pll_sts_TYPE[15:01] - RSVD */ 
    uint32_t pmd_pll_lock                     :  1; /* FALCON_IF_pmd_pll_sts_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_pll_lock                     :  1; /* FALCON_IF_pmd_pll_sts_TYPE[00] - RO */ 
    uint32_t reserved_01                      : 15; /* FALCON_IF_pmd_pll_sts_TYPE[15:01] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FALCON_IF_pmd_pll_sts_TYPE;

typedef FALCON_IF_pmd_pll_sts_TYPE FALCON_IF_PMD_PLL_STS_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_SIGDET Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_09                      :  7; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[15:09] - RSVD */ 
    uint32_t signal_detect_frc_val            :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[08] - RW */ 
    uint32_t signal_detect_frc                :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[07] - RW */ 
    uint32_t energy_detect_frc_val            :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[06] - RW */ 
    uint32_t energy_detect_frc                :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[05] - RW */ 
    uint32_t signal_detect_filter_1us         :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[04] - RW */ 
    uint32_t ignore_lp_mode                   :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[03] - RW */ 
    uint32_t ext_los_inv                      :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[02] - RW */ 
    uint32_t ext_los_en                       :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[01] - RW */ 
    uint32_t afe_signal_detect_dis            :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t afe_signal_detect_dis            :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[00] - RW */ 
    uint32_t ext_los_en                       :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[01] - RW */ 
    uint32_t ext_los_inv                      :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[02] - RW */ 
    uint32_t ignore_lp_mode                   :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[03] - RW */ 
    uint32_t signal_detect_filter_1us         :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[04] - RW */ 
    uint32_t energy_detect_frc                :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[05] - RW */ 
    uint32_t energy_detect_frc_val            :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[06] - RW */ 
    uint32_t signal_detect_frc                :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[07] - RW */ 
    uint32_t signal_detect_frc_val            :  1; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[08] - RW */ 
    uint32_t reserved_09                      :  7; /* M10G_SIGDET_SIGDET_CTRL_1_TYPE[15:09] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_SIGDET_SIGDET_CTRL_1_TYPE;

typedef M10G_SIGDET_SIGDET_CTRL_1_TYPE M10G_SIGDET_SIGDET_CTRL_1_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_CKRST_CTRL Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t osr_mode_frc                     :  1; /* M10G_CKRST_CTRL_OSR_MODE_CONTROL_TYPE[15] - RW */ 
    uint32_t reserved_04                      : 11; /* M10G_CKRST_CTRL_OSR_MODE_CONTROL_TYPE[14:04] - RSVD */ 
    uint32_t osr_mode_frc_val                 :  4; /* M10G_CKRST_CTRL_OSR_MODE_CONTROL_TYPE[03:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t osr_mode_frc_val                 :  4; /* M10G_CKRST_CTRL_OSR_MODE_CONTROL_TYPE[03:00] - RW */ 
    uint32_t reserved_04                      : 11; /* M10G_CKRST_CTRL_OSR_MODE_CONTROL_TYPE[14:04] - RSVD */ 
    uint32_t osr_mode_frc                     :  1; /* M10G_CKRST_CTRL_OSR_MODE_CONTROL_TYPE[15] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_CKRST_CTRL_OSR_MODE_CONTROL_TYPE;

typedef M10G_CKRST_CTRL_OSR_MODE_CONTROL_TYPE M10G_CKRST_CTRL_OSR_MODE_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_15                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[14] - RSVD */ 
    uint32_t reserved_13                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[13] - RSVD */ 
    uint32_t reserved_12                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[12] - RSVD */ 
    uint32_t ln_tx_s_pwrdn                    :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[11] - RW */ 
    uint32_t reserved_10                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[07] - RSVD */ 
    uint32_t ln_rx_s_pwrdn                    :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[06] - RW */ 
    uint32_t reserved_05                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[02] - RSVD */ 
    uint32_t ln_dp_s_rstb                     :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[01] - RW */ 
    uint32_t ln_s_rstb                        :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln_s_rstb                        :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[00] - RW */ 
    uint32_t ln_dp_s_rstb                     :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[01] - RW */ 
    uint32_t reserved_02                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[05] - RSVD */ 
    uint32_t ln_rx_s_pwrdn                    :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[06] - RW */ 
    uint32_t reserved_07                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[10] - RSVD */ 
    uint32_t ln_tx_s_pwrdn                    :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[11] - RW */ 
    uint32_t reserved_12                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[12] - RSVD */ 
    uint32_t reserved_13                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[13] - RSVD */ 
    uint32_t reserved_14                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[15] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE;

typedef M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:11] - RSVD */ 
    uint32_t afe_txclk_reset_frc_val          :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[10] - RW */ 
    uint32_t afe_txclk_reset_frc              :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[09] - RW */ 
    uint32_t afe_sigdet_pwrdn                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[08] - RW */ 
    uint32_t afe_tx_reset_frc_val             :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[07] - RW */ 
    uint32_t afe_tx_reset_frc                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[06] - RW */ 
    uint32_t afe_tx_pwrdn_frc_val             :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[05] - RW */ 
    uint32_t afe_tx_pwrdn_frc                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[04] - RW */ 
    uint32_t afe_rx_reset_frc_val             :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[03] - RW */ 
    uint32_t afe_rx_reset_frc                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[02] - RW */ 
    uint32_t afe_rx_pwrdn_frc_val             :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[01] - RW */ 
    uint32_t afe_rx_pwrdn_frc                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t afe_rx_pwrdn_frc                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[00] - RW */ 
    uint32_t afe_rx_pwrdn_frc_val             :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[01] - RW */ 
    uint32_t afe_rx_reset_frc                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[02] - RW */ 
    uint32_t afe_rx_reset_frc_val             :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[03] - RW */ 
    uint32_t afe_tx_pwrdn_frc                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[04] - RW */ 
    uint32_t afe_tx_pwrdn_frc_val             :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[05] - RW */ 
    uint32_t afe_tx_reset_frc                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[06] - RW */ 
    uint32_t afe_tx_reset_frc_val             :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[07] - RW */ 
    uint32_t afe_sigdet_pwrdn                 :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[08] - RW */ 
    uint32_t afe_txclk_reset_frc              :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[09] - RW */ 
    uint32_t afe_txclk_reset_frc_val          :  1; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[10] - RW */ 
    uint32_t reserved_11                      :  5; /* M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE;

typedef M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_PLL_CAL Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t pll_fail_stky                    :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[15] - RO */ 
    uint32_t cal_state                        :  4; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[14:11] - RO */ 
    uint32_t cal_valid                        :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[10] - RO */ 
    uint32_t pll_lock                         :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[09] - RO */ 
    uint32_t pll_lock_bar_stky                :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[08] - RO */ 
    uint32_t reserved_07                      :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[07] - RSVD */ 
    uint32_t pll_range                        :  7; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[06:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pll_range                        :  7; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[06:00] - RO */ 
    uint32_t reserved_07                      :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[07] - RSVD */ 
    uint32_t pll_lock_bar_stky                :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[08] - RO */ 
    uint32_t pll_lock                         :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[09] - RO */ 
    uint32_t cal_valid                        :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[10] - RO */ 
    uint32_t cal_state                        :  4; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[14:11] - RO */ 
    uint32_t pll_fail_stky                    :  1; /* M10G_PLL_CAL_PLL_CALSTS_0_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PLL_CAL_PLL_CALSTS_0_TYPE;

typedef M10G_PLL_CAL_PLL_CALSTS_0_TYPE M10G_PLL_CAL_PLL_CALSTS_0_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_AMSCOM Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t div                              :  5; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[15:11] - RW */ 
    uint32_t reserved_10                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[03] - RSVD */ 
    uint32_t reserved_01                      :  2; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[02:01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[00] - RSVD */ 
    uint32_t reserved_01                      :  2; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[02:01] - RSVD */ 
    uint32_t reserved_03                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[10] - RSVD */ 
    uint32_t div                              :  5; /* M10G_AMSCOM_PLL_CTRL_3_TYPE[15:11] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_AMSCOM_PLL_CTRL_3_TYPE;

typedef M10G_AMSCOM_PLL_CTRL_3_TYPE M10G_AMSCOM_PLL_CTRL_3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t i_ndiv_frac_l                    :  4; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[15:12] - RW */ 
    uint32_t reserved_10                      :  2; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[11:10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[08] - RSVD */ 
    uint32_t reserved_05                      :  3; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[07:05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[04] - RSVD */ 
    uint32_t reserved_00                      :  4; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  4; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[03:00] - RSVD */ 
    uint32_t reserved_04                      :  1; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[04] - RSVD */ 
    uint32_t reserved_05                      :  3; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[07:05] - RSVD */ 
    uint32_t reserved_08                      :  1; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[09] - RSVD */ 
    uint32_t reserved_10                      :  2; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[11:10] - RSVD */ 
    uint32_t i_ndiv_frac_l                    :  4; /* M10G_AMSCOM_PLL_CTRL_6_TYPE[15:12] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_AMSCOM_PLL_CTRL_6_TYPE;

typedef M10G_AMSCOM_PLL_CTRL_6_TYPE M10G_AMSCOM_PLL_CTRL_6_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_14                      :  2; /* M10G_AMSCOM_PLL_CTRL_7_TYPE[15:14] - RSVD */ 
    uint32_t i_ndiv_frac_h                    : 14; /* M10G_AMSCOM_PLL_CTRL_7_TYPE[13:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t i_ndiv_frac_h                    : 14; /* M10G_AMSCOM_PLL_CTRL_7_TYPE[13:00] - RW */ 
    uint32_t reserved_14                      :  2; /* M10G_AMSCOM_PLL_CTRL_7_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_AMSCOM_PLL_CTRL_7_TYPE;

typedef M10G_AMSCOM_PLL_CTRL_7_TYPE M10G_AMSCOM_PLL_CTRL_7_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t i_ndiv_dither_en                 :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[15] - RW */ 
    uint32_t i_pll_sdm_pwrdnb                 :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[14] - RW */ 
    uint32_t mmd_en                           :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[13] - RW */ 
    uint32_t mmd_prsc4or5pwdb                 :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[12] - RW */ 
    uint32_t mmd_prsc8or9pwdb                 :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[11] - RW */ 
    uint32_t mmd_div_range                    :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[10] - RW */ 
    uint32_t i_ndiv_int                       : 10; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[09:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t i_ndiv_int                       : 10; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[09:00] - RW */ 
    uint32_t mmd_div_range                    :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[10] - RW */ 
    uint32_t mmd_prsc8or9pwdb                 :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[11] - RW */ 
    uint32_t mmd_prsc4or5pwdb                 :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[12] - RW */ 
    uint32_t mmd_en                           :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[13] - RW */ 
    uint32_t i_pll_sdm_pwrdnb                 :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[14] - RW */ 
    uint32_t i_ndiv_dither_en                 :  1; /* M10G_AMSCOM_PLL_CTRL_8_TYPE[15] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_AMSCOM_PLL_CTRL_8_TYPE;

typedef M10G_AMSCOM_PLL_CTRL_8_TYPE M10G_AMSCOM_PLL_CTRL_8_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_14                      :  2; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[15:14] - RSVD */ 
    uint32_t reserved_11                      :  3; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[13:11] - RSVD */ 
    uint32_t reserved_08                      :  3; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[10:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[07] - RSVD */ 
    uint32_t reserved_03                      :  4; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[06:03] - RSVD */ 
    uint32_t i_pll_frac_mode                  :  2; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[02:01] - RW */ 
    uint32_t mmd_resetb                       :  1; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mmd_resetb                       :  1; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[00] - RW */ 
    uint32_t i_pll_frac_mode                  :  2; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[02:01] - RW */ 
    uint32_t reserved_03                      :  4; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[06:03] - RSVD */ 
    uint32_t reserved_07                      :  1; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  3; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[10:08] - RSVD */ 
    uint32_t reserved_11                      :  3; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[13:11] - RSVD */ 
    uint32_t reserved_14                      :  2; /* M10G_AMSCOM_PLL_CTRL_9_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_AMSCOM_PLL_CTRL_9_TYPE;

typedef M10G_AMSCOM_PLL_CTRL_9_TYPE M10G_AMSCOM_PLL_CTRL_9_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_PATT_GEN Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_0                   : 16; /* M10G_PATT_GEN_patt_gen_seq_0_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_0                   : 16; /* M10G_PATT_GEN_patt_gen_seq_0_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_0_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_0_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_1                   : 16; /* M10G_PATT_GEN_patt_gen_seq_1_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_1                   : 16; /* M10G_PATT_GEN_patt_gen_seq_1_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_1_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_1_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_2                   : 16; /* M10G_PATT_GEN_patt_gen_seq_2_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_2                   : 16; /* M10G_PATT_GEN_patt_gen_seq_2_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_2_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_2_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_3                   : 16; /* M10G_PATT_GEN_patt_gen_seq_3_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_3                   : 16; /* M10G_PATT_GEN_patt_gen_seq_3_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_3_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_3_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_4                   : 16; /* M10G_PATT_GEN_patt_gen_seq_4_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_4                   : 16; /* M10G_PATT_GEN_patt_gen_seq_4_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_4_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_4_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_4_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_5                   : 16; /* M10G_PATT_GEN_patt_gen_seq_5_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_5                   : 16; /* M10G_PATT_GEN_patt_gen_seq_5_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_5_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_5_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_6                   : 16; /* M10G_PATT_GEN_patt_gen_seq_6_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_6                   : 16; /* M10G_PATT_GEN_patt_gen_seq_6_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_6_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_6_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_6_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_7                   : 16; /* M10G_PATT_GEN_patt_gen_seq_7_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_7                   : 16; /* M10G_PATT_GEN_patt_gen_seq_7_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_7_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_7_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_7_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_8                   : 16; /* M10G_PATT_GEN_patt_gen_seq_8_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_8                   : 16; /* M10G_PATT_GEN_patt_gen_seq_8_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_8_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_8_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_8_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_9                   : 16; /* M10G_PATT_GEN_patt_gen_seq_9_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_9                   : 16; /* M10G_PATT_GEN_patt_gen_seq_9_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_9_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_9_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_9_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_10                  : 16; /* M10G_PATT_GEN_patt_gen_seq_10_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_10                  : 16; /* M10G_PATT_GEN_patt_gen_seq_10_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_10_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_10_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_10_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_11                  : 16; /* M10G_PATT_GEN_patt_gen_seq_11_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_11                  : 16; /* M10G_PATT_GEN_patt_gen_seq_11_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_11_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_11_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_11_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_12                  : 16; /* M10G_PATT_GEN_patt_gen_seq_12_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_12                  : 16; /* M10G_PATT_GEN_patt_gen_seq_12_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_12_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_12_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_12_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_13                  : 16; /* M10G_PATT_GEN_patt_gen_seq_13_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_13                  : 16; /* M10G_PATT_GEN_patt_gen_seq_13_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_13_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_13_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_13_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_14                  : 16; /* M10G_PATT_GEN_patt_gen_seq_14_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_14                  : 16; /* M10G_PATT_GEN_patt_gen_seq_14_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_PATT_GEN_patt_gen_seq_14_TYPE;

typedef M10G_PATT_GEN_patt_gen_seq_14_TYPE M10G_PATT_GEN_PATT_GEN_SEQ_14_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_TX_FED Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_10                      :  6; /* M10G_TX_FED_txfir_control1_TYPE[15:10] - RSVD */ 
    uint32_t txfir_post_override              :  5; /* M10G_TX_FED_txfir_control1_TYPE[09:05] - RW */ 
    uint32_t reserved_04                      :  1; /* M10G_TX_FED_txfir_control1_TYPE[04] - RSVD */ 
    uint32_t txfir_pre_override               :  4; /* M10G_TX_FED_txfir_control1_TYPE[03:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t txfir_pre_override               :  4; /* M10G_TX_FED_txfir_control1_TYPE[03:00] - RW */ 
    uint32_t reserved_04                      :  1; /* M10G_TX_FED_txfir_control1_TYPE[04] - RSVD */ 
    uint32_t txfir_post_override              :  5; /* M10G_TX_FED_txfir_control1_TYPE[09:05] - RW */ 
    uint32_t reserved_10                      :  6; /* M10G_TX_FED_txfir_control1_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TX_FED_txfir_control1_TYPE;

typedef M10G_TX_FED_txfir_control1_TYPE M10G_TX_FED_TXFIR_CONTROL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t txfir_override_en                :  1; /* M10G_TX_FED_txfir_control2_TYPE[15] - RW */ 
    uint32_t reserved_11                      :  4; /* M10G_TX_FED_txfir_control2_TYPE[14:11] - RSVD */ 
    uint32_t txfir_post2                      :  4; /* M10G_TX_FED_txfir_control2_TYPE[10:07] - RW */ 
    uint32_t reserved_06                      :  1; /* M10G_TX_FED_txfir_control2_TYPE[06] - RSVD */ 
    uint32_t txfir_main_override              :  6; /* M10G_TX_FED_txfir_control2_TYPE[05:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t txfir_main_override              :  6; /* M10G_TX_FED_txfir_control2_TYPE[05:00] - RW */ 
    uint32_t reserved_06                      :  1; /* M10G_TX_FED_txfir_control2_TYPE[06] - RSVD */ 
    uint32_t txfir_post2                      :  4; /* M10G_TX_FED_txfir_control2_TYPE[10:07] - RW */ 
    uint32_t reserved_11                      :  4; /* M10G_TX_FED_txfir_control2_TYPE[14:11] - RSVD */ 
    uint32_t txfir_override_en                :  1; /* M10G_TX_FED_txfir_control2_TYPE[15] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TX_FED_txfir_control2_TYPE;

typedef M10G_TX_FED_txfir_control2_TYPE M10G_TX_FED_TXFIR_CONTROL2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t txfir_post2_offset               :  4; /* M10G_TX_FED_txfir_control3_TYPE[15:12] - RW */ 
    uint32_t txfir_post_offset                :  4; /* M10G_TX_FED_txfir_control3_TYPE[11:08] - RW */ 
    uint32_t txfir_main_offset                :  4; /* M10G_TX_FED_txfir_control3_TYPE[07:04] - RW */ 
    uint32_t txfir_pre_offset                 :  4; /* M10G_TX_FED_txfir_control3_TYPE[03:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t txfir_pre_offset                 :  4; /* M10G_TX_FED_txfir_control3_TYPE[03:00] - RW */ 
    uint32_t txfir_main_offset                :  4; /* M10G_TX_FED_txfir_control3_TYPE[07:04] - RW */ 
    uint32_t txfir_post_offset                :  4; /* M10G_TX_FED_txfir_control3_TYPE[11:08] - RW */ 
    uint32_t txfir_post2_offset               :  4; /* M10G_TX_FED_txfir_control3_TYPE[15:12] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TX_FED_txfir_control3_TYPE;

typedef M10G_TX_FED_txfir_control3_TYPE M10G_TX_FED_TXFIR_CONTROL3_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_TLB_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* M10G_TLB_RX_prbs_chk_config_TYPE[15:12] - RSVD */ 
    uint32_t prbs_chk_clk_en_frc_on           :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[11] - RW */ 
    uint32_t reserved_10                      :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[08] - RSVD */ 
    uint32_t prbs_chk_en_auto_mode            :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[07] - RW */ 
    uint32_t prbs_chk_mode                    :  2; /* M10G_TLB_RX_prbs_chk_config_TYPE[06:05] - RW */ 
    uint32_t prbs_chk_inv                     :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[04] - RW */ 
    uint32_t prbs_chk_mode_sel                :  3; /* M10G_TLB_RX_prbs_chk_config_TYPE[03:01] - RW */ 
    uint32_t prbs_chk_en                      :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_en                      :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[00] - RW */ 
    uint32_t prbs_chk_mode_sel                :  3; /* M10G_TLB_RX_prbs_chk_config_TYPE[03:01] - RW */ 
    uint32_t prbs_chk_inv                     :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[04] - RW */ 
    uint32_t prbs_chk_mode                    :  2; /* M10G_TLB_RX_prbs_chk_config_TYPE[06:05] - RW */ 
    uint32_t prbs_chk_en_auto_mode            :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[07] - RW */ 
    uint32_t reserved_08                      :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[10] - RSVD */ 
    uint32_t prbs_chk_clk_en_frc_on           :  1; /* M10G_TLB_RX_prbs_chk_config_TYPE[11] - RW */ 
    uint32_t reserved_12                      :  4; /* M10G_TLB_RX_prbs_chk_config_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_RX_prbs_chk_config_TYPE;

typedef M10G_TLB_RX_prbs_chk_config_TYPE M10G_TLB_RX_PRBS_CHK_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* M10G_TLB_RX_dig_lpbk_config_TYPE[15:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* M10G_TLB_RX_dig_lpbk_config_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* M10G_TLB_RX_dig_lpbk_config_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* M10G_TLB_RX_dig_lpbk_config_TYPE[01] - RSVD */ 
    uint32_t dig_lpbk_en                      :  1; /* M10G_TLB_RX_dig_lpbk_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t dig_lpbk_en                      :  1; /* M10G_TLB_RX_dig_lpbk_config_TYPE[00] - RW */ 
    uint32_t reserved_01                      :  1; /* M10G_TLB_RX_dig_lpbk_config_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* M10G_TLB_RX_dig_lpbk_config_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* M10G_TLB_RX_dig_lpbk_config_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      : 12; /* M10G_TLB_RX_dig_lpbk_config_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_RX_dig_lpbk_config_TYPE;

typedef M10G_TLB_RX_dig_lpbk_config_TYPE M10G_TLB_RX_DIG_LPBK_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* M10G_TLB_RX_tlb_rx_misc_config_TYPE[15:03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* M10G_TLB_RX_tlb_rx_misc_config_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* M10G_TLB_RX_tlb_rx_misc_config_TYPE[01] - RSVD */ 
    uint32_t rx_pmd_dp_invert                 :  1; /* M10G_TLB_RX_tlb_rx_misc_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rx_pmd_dp_invert                 :  1; /* M10G_TLB_RX_tlb_rx_misc_config_TYPE[00] - RW */ 
    uint32_t reserved_01                      :  1; /* M10G_TLB_RX_tlb_rx_misc_config_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* M10G_TLB_RX_tlb_rx_misc_config_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      : 13; /* M10G_TLB_RX_tlb_rx_misc_config_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_RX_tlb_rx_misc_config_TYPE;

typedef M10G_TLB_RX_tlb_rx_misc_config_TYPE M10G_TLB_RX_TLB_RX_MISC_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_01                      : 15; /* M10G_TLB_RX_prbs_chk_lock_status_TYPE[15:01] - RSVD */ 
    uint32_t prbs_chk_lock                    :  1; /* M10G_TLB_RX_prbs_chk_lock_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_lock                    :  1; /* M10G_TLB_RX_prbs_chk_lock_status_TYPE[00] - RO */ 
    uint32_t reserved_01                      : 15; /* M10G_TLB_RX_prbs_chk_lock_status_TYPE[15:01] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_RX_prbs_chk_lock_status_TYPE;

typedef M10G_TLB_RX_prbs_chk_lock_status_TYPE M10G_TLB_RX_PRBS_CHK_LOCK_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t prbs_chk_lock_lost_lh            :  1; /* M10G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE[15] - RO */ 
    uint32_t prbs_chk_err_cnt_msb             : 15; /* M10G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_err_cnt_msb             : 15; /* M10G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE[14:00] - RO */ 
    uint32_t prbs_chk_lock_lost_lh            :  1; /* M10G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE;

typedef M10G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE M10G_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t prbs_chk_err_cnt_lsb             : 16; /* M10G_TLB_RX_prbs_chk_err_cnt_lsb_status_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_err_cnt_lsb             : 16; /* M10G_TLB_RX_prbs_chk_err_cnt_lsb_status_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_RX_prbs_chk_err_cnt_lsb_status_TYPE;

typedef M10G_TLB_RX_prbs_chk_err_cnt_lsb_status_TYPE M10G_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_02                      : 14; /* M10G_TLB_RX_pmd_rx_lock_status_TYPE[15:02] - RSVD */ 
    uint32_t pmd_rx_lock_change               :  1; /* M10G_TLB_RX_pmd_rx_lock_status_TYPE[01] - RO */ 
    uint32_t pmd_rx_lock                      :  1; /* M10G_TLB_RX_pmd_rx_lock_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_lock                      :  1; /* M10G_TLB_RX_pmd_rx_lock_status_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_change               :  1; /* M10G_TLB_RX_pmd_rx_lock_status_TYPE[01] - RO */ 
    uint32_t reserved_02                      : 14; /* M10G_TLB_RX_pmd_rx_lock_status_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_RX_pmd_rx_lock_status_TYPE;

typedef M10G_TLB_RX_pmd_rx_lock_status_TYPE M10G_TLB_RX_PMD_RX_LOCK_STATUS_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for M10G_TLB_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_start_pos               :  4; /* M10G_TLB_TX_patt_gen_config_TYPE[15:12] - RW */ 
    uint32_t patt_gen_stop_pos                :  4; /* M10G_TLB_TX_patt_gen_config_TYPE[11:08] - RW */ 
    uint32_t reserved_04                      :  4; /* M10G_TLB_TX_patt_gen_config_TYPE[07:04] - RSVD */ 
    uint32_t patt_gen_mode_sel                :  3; /* M10G_TLB_TX_patt_gen_config_TYPE[03:01] - RW */ 
    uint32_t patt_gen_en                      :  1; /* M10G_TLB_TX_patt_gen_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_en                      :  1; /* M10G_TLB_TX_patt_gen_config_TYPE[00] - RW */ 
    uint32_t patt_gen_mode_sel                :  3; /* M10G_TLB_TX_patt_gen_config_TYPE[03:01] - RW */ 
    uint32_t reserved_04                      :  4; /* M10G_TLB_TX_patt_gen_config_TYPE[07:04] - RSVD */ 
    uint32_t patt_gen_stop_pos                :  4; /* M10G_TLB_TX_patt_gen_config_TYPE[11:08] - RW */ 
    uint32_t patt_gen_start_pos               :  4; /* M10G_TLB_TX_patt_gen_config_TYPE[15:12] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_TX_patt_gen_config_TYPE;

typedef M10G_TLB_TX_patt_gen_config_TYPE M10G_TLB_TX_PATT_GEN_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_06                      : 10; /* M10G_TLB_TX_prbs_gen_config_TYPE[15:06] - RSVD */ 
    uint32_t prbs_gen_err_ins                 :  1; /* M10G_TLB_TX_prbs_gen_config_TYPE[05] - RW */ 
    uint32_t prbs_gen_inv                     :  1; /* M10G_TLB_TX_prbs_gen_config_TYPE[04] - RW */ 
    uint32_t prbs_gen_mode_sel                :  3; /* M10G_TLB_TX_prbs_gen_config_TYPE[03:01] - RW */ 
    uint32_t prbs_gen_en                      :  1; /* M10G_TLB_TX_prbs_gen_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_gen_en                      :  1; /* M10G_TLB_TX_prbs_gen_config_TYPE[00] - RW */ 
    uint32_t prbs_gen_mode_sel                :  3; /* M10G_TLB_TX_prbs_gen_config_TYPE[03:01] - RW */ 
    uint32_t prbs_gen_inv                     :  1; /* M10G_TLB_TX_prbs_gen_config_TYPE[04] - RW */ 
    uint32_t prbs_gen_err_ins                 :  1; /* M10G_TLB_TX_prbs_gen_config_TYPE[05] - RW */ 
    uint32_t reserved_06                      : 10; /* M10G_TLB_TX_prbs_gen_config_TYPE[15:06] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_TX_prbs_gen_config_TYPE;

typedef M10G_TLB_TX_prbs_gen_config_TYPE M10G_TLB_TX_PRBS_GEN_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* M10G_TLB_TX_rmt_lpbk_config_TYPE[15:03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* M10G_TLB_TX_rmt_lpbk_config_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* M10G_TLB_TX_rmt_lpbk_config_TYPE[01] - RSVD */ 
    uint32_t rmt_lpbk_en                      :  1; /* M10G_TLB_TX_rmt_lpbk_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rmt_lpbk_en                      :  1; /* M10G_TLB_TX_rmt_lpbk_config_TYPE[00] - RW */ 
    uint32_t reserved_01                      :  1; /* M10G_TLB_TX_rmt_lpbk_config_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* M10G_TLB_TX_rmt_lpbk_config_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      : 13; /* M10G_TLB_TX_rmt_lpbk_config_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_TX_rmt_lpbk_config_TYPE;

typedef M10G_TLB_TX_rmt_lpbk_config_TYPE M10G_TLB_TX_RMT_LPBK_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* M10G_TLB_TX_tlb_tx_misc_config_TYPE[15:03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* M10G_TLB_TX_tlb_tx_misc_config_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* M10G_TLB_TX_tlb_tx_misc_config_TYPE[01] - RSVD */ 
    uint32_t tx_pmd_dp_invert                 :  1; /* M10G_TLB_TX_tlb_tx_misc_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tx_pmd_dp_invert                 :  1; /* M10G_TLB_TX_tlb_tx_misc_config_TYPE[00] - RW */ 
    uint32_t reserved_01                      :  1; /* M10G_TLB_TX_tlb_tx_misc_config_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* M10G_TLB_TX_tlb_tx_misc_config_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      : 13; /* M10G_TLB_TX_tlb_tx_misc_config_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} M10G_TLB_TX_tlb_tx_misc_config_TYPE;

typedef M10G_TLB_TX_tlb_tx_misc_config_TYPE M10G_TLB_TX_TLB_TX_MISC_CONFIG_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_SIGDET Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t energy_detect_mask_count         :  5; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[15:11] - RW */ 
    uint32_t reserved_09                      :  2; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[10:09] - RSVD */ 
    uint32_t signal_detect_frc_val            :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[08] - RW */ 
    uint32_t signal_detect_frc                :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[07] - RW */ 
    uint32_t energy_detect_frc_val            :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[06] - RW */ 
    uint32_t energy_detect_frc                :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[05] - RW */ 
    uint32_t signal_detect_filter_1us         :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[04] - RW */ 
    uint32_t ignore_lp_mode                   :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[03] - RW */ 
    uint32_t ext_los_inv                      :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[02] - RW */ 
    uint32_t ext_los_en                       :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[01] - RW */ 
    uint32_t afe_signal_detect_dis            :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t afe_signal_detect_dis            :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[00] - RW */ 
    uint32_t ext_los_en                       :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[01] - RW */ 
    uint32_t ext_los_inv                      :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[02] - RW */ 
    uint32_t ignore_lp_mode                   :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[03] - RW */ 
    uint32_t signal_detect_filter_1us         :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[04] - RW */ 
    uint32_t energy_detect_frc                :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[05] - RW */ 
    uint32_t energy_detect_frc_val            :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[06] - RW */ 
    uint32_t signal_detect_frc                :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[07] - RW */ 
    uint32_t signal_detect_frc_val            :  1; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[08] - RW */ 
    uint32_t reserved_09                      :  2; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[10:09] - RSVD */ 
    uint32_t energy_detect_mask_count         :  5; /* F25G_SIGDET_SIGDET_CTRL_1_TYPE[15:11] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_SIGDET_SIGDET_CTRL_1_TYPE;

typedef F25G_SIGDET_SIGDET_CTRL_1_TYPE F25G_SIGDET_SIGDET_CTRL_1_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_CKRST_CTRL_RPTR Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t osr_mode_frc                     :  1; /* F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_TYPE[15] - RW */ 
    uint32_t reserved_04                      : 11; /* F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_TYPE[14:04] - RSVD */ 
    uint32_t osr_mode_frc_val                 :  4; /* F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_TYPE[03:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t osr_mode_frc_val                 :  4; /* F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_TYPE[03:00] - RW */ 
    uint32_t reserved_04                      : 11; /* F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_TYPE[14:04] - RSVD */ 
    uint32_t osr_mode_frc                     :  1; /* F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_TYPE[15] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_TYPE;

typedef F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_TYPE F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_05                      : 11; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[15:05] - RSVD */ 
    uint32_t afe_sigdet_pwrdn                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[04] - RW */ 
    uint32_t ln_tx_s_pwrdn                    :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[03] - RW */ 
    uint32_t ln_rx_s_pwrdn                    :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[02] - RW */ 
    uint32_t ln_dp_s_rstb                     :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[01] - RW */ 
    uint32_t reserved_00                      :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[00] - RSVD */ 
    uint32_t ln_dp_s_rstb                     :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[01] - RW */ 
    uint32_t ln_rx_s_pwrdn                    :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[02] - RW */ 
    uint32_t ln_tx_s_pwrdn                    :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[03] - RW */ 
    uint32_t afe_sigdet_pwrdn                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[04] - RW */ 
    uint32_t reserved_05                      : 11; /* F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE[15:05] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE;

typedef F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_10                      :  6; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:10] - RSVD */ 
    uint32_t afe_rx_rclk20_pwrdn_frc_val      :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[09] - RW */ 
    uint32_t afe_rx_rclk20_pwrdn_frc          :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[08] - RW */ 
    uint32_t afe_tx_reset_frc_val             :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[07] - RW */ 
    uint32_t afe_tx_reset_frc                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[06] - RW */ 
    uint32_t afe_tx_pwrdn_frc_val             :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[05] - RW */ 
    uint32_t afe_tx_pwrdn_frc                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[04] - RW */ 
    uint32_t afe_rx_reset_frc_val             :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[03] - RW */ 
    uint32_t afe_rx_reset_frc                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[02] - RW */ 
    uint32_t afe_rx_pwrdn_frc_val             :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[01] - RW */ 
    uint32_t afe_rx_pwrdn_frc                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t afe_rx_pwrdn_frc                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[00] - RW */ 
    uint32_t afe_rx_pwrdn_frc_val             :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[01] - RW */ 
    uint32_t afe_rx_reset_frc                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[02] - RW */ 
    uint32_t afe_rx_reset_frc_val             :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[03] - RW */ 
    uint32_t afe_tx_pwrdn_frc                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[04] - RW */ 
    uint32_t afe_tx_pwrdn_frc_val             :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[05] - RW */ 
    uint32_t afe_tx_reset_frc                 :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[06] - RW */ 
    uint32_t afe_tx_reset_frc_val             :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[07] - RW */ 
    uint32_t afe_rx_rclk20_pwrdn_frc          :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[08] - RW */ 
    uint32_t afe_rx_rclk20_pwrdn_frc_val      :  1; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[09] - RW */ 
    uint32_t reserved_10                      :  6; /* F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE;

typedef F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_01                      : 15; /* F25G_CKRST_CTRL_RPTR_LN_S_RSTB_CONTROL_TYPE[15:01] - RSVD */ 
    uint32_t ln_s_rstb                        :  1; /* F25G_CKRST_CTRL_RPTR_LN_S_RSTB_CONTROL_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln_s_rstb                        :  1; /* F25G_CKRST_CTRL_RPTR_LN_S_RSTB_CONTROL_TYPE[00] - RW */ 
    uint32_t reserved_01                      : 15; /* F25G_CKRST_CTRL_RPTR_LN_S_RSTB_CONTROL_TYPE[15:01] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_CKRST_CTRL_RPTR_LN_S_RSTB_CONTROL_TYPE;

typedef F25G_CKRST_CTRL_RPTR_LN_S_RSTB_CONTROL_TYPE F25G_CKRST_CTRL_RPTR_LN_S_RSTB_CONTROL_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_PLL_CAL_COM Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_14                      :  2; /* F25G_PLL_CAL_COM_CTL_5_TYPE[15:14] - RSVD */ 
    uint32_t refclk_divcnt                    : 14; /* F25G_PLL_CAL_COM_CTL_5_TYPE[13:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t refclk_divcnt                    : 14; /* F25G_PLL_CAL_COM_CTL_5_TYPE[13:00] - RW */ 
    uint32_t reserved_14                      :  2; /* F25G_PLL_CAL_COM_CTL_5_TYPE[15:14] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PLL_CAL_COM_CTL_5_TYPE;

typedef F25G_PLL_CAL_COM_CTL_5_TYPE F25G_PLL_CAL_COM_CTL_5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_11                      :  5; /* F25G_PLL_CAL_COM_CTL_7_TYPE[15:11] - RSVD */ 
    uint32_t reserved_10                      :  1; /* F25G_PLL_CAL_COM_CTL_7_TYPE[10] - RSVD */ 
    uint32_t reserved_06                      :  4; /* F25G_PLL_CAL_COM_CTL_7_TYPE[09:06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* F25G_PLL_CAL_COM_CTL_7_TYPE[05] - RSVD */ 
    uint32_t pll_mode                         :  5; /* F25G_PLL_CAL_COM_CTL_7_TYPE[04:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pll_mode                         :  5; /* F25G_PLL_CAL_COM_CTL_7_TYPE[04:00] - RW */ 
    uint32_t reserved_05                      :  1; /* F25G_PLL_CAL_COM_CTL_7_TYPE[05] - RSVD */ 
    uint32_t reserved_06                      :  4; /* F25G_PLL_CAL_COM_CTL_7_TYPE[09:06] - RSVD */ 
    uint32_t reserved_10                      :  1; /* F25G_PLL_CAL_COM_CTL_7_TYPE[10] - RSVD */ 
    uint32_t reserved_11                      :  5; /* F25G_PLL_CAL_COM_CTL_7_TYPE[15:11] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PLL_CAL_COM_CTL_7_TYPE;

typedef F25G_PLL_CAL_COM_CTL_7_TYPE F25G_PLL_CAL_COM_CTL_7_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t lost_pll_lock_sm                 :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[15] - RO */ 
    uint32_t cap_done                         :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[14] - RO */ 
    uint32_t cap_pass                         :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[13] - RO */ 
    uint32_t freq_done_sm                     :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[12] - RO */ 
    uint32_t freq_pass_sm                     :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[11] - RO */ 
    uint32_t pll_seq_done                     :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[10] - RO */ 
    uint32_t pll_seq_pass                     :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[09] - RO */ 
    uint32_t pll_lock                         :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[08] - RO */ 
    uint32_t reserved_07                      :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[07] - RSVD */ 
    uint32_t cap_done_lh_ll                   :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[06] - RO */ 
    uint32_t cap_pass_lh_ll                   :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[05] - RO */ 
    uint32_t freq_done_sm_lh_ll               :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[04] - RO */ 
    uint32_t freq_pass_sm_lh_ll               :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[03] - RO */ 
    uint32_t pll_seq_done_lh_ll               :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[02] - RO */ 
    uint32_t pll_seq_pass_lh_ll               :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[01] - RO */ 
    uint32_t pll_lock_lh_ll                   :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pll_lock_lh_ll                   :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[00] - RO */ 
    uint32_t pll_seq_pass_lh_ll               :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[01] - RO */ 
    uint32_t pll_seq_done_lh_ll               :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[02] - RO */ 
    uint32_t freq_pass_sm_lh_ll               :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[03] - RO */ 
    uint32_t freq_done_sm_lh_ll               :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[04] - RO */ 
    uint32_t cap_pass_lh_ll                   :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[05] - RO */ 
    uint32_t cap_done_lh_ll                   :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[06] - RO */ 
    uint32_t reserved_07                      :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[07] - RSVD */ 
    uint32_t pll_lock                         :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[08] - RO */ 
    uint32_t pll_seq_pass                     :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[09] - RO */ 
    uint32_t pll_seq_done                     :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[10] - RO */ 
    uint32_t freq_pass_sm                     :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[11] - RO */ 
    uint32_t freq_done_sm                     :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[12] - RO */ 
    uint32_t cap_pass                         :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[13] - RO */ 
    uint32_t cap_done                         :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[14] - RO */ 
    uint32_t lost_pll_lock_sm                 :  1; /* F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE;

typedef F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE F25G_PLL_CAL_COM_CTL_STATUS_0_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_AMS_COM Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t ams_pll_test_rx                  :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[15] - RW */ 
    uint32_t ams_pll_test_pll                 :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[14] - RW */ 
    uint32_t reserved_13                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[13] - RSVD */ 
    uint32_t reserved_12                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[11] - RSVD */ 
    uint32_t reserved_10                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[07] - RSVD */ 
    uint32_t reserved_08                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[10] - RSVD */ 
    uint32_t reserved_11                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[11] - RSVD */ 
    uint32_t reserved_12                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[12] - RSVD */ 
    uint32_t reserved_13                      :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[13] - RSVD */ 
    uint32_t ams_pll_test_pll                 :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[14] - RW */ 
    uint32_t ams_pll_test_rx                  :  1; /* F25G_AMS_COM_PLL_CONTROL_3_TYPE[15] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_AMS_COM_PLL_CONTROL_3_TYPE;

typedef F25G_AMS_COM_PLL_CONTROL_3_TYPE F25G_AMS_COM_PLL_CONTROL_3_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_PATT_GEN_COM Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_0                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_0_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_0                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_0_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_0_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_0_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_1                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_1_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_1                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_1_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_1_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_1_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_2                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_2_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_2                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_2_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_2_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_2_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_3                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_3_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_3                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_3_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_3_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_3_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_3_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_4                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_4_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_4                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_4_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_4_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_4_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_4_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_5                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_5_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_5                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_5_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_5_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_5_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_5_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_6                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_6_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_6                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_6_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_6_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_6_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_6_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_7                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_7_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_7                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_7_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_7_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_7_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_7_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_8                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_8_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_8                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_8_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_8_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_8_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_8_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_9                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_9_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_9                   : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_9_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_9_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_9_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_9_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_10                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_10_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_10                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_10_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_10_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_10_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_10_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_11                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_11_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_11                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_11_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_11_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_11_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_11_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_12                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_12_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_12                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_12_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_12_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_12_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_12_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_13                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_13_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_13                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_13_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_13_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_13_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_13_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_seq_14                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_14_TYPE[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_14                  : 16; /* F25G_PATT_GEN_COM_patt_gen_seq_14_TYPE[15:00] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_PATT_GEN_COM_patt_gen_seq_14_TYPE;

typedef F25G_PATT_GEN_COM_patt_gen_seq_14_TYPE F25G_PATT_GEN_COM_PATT_GEN_SEQ_14_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_TX_FED Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* F25G_TX_FED_txfir_control0_TYPE[15:12] - RSVD */ 
     int32_t txfir_post_offset                :  4; /* F25G_TX_FED_txfir_control0_TYPE[11:08] - RW */ 
     int32_t txfir_main_offset                :  4; /* F25G_TX_FED_txfir_control0_TYPE[07:04] - RW */ 
     int32_t txfir_pre_offset                 :  4; /* F25G_TX_FED_txfir_control0_TYPE[03:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
     int32_t txfir_pre_offset                 :  4; /* F25G_TX_FED_txfir_control0_TYPE[03:00] - RW */ 
     int32_t txfir_main_offset                :  4; /* F25G_TX_FED_txfir_control0_TYPE[07:04] - RW */ 
     int32_t txfir_post_offset                :  4; /* F25G_TX_FED_txfir_control0_TYPE[11:08] - RW */ 
    uint32_t reserved_12                      :  4; /* F25G_TX_FED_txfir_control0_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TX_FED_txfir_control0_TYPE;

typedef F25G_TX_FED_txfir_control0_TYPE F25G_TX_FED_TXFIR_CONTROL0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* F25G_TX_FED_txfir_control1_TYPE[15:12] - RSVD */ 
     int32_t txfir_post2_offset               :  4; /* F25G_TX_FED_txfir_control1_TYPE[11:08] - RW */ 
    uint32_t reserved_05                      :  3; /* F25G_TX_FED_txfir_control1_TYPE[07:05] - RSVD */ 
     int32_t txfir_post2                      :  5; /* F25G_TX_FED_txfir_control1_TYPE[04:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
     int32_t txfir_post2                      :  5; /* F25G_TX_FED_txfir_control1_TYPE[04:00] - RW */ 
    uint32_t reserved_05                      :  3; /* F25G_TX_FED_txfir_control1_TYPE[07:05] - RSVD */ 
     int32_t txfir_post2_offset               :  4; /* F25G_TX_FED_txfir_control1_TYPE[11:08] - RW */ 
    uint32_t reserved_12                      :  4; /* F25G_TX_FED_txfir_control1_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TX_FED_txfir_control1_TYPE;

typedef F25G_TX_FED_txfir_control1_TYPE F25G_TX_FED_TXFIR_CONTROL1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* F25G_TX_FED_txfir_control2_TYPE[15:12] - RSVD */ 
     int32_t txfir_post3_offset               :  4; /* F25G_TX_FED_txfir_control2_TYPE[11:08] - RW */ 
    uint32_t reserved_04                      :  4; /* F25G_TX_FED_txfir_control2_TYPE[07:04] - RSVD */ 
     int32_t txfir_post3                      :  4; /* F25G_TX_FED_txfir_control2_TYPE[03:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
     int32_t txfir_post3                      :  4; /* F25G_TX_FED_txfir_control2_TYPE[03:00] - RW */ 
    uint32_t reserved_04                      :  4; /* F25G_TX_FED_txfir_control2_TYPE[07:04] - RSVD */ 
     int32_t txfir_post3_offset               :  4; /* F25G_TX_FED_txfir_control2_TYPE[11:08] - RW */ 
    uint32_t reserved_12                      :  4; /* F25G_TX_FED_txfir_control2_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TX_FED_txfir_control2_TYPE;

typedef F25G_TX_FED_txfir_control2_TYPE F25G_TX_FED_TXFIR_CONTROL2_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_TLB_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* F25G_TLB_RX_prbs_chk_cnt_config_TYPE[15:13] - RSVD */ 
    uint32_t prbs_chk_ool_cnt                 :  5; /* F25G_TLB_RX_prbs_chk_cnt_config_TYPE[12:08] - RW */ 
    uint32_t reserved_05                      :  3; /* F25G_TLB_RX_prbs_chk_cnt_config_TYPE[07:05] - RSVD */ 
    uint32_t prbs_chk_lock_cnt                :  5; /* F25G_TLB_RX_prbs_chk_cnt_config_TYPE[04:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_lock_cnt                :  5; /* F25G_TLB_RX_prbs_chk_cnt_config_TYPE[04:00] - RW */ 
    uint32_t reserved_05                      :  3; /* F25G_TLB_RX_prbs_chk_cnt_config_TYPE[07:05] - RSVD */ 
    uint32_t prbs_chk_ool_cnt                 :  5; /* F25G_TLB_RX_prbs_chk_cnt_config_TYPE[12:08] - RW */ 
    uint32_t reserved_13                      :  3; /* F25G_TLB_RX_prbs_chk_cnt_config_TYPE[15:13] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_RX_prbs_chk_cnt_config_TYPE;

typedef F25G_TLB_RX_prbs_chk_cnt_config_TYPE F25G_TLB_RX_PRBS_CHK_CNT_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* F25G_TLB_RX_prbs_chk_config_TYPE[15:12] - RSVD */ 
    uint32_t prbs_chk_clk_en_frc_on           :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[11] - RW */ 
    uint32_t reserved_10                      :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[08] - RSVD */ 
    uint32_t prbs_chk_en_auto_mode            :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[07] - RW */ 
    uint32_t prbs_chk_mode                    :  2; /* F25G_TLB_RX_prbs_chk_config_TYPE[06:05] - RW */ 
    uint32_t prbs_chk_inv                     :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[04] - RW */ 
    uint32_t prbs_chk_mode_sel                :  3; /* F25G_TLB_RX_prbs_chk_config_TYPE[03:01] - RW */ 
    uint32_t prbs_chk_en                      :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_en                      :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[00] - RW */ 
    uint32_t prbs_chk_mode_sel                :  3; /* F25G_TLB_RX_prbs_chk_config_TYPE[03:01] - RW */ 
    uint32_t prbs_chk_inv                     :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[04] - RW */ 
    uint32_t prbs_chk_mode                    :  2; /* F25G_TLB_RX_prbs_chk_config_TYPE[06:05] - RW */ 
    uint32_t prbs_chk_en_auto_mode            :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[07] - RW */ 
    uint32_t reserved_08                      :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[10] - RSVD */ 
    uint32_t prbs_chk_clk_en_frc_on           :  1; /* F25G_TLB_RX_prbs_chk_config_TYPE[11] - RW */ 
    uint32_t reserved_12                      :  4; /* F25G_TLB_RX_prbs_chk_config_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_RX_prbs_chk_config_TYPE;

typedef F25G_TLB_RX_prbs_chk_config_TYPE F25G_TLB_RX_PRBS_CHK_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* F25G_TLB_RX_dig_lpbk_config_TYPE[15:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* F25G_TLB_RX_dig_lpbk_config_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_TLB_RX_dig_lpbk_config_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* F25G_TLB_RX_dig_lpbk_config_TYPE[01] - RSVD */ 
    uint32_t dig_lpbk_en                      :  1; /* F25G_TLB_RX_dig_lpbk_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t dig_lpbk_en                      :  1; /* F25G_TLB_RX_dig_lpbk_config_TYPE[00] - RW */ 
    uint32_t reserved_01                      :  1; /* F25G_TLB_RX_dig_lpbk_config_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_TLB_RX_dig_lpbk_config_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* F25G_TLB_RX_dig_lpbk_config_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      : 12; /* F25G_TLB_RX_dig_lpbk_config_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_RX_dig_lpbk_config_TYPE;

typedef F25G_TLB_RX_dig_lpbk_config_TYPE F25G_TLB_RX_DIG_LPBK_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[15:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[01] - RSVD */ 
    uint32_t rx_pmd_dp_invert                 :  1; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rx_pmd_dp_invert                 :  1; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[00] - RW */ 
    uint32_t reserved_01                      :  1; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      : 12; /* F25G_TLB_RX_tlb_rx_misc_config_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_RX_tlb_rx_misc_config_TYPE;

typedef F25G_TLB_RX_tlb_rx_misc_config_TYPE F25G_TLB_RX_TLB_RX_MISC_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_01                      : 15; /* F25G_TLB_RX_prbs_chk_lock_status_TYPE[15:01] - RSVD */ 
    uint32_t prbs_chk_lock                    :  1; /* F25G_TLB_RX_prbs_chk_lock_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_lock                    :  1; /* F25G_TLB_RX_prbs_chk_lock_status_TYPE[00] - RO */ 
    uint32_t reserved_01                      : 15; /* F25G_TLB_RX_prbs_chk_lock_status_TYPE[15:01] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_RX_prbs_chk_lock_status_TYPE;

typedef F25G_TLB_RX_prbs_chk_lock_status_TYPE F25G_TLB_RX_PRBS_CHK_LOCK_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t prbs_chk_lock_lost_lh            :  1; /* F25G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE[15] - RO */ 
    uint32_t prbs_chk_err_cnt_msb             : 15; /* F25G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_err_cnt_msb             : 15; /* F25G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE[14:00] - RO */ 
    uint32_t prbs_chk_lock_lost_lh            :  1; /* F25G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE;

typedef F25G_TLB_RX_prbs_chk_err_cnt_msb_status_TYPE F25G_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t prbs_chk_err_cnt_lsb             : 16; /* F25G_TLB_RX_prbs_chk_err_cnt_lsb_status_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_err_cnt_lsb             : 16; /* F25G_TLB_RX_prbs_chk_err_cnt_lsb_status_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_RX_prbs_chk_err_cnt_lsb_status_TYPE;

typedef F25G_TLB_RX_prbs_chk_err_cnt_lsb_status_TYPE F25G_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_02                      : 14; /* F25G_TLB_RX_pmd_rx_lock_status_TYPE[15:02] - RSVD */ 
    uint32_t pmd_rx_lock_change               :  1; /* F25G_TLB_RX_pmd_rx_lock_status_TYPE[01] - RO */ 
    uint32_t pmd_rx_lock                      :  1; /* F25G_TLB_RX_pmd_rx_lock_status_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_lock                      :  1; /* F25G_TLB_RX_pmd_rx_lock_status_TYPE[00] - RO */ 
    uint32_t pmd_rx_lock_change               :  1; /* F25G_TLB_RX_pmd_rx_lock_status_TYPE[01] - RO */ 
    uint32_t reserved_02                      : 14; /* F25G_TLB_RX_pmd_rx_lock_status_TYPE[15:02] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_RX_pmd_rx_lock_status_TYPE;

typedef F25G_TLB_RX_pmd_rx_lock_status_TYPE F25G_TLB_RX_PMD_RX_LOCK_STATUS_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for F25G_TLB_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t patt_gen_start_pos               :  4; /* F25G_TLB_TX_patt_gen_config_TYPE[15:12] - RW */ 
    uint32_t patt_gen_stop_pos                :  4; /* F25G_TLB_TX_patt_gen_config_TYPE[11:08] - RW */ 
    uint32_t reserved_01                      :  7; /* F25G_TLB_TX_patt_gen_config_TYPE[07:01] - RSVD */ 
    uint32_t patt_gen_en                      :  1; /* F25G_TLB_TX_patt_gen_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_en                      :  1; /* F25G_TLB_TX_patt_gen_config_TYPE[00] - RW */ 
    uint32_t reserved_01                      :  7; /* F25G_TLB_TX_patt_gen_config_TYPE[07:01] - RSVD */ 
    uint32_t patt_gen_stop_pos                :  4; /* F25G_TLB_TX_patt_gen_config_TYPE[11:08] - RW */ 
    uint32_t patt_gen_start_pos               :  4; /* F25G_TLB_TX_patt_gen_config_TYPE[15:12] - RW */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_TX_patt_gen_config_TYPE;

typedef F25G_TLB_TX_patt_gen_config_TYPE F25G_TLB_TX_PATT_GEN_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_06                      : 10; /* F25G_TLB_TX_prbs_gen_config_TYPE[15:06] - RSVD */ 
    uint32_t prbs_gen_err_ins                 :  1; /* F25G_TLB_TX_prbs_gen_config_TYPE[05] - RW */ 
    uint32_t prbs_gen_inv                     :  1; /* F25G_TLB_TX_prbs_gen_config_TYPE[04] - RW */ 
    uint32_t prbs_gen_mode_sel                :  3; /* F25G_TLB_TX_prbs_gen_config_TYPE[03:01] - RW */ 
    uint32_t prbs_gen_en                      :  1; /* F25G_TLB_TX_prbs_gen_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_gen_en                      :  1; /* F25G_TLB_TX_prbs_gen_config_TYPE[00] - RW */ 
    uint32_t prbs_gen_mode_sel                :  3; /* F25G_TLB_TX_prbs_gen_config_TYPE[03:01] - RW */ 
    uint32_t prbs_gen_inv                     :  1; /* F25G_TLB_TX_prbs_gen_config_TYPE[04] - RW */ 
    uint32_t prbs_gen_err_ins                 :  1; /* F25G_TLB_TX_prbs_gen_config_TYPE[05] - RW */ 
    uint32_t reserved_06                      : 10; /* F25G_TLB_TX_prbs_gen_config_TYPE[15:06] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_TX_prbs_gen_config_TYPE;

typedef F25G_TLB_TX_prbs_gen_config_TYPE F25G_TLB_TX_PRBS_GEN_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_03                      : 13; /* F25G_TLB_TX_rmt_lpbk_config_TYPE[15:03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_TLB_TX_rmt_lpbk_config_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* F25G_TLB_TX_rmt_lpbk_config_TYPE[01] - RSVD */ 
    uint32_t rmt_lpbk_en                      :  1; /* F25G_TLB_TX_rmt_lpbk_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rmt_lpbk_en                      :  1; /* F25G_TLB_TX_rmt_lpbk_config_TYPE[00] - RW */ 
    uint32_t reserved_01                      :  1; /* F25G_TLB_TX_rmt_lpbk_config_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_TLB_TX_rmt_lpbk_config_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      : 13; /* F25G_TLB_TX_rmt_lpbk_config_TYPE[15:03] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_TX_rmt_lpbk_config_TYPE;

typedef F25G_TLB_TX_rmt_lpbk_config_TYPE F25G_TLB_TX_RMT_LPBK_CONFIG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_04                      : 12; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[15:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[01] - RSVD */ 
    uint32_t tx_pmd_dp_invert                 :  1; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tx_pmd_dp_invert                 :  1; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[00] - RW */ 
    uint32_t reserved_01                      :  1; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[03] - RSVD */ 
    uint32_t reserved_04                      : 12; /* F25G_TLB_TX_tlb_tx_misc_config_TYPE[15:04] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} F25G_TLB_TX_tlb_tx_misc_config_TYPE;

typedef F25G_TLB_TX_tlb_tx_misc_config_TYPE F25G_TLB_TX_TLB_TX_MISC_CONFIG_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for IEEE_AN_BLK0 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t an_reset                         :  1; /* IEEE_AN_BLK0_an_control_register_TYPE[15] - SC */ 
    uint32_t reserved_13                      :  2; /* IEEE_AN_BLK0_an_control_register_TYPE[14:13] - RSVD */ 
    uint32_t auto_negotiationenable           :  1; /* IEEE_AN_BLK0_an_control_register_TYPE[12] - WO */ 
    uint32_t reserved_10                      :  2; /* IEEE_AN_BLK0_an_control_register_TYPE[11:10] - RSVD */ 
    uint32_t restart_auto_negotiation         :  1; /* IEEE_AN_BLK0_an_control_register_TYPE[09] - SC */ 
    uint32_t reserved_00                      :  9; /* IEEE_AN_BLK0_an_control_register_TYPE[08:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  9; /* IEEE_AN_BLK0_an_control_register_TYPE[08:00] - RSVD */ 
    uint32_t restart_auto_negotiation         :  1; /* IEEE_AN_BLK0_an_control_register_TYPE[09] - SC */ 
    uint32_t reserved_10                      :  2; /* IEEE_AN_BLK0_an_control_register_TYPE[11:10] - RSVD */ 
    uint32_t auto_negotiationenable           :  1; /* IEEE_AN_BLK0_an_control_register_TYPE[12] - WO */ 
    uint32_t reserved_13                      :  2; /* IEEE_AN_BLK0_an_control_register_TYPE[14:13] - RSVD */ 
    uint32_t an_reset                         :  1; /* IEEE_AN_BLK0_an_control_register_TYPE[15] - SC */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_control_register_TYPE;

typedef IEEE_AN_BLK0_an_control_register_TYPE IEEE_AN_BLK0_AN_CONTROL_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_10                      :  6; /* IEEE_AN_BLK0_an_status_register_TYPE[15:10] - RSVD */ 
    uint32_t parallel_detection_fault         :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[09] - LH */ 
    uint32_t reserved_08                      :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[08] - RSVD */ 
    uint32_t extended_next_pagestatus         :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[07] - RO */ 
    uint32_t page_received                    :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[06] - LH */ 
    uint32_t auto_negotiationcomplete         :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[05] - RO */ 
    uint32_t remote_fault                     :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[04] - LH */ 
    uint32_t auto_negotiationability          :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[03] - RO */ 
    uint32_t link_status                      :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[02] - LL */ 
    uint32_t reserved_01                      :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[01] - RSVD */ 
    uint32_t link_partner_auto_negotiationability  :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t link_partner_auto_negotiationability  :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[00] - RO */ 
    uint32_t reserved_01                      :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[01] - RSVD */ 
    uint32_t link_status                      :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[02] - LL */ 
    uint32_t auto_negotiationability          :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[03] - RO */ 
    uint32_t remote_fault                     :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[04] - LH */ 
    uint32_t auto_negotiationcomplete         :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[05] - RO */ 
    uint32_t page_received                    :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[06] - LH */ 
    uint32_t extended_next_pagestatus         :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[07] - RO */ 
    uint32_t reserved_08                      :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[08] - RSVD */ 
    uint32_t parallel_detection_fault         :  1; /* IEEE_AN_BLK0_an_status_register_TYPE[09] - LH */ 
    uint32_t reserved_10                      :  6; /* IEEE_AN_BLK0_an_status_register_TYPE[15:10] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_status_register_TYPE;

typedef IEEE_AN_BLK0_an_status_register_TYPE IEEE_AN_BLK0_AN_STATUS_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t device_id_0                      : 16; /* IEEE_AN_BLK0_an_identifier_register_0_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_0                      : 16; /* IEEE_AN_BLK0_an_identifier_register_0_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_identifier_register_0_TYPE;

typedef IEEE_AN_BLK0_an_identifier_register_0_TYPE IEEE_AN_BLK0_AN_IDENTIFIER_REGISTER_0_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t device_id_1                      : 16; /* IEEE_AN_BLK0_an_identifier_register_1_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_1                      : 16; /* IEEE_AN_BLK0_an_identifier_register_1_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_identifier_register_1_TYPE;

typedef IEEE_AN_BLK0_an_identifier_register_1_TYPE IEEE_AN_BLK0_AN_IDENTIFIER_REGISTER_1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[15:12] - RSVD */ 
    uint32_t seperate_pma_4_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[11] - RO */ 
    uint32_t seperate_pma_3_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[10] - RO */ 
    uint32_t seperate_pma_2_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[09] - RO */ 
    uint32_t seperate_pma_1_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[08] - RO */ 
    uint32_t an_present                       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[07] - RO */ 
    uint32_t tc_present                       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[06] - RO */ 
    uint32_t dte_xs_present                   :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[05] - RO */ 
    uint32_t phy_xs_present                   :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[04] - RO */ 
    uint32_t pcs_present                      :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[03] - RO */ 
    uint32_t wis_present                      :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[02] - RO */ 
    uint32_t pmd_pma_present                  :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[01] - RO */ 
    uint32_t clause_22registers_present       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t clause_22registers_present       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[00] - RO */ 
    uint32_t pmd_pma_present                  :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[01] - RO */ 
    uint32_t wis_present                      :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[02] - RO */ 
    uint32_t pcs_present                      :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[03] - RO */ 
    uint32_t phy_xs_present                   :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[04] - RO */ 
    uint32_t dte_xs_present                   :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[05] - RO */ 
    uint32_t tc_present                       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[06] - RO */ 
    uint32_t an_present                       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[07] - RO */ 
    uint32_t seperate_pma_1_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[08] - RO */ 
    uint32_t seperate_pma_2_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[09] - RO */ 
    uint32_t seperate_pma_3_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[10] - RO */ 
    uint32_t seperate_pma_4_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[11] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_AN_BLK0_an_devices_in_package_1_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_devices_in_package_1_TYPE;

typedef IEEE_AN_BLK0_an_devices_in_package_1_TYPE IEEE_AN_BLK0_AN_DEVICES_IN_PACKAGE_1_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t vendor_specificdevice_2_present  :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_TYPE[15] - RO */ 
    uint32_t vendor_specificdevice_1_present  :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_TYPE[14] - RO */ 
    uint32_t clause_22extension_present       :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_TYPE[13] - RO */ 
    uint32_t reserved_00                      : 13; /* IEEE_AN_BLK0_an_devices_in_package_2_TYPE[12:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      : 13; /* IEEE_AN_BLK0_an_devices_in_package_2_TYPE[12:00] - RSVD */ 
    uint32_t clause_22extension_present       :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_TYPE[13] - RO */ 
    uint32_t vendor_specificdevice_1_present  :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_TYPE[14] - RO */ 
    uint32_t vendor_specificdevice_2_present  :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_devices_in_package_2_TYPE;

typedef IEEE_AN_BLK0_an_devices_in_package_2_TYPE IEEE_AN_BLK0_AN_DEVICES_IN_PACKAGE_2_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t device_id_0                      : 16; /* IEEE_AN_BLK0_an_oui_id0_register_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_0                      : 16; /* IEEE_AN_BLK0_an_oui_id0_register_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_oui_id0_register_TYPE;

typedef IEEE_AN_BLK0_an_oui_id0_register_TYPE IEEE_AN_BLK0_AN_OUI_ID0_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t device_id_1                      : 16; /* IEEE_AN_BLK0_an_oui_id1_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_1                      : 16; /* IEEE_AN_BLK0_an_oui_id1_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_oui_id1_reg_TYPE;

typedef IEEE_AN_BLK0_an_oui_id1_reg_TYPE IEEE_AN_BLK0_AN_OUI_ID1_REG_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for IEEE_AN_BLK1 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[15] - WO */ 
    uint32_t acknowledge                      :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[14] - RO */ 
    uint32_t remote_fault                     :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[13] - WO */ 
    uint32_t pause                            :  3; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[12:10] - WO */ 
    uint32_t echoed_nonce                     :  5; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[09:05] - WO */ 
    uint32_t selector_field                   :  5; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t selector_field                   :  5; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[04:00] - WO */ 
    uint32_t echoed_nonce                     :  5; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[09:05] - WO */ 
    uint32_t pause                            :  3; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[12:10] - WO */ 
    uint32_t remote_fault                     :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[13] - WO */ 
    uint32_t acknowledge                      :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[14] - RO */ 
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_advertisement_1_register_TYPE;

typedef IEEE_AN_BLK1_an_advertisement_1_register_TYPE IEEE_AN_BLK1_AN_ADVERTISEMENT_1_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t techability                      : 11; /* IEEE_AN_BLK1_an_advertisement_2_register_TYPE[15:05] - WO */ 
    uint32_t transmitted_nonce                :  5; /* IEEE_AN_BLK1_an_advertisement_2_register_TYPE[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t transmitted_nonce                :  5; /* IEEE_AN_BLK1_an_advertisement_2_register_TYPE[04:00] - WO */ 
    uint32_t techability                      : 11; /* IEEE_AN_BLK1_an_advertisement_2_register_TYPE[15:05] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_advertisement_2_register_TYPE;

typedef IEEE_AN_BLK1_an_advertisement_2_register_TYPE IEEE_AN_BLK1_AN_ADVERTISEMENT_2_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t fec_requested                    :  2; /* IEEE_AN_BLK1_an_advertisement_3_register_TYPE[15:14] - WO */ 
    uint32_t an_adv_d45_d32                   : 14; /* IEEE_AN_BLK1_an_advertisement_3_register_TYPE[13:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t an_adv_d45_d32                   : 14; /* IEEE_AN_BLK1_an_advertisement_3_register_TYPE[13:00] - WO */ 
    uint32_t fec_requested                    :  2; /* IEEE_AN_BLK1_an_advertisement_3_register_TYPE[15:14] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_advertisement_3_register_TYPE;

typedef IEEE_AN_BLK1_an_advertisement_3_register_TYPE IEEE_AN_BLK1_AN_ADVERTISEMENT_3_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t d15_d0                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_1_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t d15_d0                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_1_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_base_page_ability_1_reg_TYPE;

typedef IEEE_AN_BLK1_an_lp_base_page_ability_1_reg_TYPE IEEE_AN_BLK1_AN_LP_BASE_PAGE_ABILITY_1_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t d31_16                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_2_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t d31_16                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_2_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_base_page_ability_2_reg_TYPE;

typedef IEEE_AN_BLK1_an_lp_base_page_ability_2_reg_TYPE IEEE_AN_BLK1_AN_LP_BASE_PAGE_ABILITY_2_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t d47_32                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_3_reg_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t d47_32                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_3_reg_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_base_page_ability_3_reg_TYPE;

typedef IEEE_AN_BLK1_an_lp_base_page_ability_3_reg_TYPE IEEE_AN_BLK1_AN_LP_BASE_PAGE_ABILITY_3_REG_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[15] - WO */ 
    uint32_t reserved_14                      :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[14] - RSVD */ 
    uint32_t message_page                     :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[13] - WO */ 
    uint32_t acknowledge_2                    :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[12] - WO */ 
    uint32_t toggle                           :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[11] - RO */ 
    uint32_t message_unformatedcode_field     : 11; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[10:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t message_unformatedcode_field     : 11; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[10:00] - WO */ 
    uint32_t toggle                           :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[11] - RO */ 
    uint32_t acknowledge_2                    :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[12] - WO */ 
    uint32_t message_page                     :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[13] - WO */ 
    uint32_t reserved_14                      :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[14] - RSVD */ 
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE;

typedef IEEE_AN_BLK1_an_xnp_transmit_1_register_TYPE IEEE_AN_BLK1_AN_XNP_TRANSMIT_1_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t unformated_codefield_1           : 16; /* IEEE_AN_BLK1_an_xnp_transmit_2_register_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t unformated_codefield_1           : 16; /* IEEE_AN_BLK1_an_xnp_transmit_2_register_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_xnp_transmit_2_register_TYPE;

typedef IEEE_AN_BLK1_an_xnp_transmit_2_register_TYPE IEEE_AN_BLK1_AN_XNP_TRANSMIT_2_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t unformated_codefield_3           : 16; /* IEEE_AN_BLK1_an_xnp_transmit_3_register_TYPE[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t unformated_codefield_3           : 16; /* IEEE_AN_BLK1_an_xnp_transmit_3_register_TYPE[15:00] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_xnp_transmit_3_register_TYPE;

typedef IEEE_AN_BLK1_an_xnp_transmit_3_register_TYPE IEEE_AN_BLK1_AN_XNP_TRANSMIT_3_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[15] - RO */ 
    uint32_t acknowledge                      :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[14] - RO */ 
    uint32_t message_page                     :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[13] - RO */ 
    uint32_t acknowledge_2                    :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[12] - RO */ 
    uint32_t toggle                           :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[11] - RO */ 
    uint32_t message_unformatedcode_field     : 11; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[10:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t message_unformatedcode_field     : 11; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[10:00] - RO */ 
    uint32_t toggle                           :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[11] - RO */ 
    uint32_t acknowledge_2                    :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[12] - RO */ 
    uint32_t message_page                     :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[13] - RO */ 
    uint32_t acknowledge                      :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[14] - RO */ 
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE[15] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE;

typedef IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_TYPE IEEE_AN_BLK1_AN_LP_XNP_TRANSMIT_1_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t unformated_codefield_1           : 16; /* IEEE_AN_BLK1_an_lp_xnp_transmit_2_register_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t unformated_codefield_1           : 16; /* IEEE_AN_BLK1_an_lp_xnp_transmit_2_register_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_xnp_transmit_2_register_TYPE;

typedef IEEE_AN_BLK1_an_lp_xnp_transmit_2_register_TYPE IEEE_AN_BLK1_AN_LP_XNP_TRANSMIT_2_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t unformated_codefield_3           : 16; /* IEEE_AN_BLK1_an_lp_xnp_transmit_3_register_TYPE[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t unformated_codefield_3           : 16; /* IEEE_AN_BLK1_an_lp_xnp_transmit_3_register_TYPE[15:00] - RO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_xnp_transmit_3_register_TYPE;

typedef IEEE_AN_BLK1_an_lp_xnp_transmit_3_register_TYPE IEEE_AN_BLK1_AN_LP_XNP_TRANSMIT_3_REGISTER_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for IEEE_AN_BLK3 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_12                      :  4; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[15:12] - RSVD */ 
    uint32_t onehundredbase_cr4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[11] - RO */ 
    uint32_t onehundredbase_kr4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[10] - RO */ 
    uint32_t onehundredbase_kp4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[09] - RO */ 
    uint32_t onehundredbase_cr10              :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[08] - RO */ 
    uint32_t reserved_07                      :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[07] - RSVD */ 
    uint32_t fortygbase_cr4                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[06] - RO */ 
    uint32_t fortygbase_kr4                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[05] - RO */ 
    uint32_t fec_negotiated                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[04] - RO */ 
    uint32_t tengbase_kr                      :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[03] - RO */ 
    uint32_t tengbase_kx4                     :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[02] - RO */ 
    uint32_t gigbase_kx                       :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[01] - RO */ 
    uint32_t bp_an_ability                    :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bp_an_ability                    :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[00] - RO */ 
    uint32_t gigbase_kx                       :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[01] - RO */ 
    uint32_t tengbase_kx4                     :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[02] - RO */ 
    uint32_t tengbase_kr                      :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[03] - RO */ 
    uint32_t fec_negotiated                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[04] - RO */ 
    uint32_t fortygbase_kr4                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[05] - RO */ 
    uint32_t fortygbase_cr4                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[06] - RO */ 
    uint32_t reserved_07                      :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[07] - RSVD */ 
    uint32_t onehundredbase_cr10              :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[08] - RO */ 
    uint32_t onehundredbase_kp4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[09] - RO */ 
    uint32_t onehundredbase_kr4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[10] - RO */ 
    uint32_t onehundredbase_cr4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[11] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE[15:12] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE;

typedef IEEE_AN_BLK3_backplane_ethernet_status_register_TYPE IEEE_AN_BLK3_BACKPLANE_ETHERNET_STATUS_REGISTER_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_07                      :  9; /* IEEE_AN_BLK3_EEE_adv_TYPE[15:07] - RSVD */ 
    uint32_t eee_10g_kr                       :  1; /* IEEE_AN_BLK3_EEE_adv_TYPE[06] - WO */ 
    uint32_t eee_10g_kx4                      :  1; /* IEEE_AN_BLK3_EEE_adv_TYPE[05] - WO */ 
    uint32_t eee_1g_kx                        :  1; /* IEEE_AN_BLK3_EEE_adv_TYPE[04] - WO */ 
    uint32_t reserved_00                      :  4; /* IEEE_AN_BLK3_EEE_adv_TYPE[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  4; /* IEEE_AN_BLK3_EEE_adv_TYPE[03:00] - RSVD */ 
    uint32_t eee_1g_kx                        :  1; /* IEEE_AN_BLK3_EEE_adv_TYPE[04] - WO */ 
    uint32_t eee_10g_kx4                      :  1; /* IEEE_AN_BLK3_EEE_adv_TYPE[05] - WO */ 
    uint32_t eee_10g_kr                       :  1; /* IEEE_AN_BLK3_EEE_adv_TYPE[06] - WO */ 
    uint32_t reserved_07                      :  9; /* IEEE_AN_BLK3_EEE_adv_TYPE[15:07] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK3_EEE_adv_TYPE;

typedef IEEE_AN_BLK3_EEE_adv_TYPE IEEE_AN_BLK3_EEE_ADV_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_07                      :  9; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[15:07] - RSVD */ 
    uint32_t eee_10g_kr                       :  1; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[06] - RO */ 
    uint32_t eee_10g_kx4                      :  1; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[05] - RO */ 
    uint32_t eee_1g_kx                        :  1; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[04] - RO */ 
    uint32_t reserved_00                      :  4; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  4; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[03:00] - RSVD */ 
    uint32_t eee_1g_kx                        :  1; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[04] - RO */ 
    uint32_t eee_10g_kx4                      :  1; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[05] - RO */ 
    uint32_t eee_10g_kr                       :  1; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[06] - RO */ 
    uint32_t reserved_07                      :  9; /* IEEE_AN_BLK3_EEE_lp_adv_TYPE[15:07] - RSVD */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK3_EEE_lp_adv_TYPE;

typedef IEEE_AN_BLK3_EEE_lp_adv_TYPE IEEE_AN_BLK3_EEE_LP_ADV_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for DEV7_SLICE Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t dev                              :  1; /* DEV7_SLICE_slice_TYPE[15] - WO */ 
    uint32_t reserved_12                      :  3; /* DEV7_SLICE_slice_TYPE[14:12] - RSVD */ 
    uint32_t cast                             :  4; /* DEV7_SLICE_slice_TYPE[11:08] - WO */ 
    uint32_t lane                             :  4; /* DEV7_SLICE_slice_TYPE[07:04] - WO */ 
    uint32_t reserved_01                      :  3; /* DEV7_SLICE_slice_TYPE[03:01] - RSVD */ 
    uint32_t ip                               :  1; /* DEV7_SLICE_slice_TYPE[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ip                               :  1; /* DEV7_SLICE_slice_TYPE[00] - WO */ 
    uint32_t reserved_01                      :  3; /* DEV7_SLICE_slice_TYPE[03:01] - RSVD */ 
    uint32_t lane                             :  4; /* DEV7_SLICE_slice_TYPE[07:04] - WO */ 
    uint32_t cast                             :  4; /* DEV7_SLICE_slice_TYPE[11:08] - WO */ 
    uint32_t reserved_12                      :  3; /* DEV7_SLICE_slice_TYPE[14:12] - RSVD */ 
    uint32_t dev                              :  1; /* DEV7_SLICE_slice_TYPE[15] - WO */ 
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DEV7_SLICE_slice_TYPE;

typedef DEV7_SLICE_slice_TYPE DEV7_SLICE_SLICE_TYPE_T;


#endif /*  chip_reg_structs__H */
