{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 11:44:24 2018 " "Info: Processing started: Thu Dec 06 11:44:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_LIGHT -c TEST_LIGHT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_LIGHT -c TEST_LIGHT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MY_LED7/MY_LED7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MY_LED7/MY_LED7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_LED7-behave " "Info: Found design unit 1: MY_LED7-behave" {  } { { "../MY_LED7/MY_LED7.vhd" "" { Text "D:/LKW_108/MY_LED7/MY_LED7.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MY_LED7 " "Info: Found entity 1: MY_LED7" {  } { { "../MY_LED7/MY_LED7.vhd" "" { Text "D:/LKW_108/MY_LED7/MY_LED7.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MY_DIVIDER/MY_DIVIDER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MY_DIVIDER/MY_DIVIDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_DIVIDER-behave " "Info: Found design unit 1: MY_DIVIDER-behave" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MY_DIVIDER " "Info: Found entity 1: MY_DIVIDER" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MY_LIGHT/MY_LIGHT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MY_LIGHT/MY_LIGHT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_LIGHT-behave " "Info: Found design unit 1: MY_LIGHT-behave" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MY_LIGHT " "Info: Found entity 1: MY_LIGHT" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEST_LIGHT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TEST_LIGHT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_LIGHT " "Info: Found entity 1: TEST_LIGHT" {  } { { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_LIGHT " "Info: Elaborating entity \"TEST_LIGHT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_LIGHT MY_LIGHT:inst " "Info: Elaborating entity \"MY_LIGHT\" for hierarchy \"MY_LIGHT:inst\"" {  } { { "TEST_LIGHT.bdf" "inst" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 160 456 608 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_LIGHT MY_LIGHT.vhd(37) " "Warning (10631): VHDL Process Statement warning at MY_LIGHT.vhd(37): inferring latch(es) for signal or variable \"A_LIGHT\", which holds its previous value in one or more paths through the process" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_NUM MY_LIGHT.vhd(37) " "Warning (10631): VHDL Process Statement warning at MY_LIGHT.vhd(37): inferring latch(es) for signal or variable \"A_NUM\", which holds its previous value in one or more paths through the process" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_LIGHT MY_LIGHT.vhd(37) " "Warning (10631): VHDL Process Statement warning at MY_LIGHT.vhd(37): inferring latch(es) for signal or variable \"B_LIGHT\", which holds its previous value in one or more paths through the process" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_NUM MY_LIGHT.vhd(37) " "Warning (10631): VHDL Process Statement warning at MY_LIGHT.vhd(37): inferring latch(es) for signal or variable \"B_NUM\", which holds its previous value in one or more paths through the process" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[0\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[0\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[1\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[1\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[2\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[2\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[3\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[3\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[4\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[4\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_LIGHT\[0\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_LIGHT\[0\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_LIGHT\[1\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_LIGHT\[1\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_LIGHT\[2\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_LIGHT\[2\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[0\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[0\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[1\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[1\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[2\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[2\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[3\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[3\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[4\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[4\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_LIGHT\[0\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_LIGHT\[0\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_LIGHT\[1\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_LIGHT\[1\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_LIGHT\[2\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_LIGHT\[2\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_DIVIDER MY_DIVIDER:inst1 " "Info: Elaborating entity \"MY_DIVIDER\" for hierarchy \"MY_DIVIDER:inst1\"" {  } { { "TEST_LIGHT.bdf" "inst1" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 192 288 384 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_LED7 MY_LED7:inst3 " "Info: Elaborating entity \"MY_LED7\" for hierarchy \"MY_LED7:inst3\"" {  } { { "TEST_LIGHT.bdf" "inst3" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 184 856 952 312 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[0\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[5\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[1\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[1\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[4\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[4\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[3\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[3\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[2\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[2\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[0\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[5\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[1\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[1\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[4\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[4\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[3\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[3\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[2\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[2\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "A_NUM10\[1\] GND " "Warning (13410): Pin \"A_NUM10\[1\]\" is stuck at GND" {  } { { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 80 976 1152 96 "A_NUM10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "B_NUM10\[1\] GND " "Warning (13410): Pin \"B_NUM10\[1\]\" is stuck at GND" {  } { { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 336 976 1152 352 "B_NUM10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Info: Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Info: Implemented 131 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 11:44:29 2018 " "Info: Processing ended: Thu Dec 06 11:44:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
