// Seed: 2317854767
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output tri1  id_3,
    output wire  id_4
);
  wire id_6, id_7;
endmodule
program module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    output wire id_10,
    input wand id_11,
    output tri id_12,
    input uwire id_13,
    input uwire id_14,
    output wor id_15,
    output wor id_16,
    input tri id_17,
    input wand id_18,
    input supply1 id_19,
    output wand id_20
);
  wire id_22;
  wire id_23;
  assign id_15 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_19,
      id_10,
      id_1
  );
  logic [7:0] id_24;
  assign id_24[1] = 1'b0;
endprogram
