// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_top,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.920000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=46,HLS_SYN_DSP=0,HLS_SYN_FF=43777,HLS_SYN_LUT=92205,HLS_VERSION=2020_2}" *)

module top (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_pp0_stage0 = 13'd2;
parameter    ap_ST_fsm_state12 = 13'd4;
parameter    ap_ST_fsm_pp1_stage0 = 13'd8;
parameter    ap_ST_fsm_state24 = 13'd16;
parameter    ap_ST_fsm_pp2_stage0 = 13'd32;
parameter    ap_ST_fsm_state35 = 13'd64;
parameter    ap_ST_fsm_state36 = 13'd128;
parameter    ap_ST_fsm_state37 = 13'd256;
parameter    ap_ST_fsm_state38 = 13'd512;
parameter    ap_ST_fsm_state39 = 13'd1024;
parameter    ap_ST_fsm_pp3_stage0 = 13'd2048;
parameter    ap_ST_fsm_state52 = 13'd4096;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] wt_i;
wire   [63:0] kh_i;
wire   [63:0] dmem_i;
wire   [63:0] dmem_o;
wire   [15:0] n_inputs;
wire   [15:0] n_outputs;
wire   [15:0] input_words;
wire   [15:0] output_words;
wire   [2:0] layer_mode;
wire   [0:0] dmem_mode;
wire   [1:0] width_mode;
wire   [1:0] norm_mode;
reg   [15:0] kh_index_V;
reg   [15:0] o_index_V;
reg   [5:0] kh_mem_V_address0;
reg    kh_mem_V_ce0;
reg    kh_mem_V_we0;
wire   [63:0] kh_mem_V_d0;
wire   [63:0] kh_mem_V_q0;
reg    kh_mem_V_ce1;
wire   [63:0] kh_mem_V_q1;
reg   [11:0] wt_mem_V_1_address0;
reg    wt_mem_V_1_ce0;
reg    wt_mem_V_1_we0;
wire   [63:0] wt_mem_V_1_q0;
reg   [11:0] wt_mem_V_0_address0;
reg    wt_mem_V_0_ce0;
reg    wt_mem_V_0_we0;
wire   [63:0] wt_mem_V_0_q0;
reg   [9:0] dmem_V_1_1_address0;
reg    dmem_V_1_1_ce0;
reg    dmem_V_1_1_we0;
reg   [63:0] dmem_V_1_1_d0;
wire   [63:0] dmem_V_1_1_q0;
reg   [9:0] dmem_V_1_0_address0;
reg    dmem_V_1_0_ce0;
reg    dmem_V_1_0_we0;
reg   [63:0] dmem_V_1_0_d0;
wire   [63:0] dmem_V_1_0_q0;
reg   [9:0] dmem_V_0_1_address0;
reg    dmem_V_0_1_ce0;
reg    dmem_V_0_1_we0;
reg   [63:0] dmem_V_0_1_d0;
wire   [63:0] dmem_V_0_1_q0;
reg   [9:0] dmem_V_0_0_address0;
reg    dmem_V_0_0_ce0;
reg    dmem_V_0_0_we0;
reg   [63:0] dmem_V_0_0_d0;
wire   [63:0] dmem_V_0_0_q0;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    gmem_blk_n_R;
reg    ap_enable_reg_pp0_iter8;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg    ap_enable_reg_pp1_iter8;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln878_1_reg_2094;
reg    ap_enable_reg_pp2_iter8;
reg   [0:0] icmp_ln878_1_reg_2094_pp2_iter7_reg;
reg    gmem_blk_n_AW;
reg    ap_enable_reg_pp3_iter5;
wire    ap_block_pp3_stage0;
reg   [0:0] brmerge858_reg_2152;
reg    gmem_blk_n_W;
reg    ap_enable_reg_pp3_iter6;
reg    gmem_blk_n_B;
reg    ap_enable_reg_pp3_iter11;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [511:0] gmem_WDATA;
reg   [63:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [511:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [15:0] i_V_reg_622;
reg   [15:0] i_V_reg_622_pp0_iter1_reg;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
reg    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] i_V_reg_622_pp0_iter2_reg;
reg   [15:0] i_V_reg_622_pp0_iter3_reg;
reg   [15:0] i_V_reg_622_pp0_iter4_reg;
reg   [15:0] i_V_reg_622_pp0_iter5_reg;
reg   [15:0] i_V_reg_622_pp0_iter6_reg;
reg   [15:0] i_V_reg_622_pp0_iter7_reg;
reg   [9:0] img_off_V_6_reg_634;
reg   [15:0] img_idx_V_reg_646;
reg   [12:0] i_V_1_reg_658;
reg   [12:0] i_V_1_reg_658_pp1_iter1_reg;
wire    ap_block_state13_pp1_stage0_iter0;
wire    ap_block_state14_pp1_stage0_iter1;
wire    ap_block_state15_pp1_stage0_iter2;
wire    ap_block_state16_pp1_stage0_iter3;
wire    ap_block_state17_pp1_stage0_iter4;
wire    ap_block_state18_pp1_stage0_iter5;
wire    ap_block_state19_pp1_stage0_iter6;
wire    ap_block_state20_pp1_stage0_iter7;
reg    ap_block_state21_pp1_stage0_iter8;
wire    ap_block_state22_pp1_stage0_iter9;
wire    ap_block_state23_pp1_stage0_iter10;
reg    ap_block_pp1_stage0_11001;
reg   [12:0] i_V_1_reg_658_pp1_iter2_reg;
reg   [12:0] i_V_1_reg_658_pp1_iter3_reg;
reg   [12:0] i_V_1_reg_658_pp1_iter4_reg;
reg   [12:0] i_V_1_reg_658_pp1_iter5_reg;
reg   [12:0] i_V_1_reg_658_pp1_iter6_reg;
reg   [12:0] i_V_1_reg_658_pp1_iter7_reg;
reg   [6:0] i_V_2_reg_670;
reg   [6:0] i_V_2_reg_670_pp2_iter1_reg;
wire    ap_block_state25_pp2_stage0_iter0;
wire    ap_block_state26_pp2_stage0_iter1;
reg    ap_block_state26_io;
wire    ap_block_state27_pp2_stage0_iter2;
wire    ap_block_state28_pp2_stage0_iter3;
wire    ap_block_state29_pp2_stage0_iter4;
wire    ap_block_state30_pp2_stage0_iter5;
wire    ap_block_state31_pp2_stage0_iter6;
wire    ap_block_state32_pp2_stage0_iter7;
reg    ap_block_state33_pp2_stage0_iter8;
wire    ap_block_state34_pp2_stage0_iter9;
reg    ap_block_pp2_stage0_11001;
reg   [6:0] i_V_2_reg_670_pp2_iter2_reg;
reg   [6:0] i_V_2_reg_670_pp2_iter3_reg;
reg   [6:0] i_V_2_reg_670_pp2_iter4_reg;
reg   [6:0] i_V_2_reg_670_pp2_iter5_reg;
reg   [6:0] i_V_2_reg_670_pp2_iter6_reg;
reg   [6:0] i_V_2_reg_670_pp2_iter7_reg;
reg   [6:0] i_V_2_reg_670_pp2_iter8_reg;
reg   [15:0] i_V_6_reg_717;
reg   [15:0] i_V_6_reg_717_pp3_iter1_reg;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state40_pp3_stage0_iter0;
wire    ap_block_state41_pp3_stage0_iter1;
wire    ap_block_state42_pp3_stage0_iter2;
wire    ap_block_state43_pp3_stage0_iter3;
wire    ap_block_state44_pp3_stage0_iter4;
wire    ap_block_state45_pp3_stage0_iter5;
reg    ap_block_state45_io;
wire    ap_block_state46_pp3_stage0_iter6;
reg    ap_block_state46_io;
wire    ap_block_state47_pp3_stage0_iter7;
wire    ap_block_state48_pp3_stage0_iter8;
wire    ap_block_state49_pp3_stage0_iter9;
wire    ap_block_state50_pp3_stage0_iter10;
reg    ap_block_state51_pp3_stage0_iter11;
reg    ap_block_pp3_stage0_11001;
reg   [15:0] i_V_6_reg_717_pp3_iter2_reg;
reg   [15:0] i_V_6_reg_717_pp3_iter3_reg;
reg   [9:0] img_off_V_7_reg_729;
reg   [9:0] img_off_V_7_reg_729_pp3_iter1_reg;
reg   [15:0] img_idx_V_3_reg_741;
reg   [1:0] norm_mode_read_reg_1843;
reg   [1:0] width_mode_read_reg_1849;
reg   [0:0] dmem_mode_read_reg_1855;
reg   [2:0] layer_mode_read_reg_1864;
reg   [15:0] output_words_read_reg_1869;
reg   [15:0] input_words_read_reg_1874;
reg   [15:0] n_outputs_read_reg_1879;
reg   [15:0] n_inputs_read_reg_1889;
reg   [63:0] dmem_o_read_reg_1895;
reg   [63:0] dmem_i_read_reg_1901;
reg   [63:0] kh_i_read_reg_1906;
reg   [63:0] wt_i_read_reg_1912;
wire   [1:0] layer_type_V_fu_872_p4;
reg   [1:0] layer_type_V_reg_1921;
wire   [7:0] zext_ln760_fu_909_p1;
reg   [7:0] zext_ln760_reg_1926;
wire   [0:0] r_fu_913_p2;
reg   [0:0] r_reg_1931;
wire   [9:0] zext_ln764_fu_927_p1;
reg   [9:0] zext_ln764_reg_1940;
wire   [6:0] shl_ln764_fu_935_p2;
reg   [6:0] shl_ln764_reg_1945;
wire   [4:0] words_per_image_fu_941_p1;
reg   [4:0] words_per_image_reg_1950;
wire   [0:0] cmp_i_i465_fu_945_p2;
reg   [0:0] cmp_i_i465_reg_1955;
wire   [9:0] words_per_image_cast_fu_951_p1;
reg   [9:0] words_per_image_cast_reg_1959;
wire   [0:0] cmp_i_i395_fu_955_p2;
reg   [0:0] cmp_i_i395_reg_1964;
wire   [5:0] trunc_ln771_fu_961_p1;
reg   [5:0] trunc_ln771_reg_1968;
wire   [15:0] i_V_3_fu_965_p2;
reg   [15:0] i_V_3_reg_1973;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln767_fu_971_p2;
reg   [0:0] icmp_ln767_reg_1978;
reg   [0:0] icmp_ln767_reg_1978_pp0_iter1_reg;
reg   [0:0] icmp_ln767_reg_1978_pp0_iter2_reg;
reg   [0:0] icmp_ln767_reg_1978_pp0_iter3_reg;
reg   [0:0] icmp_ln767_reg_1978_pp0_iter4_reg;
reg   [0:0] icmp_ln767_reg_1978_pp0_iter5_reg;
reg   [0:0] icmp_ln767_reg_1978_pp0_iter6_reg;
reg   [0:0] icmp_ln767_reg_1978_pp0_iter7_reg;
reg   [0:0] icmp_ln767_reg_1978_pp0_iter8_reg;
reg   [57:0] trunc_ln771_4_reg_1982;
wire   [0:0] trunc_ln776_fu_1003_p1;
reg   [0:0] trunc_ln776_reg_1987;
reg   [0:0] trunc_ln776_reg_1987_pp0_iter1_reg;
reg   [0:0] trunc_ln776_reg_1987_pp0_iter2_reg;
reg   [0:0] trunc_ln776_reg_1987_pp0_iter3_reg;
reg   [0:0] trunc_ln776_reg_1987_pp0_iter4_reg;
reg   [0:0] trunc_ln776_reg_1987_pp0_iter5_reg;
reg   [0:0] trunc_ln776_reg_1987_pp0_iter6_reg;
reg   [0:0] trunc_ln776_reg_1987_pp0_iter7_reg;
reg   [0:0] trunc_ln776_reg_1987_pp0_iter8_reg;
reg   [0:0] tmp_reg_1991;
reg   [0:0] tmp_reg_1991_pp0_iter1_reg;
reg   [0:0] tmp_reg_1991_pp0_iter2_reg;
reg   [0:0] tmp_reg_1991_pp0_iter3_reg;
reg   [0:0] tmp_reg_1991_pp0_iter4_reg;
reg   [0:0] tmp_reg_1991_pp0_iter5_reg;
reg   [0:0] tmp_reg_1991_pp0_iter6_reg;
reg   [0:0] tmp_reg_1991_pp0_iter7_reg;
reg   [0:0] tmp_reg_1991_pp0_iter8_reg;
wire   [9:0] ret_1_fu_1025_p1;
reg   [9:0] ret_1_reg_2001;
reg   [511:0] gmem_addr_read_reg_2006;
wire   [5:0] add_ln771_1_fu_1041_p2;
reg   [5:0] add_ln771_1_reg_2011;
reg   [9:0] ret_5_reg_2016;
wire   [15:0] img_idx_V_2_fu_1144_p3;
reg    ap_enable_reg_pp0_iter9;
wire   [9:0] img_off_V_2_fu_1152_p3;
wire   [5:0] trunc_ln787_fu_1160_p1;
reg   [5:0] trunc_ln787_reg_2034;
wire    ap_CS_fsm_state12;
wire   [12:0] add_ln691_fu_1163_p2;
reg   [12:0] add_ln691_reg_2039;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln878_fu_1169_p2;
reg   [0:0] icmp_ln878_reg_2044;
wire   [0:0] trunc_ln787_1_fu_1175_p1;
reg   [0:0] trunc_ln787_1_reg_2048;
reg   [0:0] trunc_ln787_1_reg_2048_pp1_iter1_reg;
reg   [0:0] trunc_ln787_1_reg_2048_pp1_iter2_reg;
reg   [0:0] trunc_ln787_1_reg_2048_pp1_iter3_reg;
reg   [0:0] trunc_ln787_1_reg_2048_pp1_iter4_reg;
reg   [0:0] trunc_ln787_1_reg_2048_pp1_iter5_reg;
reg   [0:0] trunc_ln787_1_reg_2048_pp1_iter6_reg;
reg   [0:0] trunc_ln787_1_reg_2048_pp1_iter7_reg;
reg   [0:0] trunc_ln787_1_reg_2048_pp1_iter8_reg;
reg   [0:0] trunc_ln787_1_reg_2048_pp1_iter9_reg;
reg   [57:0] trunc_ln787_4_reg_2052;
reg   [11:0] ret_2_reg_2063;
reg   [11:0] ret_2_reg_2063_pp1_iter9_reg;
wire   [2:0] trunc_ln787_2_fu_1226_p1;
reg   [2:0] trunc_ln787_2_reg_2068;
reg   [511:0] gmem_addr_1_read_reg_2073;
wire   [63:0] trunc_ln787_5_fu_1259_p1;
reg   [63:0] trunc_ln787_5_reg_2078;
wire   [5:0] trunc_ln793_fu_1268_p1;
reg   [5:0] trunc_ln793_reg_2084;
wire    ap_CS_fsm_state24;
wire   [6:0] add_ln691_1_fu_1271_p2;
reg   [6:0] add_ln691_1_reg_2089;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] icmp_ln878_1_fu_1277_p2;
reg   [0:0] icmp_ln878_1_reg_2094_pp2_iter1_reg;
reg   [0:0] icmp_ln878_1_reg_2094_pp2_iter2_reg;
reg   [0:0] icmp_ln878_1_reg_2094_pp2_iter3_reg;
reg   [0:0] icmp_ln878_1_reg_2094_pp2_iter4_reg;
reg   [0:0] icmp_ln878_1_reg_2094_pp2_iter5_reg;
reg   [0:0] icmp_ln878_1_reg_2094_pp2_iter6_reg;
reg   [0:0] icmp_ln878_1_reg_2094_pp2_iter8_reg;
reg   [57:0] trunc_ln793_3_reg_2098;
reg   [511:0] gmem_addr_2_read_reg_2109;
reg   [15:0] o_index_V_load_2_reg_2114;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln878_2_fu_1368_p2;
reg   [0:0] icmp_ln878_2_reg_2119;
wire   [6:0] trunc_ln806_fu_1373_p1;
reg   [6:0] trunc_ln806_reg_2123;
wire   [9:0] i_V_5_fu_1389_p2;
reg   [9:0] i_V_5_reg_2128;
wire    ap_CS_fsm_state36;
wire    grp_bin_dense_fu_807_ap_ready;
wire    grp_bin_dense_fu_807_ap_done;
reg    ap_predicate_op323_call_state36;
wire    grp_fp_conv_fu_783_ap_ready;
wire    grp_fp_conv_fu_783_ap_done;
reg    ap_block_state36_on_subcall_done;
wire   [0:0] icmp_ln878_3_fu_1399_p2;
wire   [1:0] off_fu_1419_p1;
reg   [1:0] off_reg_2142;
wire   [9:0] words_per_out_V_cast34_fu_1448_p1;
reg   [9:0] words_per_out_V_cast34_reg_2146;
wire   [0:0] brmerge858_fu_1476_p2;
wire   [5:0] trunc_ln862_fu_1482_p1;
reg   [5:0] trunc_ln862_reg_2156;
wire    ap_CS_fsm_state37;
wire   [15:0] tmp_6_fu_1505_p1;
wire   [0:0] icmp_ln870_1_fu_1519_p2;
reg   [0:0] icmp_ln870_1_reg_2181;
wire   [7:0] add_ln691_8_fu_1535_p2;
reg   [7:0] add_ln691_8_reg_2186;
wire   [12:0] trunc_ln870_fu_1547_p1;
reg   [12:0] trunc_ln870_reg_2191;
wire    ap_CS_fsm_state38;
wire   [15:0] i_V_7_fu_1564_p2;
reg   [15:0] i_V_7_reg_2196;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_ln856_fu_1570_p2;
reg   [0:0] icmp_ln856_reg_2201;
wire   [0:0] trunc_ln862_3_fu_1585_p1;
reg   [0:0] trunc_ln862_3_reg_2210;
reg   [0:0] trunc_ln862_3_reg_2210_pp3_iter1_reg;
reg   [0:0] trunc_ln862_3_reg_2210_pp3_iter2_reg;
reg   [0:0] trunc_ln862_3_reg_2210_pp3_iter3_reg;
reg   [0:0] trunc_ln862_3_reg_2210_pp3_iter4_reg;
wire   [15:0] img_idx_V_5_fu_1606_p3;
wire   [9:0] img_off_V_5_fu_1614_p3;
reg   [9:0] img_off_V_5_reg_2222;
wire   [63:0] zext_ln534_6_fu_1622_p1;
reg   [63:0] zext_ln534_6_reg_2227;
wire   [63:0] zext_ln534_5_fu_1637_p1;
reg   [63:0] zext_ln534_5_reg_2243;
wire   [2:0] trunc_ln862_1_fu_1655_p1;
reg   [2:0] trunc_ln862_1_reg_2259;
wire   [63:0] add_ln862_fu_1659_p2;
reg   [63:0] add_ln862_reg_2264;
wire   [63:0] select_ln862_1_fu_1674_p3;
reg   [63:0] select_ln862_1_reg_2279;
wire   [0:0] trunc_ln865_fu_1682_p1;
reg   [0:0] trunc_ln865_reg_2284;
wire   [63:0] select_ln865_1_fu_1697_p3;
reg   [63:0] select_ln865_1_reg_2300;
wire   [63:0] shl_ln862_fu_1739_p2;
reg   [63:0] shl_ln862_reg_2305;
wire   [511:0] shl_ln862_1_fu_1757_p2;
reg   [511:0] shl_ln862_1_reg_2310;
wire   [63:0] shl_ln865_fu_1800_p2;
reg   [63:0] shl_ln865_reg_2321;
wire   [511:0] shl_ln865_2_fu_1818_p2;
reg   [511:0] shl_ln865_2_reg_2326;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state13;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state25;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter9;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state40;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter7;
reg    ap_enable_reg_pp3_iter8;
reg    ap_enable_reg_pp3_iter9;
reg    ap_enable_reg_pp3_iter10;
wire    grp_bin_conv_fu_752_ap_start;
wire    grp_bin_conv_fu_752_ap_done;
wire    grp_bin_conv_fu_752_ap_idle;
wire    grp_bin_conv_fu_752_ap_ready;
wire   [11:0] grp_bin_conv_fu_752_wt_mem_V_0_address0;
wire    grp_bin_conv_fu_752_wt_mem_V_0_ce0;
wire   [11:0] grp_bin_conv_fu_752_wt_mem_V_1_address0;
wire    grp_bin_conv_fu_752_wt_mem_V_1_ce0;
wire   [9:0] grp_bin_conv_fu_752_dmem_V_1_0_address0;
wire    grp_bin_conv_fu_752_dmem_V_1_0_ce0;
wire    grp_bin_conv_fu_752_dmem_V_1_0_we0;
wire   [63:0] grp_bin_conv_fu_752_dmem_V_1_0_d0;
wire   [9:0] grp_bin_conv_fu_752_dmem_V_0_0_address0;
wire    grp_bin_conv_fu_752_dmem_V_0_0_ce0;
wire    grp_bin_conv_fu_752_dmem_V_0_0_we0;
wire   [63:0] grp_bin_conv_fu_752_dmem_V_0_0_d0;
wire   [9:0] grp_bin_conv_fu_752_dmem_V_1_1_address0;
wire    grp_bin_conv_fu_752_dmem_V_1_1_ce0;
wire    grp_bin_conv_fu_752_dmem_V_1_1_we0;
wire   [63:0] grp_bin_conv_fu_752_dmem_V_1_1_d0;
wire   [9:0] grp_bin_conv_fu_752_dmem_V_0_1_address0;
wire    grp_bin_conv_fu_752_dmem_V_0_1_ce0;
wire    grp_bin_conv_fu_752_dmem_V_0_1_we0;
wire   [63:0] grp_bin_conv_fu_752_dmem_V_0_1_d0;
wire    grp_fp_conv_fu_783_ap_start;
wire    grp_fp_conv_fu_783_ap_idle;
wire   [11:0] grp_fp_conv_fu_783_wt_mem_V_1_address0;
wire    grp_fp_conv_fu_783_wt_mem_V_1_ce0;
wire   [11:0] grp_fp_conv_fu_783_wt_mem_V_0_address0;
wire    grp_fp_conv_fu_783_wt_mem_V_0_ce0;
wire   [5:0] grp_fp_conv_fu_783_kh_mem_V_address0;
wire    grp_fp_conv_fu_783_kh_mem_V_ce0;
wire   [9:0] grp_fp_conv_fu_783_dmem_V_1_1_address0;
wire    grp_fp_conv_fu_783_dmem_V_1_1_ce0;
wire    grp_fp_conv_fu_783_dmem_V_1_1_we0;
wire   [63:0] grp_fp_conv_fu_783_dmem_V_1_1_d0;
wire   [9:0] grp_fp_conv_fu_783_dmem_V_1_0_address0;
wire    grp_fp_conv_fu_783_dmem_V_1_0_ce0;
wire    grp_fp_conv_fu_783_dmem_V_1_0_we0;
wire   [63:0] grp_fp_conv_fu_783_dmem_V_1_0_d0;
wire   [9:0] grp_fp_conv_fu_783_dmem_V_0_1_address0;
wire    grp_fp_conv_fu_783_dmem_V_0_1_ce0;
wire    grp_fp_conv_fu_783_dmem_V_0_1_we0;
wire   [63:0] grp_fp_conv_fu_783_dmem_V_0_1_d0;
wire   [9:0] grp_fp_conv_fu_783_dmem_V_0_0_address0;
wire    grp_fp_conv_fu_783_dmem_V_0_0_ce0;
wire    grp_fp_conv_fu_783_dmem_V_0_0_we0;
wire   [63:0] grp_fp_conv_fu_783_dmem_V_0_0_d0;
wire    grp_bin_dense_fu_807_ap_start;
wire    grp_bin_dense_fu_807_ap_idle;
wire   [9:0] grp_bin_dense_fu_807_dmem_V_1_1_address0;
wire    grp_bin_dense_fu_807_dmem_V_1_1_ce0;
wire    grp_bin_dense_fu_807_dmem_V_1_1_we0;
wire   [63:0] grp_bin_dense_fu_807_dmem_V_1_1_d0;
wire   [9:0] grp_bin_dense_fu_807_dmem_V_1_0_address0;
wire    grp_bin_dense_fu_807_dmem_V_1_0_ce0;
wire    grp_bin_dense_fu_807_dmem_V_1_0_we0;
wire   [63:0] grp_bin_dense_fu_807_dmem_V_1_0_d0;
wire   [9:0] grp_bin_dense_fu_807_dmem_V_0_1_address0;
wire    grp_bin_dense_fu_807_dmem_V_0_1_ce0;
wire    grp_bin_dense_fu_807_dmem_V_0_1_we0;
wire   [63:0] grp_bin_dense_fu_807_dmem_V_0_1_d0;
wire   [9:0] grp_bin_dense_fu_807_dmem_V_0_0_address0;
wire    grp_bin_dense_fu_807_dmem_V_0_0_ce0;
wire    grp_bin_dense_fu_807_dmem_V_0_0_we0;
wire   [63:0] grp_bin_dense_fu_807_dmem_V_0_0_d0;
wire   [11:0] grp_bin_dense_fu_807_wt_mem_V_0_address0;
wire    grp_bin_dense_fu_807_wt_mem_V_0_ce0;
wire   [11:0] grp_bin_dense_fu_807_wt_mem_V_1_address0;
wire    grp_bin_dense_fu_807_wt_mem_V_1_ce0;
wire   [5:0] grp_bin_dense_fu_807_kh_mem_V_address0;
wire    grp_bin_dense_fu_807_kh_mem_V_ce0;
wire   [5:0] grp_bin_dense_fu_807_kh_mem_V_address1;
wire    grp_bin_dense_fu_807_kh_mem_V_ce1;
wire   [0:0] trunc_ln819_fu_882_p1;
reg   [0:0] ap_phi_mux_agg_tmp106_0_phi_fu_614_p4;
reg   [0:0] agg_tmp106_0_reg_611;
wire   [0:0] empty_fu_868_p1;
reg   [15:0] ap_phi_mux_i_V_phi_fu_626_p4;
reg   [12:0] ap_phi_mux_i_V_1_phi_fu_662_p4;
reg   [6:0] ap_phi_mux_i_V_2_phi_fu_674_p4;
reg   [7:0] idx_V_reg_682;
wire    ap_CS_fsm_state39;
reg   [9:0] i_V_4_reg_691;
reg   [15:0] nc_V_4_reg_703;
reg   [15:0] ap_phi_mux_i_V_6_phi_fu_721_p4;
reg   [9:0] ap_phi_mux_img_off_V_7_phi_fu_733_p4;
reg    grp_bin_conv_fu_752_ap_start_reg;
reg    grp_fp_conv_fu_783_ap_start_reg;
reg    grp_bin_dense_fu_807_ap_start_reg;
wire   [63:0] zext_ln534_3_fu_1080_p1;
wire   [63:0] zext_ln534_2_fu_1087_p1;
wire   [63:0] zext_ln534_1_fu_1115_p1;
wire   [63:0] zext_ln534_fu_1263_p1;
wire   [63:0] zext_ln878_fu_1324_p1;
wire   [63:0] zext_ln534_4_fu_1414_p1;
wire  signed [63:0] sext_ln771_fu_1015_p1;
wire  signed [63:0] sext_ln787_fu_1206_p1;
wire  signed [63:0] sext_ln793_fu_1314_p1;
wire  signed [63:0] sext_ln862_fu_1763_p1;
wire  signed [63:0] sext_ln865_fu_1824_p1;
reg    ap_block_pp3_stage0_01001;
wire   [15:0] add_ln691_7_fu_1529_p2;
wire   [15:0] add_ln691_2_fu_1378_p2;
wire   [15:0] zext_ln757_fu_887_p1;
wire   [15:0] add_ln691_9_fu_1552_p2;
wire   [15:0] grp_fu_844_p2;
wire   [63:0] trunc_ln771_2_fu_1072_p1;
wire   [0:0] trunc_ln771_5_fu_1123_p1;
wire   [5:0] trunc_ln862_2_fu_1705_p3;
wire   [2:0] shl_ln_fu_919_p3;
wire   [6:0] zext_ln764_1_fu_931_p1;
wire   [18:0] shl_ln1_fu_976_p3;
wire   [63:0] zext_ln771_fu_984_p1;
wire   [63:0] add_ln771_fu_988_p2;
wire   [2:0] trunc_ln771_1_fu_1029_p1;
wire   [5:0] trunc_ln771_3_fu_1033_p3;
wire   [8:0] shl_ln771_1_fu_1056_p3;
wire   [511:0] zext_ln771_1_fu_1063_p1;
wire   [511:0] lshr_ln771_fu_1067_p2;
wire   [9:0] trunc_ln2_fu_1094_p4;
wire   [9:0] r_1_fu_1104_p2;
wire   [9:0] ret_fu_1109_p2;
wire   [9:0] img_off_V_fu_1127_p2;
wire   [0:0] icmp_ln870_fu_1133_p2;
wire   [15:0] img_idx_V_1_fu_1138_p2;
wire   [15:0] shl_ln2_fu_1179_p3;
wire   [63:0] zext_ln787_fu_1187_p1;
wire   [63:0] add_ln787_fu_1191_p2;
wire   [5:0] trunc_ln787_3_fu_1230_p3;
wire   [5:0] add_ln787_1_fu_1237_p2;
wire   [8:0] shl_ln787_1_fu_1242_p3;
wire   [511:0] zext_ln787_1_fu_1250_p1;
wire   [511:0] lshr_ln787_fu_1254_p2;
wire   [5:0] trunc_ln793_1_fu_1283_p1;
wire   [8:0] shl_ln3_fu_1287_p3;
wire   [63:0] zext_ln793_fu_1295_p1;
wire   [63:0] add_ln793_fu_1299_p2;
wire   [2:0] trunc_ln793_4_fu_1329_p1;
wire   [5:0] trunc_ln793_2_fu_1333_p3;
wire   [5:0] add_ln793_1_fu_1341_p2;
wire   [8:0] shl_ln793_1_fu_1346_p3;
wire   [511:0] zext_ln793_1_fu_1354_p1;
wire   [511:0] lshr_ln793_fu_1358_p2;
wire   [15:0] zext_ln878_1_fu_1395_p1;
wire   [5:0] ret_6_fu_1404_p4;
wire   [2:0] lshr_ln_fu_1428_p4;
wire   [0:0] icmp_ln874_fu_1423_p2;
wire   [4:0] zext_ln1364_fu_1437_p1;
wire   [4:0] words_per_out_V_fu_1441_p3;
wire   [0:0] cmp_i_i113_not_fu_1452_p2;
wire   [0:0] brmerge_fu_1457_p2;
wire   [0:0] tmp_5_fu_1463_p3;
wire   [0:0] brmerge_not_fu_1470_p2;
wire   [7:0] trunc_ln691_fu_1525_p1;
wire   [9:0] img_off_V_4_fu_1589_p2;
wire   [0:0] icmp_ln870_2_fu_1595_p2;
wire   [15:0] img_idx_V_4_fu_1600_p2;
wire  signed [9:0] grp_fu_1835_p3;
wire   [9:0] ret_7_fu_1627_p4;
wire   [18:0] shl_ln4_fu_1643_p3;
wire   [63:0] zext_ln862_2_fu_1651_p1;
wire   [0:0] xor_ln862_fu_1664_p2;
wire   [0:0] and_ln862_fu_1669_p2;
wire   [0:0] xor_ln865_fu_1686_p2;
wire   [0:0] and_ln865_fu_1692_p2;
wire   [0:0] and_ln862_1_fu_1713_p2;
wire   [63:0] select_ln862_fu_1717_p3;
wire   [63:0] select_ln862_2_fu_1725_p3;
wire   [5:0] grp_fu_855_p2;
wire   [63:0] zext_ln862_1_fu_1735_p1;
wire   [8:0] shl_ln862_2_fu_1745_p3;
wire   [511:0] zext_ln862_fu_1731_p1;
wire   [511:0] zext_ln862_3_fu_1753_p1;
wire   [57:0] grp_fu_859_p4;
wire   [0:0] and_ln865_1_fu_1774_p2;
wire   [63:0] select_ln865_fu_1778_p3;
wire   [63:0] select_ln865_2_fu_1786_p3;
wire   [63:0] zext_ln865_1_fu_1796_p1;
wire   [8:0] shl_ln865_1_fu_1806_p3;
wire   [511:0] zext_ln865_fu_1792_p1;
wire   [511:0] zext_ln865_2_fu_1814_p1;
wire  signed [9:0] grp_fu_1835_p0;
wire   [4:0] grp_fu_1835_p1;
reg    grp_fu_1835_ce;
wire    ap_CS_fsm_state52;
reg   [12:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 kh_index_V = 16'd0;
#0 o_index_V = 16'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
#0 grp_bin_conv_fu_752_ap_start_reg = 1'b0;
#0 grp_fp_conv_fu_783_ap_start_reg = 1'b0;
#0 grp_bin_dense_fu_807_ap_start_reg = 1'b0;
end

top_kh_mem_V #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
kh_mem_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(kh_mem_V_address0),
    .ce0(kh_mem_V_ce0),
    .we0(kh_mem_V_we0),
    .d0(kh_mem_V_d0),
    .q0(kh_mem_V_q0),
    .address1(grp_bin_dense_fu_807_kh_mem_V_address1),
    .ce1(kh_mem_V_ce1),
    .q1(kh_mem_V_q1)
);

top_wt_mem_V_1 #(
    .DataWidth( 64 ),
    .AddressRange( 2341 ),
    .AddressWidth( 12 ))
wt_mem_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(wt_mem_V_1_address0),
    .ce0(wt_mem_V_1_ce0),
    .we0(wt_mem_V_1_we0),
    .d0(trunc_ln787_5_reg_2078),
    .q0(wt_mem_V_1_q0)
);

top_wt_mem_V_1 #(
    .DataWidth( 64 ),
    .AddressRange( 2341 ),
    .AddressWidth( 12 ))
wt_mem_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(wt_mem_V_0_address0),
    .ce0(wt_mem_V_0_ce0),
    .we0(wt_mem_V_0_we0),
    .d0(trunc_ln787_5_reg_2078),
    .q0(wt_mem_V_0_q0)
);

top_dmem_V_1_1 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmem_V_1_1_address0),
    .ce0(dmem_V_1_1_ce0),
    .we0(dmem_V_1_1_we0),
    .d0(dmem_V_1_1_d0),
    .q0(dmem_V_1_1_q0)
);

top_dmem_V_1_1 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmem_V_1_0_address0),
    .ce0(dmem_V_1_0_ce0),
    .we0(dmem_V_1_0_we0),
    .d0(dmem_V_1_0_d0),
    .q0(dmem_V_1_0_q0)
);

top_dmem_V_1_1 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmem_V_0_1_address0),
    .ce0(dmem_V_0_1_ce0),
    .we0(dmem_V_0_1_we0),
    .d0(dmem_V_0_1_d0),
    .q0(dmem_V_0_1_q0)
);

top_dmem_V_1_1 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmem_V_0_0_address0),
    .ce0(dmem_V_0_0_ce0),
    .we0(dmem_V_0_0_we0),
    .d0(dmem_V_0_0_d0),
    .q0(dmem_V_0_0_q0)
);

top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .wt_i(wt_i),
    .kh_i(kh_i),
    .dmem_i(dmem_i),
    .dmem_o(dmem_o),
    .n_inputs(n_inputs),
    .n_outputs(n_outputs),
    .input_words(input_words),
    .output_words(output_words),
    .layer_mode(layer_mode),
    .dmem_mode(dmem_mode),
    .width_mode(width_mode),
    .norm_mode(norm_mode),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

top_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

top_bin_conv grp_bin_conv_fu_752(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bin_conv_fu_752_ap_start),
    .ap_done(grp_bin_conv_fu_752_ap_done),
    .ap_idle(grp_bin_conv_fu_752_ap_idle),
    .ap_ready(grp_bin_conv_fu_752_ap_ready),
    .nc(nc_V_4_reg_703),
    .d_i_idx(dmem_mode_read_reg_1855),
    .d_o_idx(r_reg_1931),
    .n_inputs(n_inputs_read_reg_1889),
    .o_index(trunc_ln870_reg_2191),
    .new_batch(icmp_ln870_1_reg_2181),
    .width_mode(width_mode_read_reg_1849),
    .norm_mode(norm_mode_read_reg_1843),
    .wt_mem_V_0_address0(grp_bin_conv_fu_752_wt_mem_V_0_address0),
    .wt_mem_V_0_ce0(grp_bin_conv_fu_752_wt_mem_V_0_ce0),
    .wt_mem_V_0_q0(wt_mem_V_0_q0),
    .wt_mem_V_1_address0(grp_bin_conv_fu_752_wt_mem_V_1_address0),
    .wt_mem_V_1_ce0(grp_bin_conv_fu_752_wt_mem_V_1_ce0),
    .wt_mem_V_1_q0(wt_mem_V_1_q0),
    .dmem_V_1_0_address0(grp_bin_conv_fu_752_dmem_V_1_0_address0),
    .dmem_V_1_0_ce0(grp_bin_conv_fu_752_dmem_V_1_0_ce0),
    .dmem_V_1_0_we0(grp_bin_conv_fu_752_dmem_V_1_0_we0),
    .dmem_V_1_0_d0(grp_bin_conv_fu_752_dmem_V_1_0_d0),
    .dmem_V_1_0_q0(dmem_V_1_0_q0),
    .dmem_V_0_0_address0(grp_bin_conv_fu_752_dmem_V_0_0_address0),
    .dmem_V_0_0_ce0(grp_bin_conv_fu_752_dmem_V_0_0_ce0),
    .dmem_V_0_0_we0(grp_bin_conv_fu_752_dmem_V_0_0_we0),
    .dmem_V_0_0_d0(grp_bin_conv_fu_752_dmem_V_0_0_d0),
    .dmem_V_0_0_q0(dmem_V_0_0_q0),
    .dmem_V_1_1_address0(grp_bin_conv_fu_752_dmem_V_1_1_address0),
    .dmem_V_1_1_ce0(grp_bin_conv_fu_752_dmem_V_1_1_ce0),
    .dmem_V_1_1_we0(grp_bin_conv_fu_752_dmem_V_1_1_we0),
    .dmem_V_1_1_d0(grp_bin_conv_fu_752_dmem_V_1_1_d0),
    .dmem_V_1_1_q0(dmem_V_1_1_q0),
    .dmem_V_0_1_address0(grp_bin_conv_fu_752_dmem_V_0_1_address0),
    .dmem_V_0_1_ce0(grp_bin_conv_fu_752_dmem_V_0_1_ce0),
    .dmem_V_0_1_we0(grp_bin_conv_fu_752_dmem_V_0_1_we0),
    .dmem_V_0_1_d0(grp_bin_conv_fu_752_dmem_V_0_1_d0),
    .dmem_V_0_1_q0(dmem_V_0_1_q0)
);

top_fp_conv grp_fp_conv_fu_783(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fp_conv_fu_783_ap_start),
    .ap_done(grp_fp_conv_fu_783_ap_done),
    .ap_idle(grp_fp_conv_fu_783_ap_idle),
    .ap_ready(grp_fp_conv_fu_783_ap_ready),
    .d_i_idx(dmem_mode_read_reg_1855),
    .d_o_idx(r_reg_1931),
    .kh_index(agg_tmp106_0_reg_611),
    .o_index(trunc_ln806_reg_2123),
    .N(n_outputs_read_reg_1879),
    .wt_mem_V_1_address0(grp_fp_conv_fu_783_wt_mem_V_1_address0),
    .wt_mem_V_1_ce0(grp_fp_conv_fu_783_wt_mem_V_1_ce0),
    .wt_mem_V_1_q0(wt_mem_V_1_q0),
    .wt_mem_V_0_address0(grp_fp_conv_fu_783_wt_mem_V_0_address0),
    .wt_mem_V_0_ce0(grp_fp_conv_fu_783_wt_mem_V_0_ce0),
    .wt_mem_V_0_q0(wt_mem_V_0_q0),
    .kh_mem_V_address0(grp_fp_conv_fu_783_kh_mem_V_address0),
    .kh_mem_V_ce0(grp_fp_conv_fu_783_kh_mem_V_ce0),
    .kh_mem_V_q0(kh_mem_V_q0),
    .dmem_V_1_1_address0(grp_fp_conv_fu_783_dmem_V_1_1_address0),
    .dmem_V_1_1_ce0(grp_fp_conv_fu_783_dmem_V_1_1_ce0),
    .dmem_V_1_1_we0(grp_fp_conv_fu_783_dmem_V_1_1_we0),
    .dmem_V_1_1_d0(grp_fp_conv_fu_783_dmem_V_1_1_d0),
    .dmem_V_1_1_q0(dmem_V_1_1_q0),
    .dmem_V_1_0_address0(grp_fp_conv_fu_783_dmem_V_1_0_address0),
    .dmem_V_1_0_ce0(grp_fp_conv_fu_783_dmem_V_1_0_ce0),
    .dmem_V_1_0_we0(grp_fp_conv_fu_783_dmem_V_1_0_we0),
    .dmem_V_1_0_d0(grp_fp_conv_fu_783_dmem_V_1_0_d0),
    .dmem_V_1_0_q0(dmem_V_1_0_q0),
    .dmem_V_0_1_address0(grp_fp_conv_fu_783_dmem_V_0_1_address0),
    .dmem_V_0_1_ce0(grp_fp_conv_fu_783_dmem_V_0_1_ce0),
    .dmem_V_0_1_we0(grp_fp_conv_fu_783_dmem_V_0_1_we0),
    .dmem_V_0_1_d0(grp_fp_conv_fu_783_dmem_V_0_1_d0),
    .dmem_V_0_1_q0(dmem_V_0_1_q0),
    .dmem_V_0_0_address0(grp_fp_conv_fu_783_dmem_V_0_0_address0),
    .dmem_V_0_0_ce0(grp_fp_conv_fu_783_dmem_V_0_0_ce0),
    .dmem_V_0_0_we0(grp_fp_conv_fu_783_dmem_V_0_0_we0),
    .dmem_V_0_0_d0(grp_fp_conv_fu_783_dmem_V_0_0_d0),
    .dmem_V_0_0_q0(dmem_V_0_0_q0)
);

top_bin_dense grp_bin_dense_fu_807(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bin_dense_fu_807_ap_start),
    .ap_done(grp_bin_dense_fu_807_ap_done),
    .ap_idle(grp_bin_dense_fu_807_ap_idle),
    .ap_ready(grp_bin_dense_fu_807_ap_ready),
    .layer_type(layer_type_V_reg_1921),
    .d_i_idx(dmem_mode_read_reg_1855),
    .d_o_idx(r_reg_1931),
    .o_index(o_index_V_load_2_reg_2114),
    .n_inputs(n_inputs_read_reg_1889),
    .n_outputs(n_outputs_read_reg_1879),
    .dmem_V_1_1_address0(grp_bin_dense_fu_807_dmem_V_1_1_address0),
    .dmem_V_1_1_ce0(grp_bin_dense_fu_807_dmem_V_1_1_ce0),
    .dmem_V_1_1_we0(grp_bin_dense_fu_807_dmem_V_1_1_we0),
    .dmem_V_1_1_d0(grp_bin_dense_fu_807_dmem_V_1_1_d0),
    .dmem_V_1_1_q0(dmem_V_1_1_q0),
    .dmem_V_1_0_address0(grp_bin_dense_fu_807_dmem_V_1_0_address0),
    .dmem_V_1_0_ce0(grp_bin_dense_fu_807_dmem_V_1_0_ce0),
    .dmem_V_1_0_we0(grp_bin_dense_fu_807_dmem_V_1_0_we0),
    .dmem_V_1_0_d0(grp_bin_dense_fu_807_dmem_V_1_0_d0),
    .dmem_V_1_0_q0(dmem_V_1_0_q0),
    .dmem_V_0_1_address0(grp_bin_dense_fu_807_dmem_V_0_1_address0),
    .dmem_V_0_1_ce0(grp_bin_dense_fu_807_dmem_V_0_1_ce0),
    .dmem_V_0_1_we0(grp_bin_dense_fu_807_dmem_V_0_1_we0),
    .dmem_V_0_1_d0(grp_bin_dense_fu_807_dmem_V_0_1_d0),
    .dmem_V_0_1_q0(dmem_V_0_1_q0),
    .dmem_V_0_0_address0(grp_bin_dense_fu_807_dmem_V_0_0_address0),
    .dmem_V_0_0_ce0(grp_bin_dense_fu_807_dmem_V_0_0_ce0),
    .dmem_V_0_0_we0(grp_bin_dense_fu_807_dmem_V_0_0_we0),
    .dmem_V_0_0_d0(grp_bin_dense_fu_807_dmem_V_0_0_d0),
    .dmem_V_0_0_q0(dmem_V_0_0_q0),
    .wt_mem_V_0_address0(grp_bin_dense_fu_807_wt_mem_V_0_address0),
    .wt_mem_V_0_ce0(grp_bin_dense_fu_807_wt_mem_V_0_ce0),
    .wt_mem_V_0_q0(wt_mem_V_0_q0),
    .wt_mem_V_1_address0(grp_bin_dense_fu_807_wt_mem_V_1_address0),
    .wt_mem_V_1_ce0(grp_bin_dense_fu_807_wt_mem_V_1_ce0),
    .wt_mem_V_1_q0(wt_mem_V_1_q0),
    .kh_mem_V_address0(grp_bin_dense_fu_807_kh_mem_V_address0),
    .kh_mem_V_ce0(grp_bin_dense_fu_807_kh_mem_V_ce0),
    .kh_mem_V_q0(kh_mem_V_q0),
    .kh_mem_V_address1(grp_bin_dense_fu_807_kh_mem_V_address1),
    .kh_mem_V_ce1(grp_bin_dense_fu_807_kh_mem_V_ce1),
    .kh_mem_V_q1(kh_mem_V_q1)
);

top_mac_muladd_10s_5ns_10ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_10s_5ns_10ns_10_4_1_U428(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1835_p0),
    .din1(grp_fu_1835_p1),
    .din2(img_off_V_7_reg_729_pp3_iter1_reg),
    .ce(grp_fu_1835_ce),
    .dout(grp_fu_1835_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state13) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state13)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state13);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp1_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state25) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state24)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state25)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state25);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end else if ((1'b1 == ap_CS_fsm_state24)) begin
            ap_enable_reg_pp2_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state40) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state36) & (1'b0 == ap_block_state36_on_subcall_done) & ((cmp_i_i465_reg_1955 == 1'd0) | ((cmp_i_i395_reg_1964 == 1'd1) | ((icmp_ln878_3_fu_1399_p2 == 1'd0) | (icmp_ln878_2_reg_2119 == 1'd1)))))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state40)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state40);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end else if (((1'b1 == ap_CS_fsm_state36) & (1'b0 == ap_block_state36_on_subcall_done) & ((cmp_i_i465_reg_1955 == 1'd0) | ((cmp_i_i395_reg_1964 == 1'd1) | ((icmp_ln878_3_fu_1399_p2 == 1'd0) | (icmp_ln878_2_reg_2119 == 1'd1)))))) begin
            ap_enable_reg_pp3_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bin_conv_fu_752_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_bin_conv_fu_752_ap_start_reg <= 1'b1;
        end else if ((grp_bin_conv_fu_752_ap_ready == 1'b1)) begin
            grp_bin_conv_fu_752_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bin_dense_fu_807_ap_start_reg <= 1'b0;
    end else begin
        if (((cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
            grp_bin_dense_fu_807_ap_start_reg <= 1'b1;
        end else if ((grp_bin_dense_fu_807_ap_ready == 1'b1)) begin
            grp_bin_dense_fu_807_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fp_conv_fu_783_ap_start_reg <= 1'b0;
    end else begin
        if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
            grp_fp_conv_fu_783_ap_start_reg <= 1'b1;
        end else if ((grp_fp_conv_fu_783_ap_ready == 1'b1)) begin
            grp_fp_conv_fu_783_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        kh_index_V <= 16'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (empty_fu_868_p1 == 1'd1))) begin
            kh_index_V <= 16'd0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (empty_fu_868_p1 == 1'd0))) begin
            kh_index_V <= zext_ln757_fu_887_p1;
        end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
            kh_index_V <= add_ln691_2_fu_1378_p2;
        end else if ((1'b1 == ap_CS_fsm_state37)) begin
            kh_index_V <= add_ln691_7_fu_1529_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_index_V <= 16'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (empty_fu_868_p1 == 1'd1))) begin
            o_index_V <= 16'd0;
        end else if ((((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state35)) | ((cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (1'b1 == ap_CS_fsm_state35)))) begin
            o_index_V <= grp_fu_844_p2;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            o_index_V <= add_ln691_9_fu_1552_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((empty_fu_868_p1 == 1'd1)) begin
            agg_tmp106_0_reg_611 <= 1'd0;
        end else if ((empty_fu_868_p1 == 1'd0)) begin
            agg_tmp106_0_reg_611 <= trunc_ln819_fu_882_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        i_V_1_reg_658 <= 13'd0;
    end else if (((icmp_ln878_reg_2044 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_V_1_reg_658 <= add_ln691_reg_2039;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i_V_2_reg_670 <= 7'd0;
    end else if (((icmp_ln878_1_reg_2094 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        i_V_2_reg_670 <= add_ln691_1_reg_2089;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_2_fu_1368_p2 == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        i_V_4_reg_691 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state39) & (grp_bin_conv_fu_752_ap_done == 1'b1))) begin
        i_V_4_reg_691 <= i_V_5_reg_2128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln856_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        i_V_6_reg_717 <= i_V_7_reg_2196;
    end else if (((1'b1 == ap_CS_fsm_state36) & (1'b0 == ap_block_state36_on_subcall_done) & ((cmp_i_i465_reg_1955 == 1'd0) | ((cmp_i_i395_reg_1964 == 1'd1) | ((icmp_ln878_3_fu_1399_p2 == 1'd0) | (icmp_ln878_2_reg_2119 == 1'd1)))))) begin
        i_V_6_reg_717 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln767_reg_1978 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_V_reg_622 <= i_V_3_reg_1973;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_V_reg_622 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_2_fu_1368_p2 == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        idx_V_reg_682 <= zext_ln760_reg_1926;
    end else if (((1'b1 == ap_CS_fsm_state39) & (grp_bin_conv_fu_752_ap_done == 1'b1))) begin
        idx_V_reg_682 <= add_ln691_8_reg_2186;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln856_fu_1570_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        img_idx_V_3_reg_741 <= img_idx_V_5_fu_1606_p3;
    end else if (((1'b1 == ap_CS_fsm_state36) & (1'b0 == ap_block_state36_on_subcall_done) & ((cmp_i_i465_reg_1955 == 1'd0) | ((cmp_i_i395_reg_1964 == 1'd1) | ((icmp_ln878_3_fu_1399_p2 == 1'd0) | (icmp_ln878_2_reg_2119 == 1'd1)))))) begin
        img_idx_V_3_reg_741 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln767_reg_1978_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_idx_V_reg_646 <= img_idx_V_2_fu_1144_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        img_idx_V_reg_646 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln767_reg_1978_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_off_V_6_reg_634 <= img_off_V_2_fu_1152_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        img_off_V_6_reg_634 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln856_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        img_off_V_7_reg_729 <= img_off_V_5_reg_2222;
    end else if (((1'b1 == ap_CS_fsm_state36) & (1'b0 == ap_block_state36_on_subcall_done) & ((cmp_i_i465_reg_1955 == 1'd0) | ((cmp_i_i395_reg_1964 == 1'd1) | ((icmp_ln878_3_fu_1399_p2 == 1'd0) | (icmp_ln878_2_reg_2119 == 1'd1)))))) begin
        img_off_V_7_reg_729 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        if ((off_reg_2142 == 2'd0)) begin
            nc_V_4_reg_703 <= tmp_6_fu_1505_p1;
        end else if ((off_reg_2142 == 2'd1)) begin
            nc_V_4_reg_703 <= {{kh_mem_V_q0[31:16]}};
        end else if ((off_reg_2142 == 2'd2)) begin
            nc_V_4_reg_703 <= {{kh_mem_V_q0[47:32]}};
        end else if ((off_reg_2142 == 2'd3)) begin
            nc_V_4_reg_703 <= {{kh_mem_V_q0[63:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln691_1_reg_2089 <= add_ln691_1_fu_1271_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln691_8_reg_2186 <= add_ln691_8_fu_1535_p2;
        icmp_ln870_1_reg_2181 <= icmp_ln870_1_fu_1519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln691_reg_2039 <= add_ln691_fu_1163_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln771_1_reg_2011 <= add_ln771_1_fu_1041_p2;
        gmem_addr_read_reg_2006 <= gmem_RDATA;
        i_V_reg_622_pp0_iter2_reg <= i_V_reg_622_pp0_iter1_reg;
        i_V_reg_622_pp0_iter3_reg <= i_V_reg_622_pp0_iter2_reg;
        i_V_reg_622_pp0_iter4_reg <= i_V_reg_622_pp0_iter3_reg;
        i_V_reg_622_pp0_iter5_reg <= i_V_reg_622_pp0_iter4_reg;
        i_V_reg_622_pp0_iter6_reg <= i_V_reg_622_pp0_iter5_reg;
        i_V_reg_622_pp0_iter7_reg <= i_V_reg_622_pp0_iter6_reg;
        icmp_ln767_reg_1978_pp0_iter2_reg <= icmp_ln767_reg_1978_pp0_iter1_reg;
        icmp_ln767_reg_1978_pp0_iter3_reg <= icmp_ln767_reg_1978_pp0_iter2_reg;
        icmp_ln767_reg_1978_pp0_iter4_reg <= icmp_ln767_reg_1978_pp0_iter3_reg;
        icmp_ln767_reg_1978_pp0_iter5_reg <= icmp_ln767_reg_1978_pp0_iter4_reg;
        icmp_ln767_reg_1978_pp0_iter6_reg <= icmp_ln767_reg_1978_pp0_iter5_reg;
        icmp_ln767_reg_1978_pp0_iter7_reg <= icmp_ln767_reg_1978_pp0_iter6_reg;
        icmp_ln767_reg_1978_pp0_iter8_reg <= icmp_ln767_reg_1978_pp0_iter7_reg;
        ret_1_reg_2001 <= ret_1_fu_1025_p1;
        tmp_reg_1991_pp0_iter2_reg <= tmp_reg_1991_pp0_iter1_reg;
        tmp_reg_1991_pp0_iter3_reg <= tmp_reg_1991_pp0_iter2_reg;
        tmp_reg_1991_pp0_iter4_reg <= tmp_reg_1991_pp0_iter3_reg;
        tmp_reg_1991_pp0_iter5_reg <= tmp_reg_1991_pp0_iter4_reg;
        tmp_reg_1991_pp0_iter6_reg <= tmp_reg_1991_pp0_iter5_reg;
        tmp_reg_1991_pp0_iter7_reg <= tmp_reg_1991_pp0_iter6_reg;
        tmp_reg_1991_pp0_iter8_reg <= tmp_reg_1991_pp0_iter7_reg;
        trunc_ln776_reg_1987_pp0_iter2_reg <= trunc_ln776_reg_1987_pp0_iter1_reg;
        trunc_ln776_reg_1987_pp0_iter3_reg <= trunc_ln776_reg_1987_pp0_iter2_reg;
        trunc_ln776_reg_1987_pp0_iter4_reg <= trunc_ln776_reg_1987_pp0_iter3_reg;
        trunc_ln776_reg_1987_pp0_iter5_reg <= trunc_ln776_reg_1987_pp0_iter4_reg;
        trunc_ln776_reg_1987_pp0_iter6_reg <= trunc_ln776_reg_1987_pp0_iter5_reg;
        trunc_ln776_reg_1987_pp0_iter7_reg <= trunc_ln776_reg_1987_pp0_iter6_reg;
        trunc_ln776_reg_1987_pp0_iter8_reg <= trunc_ln776_reg_1987_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        add_ln862_reg_2264 <= add_ln862_fu_1659_p2;
        i_V_6_reg_717_pp3_iter2_reg <= i_V_6_reg_717_pp3_iter1_reg;
        i_V_6_reg_717_pp3_iter3_reg <= i_V_6_reg_717_pp3_iter2_reg;
        trunc_ln862_1_reg_2259 <= trunc_ln862_1_fu_1655_p1;
        trunc_ln862_3_reg_2210_pp3_iter2_reg <= trunc_ln862_3_reg_2210_pp3_iter1_reg;
        trunc_ln862_3_reg_2210_pp3_iter3_reg <= trunc_ln862_3_reg_2210_pp3_iter2_reg;
        trunc_ln862_3_reg_2210_pp3_iter4_reg <= trunc_ln862_3_reg_2210_pp3_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & ((cmp_i_i465_reg_1955 == 1'd0) | ((cmp_i_i395_reg_1964 == 1'd1) | ((icmp_ln878_3_fu_1399_p2 == 1'd0) | (icmp_ln878_2_reg_2119 == 1'd1)))))) begin
        brmerge858_reg_2152 <= brmerge858_fu_1476_p2;
        trunc_ln862_reg_2156 <= trunc_ln862_fu_1482_p1;
        words_per_out_V_cast34_reg_2146[4 : 0] <= words_per_out_V_cast34_fu_1448_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        cmp_i_i395_reg_1964 <= cmp_i_i395_fu_955_p2;
        cmp_i_i465_reg_1955 <= cmp_i_i465_fu_945_p2;
        dmem_i_read_reg_1901 <= dmem_i;
        dmem_mode_read_reg_1855 <= dmem_mode;
        dmem_o_read_reg_1895 <= dmem_o;
        input_words_read_reg_1874 <= input_words;
        kh_i_read_reg_1906 <= kh_i;
        layer_mode_read_reg_1864 <= layer_mode;
        layer_type_V_reg_1921 <= {{layer_mode[2:1]}};
        n_inputs_read_reg_1889 <= n_inputs;
        n_outputs_read_reg_1879 <= n_outputs;
        norm_mode_read_reg_1843 <= norm_mode;
        output_words_read_reg_1869 <= output_words;
        r_reg_1931 <= r_fu_913_p2;
        shl_ln764_reg_1945 <= shl_ln764_fu_935_p2;
        trunc_ln771_reg_1968 <= trunc_ln771_fu_961_p1;
        width_mode_read_reg_1849 <= width_mode;
        words_per_image_cast_reg_1959[4 : 0] <= words_per_image_cast_fu_951_p1[4 : 0];
        words_per_image_reg_1950 <= words_per_image_fu_941_p1;
        wt_i_read_reg_1912 <= wt_i;
        zext_ln760_reg_1926[0] <= zext_ln760_fu_909_p1[0];
        zext_ln764_reg_1940[2 : 1] <= zext_ln764_fu_927_p1[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        gmem_addr_1_read_reg_2073 <= gmem_RDATA;
        i_V_1_reg_658_pp1_iter2_reg <= i_V_1_reg_658_pp1_iter1_reg;
        i_V_1_reg_658_pp1_iter3_reg <= i_V_1_reg_658_pp1_iter2_reg;
        i_V_1_reg_658_pp1_iter4_reg <= i_V_1_reg_658_pp1_iter3_reg;
        i_V_1_reg_658_pp1_iter5_reg <= i_V_1_reg_658_pp1_iter4_reg;
        i_V_1_reg_658_pp1_iter6_reg <= i_V_1_reg_658_pp1_iter5_reg;
        i_V_1_reg_658_pp1_iter7_reg <= i_V_1_reg_658_pp1_iter6_reg;
        ret_2_reg_2063 <= {{i_V_1_reg_658_pp1_iter7_reg[12:1]}};
        ret_2_reg_2063_pp1_iter9_reg <= ret_2_reg_2063;
        trunc_ln787_1_reg_2048_pp1_iter2_reg <= trunc_ln787_1_reg_2048_pp1_iter1_reg;
        trunc_ln787_1_reg_2048_pp1_iter3_reg <= trunc_ln787_1_reg_2048_pp1_iter2_reg;
        trunc_ln787_1_reg_2048_pp1_iter4_reg <= trunc_ln787_1_reg_2048_pp1_iter3_reg;
        trunc_ln787_1_reg_2048_pp1_iter5_reg <= trunc_ln787_1_reg_2048_pp1_iter4_reg;
        trunc_ln787_1_reg_2048_pp1_iter6_reg <= trunc_ln787_1_reg_2048_pp1_iter5_reg;
        trunc_ln787_1_reg_2048_pp1_iter7_reg <= trunc_ln787_1_reg_2048_pp1_iter6_reg;
        trunc_ln787_1_reg_2048_pp1_iter8_reg <= trunc_ln787_1_reg_2048_pp1_iter7_reg;
        trunc_ln787_1_reg_2048_pp1_iter9_reg <= trunc_ln787_1_reg_2048_pp1_iter8_reg;
        trunc_ln787_2_reg_2068 <= trunc_ln787_2_fu_1226_p1;
        trunc_ln787_5_reg_2078 <= trunc_ln787_5_fu_1259_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_1_reg_2094_pp2_iter7_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem_addr_2_read_reg_2109 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_V_1_reg_658_pp1_iter1_reg <= i_V_1_reg_658;
        icmp_ln878_reg_2044 <= icmp_ln878_fu_1169_p2;
        trunc_ln787_1_reg_2048_pp1_iter1_reg <= trunc_ln787_1_reg_2048;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        i_V_2_reg_670_pp2_iter1_reg <= i_V_2_reg_670;
        icmp_ln878_1_reg_2094 <= icmp_ln878_1_fu_1277_p2;
        icmp_ln878_1_reg_2094_pp2_iter1_reg <= icmp_ln878_1_reg_2094;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        i_V_2_reg_670_pp2_iter2_reg <= i_V_2_reg_670_pp2_iter1_reg;
        i_V_2_reg_670_pp2_iter3_reg <= i_V_2_reg_670_pp2_iter2_reg;
        i_V_2_reg_670_pp2_iter4_reg <= i_V_2_reg_670_pp2_iter3_reg;
        i_V_2_reg_670_pp2_iter5_reg <= i_V_2_reg_670_pp2_iter4_reg;
        i_V_2_reg_670_pp2_iter6_reg <= i_V_2_reg_670_pp2_iter5_reg;
        i_V_2_reg_670_pp2_iter7_reg <= i_V_2_reg_670_pp2_iter6_reg;
        i_V_2_reg_670_pp2_iter8_reg <= i_V_2_reg_670_pp2_iter7_reg;
        icmp_ln878_1_reg_2094_pp2_iter2_reg <= icmp_ln878_1_reg_2094_pp2_iter1_reg;
        icmp_ln878_1_reg_2094_pp2_iter3_reg <= icmp_ln878_1_reg_2094_pp2_iter2_reg;
        icmp_ln878_1_reg_2094_pp2_iter4_reg <= icmp_ln878_1_reg_2094_pp2_iter3_reg;
        icmp_ln878_1_reg_2094_pp2_iter5_reg <= icmp_ln878_1_reg_2094_pp2_iter4_reg;
        icmp_ln878_1_reg_2094_pp2_iter6_reg <= icmp_ln878_1_reg_2094_pp2_iter5_reg;
        icmp_ln878_1_reg_2094_pp2_iter7_reg <= icmp_ln878_1_reg_2094_pp2_iter6_reg;
        icmp_ln878_1_reg_2094_pp2_iter8_reg <= icmp_ln878_1_reg_2094_pp2_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_V_3_reg_1973 <= i_V_3_fu_965_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_2_reg_2119 == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state36) & (1'b0 == ap_block_state36_on_subcall_done))) begin
        i_V_5_reg_2128 <= i_V_5_fu_1389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_V_6_reg_717_pp3_iter1_reg <= i_V_6_reg_717;
        icmp_ln856_reg_2201 <= icmp_ln856_fu_1570_p2;
        img_off_V_7_reg_729_pp3_iter1_reg <= img_off_V_7_reg_729;
        trunc_ln862_3_reg_2210_pp3_iter1_reg <= trunc_ln862_3_reg_2210;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_V_7_reg_2196 <= i_V_7_fu_1564_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_V_reg_622_pp0_iter1_reg <= i_V_reg_622;
        icmp_ln767_reg_1978 <= icmp_ln767_fu_971_p2;
        icmp_ln767_reg_1978_pp0_iter1_reg <= icmp_ln767_reg_1978;
        tmp_reg_1991_pp0_iter1_reg <= tmp_reg_1991;
        trunc_ln776_reg_1987_pp0_iter1_reg <= trunc_ln776_reg_1987;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        icmp_ln878_2_reg_2119 <= icmp_ln878_2_fu_1368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln856_fu_1570_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        img_off_V_5_reg_2222 <= img_off_V_5_fu_1614_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        o_index_V_load_2_reg_2114 <= o_index_V;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_3_fu_1399_p2 == 1'd1) & (icmp_ln878_2_reg_2119 == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        off_reg_2142 <= off_fu_1419_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_5_reg_2016 <= {{i_V_reg_622_pp0_iter7_reg[10:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln862_3_reg_2210_pp3_iter3_reg == 1'd0) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        select_ln862_1_reg_2279 <= select_ln862_1_fu_1674_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        select_ln865_1_reg_2300 <= select_ln865_1_fu_1697_p3;
        shl_ln865_2_reg_2326 <= shl_ln865_2_fu_1818_p2;
        shl_ln865_reg_2321 <= shl_ln865_fu_1800_p2;
        trunc_ln865_reg_2284 <= trunc_ln865_fu_1682_p1;
        zext_ln534_5_reg_2243[9 : 0] <= zext_ln534_5_fu_1637_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        shl_ln862_1_reg_2310 <= shl_ln862_1_fu_1757_p2;
        shl_ln862_reg_2305 <= shl_ln862_fu_1739_p2;
        zext_ln534_6_reg_2227[9 : 0] <= zext_ln534_6_fu_1622_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln767_fu_971_p2 == 1'd0) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1991 <= ap_phi_mux_i_V_phi_fu_626_p4[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln767_fu_971_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln771_4_reg_1982 <= {{add_ln771_fu_988_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln767_fu_971_p2 == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln776_reg_1987 <= trunc_ln776_fu_1003_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_1169_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        trunc_ln787_1_reg_2048 <= trunc_ln787_1_fu_1175_p1;
        trunc_ln787_4_reg_2052 <= {{add_ln787_fu_1191_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln787_reg_2034 <= trunc_ln787_fu_1160_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_1_fu_1277_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        trunc_ln793_3_reg_2098 <= {{add_ln793_fu_1299_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        trunc_ln793_reg_2084 <= trunc_ln793_fu_1268_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        trunc_ln806_reg_2123 <= trunc_ln806_fu_1373_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln856_fu_1570_p2 == 1'd0) & (brmerge858_reg_2152 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        trunc_ln862_3_reg_2210 <= trunc_ln862_3_fu_1585_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        trunc_ln870_reg_2191 <= trunc_ln870_fu_1547_p1;
    end
end

always @ (*) begin
    if ((icmp_ln767_fu_971_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln878_fu_1169_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln878_1_fu_1277_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state25 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state25 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln856_fu_1570_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state40 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state40 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter11 == 1'b0) & (ap_enable_reg_pp3_iter6 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter10 == 1'b0) & (ap_enable_reg_pp3_iter9 == 1'b0) & (ap_enable_reg_pp3_iter8 == 1'b0) & (ap_enable_reg_pp3_iter7 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((empty_fu_868_p1 == 1'd1)) begin
            ap_phi_mux_agg_tmp106_0_phi_fu_614_p4 = 1'd0;
        end else if ((empty_fu_868_p1 == 1'd0)) begin
            ap_phi_mux_agg_tmp106_0_phi_fu_614_p4 = trunc_ln819_fu_882_p1;
        end else begin
            ap_phi_mux_agg_tmp106_0_phi_fu_614_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_agg_tmp106_0_phi_fu_614_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln878_reg_2044 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_i_V_1_phi_fu_662_p4 = add_ln691_reg_2039;
    end else begin
        ap_phi_mux_i_V_1_phi_fu_662_p4 = i_V_1_reg_658;
    end
end

always @ (*) begin
    if (((icmp_ln878_1_reg_2094 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_i_V_2_phi_fu_674_p4 = add_ln691_1_reg_2089;
    end else begin
        ap_phi_mux_i_V_2_phi_fu_674_p4 = i_V_2_reg_670;
    end
end

always @ (*) begin
    if (((icmp_ln856_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        ap_phi_mux_i_V_6_phi_fu_721_p4 = i_V_7_reg_2196;
    end else begin
        ap_phi_mux_i_V_6_phi_fu_721_p4 = i_V_6_reg_717;
    end
end

always @ (*) begin
    if (((icmp_ln767_reg_1978 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i_V_phi_fu_626_p4 = i_V_3_reg_1973;
    end else begin
        ap_phi_mux_i_V_phi_fu_626_p4 = i_V_reg_622;
    end
end

always @ (*) begin
    if (((icmp_ln856_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        ap_phi_mux_img_off_V_7_phi_fu_733_p4 = img_off_V_5_reg_2222;
    end else begin
        ap_phi_mux_img_off_V_7_phi_fu_733_p4 = img_off_V_7_reg_729;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        dmem_V_0_0_address0 = zext_ln534_5_fu_1637_p1;
    end else if (((trunc_ln862_3_reg_2210_pp3_iter2_reg == 1'd0) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        dmem_V_0_0_address0 = zext_ln534_6_fu_1622_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln771_5_fu_1123_p1 == 1'd0))) begin
        dmem_V_0_0_address0 = zext_ln534_1_fu_1115_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dmem_V_0_0_address0 = zext_ln534_2_fu_1087_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dmem_V_0_0_address0 = zext_ln534_3_fu_1080_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_0_address0 = grp_bin_dense_fu_807_dmem_V_0_0_address0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_0_address0 = grp_fp_conv_fu_783_dmem_V_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_0_address0 = grp_bin_conv_fu_752_dmem_V_0_0_address0;
    end else begin
        dmem_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln862_3_reg_2210_pp3_iter2_reg == 1'd0) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln771_5_fu_1123_p1 == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)))) begin
        dmem_V_0_0_ce0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_0_ce0 = grp_bin_dense_fu_807_dmem_V_0_0_ce0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_0_ce0 = grp_fp_conv_fu_783_dmem_V_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_0_ce0 = grp_bin_conv_fu_752_dmem_V_0_0_ce0;
    end else begin
        dmem_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln771_5_fu_1123_p1 == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        dmem_V_0_0_d0 = trunc_ln771_2_fu_1072_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_0_d0 = grp_bin_dense_fu_807_dmem_V_0_0_d0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_0_d0 = grp_fp_conv_fu_783_dmem_V_0_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_0_d0 = grp_bin_conv_fu_752_dmem_V_0_0_d0;
    end else begin
        dmem_V_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln771_5_fu_1123_p1 == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        dmem_V_0_0_we0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_0_we0 = grp_bin_dense_fu_807_dmem_V_0_0_we0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_0_we0 = grp_fp_conv_fu_783_dmem_V_0_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_0_we0 = grp_bin_conv_fu_752_dmem_V_0_0_we0;
    end else begin
        dmem_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1))) begin
        dmem_V_0_1_address0 = zext_ln534_5_reg_2243;
    end else if (((trunc_ln862_3_reg_2210_pp3_iter3_reg == 1'd1) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1))) begin
        dmem_V_0_1_address0 = zext_ln534_6_reg_2227;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln771_5_fu_1123_p1 == 1'd1))) begin
        dmem_V_0_1_address0 = zext_ln534_1_fu_1115_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dmem_V_0_1_address0 = zext_ln534_2_fu_1087_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dmem_V_0_1_address0 = zext_ln534_3_fu_1080_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_1_address0 = grp_bin_dense_fu_807_dmem_V_0_1_address0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_1_address0 = grp_fp_conv_fu_783_dmem_V_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_1_address0 = grp_bin_conv_fu_752_dmem_V_0_1_address0;
    end else begin
        dmem_V_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln862_3_reg_2210_pp3_iter3_reg == 1'd1) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln771_5_fu_1123_p1 == 1'd1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter4 == 1'b1)))) begin
        dmem_V_0_1_ce0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_1_ce0 = grp_bin_dense_fu_807_dmem_V_0_1_ce0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_1_ce0 = grp_fp_conv_fu_783_dmem_V_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_1_ce0 = grp_bin_conv_fu_752_dmem_V_0_1_ce0;
    end else begin
        dmem_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln771_5_fu_1123_p1 == 1'd1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        dmem_V_0_1_d0 = trunc_ln771_2_fu_1072_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_1_d0 = grp_bin_dense_fu_807_dmem_V_0_1_d0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_1_d0 = grp_fp_conv_fu_783_dmem_V_0_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_1_d0 = grp_bin_conv_fu_752_dmem_V_0_1_d0;
    end else begin
        dmem_V_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln771_5_fu_1123_p1 == 1'd1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        dmem_V_0_1_we0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_1_we0 = grp_bin_dense_fu_807_dmem_V_0_1_we0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_0_1_we0 = grp_fp_conv_fu_783_dmem_V_0_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_1_we0 = grp_bin_conv_fu_752_dmem_V_0_1_we0;
    end else begin
        dmem_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        dmem_V_1_0_address0 = zext_ln534_5_fu_1637_p1;
    end else if (((trunc_ln862_3_reg_2210_pp3_iter2_reg == 1'd0) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        dmem_V_1_0_address0 = zext_ln534_6_fu_1622_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln771_5_fu_1123_p1 == 1'd0))) begin
        dmem_V_1_0_address0 = zext_ln534_1_fu_1115_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        dmem_V_1_0_address0 = zext_ln534_2_fu_1087_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        dmem_V_1_0_address0 = zext_ln534_3_fu_1080_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_0_address0 = grp_bin_dense_fu_807_dmem_V_1_0_address0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_0_address0 = grp_fp_conv_fu_783_dmem_V_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_0_address0 = grp_bin_conv_fu_752_dmem_V_1_0_address0;
    end else begin
        dmem_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln862_3_reg_2210_pp3_iter2_reg == 1'd0) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln771_5_fu_1123_p1 == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)))) begin
        dmem_V_1_0_ce0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_0_ce0 = grp_bin_dense_fu_807_dmem_V_1_0_ce0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_0_ce0 = grp_fp_conv_fu_783_dmem_V_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_0_ce0 = grp_bin_conv_fu_752_dmem_V_1_0_ce0;
    end else begin
        dmem_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln771_5_fu_1123_p1 == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        dmem_V_1_0_d0 = trunc_ln771_2_fu_1072_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_0_d0 = grp_bin_dense_fu_807_dmem_V_1_0_d0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_0_d0 = grp_fp_conv_fu_783_dmem_V_1_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_0_d0 = grp_bin_conv_fu_752_dmem_V_1_0_d0;
    end else begin
        dmem_V_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln771_5_fu_1123_p1 == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        dmem_V_1_0_we0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_0_we0 = grp_bin_dense_fu_807_dmem_V_1_0_we0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_0_we0 = grp_fp_conv_fu_783_dmem_V_1_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_0_we0 = grp_bin_conv_fu_752_dmem_V_1_0_we0;
    end else begin
        dmem_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1))) begin
        dmem_V_1_1_address0 = zext_ln534_5_reg_2243;
    end else if (((trunc_ln862_3_reg_2210_pp3_iter3_reg == 1'd1) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1))) begin
        dmem_V_1_1_address0 = zext_ln534_6_reg_2227;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln771_5_fu_1123_p1 == 1'd1))) begin
        dmem_V_1_1_address0 = zext_ln534_1_fu_1115_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        dmem_V_1_1_address0 = zext_ln534_2_fu_1087_p1;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        dmem_V_1_1_address0 = zext_ln534_3_fu_1080_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_1_address0 = grp_bin_dense_fu_807_dmem_V_1_1_address0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_1_address0 = grp_fp_conv_fu_783_dmem_V_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_1_address0 = grp_bin_conv_fu_752_dmem_V_1_1_address0;
    end else begin
        dmem_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln862_3_reg_2210_pp3_iter3_reg == 1'd1) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln771_5_fu_1123_p1 == 1'd1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter4 == 1'b1)))) begin
        dmem_V_1_1_ce0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_1_ce0 = grp_bin_dense_fu_807_dmem_V_1_1_ce0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_1_ce0 = grp_fp_conv_fu_783_dmem_V_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_1_ce0 = grp_bin_conv_fu_752_dmem_V_1_1_ce0;
    end else begin
        dmem_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln771_5_fu_1123_p1 == 1'd1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        dmem_V_1_1_d0 = trunc_ln771_2_fu_1072_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_1_d0 = grp_bin_dense_fu_807_dmem_V_1_1_d0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_1_d0 = grp_fp_conv_fu_783_dmem_V_1_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_1_d0 = grp_bin_conv_fu_752_dmem_V_1_1_d0;
    end else begin
        dmem_V_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i465_reg_1955 == 1'd1) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln771_5_fu_1123_p1 == 1'd1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_reg_1991_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd1) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln776_reg_1987_pp0_iter8_reg == 1'd1) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0) & (dmem_mode_read_reg_1855 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        dmem_V_1_1_we0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_1_we0 = grp_bin_dense_fu_807_dmem_V_1_1_we0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        dmem_V_1_1_we0 = grp_fp_conv_fu_783_dmem_V_1_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_1_we0 = grp_bin_conv_fu_752_dmem_V_1_1_we0;
    end else begin
        dmem_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_1_reg_2094 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem_ARADDR = sext_ln793_fu_1314_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        gmem_ARADDR = sext_ln787_fu_1206_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gmem_ARADDR = sext_ln771_fu_1015_p1;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_1_reg_2094 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        gmem_ARVALID = 1'b1;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        if ((brmerge858_reg_2152 == 1'd1)) begin
            gmem_AWADDR = sext_ln865_fu_1824_p1;
        end else if ((brmerge858_reg_2152 == 1'd0)) begin
            gmem_AWADDR = sext_ln862_fu_1763_p1;
        end else begin
            gmem_AWADDR = 'bx;
        end
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((brmerge858_reg_2152 == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((brmerge858_reg_2152 == 1'd0) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter11 == 1'b1) & (brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter11 == 1'b1) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln878_1_reg_2094_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gmem_RREADY = 1'b1;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001))) begin
        if ((brmerge858_reg_2152 == 1'd1)) begin
            gmem_WDATA = shl_ln865_2_reg_2326;
        end else if ((brmerge858_reg_2152 == 1'd0)) begin
            gmem_WDATA = shl_ln862_1_reg_2310;
        end else begin
            gmem_WDATA = 'bx;
        end
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001))) begin
        if ((brmerge858_reg_2152 == 1'd1)) begin
            gmem_WSTRB = shl_ln865_reg_2321;
        end else if ((brmerge858_reg_2152 == 1'd0)) begin
            gmem_WSTRB = shl_ln862_reg_2305;
        end else begin
            gmem_WSTRB = 'bx;
        end
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter6 == 1'b1) & (brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter6 == 1'b1) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln878_1_reg_2094 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((brmerge858_reg_2152 == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((brmerge858_reg_2152 == 1'd0) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0)))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter11 == 1'b1) & (brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0)) | ((ap_enable_reg_pp3_iter11 == 1'b1) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0)))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln878_1_reg_2094_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter6 == 1'b1) & (brmerge858_reg_2152 == 1'd1) & (1'b0 == ap_block_pp3_stage0)) | ((ap_enable_reg_pp3_iter6 == 1'b1) & (brmerge858_reg_2152 == 1'd0) & (1'b0 == ap_block_pp3_stage0)))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        grp_fu_1835_ce = 1'b1;
    end else begin
        grp_fu_1835_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_3_fu_1399_p2 == 1'd1) & (icmp_ln878_2_reg_2119 == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        kh_mem_V_address0 = zext_ln534_4_fu_1414_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter9 == 1'b1))) begin
        kh_mem_V_address0 = zext_ln878_fu_1324_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        kh_mem_V_address0 = grp_bin_dense_fu_807_kh_mem_V_address0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        kh_mem_V_address0 = grp_fp_conv_fu_783_kh_mem_V_address0;
    end else begin
        kh_mem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_3_fu_1399_p2 == 1'd1) & (icmp_ln878_2_reg_2119 == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state36) & (1'b0 == ap_block_state36_on_subcall_done)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter9 == 1'b1)))) begin
        kh_mem_V_ce0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        kh_mem_V_ce0 = grp_bin_dense_fu_807_kh_mem_V_ce0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        kh_mem_V_ce0 = grp_fp_conv_fu_783_kh_mem_V_ce0;
    end else begin
        kh_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        kh_mem_V_ce1 = grp_bin_dense_fu_807_kh_mem_V_ce1;
    end else begin
        kh_mem_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_1_reg_2094_pp2_iter8_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter9 == 1'b1))) begin
        kh_mem_V_we0 = 1'b1;
    end else begin
        kh_mem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        wt_mem_V_0_address0 = zext_ln534_fu_1263_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        wt_mem_V_0_address0 = grp_bin_dense_fu_807_wt_mem_V_0_address0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        wt_mem_V_0_address0 = grp_fp_conv_fu_783_wt_mem_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        wt_mem_V_0_address0 = grp_bin_conv_fu_752_wt_mem_V_0_address0;
    end else begin
        wt_mem_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        wt_mem_V_0_ce0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        wt_mem_V_0_ce0 = grp_bin_dense_fu_807_wt_mem_V_0_ce0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        wt_mem_V_0_ce0 = grp_fp_conv_fu_783_wt_mem_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        wt_mem_V_0_ce0 = grp_bin_conv_fu_752_wt_mem_V_0_ce0;
    end else begin
        wt_mem_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln787_1_reg_2048_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        wt_mem_V_0_we0 = 1'b1;
    end else begin
        wt_mem_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        wt_mem_V_1_address0 = zext_ln534_fu_1263_p1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        wt_mem_V_1_address0 = grp_bin_dense_fu_807_wt_mem_V_1_address0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        wt_mem_V_1_address0 = grp_fp_conv_fu_783_wt_mem_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        wt_mem_V_1_address0 = grp_bin_conv_fu_752_wt_mem_V_1_address0;
    end else begin
        wt_mem_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        wt_mem_V_1_ce0 = 1'b1;
    end else if (((ap_predicate_op323_call_state36 == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        wt_mem_V_1_ce0 = grp_bin_dense_fu_807_wt_mem_V_1_ce0;
    end else if (((cmp_i_i395_reg_1964 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        wt_mem_V_1_ce0 = grp_fp_conv_fu_783_wt_mem_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        wt_mem_V_1_ce0 = grp_bin_conv_fu_752_wt_mem_V_1_ce0;
    end else begin
        wt_mem_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln787_1_reg_2048_pp1_iter9_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        wt_mem_V_1_we0 = 1'b1;
    end else begin
        wt_mem_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln767_fu_971_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln767_fu_971_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln878_fu_1169_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter10 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((icmp_ln878_fu_1169_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter10 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((icmp_ln878_1_fu_1277_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter8 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter8 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter9 == 1'b1)) | ((icmp_ln878_1_fu_1277_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (1'b0 == ap_block_state36_on_subcall_done) & ((cmp_i_i465_reg_1955 == 1'd0) | ((cmp_i_i395_reg_1964 == 1'd1) | ((icmp_ln878_3_fu_1399_p2 == 1'd0) | (icmp_ln878_2_reg_2119 == 1'd1)))))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((icmp_ln878_3_fu_1399_p2 == 1'd1) & (icmp_ln878_2_reg_2119 == 1'd0) & (cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state36) & (1'b0 == ap_block_state36_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (grp_bin_conv_fu_752_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((icmp_ln856_fu_1570_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)) & ~((ap_enable_reg_pp3_iter11 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter10 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter11 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter10 == 1'b0)) | ((icmp_ln856_fu_1570_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_1_fu_1271_p2 = (ap_phi_mux_i_V_2_phi_fu_674_p4 + 7'd1);

assign add_ln691_2_fu_1378_p2 = (kh_index_V + n_outputs_read_reg_1879);

assign add_ln691_7_fu_1529_p2 = (kh_index_V + 16'd1);

assign add_ln691_8_fu_1535_p2 = (trunc_ln691_fu_1525_p1 + 8'd1);

assign add_ln691_9_fu_1552_p2 = (o_index_V + 16'd1);

assign add_ln691_fu_1163_p2 = (ap_phi_mux_i_V_1_phi_fu_662_p4 + 13'd1);

assign add_ln771_1_fu_1041_p2 = (trunc_ln771_3_fu_1033_p3 + trunc_ln771_reg_1968);

assign add_ln771_fu_988_p2 = (zext_ln771_fu_984_p1 + dmem_i_read_reg_1901);

assign add_ln787_1_fu_1237_p2 = (trunc_ln787_3_fu_1230_p3 + trunc_ln787_reg_2034);

assign add_ln787_fu_1191_p2 = (zext_ln787_fu_1187_p1 + wt_i_read_reg_1912);

assign add_ln793_1_fu_1341_p2 = (trunc_ln793_2_fu_1333_p3 + trunc_ln793_reg_2084);

assign add_ln793_fu_1299_p2 = (zext_ln793_fu_1295_p1 + kh_i_read_reg_1906);

assign add_ln862_fu_1659_p2 = (zext_ln862_2_fu_1651_p1 + dmem_o_read_reg_1895);

assign and_ln862_1_fu_1713_p2 = (trunc_ln862_3_reg_2210_pp3_iter4_reg & r_reg_1931);

assign and_ln862_fu_1669_p2 = (xor_ln862_fu_1664_p2 & dmem_mode_read_reg_1855);

assign and_ln865_1_fu_1774_p2 = (trunc_ln865_reg_2284 & r_reg_1931);

assign and_ln865_fu_1692_p2 = (xor_ln865_fu_1686_p2 & dmem_mode_read_reg_1855);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd12];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((gmem_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((gmem_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((1'b1 == ap_block_state26_io) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln878_1_reg_2094_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((1'b1 == ap_block_state26_io) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln878_1_reg_2094_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1)));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_enable_reg_pp3_iter11 == 1'b1) & (((gmem_BVALID == 1'b0) & (brmerge858_reg_2152 == 1'd1)) | ((gmem_BVALID == 1'b0) & (brmerge858_reg_2152 == 1'd0))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = (((1'b1 == ap_block_state46_io) & (ap_enable_reg_pp3_iter6 == 1'b1)) | ((1'b1 == ap_block_state45_io) & (ap_enable_reg_pp3_iter5 == 1'b1)) | ((ap_enable_reg_pp3_iter11 == 1'b1) & (((gmem_BVALID == 1'b0) & (brmerge858_reg_2152 == 1'd1)) | ((gmem_BVALID == 1'b0) & (brmerge858_reg_2152 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = (((1'b1 == ap_block_state46_io) & (ap_enable_reg_pp3_iter6 == 1'b1)) | ((1'b1 == ap_block_state45_io) & (ap_enable_reg_pp3_iter5 == 1'b1)) | ((ap_enable_reg_pp3_iter11 == 1'b1) & (((gmem_BVALID == 1'b0) & (brmerge858_reg_2152 == 1'd1)) | ((gmem_BVALID == 1'b0) & (brmerge858_reg_2152 == 1'd0)))));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter8 = (gmem_RVALID == 1'b0);
end

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp1_stage0_iter8 = (gmem_RVALID == 1'b0);
end

assign ap_block_state22_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state26_io = ((gmem_ARREADY == 1'b0) & (icmp_ln878_1_reg_2094 == 1'd0));
end

assign ap_block_state26_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33_pp2_stage0_iter8 = ((gmem_RVALID == 1'b0) & (icmp_ln878_1_reg_2094_pp2_iter7_reg == 1'd0));
end

assign ap_block_state34_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_on_subcall_done = (((grp_fp_conv_fu_783_ap_done == 1'b0) & (cmp_i_i395_reg_1964 == 1'd1)) | ((ap_predicate_op323_call_state36 == 1'b1) & (grp_bin_dense_fu_807_ap_done == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp3_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state45_io = (((gmem_AWREADY == 1'b0) & (brmerge858_reg_2152 == 1'd1)) | ((gmem_AWREADY == 1'b0) & (brmerge858_reg_2152 == 1'd0)));
end

assign ap_block_state45_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state46_io = (((gmem_WREADY == 1'b0) & (brmerge858_reg_2152 == 1'd1)) | ((gmem_WREADY == 1'b0) & (brmerge858_reg_2152 == 1'd0)));
end

assign ap_block_state46_pp3_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp3_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp3_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp3_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp3_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state51_pp3_stage0_iter11 = (((gmem_BVALID == 1'b0) & (brmerge858_reg_2152 == 1'd1)) | ((gmem_BVALID == 1'b0) & (brmerge858_reg_2152 == 1'd0)));
end

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

always @ (*) begin
    ap_predicate_op323_call_state36 = ((cmp_i_i395_reg_1964 == 1'd0) & (cmp_i_i465_reg_1955 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign brmerge858_fu_1476_p2 = (tmp_5_fu_1463_p3 | brmerge_not_fu_1470_p2);

assign brmerge_fu_1457_p2 = (icmp_ln874_fu_1423_p2 | cmp_i_i113_not_fu_1452_p2);

assign brmerge_not_fu_1470_p2 = (brmerge_fu_1457_p2 ^ 1'd1);

assign cmp_i_i113_not_fu_1452_p2 = ((width_mode_read_reg_1849 != 2'd0) ? 1'b1 : 1'b0);

assign cmp_i_i395_fu_955_p2 = ((layer_type_V_fu_872_p4 == 2'd0) ? 1'b1 : 1'b0);

assign cmp_i_i465_fu_945_p2 = ((layer_type_V_fu_872_p4 == 2'd1) ? 1'b1 : 1'b0);

assign empty_fu_868_p1 = layer_mode[0:0];

assign grp_bin_conv_fu_752_ap_start = grp_bin_conv_fu_752_ap_start_reg;

assign grp_bin_dense_fu_807_ap_start = grp_bin_dense_fu_807_ap_start_reg;

assign grp_fp_conv_fu_783_ap_start = grp_fp_conv_fu_783_ap_start_reg;

assign grp_fu_1835_p0 = {{img_idx_V_3_reg_741[10:1]}};

assign grp_fu_1835_p1 = words_per_out_V_cast34_reg_2146;

assign grp_fu_844_p2 = (o_index_V + n_outputs_read_reg_1879);

assign grp_fu_855_p2 = (trunc_ln862_2_fu_1705_p3 + trunc_ln862_reg_2156);

assign grp_fu_859_p4 = {{add_ln862_reg_2264[63:6]}};

assign i_V_3_fu_965_p2 = (ap_phi_mux_i_V_phi_fu_626_p4 + 16'd1);

assign i_V_5_fu_1389_p2 = (i_V_4_reg_691 + 10'd1);

assign i_V_7_fu_1564_p2 = (ap_phi_mux_i_V_6_phi_fu_721_p4 + 16'd1);

assign icmp_ln767_fu_971_p2 = ((ap_phi_mux_i_V_phi_fu_626_p4 == input_words_read_reg_1874) ? 1'b1 : 1'b0);

assign icmp_ln856_fu_1570_p2 = ((ap_phi_mux_i_V_6_phi_fu_721_p4 == output_words_read_reg_1869) ? 1'b1 : 1'b0);

assign icmp_ln870_1_fu_1519_p2 = ((i_V_4_reg_691 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_2_fu_1595_p2 = ((img_off_V_4_fu_1589_p2 == words_per_out_V_cast34_reg_2146) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_1133_p2 = ((img_off_V_fu_1127_p2 == words_per_image_cast_reg_1959) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1423_p2 = ((norm_mode_read_reg_1843 != 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_1277_p2 = ((ap_phi_mux_i_V_2_phi_fu_674_p4 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_1368_p2 = ((n_outputs_read_reg_1879 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_1399_p2 = ((zext_ln878_1_fu_1395_p1 < n_outputs_read_reg_1879) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1169_p2 = ((ap_phi_mux_i_V_1_phi_fu_662_p4 == 13'd4682) ? 1'b1 : 1'b0);

assign img_idx_V_1_fu_1138_p2 = (img_idx_V_reg_646 + 16'd1);

assign img_idx_V_2_fu_1144_p3 = ((icmp_ln870_fu_1133_p2[0:0] == 1'b1) ? img_idx_V_1_fu_1138_p2 : img_idx_V_reg_646);

assign img_idx_V_4_fu_1600_p2 = (img_idx_V_3_reg_741 + 16'd1);

assign img_idx_V_5_fu_1606_p3 = ((icmp_ln870_2_fu_1595_p2[0:0] == 1'b1) ? img_idx_V_4_fu_1600_p2 : img_idx_V_3_reg_741);

assign img_off_V_2_fu_1152_p3 = ((icmp_ln870_fu_1133_p2[0:0] == 1'b1) ? 10'd0 : img_off_V_fu_1127_p2);

assign img_off_V_4_fu_1589_p2 = (ap_phi_mux_img_off_V_7_phi_fu_733_p4 + 10'd1);

assign img_off_V_5_fu_1614_p3 = ((icmp_ln870_2_fu_1595_p2[0:0] == 1'b1) ? 10'd0 : img_off_V_4_fu_1589_p2);

assign img_off_V_fu_1127_p2 = (img_off_V_6_reg_634 + 10'd1);

assign kh_mem_V_d0 = lshr_ln793_fu_1358_p2[63:0];

assign layer_type_V_fu_872_p4 = {{layer_mode[2:1]}};

assign lshr_ln771_fu_1067_p2 = gmem_addr_read_reg_2006 >> zext_ln771_1_fu_1063_p1;

assign lshr_ln787_fu_1254_p2 = gmem_addr_1_read_reg_2073 >> zext_ln787_1_fu_1250_p1;

assign lshr_ln793_fu_1358_p2 = gmem_addr_2_read_reg_2109 >> zext_ln793_1_fu_1354_p1;

assign lshr_ln_fu_1428_p4 = {{shl_ln764_reg_1945[4:2]}};

assign off_fu_1419_p1 = idx_V_reg_682[1:0];

assign r_1_fu_1104_p2 = trunc_ln2_fu_1094_p4 << zext_ln764_reg_1940;

assign r_fu_913_p2 = (dmem_mode ^ 1'd1);

assign ret_1_fu_1025_p1 = i_V_reg_622_pp0_iter7_reg[9:0];

assign ret_6_fu_1404_p4 = {{idx_V_reg_682[7:2]}};

assign ret_7_fu_1627_p4 = {{i_V_6_reg_717_pp3_iter2_reg[10:1]}};

assign ret_fu_1109_p2 = (r_1_fu_1104_p2 + img_off_V_6_reg_634);

assign select_ln862_1_fu_1674_p3 = ((and_ln862_fu_1669_p2[0:0] == 1'b1) ? dmem_V_0_0_q0 : dmem_V_1_0_q0);

assign select_ln862_2_fu_1725_p3 = ((trunc_ln862_3_reg_2210_pp3_iter4_reg[0:0] == 1'b1) ? select_ln862_fu_1717_p3 : select_ln862_1_reg_2279);

assign select_ln862_fu_1717_p3 = ((and_ln862_1_fu_1713_p2[0:0] == 1'b1) ? dmem_V_1_1_q0 : dmem_V_0_1_q0);

assign select_ln865_1_fu_1697_p3 = ((and_ln865_fu_1692_p2[0:0] == 1'b1) ? dmem_V_0_0_q0 : dmem_V_1_0_q0);

assign select_ln865_2_fu_1786_p3 = ((trunc_ln865_reg_2284[0:0] == 1'b1) ? select_ln865_fu_1778_p3 : select_ln865_1_reg_2300);

assign select_ln865_fu_1778_p3 = ((and_ln865_1_fu_1774_p2[0:0] == 1'b1) ? dmem_V_1_1_q0 : dmem_V_0_1_q0);

assign sext_ln771_fu_1015_p1 = $signed(trunc_ln771_4_reg_1982);

assign sext_ln787_fu_1206_p1 = $signed(trunc_ln787_4_reg_2052);

assign sext_ln793_fu_1314_p1 = $signed(trunc_ln793_3_reg_2098);

assign sext_ln862_fu_1763_p1 = $signed(grp_fu_859_p4);

assign sext_ln865_fu_1824_p1 = $signed(grp_fu_859_p4);

assign shl_ln1_fu_976_p3 = {{ap_phi_mux_i_V_phi_fu_626_p4}, {3'd0}};

assign shl_ln2_fu_1179_p3 = {{ap_phi_mux_i_V_1_phi_fu_662_p4}, {3'd0}};

assign shl_ln3_fu_1287_p3 = {{trunc_ln793_1_fu_1283_p1}, {3'd0}};

assign shl_ln4_fu_1643_p3 = {{i_V_6_reg_717_pp3_iter3_reg}, {3'd0}};

assign shl_ln764_fu_935_p2 = 7'd1 << zext_ln764_1_fu_931_p1;

assign shl_ln771_1_fu_1056_p3 = {{add_ln771_1_reg_2011}, {3'd0}};

assign shl_ln787_1_fu_1242_p3 = {{add_ln787_1_fu_1237_p2}, {3'd0}};

assign shl_ln793_1_fu_1346_p3 = {{add_ln793_1_fu_1341_p2}, {3'd0}};

assign shl_ln862_1_fu_1757_p2 = zext_ln862_fu_1731_p1 << zext_ln862_3_fu_1753_p1;

assign shl_ln862_2_fu_1745_p3 = {{grp_fu_855_p2}, {3'd0}};

assign shl_ln862_fu_1739_p2 = 64'd255 << zext_ln862_1_fu_1735_p1;

assign shl_ln865_1_fu_1806_p3 = {{grp_fu_855_p2}, {3'd0}};

assign shl_ln865_2_fu_1818_p2 = zext_ln865_fu_1792_p1 << zext_ln865_2_fu_1814_p1;

assign shl_ln865_fu_1800_p2 = 64'd255 << zext_ln865_1_fu_1796_p1;

assign shl_ln_fu_919_p3 = {{width_mode}, {1'd0}};

assign tmp_5_fu_1463_p3 = layer_mode_read_reg_1864[32'd2];

assign tmp_6_fu_1505_p1 = kh_mem_V_q0[15:0];

assign trunc_ln2_fu_1094_p4 = {{img_idx_V_reg_646[10:1]}};

assign trunc_ln691_fu_1525_p1 = kh_index_V[7:0];

assign trunc_ln771_1_fu_1029_p1 = i_V_reg_622_pp0_iter7_reg[2:0];

assign trunc_ln771_2_fu_1072_p1 = lshr_ln771_fu_1067_p2[63:0];

assign trunc_ln771_3_fu_1033_p3 = {{trunc_ln771_1_fu_1029_p1}, {3'd0}};

assign trunc_ln771_5_fu_1123_p1 = img_idx_V_reg_646[0:0];

assign trunc_ln771_fu_961_p1 = dmem_i[5:0];

assign trunc_ln776_fu_1003_p1 = ap_phi_mux_i_V_phi_fu_626_p4[0:0];

assign trunc_ln787_1_fu_1175_p1 = ap_phi_mux_i_V_1_phi_fu_662_p4[0:0];

assign trunc_ln787_2_fu_1226_p1 = i_V_1_reg_658_pp1_iter7_reg[2:0];

assign trunc_ln787_3_fu_1230_p3 = {{trunc_ln787_2_reg_2068}, {3'd0}};

assign trunc_ln787_5_fu_1259_p1 = lshr_ln787_fu_1254_p2[63:0];

assign trunc_ln787_fu_1160_p1 = wt_i_read_reg_1912[5:0];

assign trunc_ln793_1_fu_1283_p1 = ap_phi_mux_i_V_2_phi_fu_674_p4[5:0];

assign trunc_ln793_2_fu_1333_p3 = {{trunc_ln793_4_fu_1329_p1}, {3'd0}};

assign trunc_ln793_4_fu_1329_p1 = i_V_2_reg_670_pp2_iter8_reg[2:0];

assign trunc_ln793_fu_1268_p1 = kh_i_read_reg_1906[5:0];

assign trunc_ln806_fu_1373_p1 = o_index_V[6:0];

assign trunc_ln819_fu_882_p1 = kh_index_V[0:0];

assign trunc_ln862_1_fu_1655_p1 = i_V_6_reg_717_pp3_iter3_reg[2:0];

assign trunc_ln862_2_fu_1705_p3 = {{trunc_ln862_1_reg_2259}, {3'd0}};

assign trunc_ln862_3_fu_1585_p1 = img_idx_V_3_reg_741[0:0];

assign trunc_ln862_fu_1482_p1 = dmem_o_read_reg_1895[5:0];

assign trunc_ln865_fu_1682_p1 = i_V_6_reg_717_pp3_iter3_reg[0:0];

assign trunc_ln870_fu_1547_p1 = o_index_V[12:0];

assign words_per_image_cast_fu_951_p1 = words_per_image_fu_941_p1;

assign words_per_image_fu_941_p1 = shl_ln764_fu_935_p2[4:0];

assign words_per_out_V_cast34_fu_1448_p1 = words_per_out_V_fu_1441_p3;

assign words_per_out_V_fu_1441_p3 = ((icmp_ln874_fu_1423_p2[0:0] == 1'b1) ? words_per_image_reg_1950 : zext_ln1364_fu_1437_p1);

assign xor_ln862_fu_1664_p2 = (trunc_ln862_3_reg_2210_pp3_iter3_reg ^ 1'd1);

assign xor_ln865_fu_1686_p2 = (trunc_ln865_fu_1682_p1 ^ 1'd1);

assign zext_ln1364_fu_1437_p1 = lshr_ln_fu_1428_p4;

assign zext_ln534_1_fu_1115_p1 = ret_fu_1109_p2;

assign zext_ln534_2_fu_1087_p1 = ret_1_reg_2001;

assign zext_ln534_3_fu_1080_p1 = ret_5_reg_2016;

assign zext_ln534_4_fu_1414_p1 = ret_6_fu_1404_p4;

assign zext_ln534_5_fu_1637_p1 = ret_7_fu_1627_p4;

assign zext_ln534_6_fu_1622_p1 = $unsigned(grp_fu_1835_p3);

assign zext_ln534_fu_1263_p1 = ret_2_reg_2063_pp1_iter9_reg;

assign zext_ln757_fu_887_p1 = trunc_ln819_fu_882_p1;

assign zext_ln760_fu_909_p1 = ap_phi_mux_agg_tmp106_0_phi_fu_614_p4;

assign zext_ln764_1_fu_931_p1 = shl_ln_fu_919_p3;

assign zext_ln764_fu_927_p1 = shl_ln_fu_919_p3;

assign zext_ln771_1_fu_1063_p1 = shl_ln771_1_fu_1056_p3;

assign zext_ln771_fu_984_p1 = shl_ln1_fu_976_p3;

assign zext_ln787_1_fu_1250_p1 = shl_ln787_1_fu_1242_p3;

assign zext_ln787_fu_1187_p1 = shl_ln2_fu_1179_p3;

assign zext_ln793_1_fu_1354_p1 = shl_ln793_1_fu_1346_p3;

assign zext_ln793_fu_1295_p1 = shl_ln3_fu_1287_p3;

assign zext_ln862_1_fu_1735_p1 = grp_fu_855_p2;

assign zext_ln862_2_fu_1651_p1 = shl_ln4_fu_1643_p3;

assign zext_ln862_3_fu_1753_p1 = shl_ln862_2_fu_1745_p3;

assign zext_ln862_fu_1731_p1 = select_ln862_2_fu_1725_p3;

assign zext_ln865_1_fu_1796_p1 = grp_fu_855_p2;

assign zext_ln865_2_fu_1814_p1 = shl_ln865_1_fu_1806_p3;

assign zext_ln865_fu_1792_p1 = select_ln865_2_fu_1786_p3;

assign zext_ln878_1_fu_1395_p1 = i_V_4_reg_691;

assign zext_ln878_fu_1324_p1 = i_V_2_reg_670_pp2_iter8_reg;

always @ (posedge ap_clk) begin
    zext_ln760_reg_1926[7:1] <= 7'b0000000;
    zext_ln764_reg_1940[0] <= 1'b0;
    zext_ln764_reg_1940[9:3] <= 7'b0000000;
    words_per_image_cast_reg_1959[9:5] <= 5'b00000;
    words_per_out_V_cast34_reg_2146[9:5] <= 5'b00000;
    zext_ln534_6_reg_2227[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln534_5_reg_2243[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //top
