#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun 10 05:29:09 2021
# Process ID: 4504
# Current directory: C:/Users/DELL/16bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12300 C:\Users\DELL\16bit\16bit.xpr
# Log file: C:/Users/DELL/16bit/vivado.log
# Journal file: C:/Users/DELL/16bit\vivado.jou
#-----------------------------------------------------------start_gui
oopen_project C:/Users/DELL/16bit/16bit.xpruupdate_compile_order -fileset sources_1reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
synth_design -rtl -name rtl_1
refresh_design
close_sim
launch_simulation
source test.tcl
refresh_design
close_sim
launch_simulation
source test.tcl
add_files -norecurse {C:/Users/DELL/Downloads/FullAdder.sv C:/Users/DELL/Downloads/CLA16Bit.sv C:/Users/DELL/Downloads/CLA4Bit.sv C:/Users/DELL/Downloads/LCU.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_design rtl_1
refresh_design
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
