

================================================================
== Vivado HLS Report for 'conv2d_fix16_3'
================================================================
* Date:           Sun Oct 27 20:25:57 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      8|       0|   1549|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|      11|      2|
|Multiplexer      |        -|      -|       -|    319|
|Register         |        -|      -|    1254|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     17|    1265|   1870|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      7|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_14s_30_1_1_U79  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U80  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U81  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U82  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U83  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U84  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U85  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U86  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_14s_30_1_1_U87  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +--------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |Conv2D_2_b_U  |conv2d_fix16_3_Conv2D_2_b  |        0|  11|   2|     8|   11|     1|           88|
    |Conv2D_2_w_U  |conv2d_fix16_3_Conv2D_2_w  |        2|   0|   0|   576|   14|     1|         8064|
    +--------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                           |        2|  11|   2|   584|   25|     2|         8152|
    +--------------+---------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_465_p2          |     *    |      2|  0|  20|          32|          16|
    |tmp5_1_fu_596_p2        |     *    |      2|  0|  20|          16|          32|
    |tmp5_2_fu_600_p2        |     *    |      2|  0|  20|          16|          32|
    |tmp5_fu_549_p2          |     *    |      2|  0|  20|          16|          32|
    |in_d_1_fu_523_p2        |     +    |      0|  0|  23|          16|           1|
    |next_mul2_fu_415_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul5_fu_410_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_533_p2      |     +    |      0|  0|  39|          32|          32|
    |out_d_3_fu_425_p2       |     +    |      0|  0|  23|          16|           1|
    |out_h_3_fu_449_p2       |     +    |      0|  0|  23|          16|           1|
    |out_w_3_fu_474_p2       |     +    |      0|  0|  23|          16|           1|
    |tmp10_fu_923_p2         |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_919_p2         |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_859_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_807_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp4_1_fu_553_p2        |     +    |      0|  0|  39|           1|          32|
    |tmp4_2_fu_558_p2        |     +    |      0|  0|  39|           2|          32|
    |tmp4_fu_544_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp6_fu_854_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_850_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp8_fu_928_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_898_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_101_fu_942_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_103_fu_538_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_104_fu_568_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_105_cast_fu_947_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_105_fu_573_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_127_0_1_fu_498_p2   |     +    |      0|  0|  24|          17|           1|
    |tmp_127_0_2_fu_508_p2   |     +    |      0|  0|  24|          17|           2|
    |tmp_128_0_1_fu_587_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_0_2_fu_614_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_1_1_fu_669_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_1_2_fu_688_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_1_fu_633_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_128_2_1_fu_711_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_2_2_fu_715_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_2_fu_707_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_132_0_1_fu_604_p2   |     +    |      0|  0|  39|           1|          32|
    |tmp_132_0_2_fu_623_p2   |     +    |      0|  0|  39|           2|          32|
    |tmp_132_1_1_fu_678_p2   |     +    |      0|  0|  39|           3|          32|
    |tmp_132_1_2_fu_697_p2   |     +    |      0|  0|  39|           3|          32|
    |tmp_132_1_fu_642_p2     |     +    |      0|  0|  39|           2|          32|
    |tmp_132_2_1_fu_787_p2   |     +    |      0|  0|  39|           3|          32|
    |tmp_132_2_2_fu_797_p2   |     +    |      0|  0|  39|           4|          32|
    |tmp_132_2_fu_773_p2     |     +    |      0|  0|  39|           3|          32|
    |tmp_138_2_2_fu_933_p2   |     +    |      0|  0|  16|          16|          16|
    |tmp_99_fu_488_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_459_p2           |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_518_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_469_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_444_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond5_fu_420_p2     |   icmp   |      0|  0|  13|          16|          16|
    |p_tmp_s_fu_960_p3       |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      8|  0|1549|         986|        1223|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Conv2D_2_w_address0         |  27|          5|   10|         50|
    |Conv2D_2_w_address1         |  21|          4|   10|         40|
    |Conv2D_2_w_address2         |  15|          3|   10|         30|
    |Padding2D_2_array_address0  |  33|          6|   10|         60|
    |Padding2D_2_array_address1  |  27|          5|   10|         50|
    |ap_NS_fsm                   |  97|         20|    1|         20|
    |in_d_reg_348                |   9|          2|   16|         32|
    |out_d_reg_291               |   9|          2|   16|         32|
    |out_h_reg_326               |   9|          2|   16|         32|
    |out_w_reg_337               |   9|          2|   16|         32|
    |output_r_address0           |  15|          3|    9|         27|
    |output_r_d0                 |  21|          4|   16|         64|
    |phi_mul1_reg_302            |   9|          2|   32|         64|
    |phi_mul4_reg_314            |   9|          2|   32|         64|
    |phi_mul_reg_359             |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 319|         64|  236|        661|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |Conv2D_2_b_load_cast_reg_1105    |  16|   0|   16|          0|
    |Padding2D_2_array_lo_3_reg_1286  |  16|   0|   16|          0|
    |ap_CS_fsm                        |  19|   0|   19|          0|
    |in_d_1_reg_1175                  |  16|   0|   16|          0|
    |in_d_reg_348                     |  16|   0|   16|          0|
    |next_mul2_reg_1087               |  32|   0|   32|          0|
    |next_mul5_reg_1082               |  32|   0|   32|          0|
    |next_mul_reg_1180                |  32|   0|   32|          0|
    |out_d_3_reg_1095                 |  16|   0|   16|          0|
    |out_d_reg_291                    |  16|   0|   16|          0|
    |out_h_3_reg_1118                 |  16|   0|   16|          0|
    |out_h_reg_326                    |  16|   0|   16|          0|
    |out_w_3_reg_1141                 |  16|   0|   16|          0|
    |out_w_reg_337                    |  16|   0|   16|          0|
    |output_addr11_reg_1153           |   9|   0|    9|          0|
    |p_tmp_s_reg_1416                 |  15|   0|   15|          0|
    |phi_mul1_reg_302                 |  32|   0|   32|          0|
    |phi_mul4_reg_314                 |  32|   0|   32|          0|
    |phi_mul_reg_359                  |  32|   0|   32|          0|
    |reg_370                          |  16|   0|   16|          0|
    |reg_374                          |  14|   0|   14|          0|
    |reg_378                          |  16|   0|   16|          0|
    |reg_382                          |  14|   0|   14|          0|
    |reg_386                          |  14|   0|   14|          0|
    |tmp1_reg_1386                    |  16|   0|   16|          0|
    |tmp2_reg_1366                    |  16|   0|   16|          0|
    |tmp3_reg_1133                    |  32|   0|   32|          0|
    |tmp4_1_reg_1205                  |  32|   0|   32|          0|
    |tmp4_2_reg_1210                  |  32|   0|   32|          0|
    |tmp4_reg_1191                    |  32|   0|   32|          0|
    |tmp5_1_reg_1242                  |  32|   0|   32|          0|
    |tmp5_2_reg_1249                  |  32|   0|   32|          0|
    |tmp5_reg_1198                    |  32|   0|   32|          0|
    |tmp9_reg_1401                    |  16|   0|   16|          0|
    |tmp_103_reg_1185                 |  32|   0|   32|          0|
    |tmp_104_reg_1215                 |  32|   0|   32|          0|
    |tmp_109_reg_1281                 |  16|   0|   16|          0|
    |tmp_127_0_1_cast_reg_1158        |  17|   0|   32|         15|
    |tmp_127_0_2_cast_reg_1165        |  17|   0|   32|         15|
    |tmp_128_2_1_reg_1316             |  32|   0|   32|          0|
    |tmp_128_2_2_reg_1321             |  32|   0|   32|          0|
    |tmp_128_2_reg_1311               |  32|   0|   32|          0|
    |tmp_137_0_1_reg_1326             |  16|   0|   16|          0|
    |tmp_137_0_2_reg_1331             |  16|   0|   16|          0|
    |tmp_137_1_1_reg_1371             |  16|   0|   16|          0|
    |tmp_137_1_2_reg_1376             |  16|   0|   16|          0|
    |tmp_137_1_reg_1336               |  16|   0|   16|          0|
    |tmp_137_2_1_reg_1396             |  16|   0|   16|          0|
    |tmp_137_2_2_reg_1406             |  16|   0|   16|          0|
    |tmp_137_2_reg_1391               |  16|   0|   16|          0|
    |tmp_138_2_2_reg_1411             |  16|   0|   16|          0|
    |tmp_33_reg_1110                  |  15|   0|   15|          0|
    |tmp_92_reg_1060                  |  16|   0|   32|         16|
    |tmp_93_reg_1065                  |  16|   0|   32|         16|
    |tmp_94_reg_1070                  |  16|   0|   32|         16|
    |tmp_95_reg_1077                  |  16|   0|   32|         16|
    |tmp_97_reg_1123                  |  16|   0|   32|         16|
    |tmp_98_reg_1146                  |  16|   0|   32|         16|
    |tmp_reg_1128                     |  32|   0|   32|          0|
    |tmp_s_reg_1055                   |  16|   0|   32|         16|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1254|   0| 1396|        142|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   conv2d_fix16.3  | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   conv2d_fix16.3  | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   conv2d_fix16.3  | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   conv2d_fix16.3  | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   conv2d_fix16.3  | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   conv2d_fix16.3  | return value |
|input_depth                 |  in |   16|   ap_none  |    input_depth    |    scalar    |
|input_height                |  in |   16|   ap_none  |    input_height   |    scalar    |
|input_width                 |  in |   16|   ap_none  |    input_width    |    scalar    |
|output_depth                |  in |   16|   ap_none  |    output_depth   |    scalar    |
|output_height               |  in |   16|   ap_none  |   output_height   |    scalar    |
|output_width                |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0           | out |    9|  ap_memory |      output_r     |     array    |
|output_r_ce0                | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0                | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0                 | out |   16|  ap_memory |      output_r     |     array    |
|output_r_q0                 |  in |   16|  ap_memory |      output_r     |     array    |
|Padding2D_2_array_address0  | out |   10|  ap_memory | Padding2D_2_array |     array    |
|Padding2D_2_array_ce0       | out |    1|  ap_memory | Padding2D_2_array |     array    |
|Padding2D_2_array_q0        |  in |   16|  ap_memory | Padding2D_2_array |     array    |
|Padding2D_2_array_address1  | out |   10|  ap_memory | Padding2D_2_array |     array    |
|Padding2D_2_array_ce1       | out |    1|  ap_memory | Padding2D_2_array |     array    |
|Padding2D_2_array_q1        |  in |   16|  ap_memory | Padding2D_2_array |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

