# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_inc16.all_2eeb55b34fbd7b5d1c8fa04094fa8e04485ace6a/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_inc16(tb) -L vunit_lib -L lib -g/tb_inc16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_inc16.all_2eeb55b34fbd7b5d1c8fa04094fa8e04485ace6a/,tb path : /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 14:27:07 on Mar 23,2022
# ** Warning: Design size of 21368 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_inc16/mapping/q(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 1
#    Time: 200 ps  Iteration: 0  Process: /tb_inc16/main File: /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd
# Break in Process main at /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd line 38
# Stopped at /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd line 38
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd 38 return [address 0xf6d495c7] Process main
# 
# 
# Surrounding code from 'see' command
#   33 :     test_runner_setup(runner, runner_cfg);
#   34 : 
#   35 :       -- Teste: 1
#   36 :       inA <= "0000000000000000";
#   37 :       wait for 200 ps;
# ->38 :       assert(outQ = "0000000000000001")  report "Falha em teste: 1" severity error;
#   39 : 
#   40 :       -- Teste: 2
#   41 :       inA <= "1111111111111111";
#   42 :       wait for 200 ps;
# 
# End time: 14:27:07 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_zerador16.all_45f7988ffd33f2e3938d5b4b7eee25de1517305e/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_zerador16(tb) -L vunit_lib -L lib -g/tb_zerador16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_zerador16.all_45f7988ffd33f2e3938d5b4b7eee25de1517305e/,tb path : /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 14:27:07 on Mar 23,2022
# ** Warning: Design size of 21382 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_zerador16/ze16/y(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: a=0000, z=1
#    Time: 40 ns  Iteration: 1  Process: /tb_zerador16/main File: /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd
# Break in Process main at /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd line 45
# Stopped at /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd line 45
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd 45 return [address 0xf6d497c9] Process main
# 
# 
# Surrounding code from 'see' command
#   40 :     test_runner_setup(runner, runner_cfg);
#   41 :     wait until clk'event and clk='1';
#   42 :     a <= x"FFFF";
#   43 :     z <= '1';
#   44 :     wait until clk'event and clk='1';
# ->45 :     assert(y = x"0000") report "a=0000, z=1";
#   46 :     wait until clk'event and clk='1';
#   47 :     a <= x"A5A5";
#   48 :     z <= '0';
#   49 :     wait until clk'event and clk='1';
# 
# End time: 14:27:07 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
