
cpu_32.c.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000165a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000015e6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000068f  00800100  00800100  0000165a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000165a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000168c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000100  00000000  00000000  000016cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001aab  00000000  00000000  000017cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000bf8  00000000  00000000  00003277  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b4b  00000000  00000000  00003e6f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001e8  00000000  00000000  000049bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005b5  00000000  00000000  00004ba4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000009e6  00000000  00000000  00005159  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a0  00000000  00000000  00005b3f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__ctors_end>
       4:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
       8:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
       c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      10:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      14:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      18:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      1c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      20:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      24:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      28:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      2c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      30:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      34:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      38:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      3c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      40:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      44:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      48:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      4c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      50:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      54:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      58:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      5c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      60:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      64:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      68:	f2 06       	cpc	r15, r18
      6a:	c9 02       	muls	r28, r25
      6c:	e0 02       	muls	r30, r16
      6e:	14 03       	mulsu	r17, r20
      70:	2a 03       	fmul	r18, r18
      72:	5f 03       	fmul	r21, r23
      74:	88 03       	fmulsu	r16, r16
      76:	97 03       	fmuls	r17, r23
      78:	c0 03       	fmuls	r20, r16
      7a:	ef 03       	fmulsu	r22, r23
      7c:	18 04       	cpc	r1, r8
      7e:	47 04       	cpc	r4, r7
      80:	70 04       	cpc	r7, r0
      82:	9f 04       	cpc	r9, r15
      84:	c8 04       	cpc	r12, r8
      86:	f7 04       	cpc	r15, r7
      88:	20 05       	cpc	r18, r0
      8a:	4f 05       	cpc	r20, r15
      8c:	74 05       	cpc	r23, r4
      8e:	99 05       	cpc	r25, r9
      90:	ba 05       	cpc	r27, r10
      92:	e1 05       	cpc	r30, r1
      94:	ea 05       	cpc	r30, r10
      96:	fd 05       	cpc	r31, r13
      98:	10 06       	cpc	r1, r16
      9a:	2d 06       	cpc	r2, r29
      9c:	4a 06       	cpc	r4, r26
      9e:	5d 06       	cpc	r5, r29
      a0:	6e 06       	cpc	r6, r30
      a2:	75 06       	cpc	r7, r21
      a4:	87 06       	cpc	r8, r23
      a6:	98 06       	cpc	r9, r24
      a8:	aa 06       	cpc	r10, r26
      aa:	c1 06       	cpc	r12, r17
      ac:	d8 06       	cpc	r13, r24
      ae:	e4 06       	cpc	r14, r20
      b0:	fe 02       	muls	r31, r30

000000b2 <__ctors_end>:
      b2:	11 24       	eor	r1, r1
      b4:	1f be       	out	0x3f, r1	; 63
      b6:	cf ef       	ldi	r28, 0xFF	; 255
      b8:	d8 e0       	ldi	r29, 0x08	; 8
      ba:	de bf       	out	0x3e, r29	; 62
      bc:	cd bf       	out	0x3d, r28	; 61

000000be <__do_clear_bss>:
      be:	27 e0       	ldi	r18, 0x07	; 7
      c0:	a0 e0       	ldi	r26, 0x00	; 0
      c2:	b1 e0       	ldi	r27, 0x01	; 1
      c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
      c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
      c8:	af 38       	cpi	r26, 0x8F	; 143
      ca:	b2 07       	cpc	r27, r18
      cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
      ce:	0e 94 08 08 	call	0x1010	; 0x1010 <main>
      d2:	0c 94 f1 0a 	jmp	0x15e2	; 0x15e2 <_exit>

000000d6 <__bad_interrupt>:
      d6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000da <alu>:

uint32_t alu(uint16_t op,
             uint32_t a,
             uint32_t b,
             uint32_t* sr)
{
      da:	8f 92       	push	r8
      dc:	9f 92       	push	r9
      de:	af 92       	push	r10
      e0:	bf 92       	push	r11
      e2:	ef 92       	push	r14
      e4:	ff 92       	push	r15
      e6:	0f 93       	push	r16
      e8:	1f 93       	push	r17
      ea:	cf 93       	push	r28
      ec:	df 93       	push	r29
      ee:	cd b7       	in	r28, 0x3d	; 61
      f0:	de b7       	in	r29, 0x3e	; 62
      f2:	60 97       	sbiw	r28, 0x10	; 16
      f4:	0f b6       	in	r0, 0x3f	; 63
      f6:	f8 94       	cli
      f8:	de bf       	out	0x3e, r29	; 62
      fa:	0f be       	out	0x3f, r0	; 63
      fc:	cd bf       	out	0x3d, r28	; 61
      fe:	49 87       	std	Y+9, r20	; 0x09
     100:	5a 87       	std	Y+10, r21	; 0x0a
     102:	6b 87       	std	Y+11, r22	; 0x0b
     104:	7c 87       	std	Y+12, r23	; 0x0c
     106:	0d 87       	std	Y+13, r16	; 0x0d
     108:	1e 87       	std	Y+14, r17	; 0x0e
     10a:	2f 87       	std	Y+15, r18	; 0x0f
     10c:	38 8b       	std	Y+16, r19	; 0x10
	uint64_t result = 0x00;
     10e:	19 82       	std	Y+1, r1	; 0x01
     110:	1a 82       	std	Y+2, r1	; 0x02
     112:	1b 82       	std	Y+3, r1	; 0x03
     114:	1c 82       	std	Y+4, r1	; 0x04
     116:	1d 82       	std	Y+5, r1	; 0x05
     118:	1e 82       	std	Y+6, r1	; 0x06
     11a:	1f 82       	std	Y+7, r1	; 0x07
     11c:	18 86       	std	Y+8, r1	; 0x08
	*sr &= ~((1 << S) | (1 << N) | (1 << Z) | (1 << V) | (1 << C));
     11e:	f7 01       	movw	r30, r14
     120:	40 81       	ld	r20, Z
     122:	51 81       	ldd	r21, Z+1	; 0x01
     124:	62 81       	ldd	r22, Z+2	; 0x02
     126:	73 81       	ldd	r23, Z+3	; 0x03
     128:	40 7e       	andi	r20, 0xE0	; 224
     12a:	40 83       	st	Z, r20
     12c:	51 83       	std	Z+1, r21	; 0x01
     12e:	62 83       	std	Z+2, r22	; 0x02
     130:	73 83       	std	Z+3, r23	; 0x03
	
	switch (op)
     132:	8c 30       	cpi	r24, 0x0C	; 12
     134:	91 05       	cpc	r25, r1
     136:	c9 f1       	breq	.+114    	; 0x1aa <alu+0xd0>
     138:	30 f4       	brcc	.+12     	; 0x146 <alu+0x6c>
     13a:	88 30       	cpi	r24, 0x08	; 8
     13c:	91 05       	cpc	r25, r1
     13e:	59 f0       	breq	.+22     	; 0x156 <alu+0x7c>
     140:	0a 97       	sbiw	r24, 0x0a	; 10
     142:	f1 f0       	breq	.+60     	; 0x180 <alu+0xa6>
     144:	b2 c0       	rjmp	.+356    	; 0x2aa <alu+0x1d0>
     146:	8e 30       	cpi	r24, 0x0E	; 14
     148:	91 05       	cpc	r25, r1
     14a:	09 f4       	brne	.+2      	; 0x14e <alu+0x74>
     14c:	43 c0       	rjmp	.+134    	; 0x1d4 <alu+0xfa>
     14e:	40 97       	sbiw	r24, 0x10	; 16
     150:	09 f4       	brne	.+2      	; 0x154 <alu+0x7a>
     152:	69 c0       	rjmp	.+210    	; 0x226 <alu+0x14c>
     154:	aa c0       	rjmp	.+340    	; 0x2aa <alu+0x1d0>
	{
		case OR:
		{
			result = a | b;
     156:	09 85       	ldd	r16, Y+9	; 0x09
     158:	1a 85       	ldd	r17, Y+10	; 0x0a
     15a:	2b 85       	ldd	r18, Y+11	; 0x0b
     15c:	3c 85       	ldd	r19, Y+12	; 0x0c
     15e:	8d 85       	ldd	r24, Y+13	; 0x0d
     160:	9e 85       	ldd	r25, Y+14	; 0x0e
     162:	af 85       	ldd	r26, Y+15	; 0x0f
     164:	b8 89       	ldd	r27, Y+16	; 0x10
     166:	08 2b       	or	r16, r24
     168:	19 2b       	or	r17, r25
     16a:	2a 2b       	or	r18, r26
     16c:	3b 2b       	or	r19, r27
     16e:	09 83       	std	Y+1, r16	; 0x01
     170:	1a 83       	std	Y+2, r17	; 0x02
     172:	2b 83       	std	Y+3, r18	; 0x03
     174:	3c 83       	std	Y+4, r19	; 0x04
     176:	1d 82       	std	Y+5, r1	; 0x05
     178:	1e 82       	std	Y+6, r1	; 0x06
     17a:	1f 82       	std	Y+7, r1	; 0x07
     17c:	18 86       	std	Y+8, r1	; 0x08
			break;
     17e:	95 c0       	rjmp	.+298    	; 0x2aa <alu+0x1d0>
		}
		case AND:
		{
			result = a & b;
     180:	09 85       	ldd	r16, Y+9	; 0x09
     182:	1a 85       	ldd	r17, Y+10	; 0x0a
     184:	2b 85       	ldd	r18, Y+11	; 0x0b
     186:	3c 85       	ldd	r19, Y+12	; 0x0c
     188:	8d 85       	ldd	r24, Y+13	; 0x0d
     18a:	9e 85       	ldd	r25, Y+14	; 0x0e
     18c:	af 85       	ldd	r26, Y+15	; 0x0f
     18e:	b8 89       	ldd	r27, Y+16	; 0x10
     190:	08 23       	and	r16, r24
     192:	19 23       	and	r17, r25
     194:	2a 23       	and	r18, r26
     196:	3b 23       	and	r19, r27
     198:	09 83       	std	Y+1, r16	; 0x01
     19a:	1a 83       	std	Y+2, r17	; 0x02
     19c:	2b 83       	std	Y+3, r18	; 0x03
     19e:	3c 83       	std	Y+4, r19	; 0x04
     1a0:	1d 82       	std	Y+5, r1	; 0x05
     1a2:	1e 82       	std	Y+6, r1	; 0x06
     1a4:	1f 82       	std	Y+7, r1	; 0x07
     1a6:	18 86       	std	Y+8, r1	; 0x08
			break;
     1a8:	80 c0       	rjmp	.+256    	; 0x2aa <alu+0x1d0>
		}
		case XOR:
		{
			result = a ^ b;
     1aa:	09 85       	ldd	r16, Y+9	; 0x09
     1ac:	1a 85       	ldd	r17, Y+10	; 0x0a
     1ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     1b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     1b2:	8d 85       	ldd	r24, Y+13	; 0x0d
     1b4:	9e 85       	ldd	r25, Y+14	; 0x0e
     1b6:	af 85       	ldd	r26, Y+15	; 0x0f
     1b8:	b8 89       	ldd	r27, Y+16	; 0x10
     1ba:	08 27       	eor	r16, r24
     1bc:	19 27       	eor	r17, r25
     1be:	2a 27       	eor	r18, r26
     1c0:	3b 27       	eor	r19, r27
     1c2:	09 83       	std	Y+1, r16	; 0x01
     1c4:	1a 83       	std	Y+2, r17	; 0x02
     1c6:	2b 83       	std	Y+3, r18	; 0x03
     1c8:	3c 83       	std	Y+4, r19	; 0x04
     1ca:	1d 82       	std	Y+5, r1	; 0x05
     1cc:	1e 82       	std	Y+6, r1	; 0x06
     1ce:	1f 82       	std	Y+7, r1	; 0x07
     1d0:	18 86       	std	Y+8, r1	; 0x08
			break;
     1d2:	6b c0       	rjmp	.+214    	; 0x2aa <alu+0x1d0>
		}
		case ADD:
		{
			result = a + b;
     1d4:	09 85       	ldd	r16, Y+9	; 0x09
     1d6:	1a 85       	ldd	r17, Y+10	; 0x0a
     1d8:	2b 85       	ldd	r18, Y+11	; 0x0b
     1da:	3c 85       	ldd	r19, Y+12	; 0x0c
     1dc:	8d 85       	ldd	r24, Y+13	; 0x0d
     1de:	9e 85       	ldd	r25, Y+14	; 0x0e
     1e0:	af 85       	ldd	r26, Y+15	; 0x0f
     1e2:	b8 89       	ldd	r27, Y+16	; 0x10
     1e4:	08 0f       	add	r16, r24
     1e6:	19 1f       	adc	r17, r25
     1e8:	2a 1f       	adc	r18, r26
     1ea:	3b 1f       	adc	r19, r27
     1ec:	09 83       	std	Y+1, r16	; 0x01
     1ee:	1a 83       	std	Y+2, r17	; 0x02
     1f0:	2b 83       	std	Y+3, r18	; 0x03
     1f2:	3c 83       	std	Y+4, r19	; 0x04
     1f4:	1d 82       	std	Y+5, r1	; 0x05
     1f6:	1e 82       	std	Y+6, r1	; 0x06
     1f8:	1f 82       	std	Y+7, r1	; 0x07
     1fa:	18 86       	std	Y+8, r1	; 0x08
*                        - reg: Reference till registret
*                        - bit: Biten som skal ett-ställas
********************************************************************************/
static inline bool read(const volatile uint32_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     1fc:	89 85       	ldd	r24, Y+9	; 0x09
     1fe:	9a 85       	ldd	r25, Y+10	; 0x0a
     200:	ab 85       	ldd	r26, Y+11	; 0x0b
     202:	bc 85       	ldd	r27, Y+12	; 0x0c
     204:	8d 85       	ldd	r24, Y+13	; 0x0d
     206:	9e 85       	ldd	r25, Y+14	; 0x0e
     208:	af 85       	ldd	r26, Y+15	; 0x0f
     20a:	b8 89       	ldd	r27, Y+16	; 0x10
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline bool read64(const volatile uint64_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     20c:	89 81       	ldd	r24, Y+1	; 0x01
     20e:	8a 81       	ldd	r24, Y+2	; 0x02
     210:	8b 81       	ldd	r24, Y+3	; 0x03
     212:	8c 81       	ldd	r24, Y+4	; 0x04
     214:	8d 81       	ldd	r24, Y+5	; 0x05
     216:	8e 81       	ldd	r24, Y+6	; 0x06
     218:	8f 81       	ldd	r24, Y+7	; 0x07
     21a:	88 85       	ldd	r24, Y+8	; 0x08
*                        - reg: Reference till registret
*                        - bit: Biten som skal ett-ställas
********************************************************************************/
static inline bool read(const volatile uint32_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     21c:	89 85       	ldd	r24, Y+9	; 0x09
     21e:	9a 85       	ldd	r25, Y+10	; 0x0a
     220:	ab 85       	ldd	r26, Y+11	; 0x0b
     222:	bc 85       	ldd	r27, Y+12	; 0x0c
     224:	42 c0       	rjmp	.+132    	; 0x2aa <alu+0x1d0>
			}
			break;
		}
		case SUB:
		{
			result = a + (pow(2, 32) - b);
     226:	6d 85       	ldd	r22, Y+13	; 0x0d
     228:	7e 85       	ldd	r23, Y+14	; 0x0e
     22a:	8f 85       	ldd	r24, Y+15	; 0x0f
     22c:	98 89       	ldd	r25, Y+16	; 0x10
     22e:	0e 94 2f 0a 	call	0x145e	; 0x145e <__floatunsisf>
     232:	9b 01       	movw	r18, r22
     234:	ac 01       	movw	r20, r24
     236:	60 e0       	ldi	r22, 0x00	; 0
     238:	70 e0       	ldi	r23, 0x00	; 0
     23a:	80 e8       	ldi	r24, 0x80	; 128
     23c:	9f e4       	ldi	r25, 0x4F	; 79
     23e:	0e 94 86 09 	call	0x130c	; 0x130c <__subsf3>
     242:	4b 01       	movw	r8, r22
     244:	5c 01       	movw	r10, r24
     246:	69 85       	ldd	r22, Y+9	; 0x09
     248:	7a 85       	ldd	r23, Y+10	; 0x0a
     24a:	8b 85       	ldd	r24, Y+11	; 0x0b
     24c:	9c 85       	ldd	r25, Y+12	; 0x0c
     24e:	0e 94 2f 0a 	call	0x145e	; 0x145e <__floatunsisf>
     252:	a5 01       	movw	r20, r10
     254:	94 01       	movw	r18, r8
     256:	0e 94 87 09 	call	0x130e	; 0x130e <__addsf3>
     25a:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <__fixunssfdi>
     25e:	29 83       	std	Y+1, r18	; 0x01
     260:	3a 83       	std	Y+2, r19	; 0x02
     262:	4b 83       	std	Y+3, r20	; 0x03
     264:	5c 83       	std	Y+4, r21	; 0x04
     266:	6d 83       	std	Y+5, r22	; 0x05
     268:	7e 83       	std	Y+6, r23	; 0x06
     26a:	8f 83       	std	Y+7, r24	; 0x07
     26c:	98 87       	std	Y+8, r25	; 0x08
     26e:	89 85       	ldd	r24, Y+9	; 0x09
     270:	9a 85       	ldd	r25, Y+10	; 0x0a
     272:	ab 85       	ldd	r26, Y+11	; 0x0b
     274:	bc 85       	ldd	r27, Y+12	; 0x0c
     276:	8d 85       	ldd	r24, Y+13	; 0x0d
     278:	9e 85       	ldd	r25, Y+14	; 0x0e
     27a:	af 85       	ldd	r26, Y+15	; 0x0f
     27c:	b8 89       	ldd	r27, Y+16	; 0x10
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline bool read64(const volatile uint64_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     27e:	89 81       	ldd	r24, Y+1	; 0x01
     280:	8a 81       	ldd	r24, Y+2	; 0x02
     282:	8b 81       	ldd	r24, Y+3	; 0x03
     284:	8c 81       	ldd	r24, Y+4	; 0x04
     286:	8d 81       	ldd	r24, Y+5	; 0x05
     288:	8e 81       	ldd	r24, Y+6	; 0x06
     28a:	8f 81       	ldd	r24, Y+7	; 0x07
     28c:	88 85       	ldd	r24, Y+8	; 0x08
*                        - reg: Reference till registret
*                        - bit: Biten som skal ett-ställas
********************************************************************************/
static inline bool read(const volatile uint32_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     28e:	89 85       	ldd	r24, Y+9	; 0x09
     290:	9a 85       	ldd	r25, Y+10	; 0x0a
     292:	ab 85       	ldd	r26, Y+11	; 0x0b
     294:	bc 85       	ldd	r27, Y+12	; 0x0c
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline void set(volatile uint32_t* reg, const uint8_t bit)
{
	*reg |= (1ULL << bit);
     296:	f7 01       	movw	r30, r14
     298:	80 81       	ld	r24, Z
     29a:	91 81       	ldd	r25, Z+1	; 0x01
     29c:	a2 81       	ldd	r26, Z+2	; 0x02
     29e:	b3 81       	ldd	r27, Z+3	; 0x03
     2a0:	82 60       	ori	r24, 0x02	; 2
     2a2:	80 83       	st	Z, r24
     2a4:	91 83       	std	Z+1, r25	; 0x01
     2a6:	a2 83       	std	Z+2, r26	; 0x02
     2a8:	b3 83       	std	Z+3, r27	; 0x03
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline bool read64(const volatile uint64_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     2aa:	89 81       	ldd	r24, Y+1	; 0x01
     2ac:	8a 81       	ldd	r24, Y+2	; 0x02
     2ae:	8b 81       	ldd	r24, Y+3	; 0x03
     2b0:	8c 81       	ldd	r24, Y+4	; 0x04
     2b2:	8d 81       	ldd	r24, Y+5	; 0x05
     2b4:	8e 81       	ldd	r24, Y+6	; 0x06
     2b6:	8f 81       	ldd	r24, Y+7	; 0x07
     2b8:	88 85       	ldd	r24, Y+8	; 0x08
     2ba:	89 81       	ldd	r24, Y+1	; 0x01
     2bc:	8a 81       	ldd	r24, Y+2	; 0x02
     2be:	8b 81       	ldd	r24, Y+3	; 0x03
     2c0:	8c 81       	ldd	r24, Y+4	; 0x04
     2c2:	8d 81       	ldd	r24, Y+5	; 0x05
     2c4:	8e 81       	ldd	r24, Y+6	; 0x06
     2c6:	8f 81       	ldd	r24, Y+7	; 0x07
     2c8:	88 85       	ldd	r24, Y+8	; 0x08
		}
	}
	
	if(read64(&result, 33)) set(sr, C);
	if(read64(&result, 32)) set(sr, N);
	if((uint32_t)result == 0) set(sr, Z);
     2ca:	89 81       	ldd	r24, Y+1	; 0x01
     2cc:	9a 81       	ldd	r25, Y+2	; 0x02
     2ce:	ab 81       	ldd	r26, Y+3	; 0x03
     2d0:	bc 81       	ldd	r27, Y+4	; 0x04
     2d2:	89 2b       	or	r24, r25
     2d4:	8a 2b       	or	r24, r26
     2d6:	8b 2b       	or	r24, r27
     2d8:	51 f4       	brne	.+20     	; 0x2ee <alu+0x214>
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline void set(volatile uint32_t* reg, const uint8_t bit)
{
	*reg |= (1ULL << bit);
     2da:	f7 01       	movw	r30, r14
     2dc:	80 81       	ld	r24, Z
     2de:	91 81       	ldd	r25, Z+1	; 0x01
     2e0:	a2 81       	ldd	r26, Z+2	; 0x02
     2e2:	b3 81       	ldd	r27, Z+3	; 0x03
     2e4:	84 60       	ori	r24, 0x04	; 4
     2e6:	80 83       	st	Z, r24
     2e8:	91 83       	std	Z+1, r25	; 0x01
     2ea:	a2 83       	std	Z+2, r26	; 0x02
     2ec:	b3 83       	std	Z+3, r27	; 0x03
*                        - reg: Reference till registret
*                        - bit: Biten som skal ett-ställas
********************************************************************************/
static inline bool read(const volatile uint32_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     2ee:	f7 01       	movw	r30, r14
     2f0:	40 81       	ld	r20, Z
     2f2:	51 81       	ldd	r21, Z+1	; 0x01
     2f4:	62 81       	ldd	r22, Z+2	; 0x02
     2f6:	73 81       	ldd	r23, Z+3	; 0x03
     2f8:	81 e0       	ldi	r24, 0x01	; 1
     2fa:	43 ff       	sbrs	r20, 3
     2fc:	80 e0       	ldi	r24, 0x00	; 0
     2fe:	f7 01       	movw	r30, r14
     300:	40 81       	ld	r20, Z
     302:	51 81       	ldd	r21, Z+1	; 0x01
     304:	62 81       	ldd	r22, Z+2	; 0x02
     306:	73 81       	ldd	r23, Z+3	; 0x03
     308:	91 e0       	ldi	r25, 0x01	; 1
     30a:	41 ff       	sbrs	r20, 1
     30c:	90 e0       	ldi	r25, 0x00	; 0
	if(read(sr, N) != read(sr, V)) set(sr, S);
     30e:	98 17       	cp	r25, r24
     310:	51 f0       	breq	.+20     	; 0x326 <alu+0x24c>
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline void set(volatile uint32_t* reg, const uint8_t bit)
{
	*reg |= (1ULL << bit);
     312:	f7 01       	movw	r30, r14
     314:	80 81       	ld	r24, Z
     316:	91 81       	ldd	r25, Z+1	; 0x01
     318:	a2 81       	ldd	r26, Z+2	; 0x02
     31a:	b3 81       	ldd	r27, Z+3	; 0x03
     31c:	80 61       	ori	r24, 0x10	; 16
     31e:	80 83       	st	Z, r24
     320:	91 83       	std	Z+1, r25	; 0x01
     322:	a2 83       	std	Z+2, r26	; 0x02
     324:	b3 83       	std	Z+3, r27	; 0x03
	
	return (uint32_t)(result);
     326:	69 81       	ldd	r22, Y+1	; 0x01
     328:	7a 81       	ldd	r23, Y+2	; 0x02
     32a:	8b 81       	ldd	r24, Y+3	; 0x03
     32c:	9c 81       	ldd	r25, Y+4	; 0x04
     32e:	60 96       	adiw	r28, 0x10	; 16
     330:	0f b6       	in	r0, 0x3f	; 63
     332:	f8 94       	cli
     334:	de bf       	out	0x3e, r29	; 62
     336:	0f be       	out	0x3f, r0	; 63
     338:	cd bf       	out	0x3d, r28	; 61
     33a:	df 91       	pop	r29
     33c:	cf 91       	pop	r28
     33e:	1f 91       	pop	r17
     340:	0f 91       	pop	r16
     342:	ff 90       	pop	r15
     344:	ef 90       	pop	r14
     346:	bf 90       	pop	r11
     348:	af 90       	pop	r10
     34a:	9f 90       	pop	r9
     34c:	8f 90       	pop	r8
     34e:	08 95       	ret

00000350 <io_reset>:
	return;
}

static void io_reset(void)
{
	DDRB = 0x00;
     350:	14 b8       	out	0x04, r1	; 4
	DDRC = 0x00;
     352:	17 b8       	out	0x07, r1	; 7
	DDRD = 0x00;
     354:	1a b8       	out	0x0a, r1	; 10
	
	PORTB = 0x00;
     356:	15 b8       	out	0x05, r1	; 5
	PORTC = 0x00;
     358:	18 b8       	out	0x08, r1	; 8
	PORTD = 0x00;
     35a:	1b b8       	out	0x0b, r1	; 11
     35c:	08 95       	ret

0000035e <io_update>:
	
	return;
}

static void io_update(void)
{
     35e:	8f 92       	push	r8
     360:	9f 92       	push	r9
     362:	af 92       	push	r10
     364:	bf 92       	push	r11
     366:	cf 92       	push	r12
     368:	df 92       	push	r13
     36a:	ef 92       	push	r14
     36c:	ff 92       	push	r15
	const uint32_t ddr  = data_memory_read(DDR);
     36e:	80 e0       	ldi	r24, 0x00	; 0
     370:	90 e0       	ldi	r25, 0x00	; 0
     372:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     376:	4b 01       	movw	r8, r22
     378:	5c 01       	movw	r10, r24
	const uint32_t port = data_memory_read(PORT);
     37a:	81 e0       	ldi	r24, 0x01	; 1
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     382:	6b 01       	movw	r12, r22
     384:	7c 01       	movw	r14, r24
	const uint32_t pin = ((uint32_t)(((uint32_t)PINC) << 16) | (((uint32_t)PINB) << 8) | ((uint32_t)PIND));
     386:	46 b1       	in	r20, 0x06	; 6
     388:	50 e0       	ldi	r21, 0x00	; 0
     38a:	60 e0       	ldi	r22, 0x00	; 0
     38c:	70 e0       	ldi	r23, 0x00	; 0
     38e:	ba 01       	movw	r22, r20
     390:	55 27       	eor	r21, r21
     392:	44 27       	eor	r20, r20
     394:	83 b1       	in	r24, 0x03	; 3
     396:	90 e0       	ldi	r25, 0x00	; 0
     398:	a0 e0       	ldi	r26, 0x00	; 0
     39a:	b0 e0       	ldi	r27, 0x00	; 0
     39c:	ba 2f       	mov	r27, r26
     39e:	a9 2f       	mov	r26, r25
     3a0:	98 2f       	mov	r25, r24
     3a2:	88 27       	eor	r24, r24
     3a4:	48 2b       	or	r20, r24
     3a6:	59 2b       	or	r21, r25
     3a8:	6a 2b       	or	r22, r26
     3aa:	7b 2b       	or	r23, r27
     3ac:	89 b1       	in	r24, 0x09	; 9
     3ae:	48 2b       	or	r20, r24
	
	data_memory_write(PIN, pin);
     3b0:	82 e0       	ldi	r24, 0x02	; 2
     3b2:	90 e0       	ldi	r25, 0x00	; 0
     3b4:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <data_memory_write>
	
	DDRB = (uint8_t)(ddr >> 8);
     3b8:	bb 27       	eor	r27, r27
     3ba:	ab 2d       	mov	r26, r11
     3bc:	9a 2d       	mov	r25, r10
     3be:	89 2d       	mov	r24, r9
     3c0:	84 b9       	out	0x04, r24	; 4
	DDRC = (uint8_t)(ddr >> 16);
     3c2:	c5 01       	movw	r24, r10
     3c4:	aa 27       	eor	r26, r26
     3c6:	bb 27       	eor	r27, r27
     3c8:	87 b9       	out	0x07, r24	; 7
	DDRD = (uint8_t)(ddr);
     3ca:	8a b8       	out	0x0a, r8	; 10
	
	PORTB = (uint8_t)(port >> 8);
     3cc:	bb 27       	eor	r27, r27
     3ce:	af 2d       	mov	r26, r15
     3d0:	9e 2d       	mov	r25, r14
     3d2:	8d 2d       	mov	r24, r13
     3d4:	85 b9       	out	0x05, r24	; 5
	PORTC = (uint8_t)(port >> 16);
     3d6:	c7 01       	movw	r24, r14
     3d8:	aa 27       	eor	r26, r26
     3da:	bb 27       	eor	r27, r27
     3dc:	88 b9       	out	0x08, r24	; 8
	PORTD = (uint8_t)(port);
     3de:	cb b8       	out	0x0b, r12	; 11
	return;
}
     3e0:	ff 90       	pop	r15
     3e2:	ef 90       	pop	r14
     3e4:	df 90       	pop	r13
     3e6:	cf 90       	pop	r12
     3e8:	bf 90       	pop	r11
     3ea:	af 90       	pop	r10
     3ec:	9f 90       	pop	r9
     3ee:	8f 90       	pop	r8
     3f0:	08 95       	ret

000003f2 <reset>:
static inline void generate_interrupt(const uint16_t interrupt_vector);
static inline void return_from_interrupt(void);

void reset(void)
{
	pc = 0x00;
     3f2:	10 92 9a 01 	sts	0x019A, r1	; 0x80019a <pc+0x1>
     3f6:	10 92 99 01 	sts	0x0199, r1	; 0x800199 <pc>
	ir = 0x00;
     3fa:	10 92 91 01 	sts	0x0191, r1	; 0x800191 <ir>
     3fe:	10 92 92 01 	sts	0x0192, r1	; 0x800192 <ir+0x1>
     402:	10 92 93 01 	sts	0x0193, r1	; 0x800193 <ir+0x2>
     406:	10 92 94 01 	sts	0x0194, r1	; 0x800194 <ir+0x3>
     40a:	10 92 95 01 	sts	0x0195, r1	; 0x800195 <ir+0x4>
     40e:	10 92 96 01 	sts	0x0196, r1	; 0x800196 <ir+0x5>
     412:	10 92 97 01 	sts	0x0197, r1	; 0x800197 <ir+0x6>
     416:	10 92 98 01 	sts	0x0198, r1	; 0x800198 <ir+0x7>
	sr = 0x00;
     41a:	10 92 8d 01 	sts	0x018D, r1	; 0x80018d <sr>
     41e:	10 92 8e 01 	sts	0x018E, r1	; 0x80018e <sr+0x1>
     422:	10 92 8f 01 	sts	0x018F, r1	; 0x80018f <sr+0x2>
     426:	10 92 90 01 	sts	0x0190, r1	; 0x800190 <sr+0x3>
	
	op_code = 0x00;
     42a:	10 92 8c 01 	sts	0x018C, r1	; 0x80018c <op_code+0x1>
     42e:	10 92 8b 01 	sts	0x018B, r1	; 0x80018b <op_code>
	op1     = 0x00;
     432:	10 92 8a 01 	sts	0x018A, r1	; 0x80018a <op1+0x1>
     436:	10 92 89 01 	sts	0x0189, r1	; 0x800189 <op1>
	op2     = 0x00;
     43a:	10 92 85 01 	sts	0x0185, r1	; 0x800185 <op2>
     43e:	10 92 86 01 	sts	0x0186, r1	; 0x800186 <op2+0x1>
     442:	10 92 87 01 	sts	0x0187, r1	; 0x800187 <op2+0x2>
     446:	10 92 88 01 	sts	0x0188, r1	; 0x800188 <op2+0x3>
	
	current_state   = FETCH;
     44a:	10 92 84 01 	sts	0x0184, r1	; 0x800184 <current_state>
	pin_last_value = 0x00;
     44e:	10 92 80 01 	sts	0x0180, r1	; 0x800180 <pin_last_value>
     452:	10 92 81 01 	sts	0x0181, r1	; 0x800181 <pin_last_value+0x1>
     456:	10 92 82 01 	sts	0x0182, r1	; 0x800182 <pin_last_value+0x2>
     45a:	10 92 83 01 	sts	0x0183, r1	; 0x800183 <pin_last_value+0x3>
	
	io_reset();
     45e:	0e 94 a8 01 	call	0x350	; 0x350 <io_reset>
	return;
}

static inline void cpu_registers_clear(void)
{
	for (uint8_t i = 0; i < CPU_REGISTER_ADDRESS_WIDTH; i++)
     462:	80 e0       	ldi	r24, 0x00	; 0
     464:	0d c0       	rjmp	.+26     	; 0x480 <__EEPROM_REGION_LENGTH__+0x80>
	{
		reg[i] = 0x00;
     466:	e8 2f       	mov	r30, r24
     468:	f0 e0       	ldi	r31, 0x00	; 0
     46a:	ee 0f       	add	r30, r30
     46c:	ff 1f       	adc	r31, r31
     46e:	ee 0f       	add	r30, r30
     470:	ff 1f       	adc	r31, r31
     472:	e0 50       	subi	r30, 0x00	; 0
     474:	ff 4f       	sbci	r31, 0xFF	; 255
     476:	10 82       	st	Z, r1
     478:	11 82       	std	Z+1, r1	; 0x01
     47a:	12 82       	std	Z+2, r1	; 0x02
     47c:	13 82       	std	Z+3, r1	; 0x03
	return;
}

static inline void cpu_registers_clear(void)
{
	for (uint8_t i = 0; i < CPU_REGISTER_ADDRESS_WIDTH; i++)
     47e:	8f 5f       	subi	r24, 0xFF	; 255
     480:	80 32       	cpi	r24, 0x20	; 32
     482:	88 f3       	brcs	.-30     	; 0x466 <__EEPROM_REGION_LENGTH__+0x66>
	current_state   = FETCH;
	pin_last_value = 0x00;
	
	io_reset();
	cpu_registers_clear();
	program_memory_write();
     484:	0e 94 0d 08 	call	0x101a	; 0x101a <program_memory_write>
	stack_reset();
     488:	0e 94 ff 08 	call	0x11fe	; 0x11fe <stack_reset>
	data_memory_reset();
     48c:	0e 94 ce 07 	call	0xf9c	; 0xf9c <data_memory_reset>
     490:	08 95       	ret

00000492 <run>:
	return;
}

void run(void)
{
     492:	cf 92       	push	r12
     494:	df 92       	push	r13
     496:	ef 92       	push	r14
     498:	ff 92       	push	r15
     49a:	0f 93       	push	r16
     49c:	1f 93       	push	r17
     49e:	cf 93       	push	r28
     4a0:	df 93       	push	r29
     4a2:	cd b7       	in	r28, 0x3d	; 61
     4a4:	de b7       	in	r29, 0x3e	; 62
     4a6:	2c 97       	sbiw	r28, 0x0c	; 12
     4a8:	0f b6       	in	r0, 0x3f	; 63
     4aa:	f8 94       	cli
     4ac:	de bf       	out	0x3e, r29	; 62
     4ae:	0f be       	out	0x3f, r0	; 63
     4b0:	cd bf       	out	0x3d, r28	; 61
	switch (current_state)
     4b2:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <current_state>
     4b6:	81 30       	cpi	r24, 0x01	; 1
     4b8:	31 f1       	breq	.+76     	; 0x506 <run+0x74>
     4ba:	20 f0       	brcs	.+8      	; 0x4c4 <run+0x32>
     4bc:	82 30       	cpi	r24, 0x02	; 2
     4be:	09 f4       	brne	.+2      	; 0x4c2 <run+0x30>
     4c0:	5c c0       	rjmp	.+184    	; 0x57a <run+0xe8>
     4c2:	e3 c4       	rjmp	.+2502   	; 0xe8a <__stack+0x58b>
	{
		case FETCH:
		{
			ir = program_memory_read(pc++);
     4c4:	80 91 99 01 	lds	r24, 0x0199	; 0x800199 <pc>
     4c8:	90 91 9a 01 	lds	r25, 0x019A	; 0x80019a <pc+0x1>
     4cc:	9c 01       	movw	r18, r24
     4ce:	2f 5f       	subi	r18, 0xFF	; 255
     4d0:	3f 4f       	sbci	r19, 0xFF	; 255
     4d2:	30 93 9a 01 	sts	0x019A, r19	; 0x80019a <pc+0x1>
     4d6:	20 93 99 01 	sts	0x0199, r18	; 0x800199 <pc>
     4da:	0e 94 e1 08 	call	0x11c2	; 0x11c2 <program_memory_read>
     4de:	20 93 91 01 	sts	0x0191, r18	; 0x800191 <ir>
     4e2:	30 93 92 01 	sts	0x0192, r19	; 0x800192 <ir+0x1>
     4e6:	40 93 93 01 	sts	0x0193, r20	; 0x800193 <ir+0x2>
     4ea:	50 93 94 01 	sts	0x0194, r21	; 0x800194 <ir+0x3>
     4ee:	60 93 95 01 	sts	0x0195, r22	; 0x800195 <ir+0x4>
     4f2:	70 93 96 01 	sts	0x0196, r23	; 0x800196 <ir+0x5>
     4f6:	80 93 97 01 	sts	0x0197, r24	; 0x800197 <ir+0x6>
     4fa:	90 93 98 01 	sts	0x0198, r25	; 0x800198 <ir+0x7>
			current_state = DECODE;
     4fe:	81 e0       	ldi	r24, 0x01	; 1
     500:	80 93 84 01 	sts	0x0184, r24	; 0x800184 <current_state>
			break;
     504:	c4 c4       	rjmp	.+2440   	; 0xe8e <__stack+0x58f>
		}
		case DECODE:
		{
			op_code = (uint16_t)(ir >> 48);
     506:	b0 91 91 01 	lds	r27, 0x0191	; 0x800191 <ir>
     50a:	a0 91 92 01 	lds	r26, 0x0192	; 0x800192 <ir+0x1>
     50e:	f0 91 93 01 	lds	r31, 0x0193	; 0x800193 <ir+0x2>
     512:	e0 91 94 01 	lds	r30, 0x0194	; 0x800194 <ir+0x3>
     516:	d0 90 95 01 	lds	r13, 0x0195	; 0x800195 <ir+0x4>
     51a:	e0 90 96 01 	lds	r14, 0x0196	; 0x800196 <ir+0x5>
     51e:	f0 90 97 01 	lds	r15, 0x0197	; 0x800197 <ir+0x6>
     522:	10 91 98 01 	lds	r17, 0x0198	; 0x800198 <ir+0x7>
     526:	2b 2f       	mov	r18, r27
     528:	3a 2f       	mov	r19, r26
     52a:	4f 2f       	mov	r20, r31
     52c:	5e 2f       	mov	r21, r30
     52e:	6d 2d       	mov	r22, r13
     530:	7e 2d       	mov	r23, r14
     532:	8f 2d       	mov	r24, r15
     534:	91 2f       	mov	r25, r17
     536:	00 e3       	ldi	r16, 0x30	; 48
     538:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <__lshrdi3>
     53c:	20 93 8b 01 	sts	0x018B, r18	; 0x80018b <op_code>
     540:	30 93 8c 01 	sts	0x018C, r19	; 0x80018c <op_code+0x1>
			op1     = (uint16_t)(ir >> 32);
     544:	2b 2f       	mov	r18, r27
     546:	3a 2f       	mov	r19, r26
     548:	4f 2f       	mov	r20, r31
     54a:	5e 2f       	mov	r21, r30
     54c:	6d 2d       	mov	r22, r13
     54e:	7e 2d       	mov	r23, r14
     550:	8f 2d       	mov	r24, r15
     552:	91 2f       	mov	r25, r17
     554:	00 e2       	ldi	r16, 0x20	; 32
     556:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <__lshrdi3>
     55a:	20 93 89 01 	sts	0x0189, r18	; 0x800189 <op1>
     55e:	30 93 8a 01 	sts	0x018A, r19	; 0x80018a <op1+0x1>
			op2     = (uint32_t)(ir);
     562:	b0 93 85 01 	sts	0x0185, r27	; 0x800185 <op2>
     566:	a0 93 86 01 	sts	0x0186, r26	; 0x800186 <op2+0x1>
     56a:	f0 93 87 01 	sts	0x0187, r31	; 0x800187 <op2+0x2>
     56e:	e0 93 88 01 	sts	0x0188, r30	; 0x800188 <op2+0x3>
			
			current_state = EXECUTE;
     572:	82 e0       	ldi	r24, 0x02	; 2
     574:	80 93 84 01 	sts	0x0184, r24	; 0x800184 <current_state>
			break;
     578:	8a c4       	rjmp	.+2324   	; 0xe8e <__stack+0x58f>
		}
		case EXECUTE:
		{
			switch (op_code)
     57a:	e0 91 8b 01 	lds	r30, 0x018B	; 0x80018b <op_code>
     57e:	f0 91 8c 01 	lds	r31, 0x018C	; 0x80018c <op_code+0x1>
     582:	e5 32       	cpi	r30, 0x25	; 37
     584:	f1 05       	cpc	r31, r1
     586:	08 f0       	brcs	.+2      	; 0x58a <run+0xf8>
     588:	2b c4       	rjmp	.+2134   	; 0xde0 <__stack+0x4e1>
     58a:	ec 5c       	subi	r30, 0xCC	; 204
     58c:	ff 4f       	sbci	r31, 0xFF	; 255
     58e:	0c 94 cd 0a 	jmp	0x159a	; 0x159a <__tablejump2__>
				{
					break;
				}
				case LDI:
				{
					reg[op1] = op2;
     592:	e0 91 89 01 	lds	r30, 0x0189	; 0x800189 <op1>
     596:	f0 91 8a 01 	lds	r31, 0x018A	; 0x80018a <op1+0x1>
     59a:	ee 0f       	add	r30, r30
     59c:	ff 1f       	adc	r31, r31
     59e:	ee 0f       	add	r30, r30
     5a0:	ff 1f       	adc	r31, r31
     5a2:	e0 50       	subi	r30, 0x00	; 0
     5a4:	ff 4f       	sbci	r31, 0xFF	; 255
     5a6:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <op2>
     5aa:	90 91 86 01 	lds	r25, 0x0186	; 0x800186 <op2+0x1>
     5ae:	a0 91 87 01 	lds	r26, 0x0187	; 0x800187 <op2+0x2>
     5b2:	b0 91 88 01 	lds	r27, 0x0188	; 0x800188 <op2+0x3>
     5b6:	80 83       	st	Z, r24
     5b8:	91 83       	std	Z+1, r25	; 0x01
     5ba:	a2 83       	std	Z+2, r26	; 0x02
     5bc:	b3 83       	std	Z+3, r27	; 0x03
					break;
     5be:	12 c4       	rjmp	.+2084   	; 0xde4 <__stack+0x4e5>
				}
				case LD:
				{
					reg[op1] = data_memory_read(reg[op2]);
     5c0:	e0 90 89 01 	lds	r14, 0x0189	; 0x800189 <op1>
     5c4:	f0 90 8a 01 	lds	r15, 0x018A	; 0x80018a <op1+0x1>
     5c8:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     5cc:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     5d0:	ee 0f       	add	r30, r30
     5d2:	ff 1f       	adc	r31, r31
     5d4:	ee 0f       	add	r30, r30
     5d6:	ff 1f       	adc	r31, r31
     5d8:	e0 50       	subi	r30, 0x00	; 0
     5da:	ff 4f       	sbci	r31, 0xFF	; 255
     5dc:	80 81       	ld	r24, Z
     5de:	91 81       	ldd	r25, Z+1	; 0x01
     5e0:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     5e4:	f7 01       	movw	r30, r14
     5e6:	ee 0f       	add	r30, r30
     5e8:	ff 1f       	adc	r31, r31
     5ea:	ee 0f       	add	r30, r30
     5ec:	ff 1f       	adc	r31, r31
     5ee:	e0 50       	subi	r30, 0x00	; 0
     5f0:	ff 4f       	sbci	r31, 0xFF	; 255
     5f2:	60 83       	st	Z, r22
     5f4:	71 83       	std	Z+1, r23	; 0x01
     5f6:	82 83       	std	Z+2, r24	; 0x02
     5f8:	93 83       	std	Z+3, r25	; 0x03
					break;
     5fa:	f4 c3       	rjmp	.+2024   	; 0xde4 <__stack+0x4e5>
				}
				case STS: /* STS counter, R16 => op_code = STS, op1 = counter, op2 = R16 */
				{
					data_memory_write(op1 + 256, reg[op2]);
     5fc:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     600:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     604:	ee 0f       	add	r30, r30
     606:	ff 1f       	adc	r31, r31
     608:	ee 0f       	add	r30, r30
     60a:	ff 1f       	adc	r31, r31
     60c:	e0 50       	subi	r30, 0x00	; 0
     60e:	ff 4f       	sbci	r31, 0xFF	; 255
     610:	40 81       	ld	r20, Z
     612:	51 81       	ldd	r21, Z+1	; 0x01
     614:	62 81       	ldd	r22, Z+2	; 0x02
     616:	73 81       	ldd	r23, Z+3	; 0x03
     618:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     61c:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     620:	93 95       	inc	r25
     622:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <data_memory_write>
					break;
     626:	de c3       	rjmp	.+1980   	; 0xde4 <__stack+0x4e5>
				}
				case IN:
				{
					reg[op1] = data_memory_read(op2);
     628:	e0 90 89 01 	lds	r14, 0x0189	; 0x800189 <op1>
     62c:	f0 90 8a 01 	lds	r15, 0x018A	; 0x80018a <op1+0x1>
     630:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <op2>
     634:	90 91 86 01 	lds	r25, 0x0186	; 0x800186 <op2+0x1>
     638:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     63c:	f7 01       	movw	r30, r14
     63e:	ee 0f       	add	r30, r30
     640:	ff 1f       	adc	r31, r31
     642:	ee 0f       	add	r30, r30
     644:	ff 1f       	adc	r31, r31
     646:	e0 50       	subi	r30, 0x00	; 0
     648:	ff 4f       	sbci	r31, 0xFF	; 255
     64a:	60 83       	st	Z, r22
     64c:	71 83       	std	Z+1, r23	; 0x01
     64e:	82 83       	std	Z+2, r24	; 0x02
     650:	93 83       	std	Z+3, r25	; 0x03
					break;
     652:	c8 c3       	rjmp	.+1936   	; 0xde4 <__stack+0x4e5>
				}
				case OUT:
				{
					if (op1 == PIN)
     654:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     658:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     65c:	82 30       	cpi	r24, 0x02	; 2
     65e:	91 05       	cpc	r25, r1
     660:	e9 f4       	brne	.+58     	; 0x69c <run+0x20a>
					{
					    uint32_t port = data_memory_read(PIN) ^ reg[op2];
     662:	82 e0       	ldi	r24, 0x02	; 2
     664:	90 e0       	ldi	r25, 0x00	; 0
     666:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     66a:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     66e:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     672:	ee 0f       	add	r30, r30
     674:	ff 1f       	adc	r31, r31
     676:	ee 0f       	add	r30, r30
     678:	ff 1f       	adc	r31, r31
     67a:	e0 50       	subi	r30, 0x00	; 0
     67c:	ff 4f       	sbci	r31, 0xFF	; 255
     67e:	00 81       	ld	r16, Z
     680:	11 81       	ldd	r17, Z+1	; 0x01
     682:	22 81       	ldd	r18, Z+2	; 0x02
     684:	33 81       	ldd	r19, Z+3	; 0x03
     686:	ab 01       	movw	r20, r22
     688:	bc 01       	movw	r22, r24
     68a:	40 27       	eor	r20, r16
     68c:	51 27       	eor	r21, r17
     68e:	62 27       	eor	r22, r18
     690:	73 27       	eor	r23, r19
						data_memory_write(PORT, port); 	
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <data_memory_write>
     69a:	a4 c3       	rjmp	.+1864   	; 0xde4 <__stack+0x4e5>
					}
					else
					{
						data_memory_write(op1, reg[op2]);
     69c:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     6a0:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     6a4:	ee 0f       	add	r30, r30
     6a6:	ff 1f       	adc	r31, r31
     6a8:	ee 0f       	add	r30, r30
     6aa:	ff 1f       	adc	r31, r31
     6ac:	e0 50       	subi	r30, 0x00	; 0
     6ae:	ff 4f       	sbci	r31, 0xFF	; 255
     6b0:	40 81       	ld	r20, Z
     6b2:	51 81       	ldd	r21, Z+1	; 0x01
     6b4:	62 81       	ldd	r22, Z+2	; 0x02
     6b6:	73 81       	ldd	r23, Z+3	; 0x03
     6b8:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <data_memory_write>
     6bc:	93 c3       	rjmp	.+1830   	; 0xde4 <__stack+0x4e5>
					}
					break;
				}
				case OUTI:
				{
					if (op1 == PIN)
     6be:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     6c2:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     6c6:	82 30       	cpi	r24, 0x02	; 2
     6c8:	91 05       	cpc	r25, r1
     6ca:	b9 f4       	brne	.+46     	; 0x6fa <run+0x268>
					{
						uint32_t port = data_memory_read(PORT) ^ op2;
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	90 e0       	ldi	r25, 0x00	; 0
     6d0:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     6d4:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <op2>
     6d8:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <op2+0x1>
     6dc:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <op2+0x2>
     6e0:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <op2+0x3>
     6e4:	ab 01       	movw	r20, r22
     6e6:	bc 01       	movw	r22, r24
     6e8:	40 27       	eor	r20, r16
     6ea:	51 27       	eor	r21, r17
     6ec:	62 27       	eor	r22, r18
     6ee:	73 27       	eor	r23, r19
						data_memory_write(PORT, port);
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <data_memory_write>
     6f8:	75 c3       	rjmp	.+1770   	; 0xde4 <__stack+0x4e5>
					}
					else
					{
						data_memory_write(op1, op2);
     6fa:	40 91 85 01 	lds	r20, 0x0185	; 0x800185 <op2>
     6fe:	50 91 86 01 	lds	r21, 0x0186	; 0x800186 <op2+0x1>
     702:	60 91 87 01 	lds	r22, 0x0187	; 0x800187 <op2+0x2>
     706:	70 91 88 01 	lds	r23, 0x0188	; 0x800188 <op2+0x3>
     70a:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <data_memory_write>
     70e:	6a c3       	rjmp	.+1748   	; 0xde4 <__stack+0x4e5>
					}
					break;
				}
				case CLR:
				{
					reg[op1] = 0x00;
     710:	e0 91 89 01 	lds	r30, 0x0189	; 0x800189 <op1>
     714:	f0 91 8a 01 	lds	r31, 0x018A	; 0x80018a <op1+0x1>
     718:	ee 0f       	add	r30, r30
     71a:	ff 1f       	adc	r31, r31
     71c:	ee 0f       	add	r30, r30
     71e:	ff 1f       	adc	r31, r31
     720:	e0 50       	subi	r30, 0x00	; 0
     722:	ff 4f       	sbci	r31, 0xFF	; 255
     724:	10 82       	st	Z, r1
     726:	11 82       	std	Z+1, r1	; 0x01
     728:	12 82       	std	Z+2, r1	; 0x02
     72a:	13 82       	std	Z+3, r1	; 0x03
					break;
     72c:	5b c3       	rjmp	.+1718   	; 0xde4 <__stack+0x4e5>
				}
				case ORI:
				{
					reg[op1] = alu(OR, reg[op1], op2, &sr);
     72e:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     732:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     736:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <op2>
     73a:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <op2+0x1>
     73e:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <op2+0x2>
     742:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <op2+0x3>
     746:	88 0f       	add	r24, r24
     748:	99 1f       	adc	r25, r25
     74a:	88 0f       	add	r24, r24
     74c:	99 1f       	adc	r25, r25
     74e:	ac 01       	movw	r20, r24
     750:	40 50       	subi	r20, 0x00	; 0
     752:	5f 4f       	sbci	r21, 0xFF	; 255
     754:	6a 01       	movw	r12, r20
     756:	fa 01       	movw	r30, r20
     758:	40 81       	ld	r20, Z
     75a:	51 81       	ldd	r21, Z+1	; 0x01
     75c:	62 81       	ldd	r22, Z+2	; 0x02
     75e:	73 81       	ldd	r23, Z+3	; 0x03
     760:	0f 2e       	mov	r0, r31
     762:	fd e8       	ldi	r31, 0x8D	; 141
     764:	ef 2e       	mov	r14, r31
     766:	f1 e0       	ldi	r31, 0x01	; 1
     768:	ff 2e       	mov	r15, r31
     76a:	f0 2d       	mov	r31, r0
     76c:	88 e0       	ldi	r24, 0x08	; 8
     76e:	90 e0       	ldi	r25, 0x00	; 0
     770:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     774:	f6 01       	movw	r30, r12
     776:	60 83       	st	Z, r22
     778:	71 83       	std	Z+1, r23	; 0x01
     77a:	82 83       	std	Z+2, r24	; 0x02
     77c:	93 83       	std	Z+3, r25	; 0x03
					break;
     77e:	32 c3       	rjmp	.+1636   	; 0xde4 <__stack+0x4e5>
				}
				case OR:
				{
					reg[op1] = alu(OR, reg[op1], reg[op2], &sr);
     780:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     784:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     788:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     78c:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     790:	ee 0f       	add	r30, r30
     792:	ff 1f       	adc	r31, r31
     794:	ee 0f       	add	r30, r30
     796:	ff 1f       	adc	r31, r31
     798:	e0 50       	subi	r30, 0x00	; 0
     79a:	ff 4f       	sbci	r31, 0xFF	; 255
     79c:	00 81       	ld	r16, Z
     79e:	11 81       	ldd	r17, Z+1	; 0x01
     7a0:	22 81       	ldd	r18, Z+2	; 0x02
     7a2:	33 81       	ldd	r19, Z+3	; 0x03
     7a4:	88 0f       	add	r24, r24
     7a6:	99 1f       	adc	r25, r25
     7a8:	88 0f       	add	r24, r24
     7aa:	99 1f       	adc	r25, r25
     7ac:	ac 01       	movw	r20, r24
     7ae:	40 50       	subi	r20, 0x00	; 0
     7b0:	5f 4f       	sbci	r21, 0xFF	; 255
     7b2:	6a 01       	movw	r12, r20
     7b4:	fa 01       	movw	r30, r20
     7b6:	40 81       	ld	r20, Z
     7b8:	51 81       	ldd	r21, Z+1	; 0x01
     7ba:	62 81       	ldd	r22, Z+2	; 0x02
     7bc:	73 81       	ldd	r23, Z+3	; 0x03
     7be:	0f 2e       	mov	r0, r31
     7c0:	fd e8       	ldi	r31, 0x8D	; 141
     7c2:	ef 2e       	mov	r14, r31
     7c4:	f1 e0       	ldi	r31, 0x01	; 1
     7c6:	ff 2e       	mov	r15, r31
     7c8:	f0 2d       	mov	r31, r0
     7ca:	88 e0       	ldi	r24, 0x08	; 8
     7cc:	90 e0       	ldi	r25, 0x00	; 0
     7ce:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     7d2:	f6 01       	movw	r30, r12
     7d4:	60 83       	st	Z, r22
     7d6:	71 83       	std	Z+1, r23	; 0x01
     7d8:	82 83       	std	Z+2, r24	; 0x02
     7da:	93 83       	std	Z+3, r25	; 0x03
					break;
     7dc:	03 c3       	rjmp	.+1542   	; 0xde4 <__stack+0x4e5>
				}
				case ANDI:
				{
					reg[op1] = alu(AND, reg[op1], op2, &sr);
     7de:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     7e2:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     7e6:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <op2>
     7ea:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <op2+0x1>
     7ee:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <op2+0x2>
     7f2:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <op2+0x3>
     7f6:	88 0f       	add	r24, r24
     7f8:	99 1f       	adc	r25, r25
     7fa:	88 0f       	add	r24, r24
     7fc:	99 1f       	adc	r25, r25
     7fe:	ac 01       	movw	r20, r24
     800:	40 50       	subi	r20, 0x00	; 0
     802:	5f 4f       	sbci	r21, 0xFF	; 255
     804:	6a 01       	movw	r12, r20
     806:	fa 01       	movw	r30, r20
     808:	40 81       	ld	r20, Z
     80a:	51 81       	ldd	r21, Z+1	; 0x01
     80c:	62 81       	ldd	r22, Z+2	; 0x02
     80e:	73 81       	ldd	r23, Z+3	; 0x03
     810:	0f 2e       	mov	r0, r31
     812:	fd e8       	ldi	r31, 0x8D	; 141
     814:	ef 2e       	mov	r14, r31
     816:	f1 e0       	ldi	r31, 0x01	; 1
     818:	ff 2e       	mov	r15, r31
     81a:	f0 2d       	mov	r31, r0
     81c:	8a e0       	ldi	r24, 0x0A	; 10
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     824:	f6 01       	movw	r30, r12
     826:	60 83       	st	Z, r22
     828:	71 83       	std	Z+1, r23	; 0x01
     82a:	82 83       	std	Z+2, r24	; 0x02
     82c:	93 83       	std	Z+3, r25	; 0x03
					break;
     82e:	da c2       	rjmp	.+1460   	; 0xde4 <__stack+0x4e5>
				}
				case AND:
				{
					reg[op1] = alu(AND, reg[op1], reg[op2], &sr);
     830:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     834:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     838:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     83c:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     840:	ee 0f       	add	r30, r30
     842:	ff 1f       	adc	r31, r31
     844:	ee 0f       	add	r30, r30
     846:	ff 1f       	adc	r31, r31
     848:	e0 50       	subi	r30, 0x00	; 0
     84a:	ff 4f       	sbci	r31, 0xFF	; 255
     84c:	00 81       	ld	r16, Z
     84e:	11 81       	ldd	r17, Z+1	; 0x01
     850:	22 81       	ldd	r18, Z+2	; 0x02
     852:	33 81       	ldd	r19, Z+3	; 0x03
     854:	88 0f       	add	r24, r24
     856:	99 1f       	adc	r25, r25
     858:	88 0f       	add	r24, r24
     85a:	99 1f       	adc	r25, r25
     85c:	ac 01       	movw	r20, r24
     85e:	40 50       	subi	r20, 0x00	; 0
     860:	5f 4f       	sbci	r21, 0xFF	; 255
     862:	6a 01       	movw	r12, r20
     864:	fa 01       	movw	r30, r20
     866:	40 81       	ld	r20, Z
     868:	51 81       	ldd	r21, Z+1	; 0x01
     86a:	62 81       	ldd	r22, Z+2	; 0x02
     86c:	73 81       	ldd	r23, Z+3	; 0x03
     86e:	0f 2e       	mov	r0, r31
     870:	fd e8       	ldi	r31, 0x8D	; 141
     872:	ef 2e       	mov	r14, r31
     874:	f1 e0       	ldi	r31, 0x01	; 1
     876:	ff 2e       	mov	r15, r31
     878:	f0 2d       	mov	r31, r0
     87a:	8a e0       	ldi	r24, 0x0A	; 10
     87c:	90 e0       	ldi	r25, 0x00	; 0
     87e:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     882:	f6 01       	movw	r30, r12
     884:	60 83       	st	Z, r22
     886:	71 83       	std	Z+1, r23	; 0x01
     888:	82 83       	std	Z+2, r24	; 0x02
     88a:	93 83       	std	Z+3, r25	; 0x03
					break;
     88c:	ab c2       	rjmp	.+1366   	; 0xde4 <__stack+0x4e5>
				}
				case XORI:
				{
					reg[op1] = alu(XOR, reg[op1], op2, &sr);
     88e:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     892:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     896:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <op2>
     89a:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <op2+0x1>
     89e:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <op2+0x2>
     8a2:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <op2+0x3>
     8a6:	88 0f       	add	r24, r24
     8a8:	99 1f       	adc	r25, r25
     8aa:	88 0f       	add	r24, r24
     8ac:	99 1f       	adc	r25, r25
     8ae:	ac 01       	movw	r20, r24
     8b0:	40 50       	subi	r20, 0x00	; 0
     8b2:	5f 4f       	sbci	r21, 0xFF	; 255
     8b4:	6a 01       	movw	r12, r20
     8b6:	fa 01       	movw	r30, r20
     8b8:	40 81       	ld	r20, Z
     8ba:	51 81       	ldd	r21, Z+1	; 0x01
     8bc:	62 81       	ldd	r22, Z+2	; 0x02
     8be:	73 81       	ldd	r23, Z+3	; 0x03
     8c0:	0f 2e       	mov	r0, r31
     8c2:	fd e8       	ldi	r31, 0x8D	; 141
     8c4:	ef 2e       	mov	r14, r31
     8c6:	f1 e0       	ldi	r31, 0x01	; 1
     8c8:	ff 2e       	mov	r15, r31
     8ca:	f0 2d       	mov	r31, r0
     8cc:	8c e0       	ldi	r24, 0x0C	; 12
     8ce:	90 e0       	ldi	r25, 0x00	; 0
     8d0:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     8d4:	f6 01       	movw	r30, r12
     8d6:	60 83       	st	Z, r22
     8d8:	71 83       	std	Z+1, r23	; 0x01
     8da:	82 83       	std	Z+2, r24	; 0x02
     8dc:	93 83       	std	Z+3, r25	; 0x03
					break;
     8de:	82 c2       	rjmp	.+1284   	; 0xde4 <__stack+0x4e5>
				}
				case XOR:
				{
					reg[op1] = alu(XOR, reg[op1], reg[op2], &sr);
     8e0:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     8e4:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     8e8:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     8ec:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     8f0:	ee 0f       	add	r30, r30
     8f2:	ff 1f       	adc	r31, r31
     8f4:	ee 0f       	add	r30, r30
     8f6:	ff 1f       	adc	r31, r31
     8f8:	e0 50       	subi	r30, 0x00	; 0
     8fa:	ff 4f       	sbci	r31, 0xFF	; 255
     8fc:	00 81       	ld	r16, Z
     8fe:	11 81       	ldd	r17, Z+1	; 0x01
     900:	22 81       	ldd	r18, Z+2	; 0x02
     902:	33 81       	ldd	r19, Z+3	; 0x03
     904:	88 0f       	add	r24, r24
     906:	99 1f       	adc	r25, r25
     908:	88 0f       	add	r24, r24
     90a:	99 1f       	adc	r25, r25
     90c:	ac 01       	movw	r20, r24
     90e:	40 50       	subi	r20, 0x00	; 0
     910:	5f 4f       	sbci	r21, 0xFF	; 255
     912:	6a 01       	movw	r12, r20
     914:	fa 01       	movw	r30, r20
     916:	40 81       	ld	r20, Z
     918:	51 81       	ldd	r21, Z+1	; 0x01
     91a:	62 81       	ldd	r22, Z+2	; 0x02
     91c:	73 81       	ldd	r23, Z+3	; 0x03
     91e:	0f 2e       	mov	r0, r31
     920:	fd e8       	ldi	r31, 0x8D	; 141
     922:	ef 2e       	mov	r14, r31
     924:	f1 e0       	ldi	r31, 0x01	; 1
     926:	ff 2e       	mov	r15, r31
     928:	f0 2d       	mov	r31, r0
     92a:	8c e0       	ldi	r24, 0x0C	; 12
     92c:	90 e0       	ldi	r25, 0x00	; 0
     92e:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     932:	f6 01       	movw	r30, r12
     934:	60 83       	st	Z, r22
     936:	71 83       	std	Z+1, r23	; 0x01
     938:	82 83       	std	Z+2, r24	; 0x02
     93a:	93 83       	std	Z+3, r25	; 0x03
					break;
     93c:	53 c2       	rjmp	.+1190   	; 0xde4 <__stack+0x4e5>
				}
				case ADDI:
				{
					reg[op1] = alu(ADD, reg[op1], op2, &sr);
     93e:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     942:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     946:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <op2>
     94a:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <op2+0x1>
     94e:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <op2+0x2>
     952:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <op2+0x3>
     956:	88 0f       	add	r24, r24
     958:	99 1f       	adc	r25, r25
     95a:	88 0f       	add	r24, r24
     95c:	99 1f       	adc	r25, r25
     95e:	ac 01       	movw	r20, r24
     960:	40 50       	subi	r20, 0x00	; 0
     962:	5f 4f       	sbci	r21, 0xFF	; 255
     964:	6a 01       	movw	r12, r20
     966:	fa 01       	movw	r30, r20
     968:	40 81       	ld	r20, Z
     96a:	51 81       	ldd	r21, Z+1	; 0x01
     96c:	62 81       	ldd	r22, Z+2	; 0x02
     96e:	73 81       	ldd	r23, Z+3	; 0x03
     970:	0f 2e       	mov	r0, r31
     972:	fd e8       	ldi	r31, 0x8D	; 141
     974:	ef 2e       	mov	r14, r31
     976:	f1 e0       	ldi	r31, 0x01	; 1
     978:	ff 2e       	mov	r15, r31
     97a:	f0 2d       	mov	r31, r0
     97c:	8e e0       	ldi	r24, 0x0E	; 14
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     984:	f6 01       	movw	r30, r12
     986:	60 83       	st	Z, r22
     988:	71 83       	std	Z+1, r23	; 0x01
     98a:	82 83       	std	Z+2, r24	; 0x02
     98c:	93 83       	std	Z+3, r25	; 0x03
					break;
     98e:	2a c2       	rjmp	.+1108   	; 0xde4 <__stack+0x4e5>
				}
				case ADD:
				{
					reg[op1] = alu(ADD, reg[op1], reg[op2], &sr);
     990:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     994:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     998:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     99c:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     9a0:	ee 0f       	add	r30, r30
     9a2:	ff 1f       	adc	r31, r31
     9a4:	ee 0f       	add	r30, r30
     9a6:	ff 1f       	adc	r31, r31
     9a8:	e0 50       	subi	r30, 0x00	; 0
     9aa:	ff 4f       	sbci	r31, 0xFF	; 255
     9ac:	00 81       	ld	r16, Z
     9ae:	11 81       	ldd	r17, Z+1	; 0x01
     9b0:	22 81       	ldd	r18, Z+2	; 0x02
     9b2:	33 81       	ldd	r19, Z+3	; 0x03
     9b4:	88 0f       	add	r24, r24
     9b6:	99 1f       	adc	r25, r25
     9b8:	88 0f       	add	r24, r24
     9ba:	99 1f       	adc	r25, r25
     9bc:	ac 01       	movw	r20, r24
     9be:	40 50       	subi	r20, 0x00	; 0
     9c0:	5f 4f       	sbci	r21, 0xFF	; 255
     9c2:	6a 01       	movw	r12, r20
     9c4:	fa 01       	movw	r30, r20
     9c6:	40 81       	ld	r20, Z
     9c8:	51 81       	ldd	r21, Z+1	; 0x01
     9ca:	62 81       	ldd	r22, Z+2	; 0x02
     9cc:	73 81       	ldd	r23, Z+3	; 0x03
     9ce:	0f 2e       	mov	r0, r31
     9d0:	fd e8       	ldi	r31, 0x8D	; 141
     9d2:	ef 2e       	mov	r14, r31
     9d4:	f1 e0       	ldi	r31, 0x01	; 1
     9d6:	ff 2e       	mov	r15, r31
     9d8:	f0 2d       	mov	r31, r0
     9da:	8e e0       	ldi	r24, 0x0E	; 14
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     9e2:	f6 01       	movw	r30, r12
     9e4:	60 83       	st	Z, r22
     9e6:	71 83       	std	Z+1, r23	; 0x01
     9e8:	82 83       	std	Z+2, r24	; 0x02
     9ea:	93 83       	std	Z+3, r25	; 0x03
					break;
     9ec:	fb c1       	rjmp	.+1014   	; 0xde4 <__stack+0x4e5>
				}
				case SUBI:
				{
					reg[op1] = alu(SUB, reg[op1], op2, &sr);
     9ee:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     9f2:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     9f6:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <op2>
     9fa:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <op2+0x1>
     9fe:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <op2+0x2>
     a02:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <op2+0x3>
     a06:	88 0f       	add	r24, r24
     a08:	99 1f       	adc	r25, r25
     a0a:	88 0f       	add	r24, r24
     a0c:	99 1f       	adc	r25, r25
     a0e:	ac 01       	movw	r20, r24
     a10:	40 50       	subi	r20, 0x00	; 0
     a12:	5f 4f       	sbci	r21, 0xFF	; 255
     a14:	6a 01       	movw	r12, r20
     a16:	fa 01       	movw	r30, r20
     a18:	40 81       	ld	r20, Z
     a1a:	51 81       	ldd	r21, Z+1	; 0x01
     a1c:	62 81       	ldd	r22, Z+2	; 0x02
     a1e:	73 81       	ldd	r23, Z+3	; 0x03
     a20:	0f 2e       	mov	r0, r31
     a22:	fd e8       	ldi	r31, 0x8D	; 141
     a24:	ef 2e       	mov	r14, r31
     a26:	f1 e0       	ldi	r31, 0x01	; 1
     a28:	ff 2e       	mov	r15, r31
     a2a:	f0 2d       	mov	r31, r0
     a2c:	80 e1       	ldi	r24, 0x10	; 16
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     a34:	f6 01       	movw	r30, r12
     a36:	60 83       	st	Z, r22
     a38:	71 83       	std	Z+1, r23	; 0x01
     a3a:	82 83       	std	Z+2, r24	; 0x02
     a3c:	93 83       	std	Z+3, r25	; 0x03
					break;
     a3e:	d2 c1       	rjmp	.+932    	; 0xde4 <__stack+0x4e5>
				}
				case SUB:
				{
					reg[op1] = alu(SUB, reg[op1], reg[op2], &sr);
     a40:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     a44:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     a48:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     a4c:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     a50:	ee 0f       	add	r30, r30
     a52:	ff 1f       	adc	r31, r31
     a54:	ee 0f       	add	r30, r30
     a56:	ff 1f       	adc	r31, r31
     a58:	e0 50       	subi	r30, 0x00	; 0
     a5a:	ff 4f       	sbci	r31, 0xFF	; 255
     a5c:	00 81       	ld	r16, Z
     a5e:	11 81       	ldd	r17, Z+1	; 0x01
     a60:	22 81       	ldd	r18, Z+2	; 0x02
     a62:	33 81       	ldd	r19, Z+3	; 0x03
     a64:	88 0f       	add	r24, r24
     a66:	99 1f       	adc	r25, r25
     a68:	88 0f       	add	r24, r24
     a6a:	99 1f       	adc	r25, r25
     a6c:	ac 01       	movw	r20, r24
     a6e:	40 50       	subi	r20, 0x00	; 0
     a70:	5f 4f       	sbci	r21, 0xFF	; 255
     a72:	6a 01       	movw	r12, r20
     a74:	fa 01       	movw	r30, r20
     a76:	40 81       	ld	r20, Z
     a78:	51 81       	ldd	r21, Z+1	; 0x01
     a7a:	62 81       	ldd	r22, Z+2	; 0x02
     a7c:	73 81       	ldd	r23, Z+3	; 0x03
     a7e:	0f 2e       	mov	r0, r31
     a80:	fd e8       	ldi	r31, 0x8D	; 141
     a82:	ef 2e       	mov	r14, r31
     a84:	f1 e0       	ldi	r31, 0x01	; 1
     a86:	ff 2e       	mov	r15, r31
     a88:	f0 2d       	mov	r31, r0
     a8a:	80 e1       	ldi	r24, 0x10	; 16
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     a92:	f6 01       	movw	r30, r12
     a94:	60 83       	st	Z, r22
     a96:	71 83       	std	Z+1, r23	; 0x01
     a98:	82 83       	std	Z+2, r24	; 0x02
     a9a:	93 83       	std	Z+3, r25	; 0x03
					break;
     a9c:	a3 c1       	rjmp	.+838    	; 0xde4 <__stack+0x4e5>
				}
				case INC:
				{
					reg[op1] = alu(ADD, reg[op1], 1, &sr);
     a9e:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     aa2:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     aa6:	88 0f       	add	r24, r24
     aa8:	99 1f       	adc	r25, r25
     aaa:	88 0f       	add	r24, r24
     aac:	99 1f       	adc	r25, r25
     aae:	9c 01       	movw	r18, r24
     ab0:	20 50       	subi	r18, 0x00	; 0
     ab2:	3f 4f       	sbci	r19, 0xFF	; 255
     ab4:	69 01       	movw	r12, r18
     ab6:	f9 01       	movw	r30, r18
     ab8:	40 81       	ld	r20, Z
     aba:	51 81       	ldd	r21, Z+1	; 0x01
     abc:	62 81       	ldd	r22, Z+2	; 0x02
     abe:	73 81       	ldd	r23, Z+3	; 0x03
     ac0:	0f 2e       	mov	r0, r31
     ac2:	fd e8       	ldi	r31, 0x8D	; 141
     ac4:	ef 2e       	mov	r14, r31
     ac6:	f1 e0       	ldi	r31, 0x01	; 1
     ac8:	ff 2e       	mov	r15, r31
     aca:	f0 2d       	mov	r31, r0
     acc:	01 e0       	ldi	r16, 0x01	; 1
     ace:	10 e0       	ldi	r17, 0x00	; 0
     ad0:	20 e0       	ldi	r18, 0x00	; 0
     ad2:	30 e0       	ldi	r19, 0x00	; 0
     ad4:	8e e0       	ldi	r24, 0x0E	; 14
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     adc:	f6 01       	movw	r30, r12
     ade:	60 83       	st	Z, r22
     ae0:	71 83       	std	Z+1, r23	; 0x01
     ae2:	82 83       	std	Z+2, r24	; 0x02
     ae4:	93 83       	std	Z+3, r25	; 0x03
					break;
     ae6:	7e c1       	rjmp	.+764    	; 0xde4 <__stack+0x4e5>
				}
				case DEC:
				{
					reg[op1] = alu(SUB, reg[op1], 1, &sr);
     ae8:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     aec:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     af0:	88 0f       	add	r24, r24
     af2:	99 1f       	adc	r25, r25
     af4:	88 0f       	add	r24, r24
     af6:	99 1f       	adc	r25, r25
     af8:	9c 01       	movw	r18, r24
     afa:	20 50       	subi	r18, 0x00	; 0
     afc:	3f 4f       	sbci	r19, 0xFF	; 255
     afe:	69 01       	movw	r12, r18
     b00:	f9 01       	movw	r30, r18
     b02:	40 81       	ld	r20, Z
     b04:	51 81       	ldd	r21, Z+1	; 0x01
     b06:	62 81       	ldd	r22, Z+2	; 0x02
     b08:	73 81       	ldd	r23, Z+3	; 0x03
     b0a:	0f 2e       	mov	r0, r31
     b0c:	fd e8       	ldi	r31, 0x8D	; 141
     b0e:	ef 2e       	mov	r14, r31
     b10:	f1 e0       	ldi	r31, 0x01	; 1
     b12:	ff 2e       	mov	r15, r31
     b14:	f0 2d       	mov	r31, r0
     b16:	01 e0       	ldi	r16, 0x01	; 1
     b18:	10 e0       	ldi	r17, 0x00	; 0
     b1a:	20 e0       	ldi	r18, 0x00	; 0
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	80 e1       	ldi	r24, 0x10	; 16
     b20:	90 e0       	ldi	r25, 0x00	; 0
     b22:	0e 94 6d 00 	call	0xda	; 0xda <alu>
     b26:	f6 01       	movw	r30, r12
     b28:	60 83       	st	Z, r22
     b2a:	71 83       	std	Z+1, r23	; 0x01
     b2c:	82 83       	std	Z+2, r24	; 0x02
     b2e:	93 83       	std	Z+3, r25	; 0x03
					break;
     b30:	59 c1       	rjmp	.+690    	; 0xde4 <__stack+0x4e5>
				}
				case COMPI:
				{
					(void)(alu(SUB, reg[op1], op2, &sr));
     b32:	e0 91 89 01 	lds	r30, 0x0189	; 0x800189 <op1>
     b36:	f0 91 8a 01 	lds	r31, 0x018A	; 0x80018a <op1+0x1>
     b3a:	ee 0f       	add	r30, r30
     b3c:	ff 1f       	adc	r31, r31
     b3e:	ee 0f       	add	r30, r30
     b40:	ff 1f       	adc	r31, r31
     b42:	e0 50       	subi	r30, 0x00	; 0
     b44:	ff 4f       	sbci	r31, 0xFF	; 255
     b46:	40 81       	ld	r20, Z
     b48:	51 81       	ldd	r21, Z+1	; 0x01
     b4a:	62 81       	ldd	r22, Z+2	; 0x02
     b4c:	73 81       	ldd	r23, Z+3	; 0x03
     b4e:	00 91 85 01 	lds	r16, 0x0185	; 0x800185 <op2>
     b52:	10 91 86 01 	lds	r17, 0x0186	; 0x800186 <op2+0x1>
     b56:	20 91 87 01 	lds	r18, 0x0187	; 0x800187 <op2+0x2>
     b5a:	30 91 88 01 	lds	r19, 0x0188	; 0x800188 <op2+0x3>
     b5e:	0f 2e       	mov	r0, r31
     b60:	fd e8       	ldi	r31, 0x8D	; 141
     b62:	ef 2e       	mov	r14, r31
     b64:	f1 e0       	ldi	r31, 0x01	; 1
     b66:	ff 2e       	mov	r15, r31
     b68:	f0 2d       	mov	r31, r0
     b6a:	80 e1       	ldi	r24, 0x10	; 16
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	0e 94 6d 00 	call	0xda	; 0xda <alu>
					break;
     b72:	38 c1       	rjmp	.+624    	; 0xde4 <__stack+0x4e5>
				}
				case COMP:
				{
					(void)(alu(SUB, reg[op1], reg[op2], &sr));
     b74:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <op2>
     b78:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <op2+0x1>
     b7c:	ee 0f       	add	r30, r30
     b7e:	ff 1f       	adc	r31, r31
     b80:	ee 0f       	add	r30, r30
     b82:	ff 1f       	adc	r31, r31
     b84:	e0 50       	subi	r30, 0x00	; 0
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	00 81       	ld	r16, Z
     b8a:	11 81       	ldd	r17, Z+1	; 0x01
     b8c:	22 81       	ldd	r18, Z+2	; 0x02
     b8e:	33 81       	ldd	r19, Z+3	; 0x03
     b90:	e0 91 89 01 	lds	r30, 0x0189	; 0x800189 <op1>
     b94:	f0 91 8a 01 	lds	r31, 0x018A	; 0x80018a <op1+0x1>
     b98:	ee 0f       	add	r30, r30
     b9a:	ff 1f       	adc	r31, r31
     b9c:	ee 0f       	add	r30, r30
     b9e:	ff 1f       	adc	r31, r31
     ba0:	e0 50       	subi	r30, 0x00	; 0
     ba2:	ff 4f       	sbci	r31, 0xFF	; 255
     ba4:	40 81       	ld	r20, Z
     ba6:	51 81       	ldd	r21, Z+1	; 0x01
     ba8:	62 81       	ldd	r22, Z+2	; 0x02
     baa:	73 81       	ldd	r23, Z+3	; 0x03
     bac:	0f 2e       	mov	r0, r31
     bae:	fd e8       	ldi	r31, 0x8D	; 141
     bb0:	ef 2e       	mov	r14, r31
     bb2:	f1 e0       	ldi	r31, 0x01	; 1
     bb4:	ff 2e       	mov	r15, r31
     bb6:	f0 2d       	mov	r31, r0
     bb8:	80 e1       	ldi	r24, 0x10	; 16
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	0e 94 6d 00 	call	0xda	; 0xda <alu>
					break;
     bc0:	11 c1       	rjmp	.+546    	; 0xde4 <__stack+0x4e5>
				}
				case JMP:
				{
					pc = op1;
     bc2:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     bc6:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     bca:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <pc+0x1>
     bce:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <pc>
					break;
     bd2:	08 c1       	rjmp	.+528    	; 0xde4 <__stack+0x4e5>
*                        - reg: Reference till registret
*                        - bit: Biten som skal ett-ställas
********************************************************************************/
static inline bool read(const volatile uint32_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     bd4:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <sr>
     bd8:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <sr+0x1>
     bdc:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <sr+0x2>
     be0:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <sr+0x3>
				}
				case BREQ:
				{
					if(read(&sr, Z)) pc = op1;
     be4:	82 ff       	sbrs	r24, 2
     be6:	fe c0       	rjmp	.+508    	; 0xde4 <__stack+0x4e5>
     be8:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     bec:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     bf0:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <pc+0x1>
     bf4:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <pc>
     bf8:	f5 c0       	rjmp	.+490    	; 0xde4 <__stack+0x4e5>
     bfa:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <sr>
     bfe:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <sr+0x1>
     c02:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <sr+0x2>
     c06:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <sr+0x3>
					break;
				}
				case BRNE:
				{
				    if(!read(&sr, Z)) pc = op1;
     c0a:	82 fd       	sbrc	r24, 2
     c0c:	eb c0       	rjmp	.+470    	; 0xde4 <__stack+0x4e5>
     c0e:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     c12:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     c16:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <pc+0x1>
     c1a:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <pc>
     c1e:	e2 c0       	rjmp	.+452    	; 0xde4 <__stack+0x4e5>
     c20:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <sr>
     c24:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <sr+0x1>
     c28:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <sr+0x2>
     c2c:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <sr+0x3>
					break;
				}
				case BRGT:
				{
					if (!read(&sr, S) && !read(&sr, Z)) pc = op1;
     c30:	84 fd       	sbrc	r24, 4
     c32:	d8 c0       	rjmp	.+432    	; 0xde4 <__stack+0x4e5>
     c34:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <sr>
     c38:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <sr+0x1>
     c3c:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <sr+0x2>
     c40:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <sr+0x3>
     c44:	82 fd       	sbrc	r24, 2
     c46:	ce c0       	rjmp	.+412    	; 0xde4 <__stack+0x4e5>
     c48:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     c4c:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     c50:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <pc+0x1>
     c54:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <pc>
     c58:	c5 c0       	rjmp	.+394    	; 0xde4 <__stack+0x4e5>
     c5a:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <sr>
     c5e:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <sr+0x1>
     c62:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <sr+0x2>
     c66:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <sr+0x3>
					break;
				}
				case BRLE:
				{
					if (read(&sr, S) || read(&sr, Z)) pc = op1;
     c6a:	84 fd       	sbrc	r24, 4
     c6c:	0a c0       	rjmp	.+20     	; 0xc82 <__stack+0x383>
     c6e:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <sr>
     c72:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <sr+0x1>
     c76:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <sr+0x2>
     c7a:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <sr+0x3>
     c7e:	82 ff       	sbrs	r24, 2
     c80:	b1 c0       	rjmp	.+354    	; 0xde4 <__stack+0x4e5>
     c82:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     c86:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     c8a:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <pc+0x1>
     c8e:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <pc>
     c92:	a8 c0       	rjmp	.+336    	; 0xde4 <__stack+0x4e5>
     c94:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <sr>
     c98:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <sr+0x1>
     c9c:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <sr+0x2>
     ca0:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <sr+0x3>
					break;
				}
				case BRLT:
				{
					if (read(&sr, S)) pc = op1;
     ca4:	84 ff       	sbrs	r24, 4
     ca6:	9e c0       	rjmp	.+316    	; 0xde4 <__stack+0x4e5>
     ca8:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     cac:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     cb0:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <pc+0x1>
     cb4:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <pc>
     cb8:	95 c0       	rjmp	.+298    	; 0xde4 <__stack+0x4e5>
					break;
				}
				case CALL:
				{
					stack_push(pc);
     cba:	60 91 99 01 	lds	r22, 0x0199	; 0x800199 <pc>
     cbe:	70 91 9a 01 	lds	r23, 0x019A	; 0x80019a <pc+0x1>
     cc2:	80 e0       	ldi	r24, 0x00	; 0
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	0e 94 20 09 	call	0x1240	; 0x1240 <stack_push>
					pc = op1;
     cca:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <op1>
     cce:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <op1+0x1>
     cd2:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <pc+0x1>
     cd6:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <pc>
					break;
     cda:	84 c0       	rjmp	.+264    	; 0xde4 <__stack+0x4e5>
				}
				case RET:
				{
					pc = stack_pop();
     cdc:	0e 94 55 09 	call	0x12aa	; 0x12aa <stack_pop>
     ce0:	70 93 9a 01 	sts	0x019A, r23	; 0x80019a <pc+0x1>
     ce4:	60 93 99 01 	sts	0x0199, r22	; 0x800199 <pc>
					break;
     ce8:	7d c0       	rjmp	.+250    	; 0xde4 <__stack+0x4e5>
	return;
}

static inline void return_from_interrupt(void)
{
	pc = stack_pop();
     cea:	0e 94 55 09 	call	0x12aa	; 0x12aa <stack_pop>
     cee:	70 93 9a 01 	sts	0x019A, r23	; 0x80019a <pc+0x1>
     cf2:	60 93 99 01 	sts	0x0199, r22	; 0x800199 <pc>
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline void set(volatile uint32_t* reg, const uint8_t bit)
{
	*reg |= (1ULL << bit);
     cf6:	ed e8       	ldi	r30, 0x8D	; 141
     cf8:	f1 e0       	ldi	r31, 0x01	; 1
     cfa:	80 81       	ld	r24, Z
     cfc:	91 81       	ldd	r25, Z+1	; 0x01
     cfe:	a2 81       	ldd	r26, Z+2	; 0x02
     d00:	b3 81       	ldd	r27, Z+3	; 0x03
     d02:	80 62       	ori	r24, 0x20	; 32
     d04:	80 83       	st	Z, r24
     d06:	91 83       	std	Z+1, r25	; 0x01
     d08:	a2 83       	std	Z+2, r26	; 0x02
     d0a:	b3 83       	std	Z+3, r27	; 0x03
     d0c:	6b c0       	rjmp	.+214    	; 0xde4 <__stack+0x4e5>
					return_from_interrupt();
					break;
				}
				case PUSH:
				{
					stack_push(reg[op1]);
     d0e:	e0 91 89 01 	lds	r30, 0x0189	; 0x800189 <op1>
     d12:	f0 91 8a 01 	lds	r31, 0x018A	; 0x80018a <op1+0x1>
     d16:	ee 0f       	add	r30, r30
     d18:	ff 1f       	adc	r31, r31
     d1a:	ee 0f       	add	r30, r30
     d1c:	ff 1f       	adc	r31, r31
     d1e:	e0 50       	subi	r30, 0x00	; 0
     d20:	ff 4f       	sbci	r31, 0xFF	; 255
     d22:	60 81       	ld	r22, Z
     d24:	71 81       	ldd	r23, Z+1	; 0x01
     d26:	82 81       	ldd	r24, Z+2	; 0x02
     d28:	93 81       	ldd	r25, Z+3	; 0x03
     d2a:	0e 94 20 09 	call	0x1240	; 0x1240 <stack_push>
					break;
     d2e:	5a c0       	rjmp	.+180    	; 0xde4 <__stack+0x4e5>
				}
				case POP:
				{
					reg[op1] = stack_pop();
     d30:	e0 90 89 01 	lds	r14, 0x0189	; 0x800189 <op1>
     d34:	f0 90 8a 01 	lds	r15, 0x018A	; 0x80018a <op1+0x1>
     d38:	0e 94 55 09 	call	0x12aa	; 0x12aa <stack_pop>
     d3c:	f7 01       	movw	r30, r14
     d3e:	ee 0f       	add	r30, r30
     d40:	ff 1f       	adc	r31, r31
     d42:	ee 0f       	add	r30, r30
     d44:	ff 1f       	adc	r31, r31
     d46:	e0 50       	subi	r30, 0x00	; 0
     d48:	ff 4f       	sbci	r31, 0xFF	; 255
     d4a:	60 83       	st	Z, r22
     d4c:	71 83       	std	Z+1, r23	; 0x01
     d4e:	82 83       	std	Z+2, r24	; 0x02
     d50:	93 83       	std	Z+3, r25	; 0x03
					break;
     d52:	48 c0       	rjmp	.+144    	; 0xde4 <__stack+0x4e5>
				}
				case LSL:
				{
					reg[op1] = reg[op1] << 1;
     d54:	e0 91 89 01 	lds	r30, 0x0189	; 0x800189 <op1>
     d58:	f0 91 8a 01 	lds	r31, 0x018A	; 0x80018a <op1+0x1>
     d5c:	ee 0f       	add	r30, r30
     d5e:	ff 1f       	adc	r31, r31
     d60:	ee 0f       	add	r30, r30
     d62:	ff 1f       	adc	r31, r31
     d64:	e0 50       	subi	r30, 0x00	; 0
     d66:	ff 4f       	sbci	r31, 0xFF	; 255
     d68:	80 81       	ld	r24, Z
     d6a:	91 81       	ldd	r25, Z+1	; 0x01
     d6c:	a2 81       	ldd	r26, Z+2	; 0x02
     d6e:	b3 81       	ldd	r27, Z+3	; 0x03
     d70:	88 0f       	add	r24, r24
     d72:	99 1f       	adc	r25, r25
     d74:	aa 1f       	adc	r26, r26
     d76:	bb 1f       	adc	r27, r27
     d78:	80 83       	st	Z, r24
     d7a:	91 83       	std	Z+1, r25	; 0x01
     d7c:	a2 83       	std	Z+2, r26	; 0x02
     d7e:	b3 83       	std	Z+3, r27	; 0x03
					break;
     d80:	31 c0       	rjmp	.+98     	; 0xde4 <__stack+0x4e5>
				}
				case LSR:
				{
					reg[op1] = reg[op1] >> 1;
     d82:	e0 91 89 01 	lds	r30, 0x0189	; 0x800189 <op1>
     d86:	f0 91 8a 01 	lds	r31, 0x018A	; 0x80018a <op1+0x1>
     d8a:	ee 0f       	add	r30, r30
     d8c:	ff 1f       	adc	r31, r31
     d8e:	ee 0f       	add	r30, r30
     d90:	ff 1f       	adc	r31, r31
     d92:	e0 50       	subi	r30, 0x00	; 0
     d94:	ff 4f       	sbci	r31, 0xFF	; 255
     d96:	80 81       	ld	r24, Z
     d98:	91 81       	ldd	r25, Z+1	; 0x01
     d9a:	a2 81       	ldd	r26, Z+2	; 0x02
     d9c:	b3 81       	ldd	r27, Z+3	; 0x03
     d9e:	b6 95       	lsr	r27
     da0:	a7 95       	ror	r26
     da2:	97 95       	ror	r25
     da4:	87 95       	ror	r24
     da6:	80 83       	st	Z, r24
     da8:	91 83       	std	Z+1, r25	; 0x01
     daa:	a2 83       	std	Z+2, r26	; 0x02
     dac:	b3 83       	std	Z+3, r27	; 0x03
					break;
     dae:	1a c0       	rjmp	.+52     	; 0xde4 <__stack+0x4e5>
     db0:	ed e8       	ldi	r30, 0x8D	; 141
     db2:	f1 e0       	ldi	r31, 0x01	; 1
     db4:	80 81       	ld	r24, Z
     db6:	91 81       	ldd	r25, Z+1	; 0x01
     db8:	a2 81       	ldd	r26, Z+2	; 0x02
     dba:	b3 81       	ldd	r27, Z+3	; 0x03
     dbc:	80 62       	ori	r24, 0x20	; 32
     dbe:	80 83       	st	Z, r24
     dc0:	91 83       	std	Z+1, r25	; 0x01
     dc2:	a2 83       	std	Z+2, r26	; 0x02
     dc4:	b3 83       	std	Z+3, r27	; 0x03
     dc6:	0e c0       	rjmp	.+28     	; 0xde4 <__stack+0x4e5>
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline void clr(volatile uint32_t* reg, const uint8_t bit)
{
	*reg &= ~(1ULL << bit);
     dc8:	ed e8       	ldi	r30, 0x8D	; 141
     dca:	f1 e0       	ldi	r31, 0x01	; 1
     dcc:	80 81       	ld	r24, Z
     dce:	91 81       	ldd	r25, Z+1	; 0x01
     dd0:	a2 81       	ldd	r26, Z+2	; 0x02
     dd2:	b3 81       	ldd	r27, Z+3	; 0x03
     dd4:	8f 7d       	andi	r24, 0xDF	; 223
     dd6:	80 83       	st	Z, r24
     dd8:	91 83       	std	Z+1, r25	; 0x01
     dda:	a2 83       	std	Z+2, r26	; 0x02
     ddc:	b3 83       	std	Z+3, r27	; 0x03
     dde:	02 c0       	rjmp	.+4      	; 0xde4 <__stack+0x4e5>
					clr(&sr, I);
					break;
				}
				default:
				{
					reset();
     de0:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <reset>
*                        - reg: Reference till registret
*                        - bit: Biten som skal ett-ställas
********************************************************************************/
static inline bool read(const volatile uint32_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     de4:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <sr>
     de8:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <sr+0x1>
     dec:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <sr+0x2>
     df0:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <sr+0x3>
	return;
}

static inline void check_for_interrupt_requests(void)
{
	if (read(&sr, I))
     df4:	85 ff       	sbrs	r24, 5
     df6:	46 c0       	rjmp	.+140    	; 0xe84 <__stack+0x585>
	{
		uint32_t ifr       = data_memory_read(IFR);
     df8:	84 e0       	ldi	r24, 0x04	; 4
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     e00:	6d 83       	std	Y+5, r22	; 0x05
     e02:	7e 83       	std	Y+6, r23	; 0x06
     e04:	8f 83       	std	Y+7, r24	; 0x07
     e06:	98 87       	std	Y+8, r25	; 0x08
		const uint32_t icr = data_memory_read(ICR);
     e08:	83 e0       	ldi	r24, 0x03	; 3
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     e10:	69 83       	std	Y+1, r22	; 0x01
     e12:	7a 83       	std	Y+2, r23	; 0x02
     e14:	8b 83       	std	Y+3, r24	; 0x03
     e16:	9c 83       	std	Y+4, r25	; 0x04
     e18:	8d 81       	ldd	r24, Y+5	; 0x05
     e1a:	9e 81       	ldd	r25, Y+6	; 0x06
     e1c:	af 81       	ldd	r26, Y+7	; 0x07
     e1e:	b8 85       	ldd	r27, Y+8	; 0x08
		
		if (read(&ifr, PCIF) && read(&icr, PCIE))
     e20:	80 ff       	sbrs	r24, 0
     e22:	30 c0       	rjmp	.+96     	; 0xe84 <__stack+0x585>
     e24:	89 81       	ldd	r24, Y+1	; 0x01
     e26:	9a 81       	ldd	r25, Y+2	; 0x02
     e28:	ab 81       	ldd	r26, Y+3	; 0x03
     e2a:	bc 81       	ldd	r27, Y+4	; 0x04
     e2c:	80 ff       	sbrs	r24, 0
     e2e:	2a c0       	rjmp	.+84     	; 0xe84 <__stack+0x585>
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline void clr(volatile uint32_t* reg, const uint8_t bit)
{
	*reg &= ~(1ULL << bit);
     e30:	8d 81       	ldd	r24, Y+5	; 0x05
     e32:	9e 81       	ldd	r25, Y+6	; 0x06
     e34:	af 81       	ldd	r26, Y+7	; 0x07
     e36:	b8 85       	ldd	r27, Y+8	; 0x08
     e38:	8e 7f       	andi	r24, 0xFE	; 254
     e3a:	8d 83       	std	Y+5, r24	; 0x05
     e3c:	9e 83       	std	Y+6, r25	; 0x06
     e3e:	af 83       	std	Y+7, r26	; 0x07
     e40:	b8 87       	std	Y+8, r27	; 0x08
		{
			clr(&ifr, PCIF);
			data_memory_write(IFR, ifr);
     e42:	4d 81       	ldd	r20, Y+5	; 0x05
     e44:	5e 81       	ldd	r21, Y+6	; 0x06
     e46:	6f 81       	ldd	r22, Y+7	; 0x07
     e48:	78 85       	ldd	r23, Y+8	; 0x08
     e4a:	84 e0       	ldi	r24, 0x04	; 4
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <data_memory_write>
	return;
}

static inline void generate_interrupt(const uint16_t interrupt_vector)
{
	stack_push(pc);
     e52:	60 91 99 01 	lds	r22, 0x0199	; 0x800199 <pc>
     e56:	70 91 9a 01 	lds	r23, 0x019A	; 0x80019a <pc+0x1>
     e5a:	80 e0       	ldi	r24, 0x00	; 0
     e5c:	90 e0       	ldi	r25, 0x00	; 0
     e5e:	0e 94 20 09 	call	0x1240	; 0x1240 <stack_push>
	pc = interrupt_vector;
     e62:	82 e0       	ldi	r24, 0x02	; 2
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <pc+0x1>
     e6a:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <pc>
     e6e:	ed e8       	ldi	r30, 0x8D	; 141
     e70:	f1 e0       	ldi	r31, 0x01	; 1
     e72:	80 81       	ld	r24, Z
     e74:	91 81       	ldd	r25, Z+1	; 0x01
     e76:	a2 81       	ldd	r26, Z+2	; 0x02
     e78:	b3 81       	ldd	r27, Z+3	; 0x03
     e7a:	8f 7d       	andi	r24, 0xDF	; 223
     e7c:	80 83       	st	Z, r24
     e7e:	91 83       	std	Z+1, r25	; 0x01
     e80:	a2 83       	std	Z+2, r26	; 0x02
     e82:	b3 83       	std	Z+3, r27	; 0x03
					break;
				}
			}
			
			check_for_interrupt_requests();
			current_state = FETCH;
     e84:	10 92 84 01 	sts	0x0184, r1	; 0x800184 <current_state>
			break;
     e88:	02 c0       	rjmp	.+4      	; 0xe8e <__stack+0x58f>
		}
		
		default:
		{
			reset();
     e8a:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <reset>
			break;
		}
		
	}
	io_update();
     e8e:	0e 94 af 01 	call	0x35e	; 0x35e <io_update>
	return;
}

static inline void monitor_interrupts(void)
{
	const uint32_t pin = data_memory_read(PIN);
     e92:	82 e0       	ldi	r24, 0x02	; 2
     e94:	90 e0       	ldi	r25, 0x00	; 0
     e96:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     e9a:	69 87       	std	Y+9, r22	; 0x09
     e9c:	7a 87       	std	Y+10, r23	; 0x0a
     e9e:	8b 87       	std	Y+11, r24	; 0x0b
     ea0:	9c 87       	std	Y+12, r25	; 0x0c
	
	for (uint8_t i = 0; i < CPU_REGISTER_ADDRESS_WIDTH; i++)
     ea2:	10 e0       	ldi	r17, 0x00	; 0
     ea4:	5d c0       	rjmp	.+186    	; 0xf60 <__stack+0x661>
*                        - reg: Reference till registret
*                        - bit: Biten som skal ett-ställas
********************************************************************************/
static inline bool read(const volatile uint32_t* reg, const uint8_t bit)
{
	return *reg & (1UL << bit);
     ea6:	89 85       	ldd	r24, Y+9	; 0x09
     ea8:	9a 85       	ldd	r25, Y+10	; 0x0a
     eaa:	ab 85       	ldd	r26, Y+11	; 0x0b
     eac:	bc 85       	ldd	r27, Y+12	; 0x0c
     eae:	c1 2c       	mov	r12, r1
     eb0:	d1 2c       	mov	r13, r1
     eb2:	76 01       	movw	r14, r12
     eb4:	c3 94       	inc	r12
     eb6:	01 2e       	mov	r0, r17
     eb8:	04 c0       	rjmp	.+8      	; 0xec2 <__stack+0x5c3>
     eba:	cc 0c       	add	r12, r12
     ebc:	dd 1c       	adc	r13, r13
     ebe:	ee 1c       	adc	r14, r14
     ec0:	ff 1c       	adc	r15, r15
     ec2:	0a 94       	dec	r0
     ec4:	d2 f7       	brpl	.-12     	; 0xeba <__stack+0x5bb>
     ec6:	8c 21       	and	r24, r12
     ec8:	9d 21       	and	r25, r13
     eca:	ae 21       	and	r26, r14
     ecc:	bf 21       	and	r27, r15
     ece:	31 e0       	ldi	r19, 0x01	; 1
     ed0:	89 2b       	or	r24, r25
     ed2:	8a 2b       	or	r24, r26
     ed4:	8b 2b       	or	r24, r27
     ed6:	09 f4       	brne	.+2      	; 0xeda <__stack+0x5db>
     ed8:	30 e0       	ldi	r19, 0x00	; 0
     eda:	80 91 80 01 	lds	r24, 0x0180	; 0x800180 <pin_last_value>
     ede:	90 91 81 01 	lds	r25, 0x0181	; 0x800181 <pin_last_value+0x1>
     ee2:	a0 91 82 01 	lds	r26, 0x0182	; 0x800182 <pin_last_value+0x2>
     ee6:	b0 91 83 01 	lds	r27, 0x0183	; 0x800183 <pin_last_value+0x3>
     eea:	8c 21       	and	r24, r12
     eec:	9d 21       	and	r25, r13
     eee:	ae 21       	and	r26, r14
     ef0:	bf 21       	and	r27, r15
     ef2:	21 e0       	ldi	r18, 0x01	; 1
     ef4:	89 2b       	or	r24, r25
     ef6:	8a 2b       	or	r24, r26
     ef8:	8b 2b       	or	r24, r27
     efa:	09 f4       	brne	.+2      	; 0xefe <__stack+0x5ff>
     efc:	20 e0       	ldi	r18, 0x00	; 0
	{
		if (read(&pin, i) != read(&pin_last_value, i))
     efe:	32 17       	cp	r19, r18
     f00:	71 f1       	breq	.+92     	; 0xf5e <__stack+0x65f>
		{
			const uint32_t pcmsk = data_memory_read(PCMSK);
     f02:	85 e0       	ldi	r24, 0x05	; 5
     f04:	90 e0       	ldi	r25, 0x00	; 0
     f06:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     f0a:	6d 83       	std	Y+5, r22	; 0x05
     f0c:	7e 83       	std	Y+6, r23	; 0x06
     f0e:	8f 83       	std	Y+7, r24	; 0x07
     f10:	98 87       	std	Y+8, r25	; 0x08
     f12:	8d 81       	ldd	r24, Y+5	; 0x05
     f14:	9e 81       	ldd	r25, Y+6	; 0x06
     f16:	af 81       	ldd	r26, Y+7	; 0x07
     f18:	b8 85       	ldd	r27, Y+8	; 0x08
     f1a:	c8 22       	and	r12, r24
     f1c:	d9 22       	and	r13, r25
     f1e:	ea 22       	and	r14, r26
     f20:	fb 22       	and	r15, r27
			
			if (read(&pcmsk, i))
     f22:	cd 28       	or	r12, r13
     f24:	ce 28       	or	r12, r14
     f26:	cf 28       	or	r12, r15
     f28:	d1 f0       	breq	.+52     	; 0xf5e <__stack+0x65f>
			{
				uint32_t ifr = data_memory_read(IFR);
     f2a:	84 e0       	ldi	r24, 0x04	; 4
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	0e 94 f5 07 	call	0xfea	; 0xfea <data_memory_read>
     f32:	69 83       	std	Y+1, r22	; 0x01
     f34:	7a 83       	std	Y+2, r23	; 0x02
     f36:	8b 83       	std	Y+3, r24	; 0x03
     f38:	9c 83       	std	Y+4, r25	; 0x04
*                        - reg: Reference till registret
*                        - bit: Biten som skall ett-ställas
********************************************************************************/
static inline void set(volatile uint32_t* reg, const uint8_t bit)
{
	*reg |= (1ULL << bit);
     f3a:	89 81       	ldd	r24, Y+1	; 0x01
     f3c:	9a 81       	ldd	r25, Y+2	; 0x02
     f3e:	ab 81       	ldd	r26, Y+3	; 0x03
     f40:	bc 81       	ldd	r27, Y+4	; 0x04
     f42:	81 60       	ori	r24, 0x01	; 1
     f44:	89 83       	std	Y+1, r24	; 0x01
     f46:	9a 83       	std	Y+2, r25	; 0x02
     f48:	ab 83       	std	Y+3, r26	; 0x03
     f4a:	bc 83       	std	Y+4, r27	; 0x04
				set(&ifr, PCIF);
				data_memory_write(IFR, ifr);
     f4c:	49 81       	ldd	r20, Y+1	; 0x01
     f4e:	5a 81       	ldd	r21, Y+2	; 0x02
     f50:	6b 81       	ldd	r22, Y+3	; 0x03
     f52:	7c 81       	ldd	r23, Y+4	; 0x04
     f54:	84 e0       	ldi	r24, 0x04	; 4
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <data_memory_write>
     f5c:	04 c0       	rjmp	.+8      	; 0xf66 <__stack+0x667>

static inline void monitor_interrupts(void)
{
	const uint32_t pin = data_memory_read(PIN);
	
	for (uint8_t i = 0; i < CPU_REGISTER_ADDRESS_WIDTH; i++)
     f5e:	1f 5f       	subi	r17, 0xFF	; 255
     f60:	10 32       	cpi	r17, 0x20	; 32
     f62:	08 f4       	brcc	.+2      	; 0xf66 <__stack+0x667>
     f64:	a0 cf       	rjmp	.-192    	; 0xea6 <__stack+0x5a7>
				break;	
			}
		}
	}
	
	pin_last_value = pin;
     f66:	89 85       	ldd	r24, Y+9	; 0x09
     f68:	9a 85       	ldd	r25, Y+10	; 0x0a
     f6a:	ab 85       	ldd	r26, Y+11	; 0x0b
     f6c:	bc 85       	ldd	r27, Y+12	; 0x0c
     f6e:	80 93 80 01 	sts	0x0180, r24	; 0x800180 <pin_last_value>
     f72:	90 93 81 01 	sts	0x0181, r25	; 0x800181 <pin_last_value+0x1>
     f76:	a0 93 82 01 	sts	0x0182, r26	; 0x800182 <pin_last_value+0x2>
     f7a:	b0 93 83 01 	sts	0x0183, r27	; 0x800183 <pin_last_value+0x3>
		
	}
	io_update();
	monitor_interrupts();
	return;
}
     f7e:	2c 96       	adiw	r28, 0x0c	; 12
     f80:	0f b6       	in	r0, 0x3f	; 63
     f82:	f8 94       	cli
     f84:	de bf       	out	0x3e, r29	; 62
     f86:	0f be       	out	0x3f, r0	; 63
     f88:	cd bf       	out	0x3d, r28	; 61
     f8a:	df 91       	pop	r29
     f8c:	cf 91       	pop	r28
     f8e:	1f 91       	pop	r17
     f90:	0f 91       	pop	r16
     f92:	ff 90       	pop	r15
     f94:	ef 90       	pop	r14
     f96:	df 90       	pop	r13
     f98:	cf 90       	pop	r12
     f9a:	08 95       	ret

00000f9c <data_memory_reset>:
/********************************************************************************
* data_memory_reset: Resetter dataminnet
********************************************************************************/
void data_memory_reset(void)
{
	for (uint16_t i = 0; i < DATA_MEMORY_ADDRESS_WIDTH; i++)
     f9c:	80 e0       	ldi	r24, 0x00	; 0
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	0c c0       	rjmp	.+24     	; 0xfba <data_memory_reset+0x1e>
	{
		data_memory[i] = 0x00;
     fa2:	fc 01       	movw	r30, r24
     fa4:	ee 0f       	add	r30, r30
     fa6:	ff 1f       	adc	r31, r31
     fa8:	ee 0f       	add	r30, r30
     faa:	ff 1f       	adc	r31, r31
     fac:	e5 56       	subi	r30, 0x65	; 101
     fae:	fe 4f       	sbci	r31, 0xFE	; 254
     fb0:	10 82       	st	Z, r1
     fb2:	11 82       	std	Z+1, r1	; 0x01
     fb4:	12 82       	std	Z+2, r1	; 0x02
     fb6:	13 82       	std	Z+3, r1	; 0x03
/********************************************************************************
* data_memory_reset: Resetter dataminnet
********************************************************************************/
void data_memory_reset(void)
{
	for (uint16_t i = 0; i < DATA_MEMORY_ADDRESS_WIDTH; i++)
     fb8:	01 96       	adiw	r24, 0x01	; 1
     fba:	88 3c       	cpi	r24, 0xC8	; 200
     fbc:	91 05       	cpc	r25, r1
     fbe:	88 f3       	brcs	.-30     	; 0xfa2 <data_memory_reset+0x6>
	{
		data_memory[i] = 0x00;
	}
	
	return;
}
     fc0:	08 95       	ret

00000fc2 <data_memory_write>:
*                            - value:   Värdet som skall skrivs till dataminnet
********************************************************************************/
int data_memory_write(const uint16_t address,
                      const uint32_t value)
{
	if (address < DATA_MEMORY_ADDRESS_WIDTH)
     fc2:	88 3c       	cpi	r24, 0xC8	; 200
     fc4:	91 05       	cpc	r25, r1
     fc6:	70 f4       	brcc	.+28     	; 0xfe4 <data_memory_write+0x22>
	{
		data_memory[address] = value;
     fc8:	88 0f       	add	r24, r24
     fca:	99 1f       	adc	r25, r25
     fcc:	88 0f       	add	r24, r24
     fce:	99 1f       	adc	r25, r25
     fd0:	fc 01       	movw	r30, r24
     fd2:	e5 56       	subi	r30, 0x65	; 101
     fd4:	fe 4f       	sbci	r31, 0xFE	; 254
     fd6:	40 83       	st	Z, r20
     fd8:	51 83       	std	Z+1, r21	; 0x01
     fda:	62 83       	std	Z+2, r22	; 0x02
     fdc:	73 83       	std	Z+3, r23	; 0x03
	    return 0;
     fde:	80 e0       	ldi	r24, 0x00	; 0
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	08 95       	ret
	}
	else
	{
		return 1;
     fe4:	81 e0       	ldi	r24, 0x01	; 1
     fe6:	90 e0       	ldi	r25, 0x00	; 0
	}
}
     fe8:	08 95       	ret

00000fea <data_memory_read>:
*                            - address: adressen i dataminnet som där skall
*                                       läses ifrån
********************************************************************************/
uint32_t data_memory_read(const uint16_t address)
{
	if (address < DATA_MEMORY_ADDRESS_WIDTH)
     fea:	88 3c       	cpi	r24, 0xC8	; 200
     fec:	91 05       	cpc	r25, r1
     fee:	60 f4       	brcc	.+24     	; 0x1008 <data_memory_read+0x1e>
	{
		return data_memory[address];
     ff0:	88 0f       	add	r24, r24
     ff2:	99 1f       	adc	r25, r25
     ff4:	88 0f       	add	r24, r24
     ff6:	99 1f       	adc	r25, r25
     ff8:	fc 01       	movw	r30, r24
     ffa:	e5 56       	subi	r30, 0x65	; 101
     ffc:	fe 4f       	sbci	r31, 0xFE	; 254
     ffe:	60 81       	ld	r22, Z
    1000:	71 81       	ldd	r23, Z+1	; 0x01
    1002:	82 81       	ldd	r24, Z+2	; 0x02
    1004:	93 81       	ldd	r25, Z+3	; 0x03
    1006:	08 95       	ret
	}
	else
	{
		return 0x00;
    1008:	60 e0       	ldi	r22, 0x00	; 0
    100a:	70 e0       	ldi	r23, 0x00	; 0
    100c:	cb 01       	movw	r24, r22
	}
}
    100e:	08 95       	ret

00001010 <main>:
*       programmet via funktionen "run".
********************************************************************************/
int main(void)
{

	reset();
    1010:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <reset>
    while (1) 
    {
		run();
    1014:	0e 94 49 02 	call	0x492	; 0x492 <run>
    1018:	fd cf       	rjmp	.-6      	; 0x1014 <main+0x4>

0000101a <program_memory_write>:
*                       avbrottsrutin som togglar en LED.
********************************************************************************/
void program_memory_write(void)
{
	static bool program_memory_initialized = false;
	if (program_memory_initialized) return;
    101a:	80 91 bb 04 	lds	r24, 0x04BB	; 0x8004bb <program_memory_initialized.1633>
    101e:	81 11       	cpse	r24, r1
    1020:	cf c0       	rjmp	.+414    	; 0x11c0 <program_memory_write+0x1a6>
	
	program_memory[0]  = join(JMP, main, 0x00);
    1022:	ec eb       	ldi	r30, 0xBC	; 188
    1024:	f4 e0       	ldi	r31, 0x04	; 4
    1026:	10 82       	st	Z, r1
    1028:	11 82       	std	Z+1, r1	; 0x01
    102a:	12 82       	std	Z+2, r1	; 0x02
    102c:	13 82       	std	Z+3, r1	; 0x03
    102e:	94 e0       	ldi	r25, 0x04	; 4
    1030:	94 83       	std	Z+4, r25	; 0x04
    1032:	15 82       	std	Z+5, r1	; 0x05
    1034:	85 e1       	ldi	r24, 0x15	; 21
    1036:	86 83       	std	Z+6, r24	; 0x06
    1038:	17 82       	std	Z+7, r1	; 0x07
	program_memory[1]  = join(NOP, 0x00, 0x00);
    103a:	10 86       	std	Z+8, r1	; 0x08
    103c:	11 86       	std	Z+9, r1	; 0x09
    103e:	12 86       	std	Z+10, r1	; 0x0a
    1040:	13 86       	std	Z+11, r1	; 0x0b
    1042:	14 86       	std	Z+12, r1	; 0x0c
    1044:	15 86       	std	Z+13, r1	; 0x0d
    1046:	16 86       	std	Z+14, r1	; 0x0e
    1048:	17 86       	std	Z+15, r1	; 0x0f
	program_memory[2]  = join(JMP, ISR_PCINT, 0x00);
    104a:	10 8a       	std	Z+16, r1	; 0x10
    104c:	11 8a       	std	Z+17, r1	; 0x11
    104e:	12 8a       	std	Z+18, r1	; 0x12
    1050:	13 8a       	std	Z+19, r1	; 0x13
    1052:	2f e0       	ldi	r18, 0x0F	; 15
    1054:	24 8b       	std	Z+20, r18	; 0x14
    1056:	15 8a       	std	Z+21, r1	; 0x15
    1058:	86 8b       	std	Z+22, r24	; 0x16
    105a:	17 8a       	std	Z+23, r1	; 0x17
	program_memory[3]  = join(NOP, 0x00, 0x00);
    105c:	10 8e       	std	Z+24, r1	; 0x18
    105e:	11 8e       	std	Z+25, r1	; 0x19
    1060:	12 8e       	std	Z+26, r1	; 0x1a
    1062:	13 8e       	std	Z+27, r1	; 0x1b
    1064:	14 8e       	std	Z+28, r1	; 0x1c
    1066:	15 8e       	std	Z+29, r1	; 0x1d
    1068:	16 8e       	std	Z+30, r1	; 0x1e
    106a:	17 8e       	std	Z+31, r1	; 0x1f

	program_memory[4]  = join(CALL, setup, 0x00);
    106c:	10 a2       	std	Z+32, r1	; 0x20
    106e:	11 a2       	std	Z+33, r1	; 0x21
    1070:	12 a2       	std	Z+34, r1	; 0x22
    1072:	13 a2       	std	Z+35, r1	; 0x23
    1074:	26 e0       	ldi	r18, 0x06	; 6
    1076:	24 a3       	std	Z+36, r18	; 0x24
    1078:	15 a2       	std	Z+37, r1	; 0x25
    107a:	2b e1       	ldi	r18, 0x1B	; 27
    107c:	26 a3       	std	Z+38, r18	; 0x26
    107e:	17 a2       	std	Z+39, r1	; 0x27
	program_memory[5]  = join(JMP, main_loop, 0x00);
    1080:	10 a6       	std	Z+40, r1	; 0x28
    1082:	11 a6       	std	Z+41, r1	; 0x29
    1084:	12 a6       	std	Z+42, r1	; 0x2a
    1086:	13 a6       	std	Z+43, r1	; 0x2b
    1088:	75 e0       	ldi	r23, 0x05	; 5
    108a:	74 a7       	std	Z+44, r23	; 0x2c
    108c:	15 a6       	std	Z+45, r1	; 0x2d
    108e:	86 a7       	std	Z+46, r24	; 0x2e
    1090:	17 a6       	std	Z+47, r1	; 0x2f

	program_memory[6]  = join(LDI, R16, (1 << LED1));
    1092:	10 aa       	std	Z+48, r1	; 0x30
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	81 ab       	std	Z+49, r24	; 0x31
    1098:	12 aa       	std	Z+50, r1	; 0x32
    109a:	13 aa       	std	Z+51, r1	; 0x33
    109c:	30 e1       	ldi	r19, 0x10	; 16
    109e:	34 ab       	std	Z+52, r19	; 0x34
    10a0:	15 aa       	std	Z+53, r1	; 0x35
    10a2:	86 ab       	std	Z+54, r24	; 0x36
    10a4:	17 aa       	std	Z+55, r1	; 0x37
	program_memory[7]  = join(OUT, DDR, R16);
    10a6:	30 af       	std	Z+56, r19	; 0x38
    10a8:	11 ae       	std	Z+57, r1	; 0x39
    10aa:	12 ae       	std	Z+58, r1	; 0x3a
    10ac:	13 ae       	std	Z+59, r1	; 0x3b
    10ae:	14 ae       	std	Z+60, r1	; 0x3c
    10b0:	15 ae       	std	Z+61, r1	; 0x3d
    10b2:	96 af       	std	Z+62, r25	; 0x3e
    10b4:	17 ae       	std	Z+63, r1	; 0x3f
	program_memory[8]  = join(LDI, R17, (1 << BUTTON1));
    10b6:	ec ef       	ldi	r30, 0xFC	; 252
    10b8:	f4 e0       	ldi	r31, 0x04	; 4
    10ba:	10 82       	st	Z, r1
    10bc:	50 e2       	ldi	r21, 0x20	; 32
    10be:	51 83       	std	Z+1, r21	; 0x01
    10c0:	12 82       	std	Z+2, r1	; 0x02
    10c2:	13 82       	std	Z+3, r1	; 0x03
    10c4:	41 e1       	ldi	r20, 0x11	; 17
    10c6:	44 83       	std	Z+4, r20	; 0x04
    10c8:	15 82       	std	Z+5, r1	; 0x05
    10ca:	86 83       	std	Z+6, r24	; 0x06
    10cc:	17 82       	std	Z+7, r1	; 0x07
	program_memory[9]  = join(OUT, PORT, R17);
    10ce:	e4 e0       	ldi	r30, 0x04	; 4
    10d0:	f5 e0       	ldi	r31, 0x05	; 5
    10d2:	40 83       	st	Z, r20
    10d4:	11 82       	std	Z+1, r1	; 0x01
    10d6:	12 82       	std	Z+2, r1	; 0x02
    10d8:	13 82       	std	Z+3, r1	; 0x03
    10da:	84 83       	std	Z+4, r24	; 0x04
    10dc:	15 82       	std	Z+5, r1	; 0x05
    10de:	96 83       	std	Z+6, r25	; 0x06
    10e0:	17 82       	std	Z+7, r1	; 0x07
	program_memory[10] = join(SEI, 0x00, 0x00);
    10e2:	ec e0       	ldi	r30, 0x0C	; 12
    10e4:	f5 e0       	ldi	r31, 0x05	; 5
    10e6:	10 82       	st	Z, r1
    10e8:	11 82       	std	Z+1, r1	; 0x01
    10ea:	12 82       	std	Z+2, r1	; 0x02
    10ec:	13 82       	std	Z+3, r1	; 0x03
    10ee:	14 82       	std	Z+4, r1	; 0x04
    10f0:	15 82       	std	Z+5, r1	; 0x05
    10f2:	22 e2       	ldi	r18, 0x22	; 34
    10f4:	26 83       	std	Z+6, r18	; 0x06
    10f6:	17 82       	std	Z+7, r1	; 0x07
	program_memory[11] = join(LDI, R24, (1 << PCIE));
    10f8:	e4 e1       	ldi	r30, 0x14	; 20
    10fa:	f5 e0       	ldi	r31, 0x05	; 5
    10fc:	80 83       	st	Z, r24
    10fe:	11 82       	std	Z+1, r1	; 0x01
    1100:	12 82       	std	Z+2, r1	; 0x02
    1102:	13 82       	std	Z+3, r1	; 0x03
    1104:	28 e1       	ldi	r18, 0x18	; 24
    1106:	24 83       	std	Z+4, r18	; 0x04
    1108:	15 82       	std	Z+5, r1	; 0x05
    110a:	86 83       	std	Z+6, r24	; 0x06
    110c:	17 82       	std	Z+7, r1	; 0x07
	program_memory[12] = join(OUT, ICR, R24);
    110e:	ec e1       	ldi	r30, 0x1C	; 28
    1110:	f5 e0       	ldi	r31, 0x05	; 5
    1112:	20 83       	st	Z, r18
    1114:	11 82       	std	Z+1, r1	; 0x01
    1116:	12 82       	std	Z+2, r1	; 0x02
    1118:	13 82       	std	Z+3, r1	; 0x03
    111a:	63 e0       	ldi	r22, 0x03	; 3
    111c:	64 83       	std	Z+4, r22	; 0x04
    111e:	15 82       	std	Z+5, r1	; 0x05
    1120:	96 83       	std	Z+6, r25	; 0x06
    1122:	17 82       	std	Z+7, r1	; 0x07
	program_memory[13] = join(OUT, PCMSK, R17);
    1124:	e4 e2       	ldi	r30, 0x24	; 36
    1126:	f5 e0       	ldi	r31, 0x05	; 5
    1128:	40 83       	st	Z, r20
    112a:	11 82       	std	Z+1, r1	; 0x01
    112c:	12 82       	std	Z+2, r1	; 0x02
    112e:	13 82       	std	Z+3, r1	; 0x03
    1130:	74 83       	std	Z+4, r23	; 0x04
    1132:	15 82       	std	Z+5, r1	; 0x05
    1134:	96 83       	std	Z+6, r25	; 0x06
    1136:	17 82       	std	Z+7, r1	; 0x07
	program_memory[14] = join(RET, 0x00, 0x00);
    1138:	ec e2       	ldi	r30, 0x2C	; 44
    113a:	f5 e0       	ldi	r31, 0x05	; 5
    113c:	10 82       	st	Z, r1
    113e:	11 82       	std	Z+1, r1	; 0x01
    1140:	12 82       	std	Z+2, r1	; 0x02
    1142:	13 82       	std	Z+3, r1	; 0x03
    1144:	14 82       	std	Z+4, r1	; 0x04
    1146:	15 82       	std	Z+5, r1	; 0x05
    1148:	4c e1       	ldi	r20, 0x1C	; 28
    114a:	46 83       	std	Z+6, r20	; 0x06
    114c:	17 82       	std	Z+7, r1	; 0x07

	program_memory[15] = join(IN, R24, PIN);
    114e:	e4 e3       	ldi	r30, 0x34	; 52
    1150:	f5 e0       	ldi	r31, 0x05	; 5
    1152:	42 e0       	ldi	r20, 0x02	; 2
    1154:	40 83       	st	Z, r20
    1156:	11 82       	std	Z+1, r1	; 0x01
    1158:	12 82       	std	Z+2, r1	; 0x02
    115a:	13 82       	std	Z+3, r1	; 0x03
    115c:	24 83       	std	Z+4, r18	; 0x04
    115e:	15 82       	std	Z+5, r1	; 0x05
    1160:	66 83       	std	Z+6, r22	; 0x06
    1162:	17 82       	std	Z+7, r1	; 0x07
	program_memory[16] = join(ANDI, R24, (1 << BUTTON1));
    1164:	ec e3       	ldi	r30, 0x3C	; 60
    1166:	f5 e0       	ldi	r31, 0x05	; 5
    1168:	10 82       	st	Z, r1
    116a:	51 83       	std	Z+1, r21	; 0x01
    116c:	12 82       	std	Z+2, r1	; 0x02
    116e:	13 82       	std	Z+3, r1	; 0x03
    1170:	24 83       	std	Z+4, r18	; 0x04
    1172:	15 82       	std	Z+5, r1	; 0x05
    1174:	29 e0       	ldi	r18, 0x09	; 9
    1176:	26 83       	std	Z+6, r18	; 0x06
    1178:	17 82       	std	Z+7, r1	; 0x07
	program_memory[17] = join(BREQ, ISR_PCINT_end, 0x00);
    117a:	e4 e4       	ldi	r30, 0x44	; 68
    117c:	f5 e0       	ldi	r31, 0x05	; 5
    117e:	10 82       	st	Z, r1
    1180:	11 82       	std	Z+1, r1	; 0x01
    1182:	12 82       	std	Z+2, r1	; 0x02
    1184:	13 82       	std	Z+3, r1	; 0x03
    1186:	23 e1       	ldi	r18, 0x13	; 19
    1188:	24 83       	std	Z+4, r18	; 0x04
    118a:	15 82       	std	Z+5, r1	; 0x05
    118c:	26 e1       	ldi	r18, 0x16	; 22
    118e:	26 83       	std	Z+6, r18	; 0x06
    1190:	17 82       	std	Z+7, r1	; 0x07
	program_memory[18] = join(OUT, PIN, R16);
    1192:	ec e4       	ldi	r30, 0x4C	; 76
    1194:	f5 e0       	ldi	r31, 0x05	; 5
    1196:	30 83       	st	Z, r19
    1198:	11 82       	std	Z+1, r1	; 0x01
    119a:	12 82       	std	Z+2, r1	; 0x02
    119c:	13 82       	std	Z+3, r1	; 0x03
    119e:	44 83       	std	Z+4, r20	; 0x04
    11a0:	15 82       	std	Z+5, r1	; 0x05
    11a2:	96 83       	std	Z+6, r25	; 0x06
    11a4:	17 82       	std	Z+7, r1	; 0x07
	program_memory[19] = join(RETI, 0x00, 0x00);
    11a6:	e4 e5       	ldi	r30, 0x54	; 84
    11a8:	f5 e0       	ldi	r31, 0x05	; 5
    11aa:	10 82       	st	Z, r1
    11ac:	11 82       	std	Z+1, r1	; 0x01
    11ae:	12 82       	std	Z+2, r1	; 0x02
    11b0:	13 82       	std	Z+3, r1	; 0x03
    11b2:	14 82       	std	Z+4, r1	; 0x04
    11b4:	15 82       	std	Z+5, r1	; 0x05
    11b6:	9d e1       	ldi	r25, 0x1D	; 29
    11b8:	96 83       	std	Z+6, r25	; 0x06
    11ba:	17 82       	std	Z+7, r1	; 0x07
	
	program_memory_initialized = true;
    11bc:	80 93 bb 04 	sts	0x04BB, r24	; 0x8004bb <program_memory_initialized.1633>
    11c0:	08 95       	ret

000011c2 <program_memory_read>:
	
	
}
uint64_t program_memory_read(const uint16_t address)
{
	if (address < PROGRAM_MEMORY_ADDRESS_WIDTH)
    11c2:	88 32       	cpi	r24, 0x28	; 40
    11c4:	91 05       	cpc	r25, r1
    11c6:	90 f4       	brcc	.+36     	; 0x11ec <program_memory_read+0x2a>
	{
		return program_memory[address];
    11c8:	88 0f       	add	r24, r24
    11ca:	99 1f       	adc	r25, r25
    11cc:	88 0f       	add	r24, r24
    11ce:	99 1f       	adc	r25, r25
    11d0:	88 0f       	add	r24, r24
    11d2:	99 1f       	adc	r25, r25
    11d4:	fc 01       	movw	r30, r24
    11d6:	e4 54       	subi	r30, 0x44	; 68
    11d8:	fb 4f       	sbci	r31, 0xFB	; 251
    11da:	20 81       	ld	r18, Z
    11dc:	31 81       	ldd	r19, Z+1	; 0x01
    11de:	42 81       	ldd	r20, Z+2	; 0x02
    11e0:	53 81       	ldd	r21, Z+3	; 0x03
    11e2:	64 81       	ldd	r22, Z+4	; 0x04
    11e4:	75 81       	ldd	r23, Z+5	; 0x05
    11e6:	86 81       	ldd	r24, Z+6	; 0x06
    11e8:	97 81       	ldd	r25, Z+7	; 0x07
    11ea:	08 95       	ret
	}
	else
	{
		return 0x00;
    11ec:	20 e0       	ldi	r18, 0x00	; 0
    11ee:	30 e0       	ldi	r19, 0x00	; 0
    11f0:	40 e0       	ldi	r20, 0x00	; 0
    11f2:	50 e0       	ldi	r21, 0x00	; 0
    11f4:	60 e0       	ldi	r22, 0x00	; 0
    11f6:	70 e0       	ldi	r23, 0x00	; 0
    11f8:	80 e0       	ldi	r24, 0x00	; 0
    11fa:	90 e0       	ldi	r25, 0x00	; 0
	}
}
    11fc:	08 95       	ret

000011fe <stack_reset>:
/********************************************************************************
* stack_reset: Tömmer stacken. 
********************************************************************************/
void stack_reset(void)
{
	for (uint32_t i = 0; i < STACK_ADDRESS_WIDTH; i++)
    11fe:	80 e0       	ldi	r24, 0x00	; 0
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	dc 01       	movw	r26, r24
    1204:	0e c0       	rjmp	.+28     	; 0x1222 <stack_reset+0x24>
	{
		stack[i] = 0x00;
    1206:	fc 01       	movw	r30, r24
    1208:	ee 0f       	add	r30, r30
    120a:	ff 1f       	adc	r31, r31
    120c:	ee 0f       	add	r30, r30
    120e:	ff 1f       	adc	r31, r31
    1210:	e4 50       	subi	r30, 0x04	; 4
    1212:	fa 4f       	sbci	r31, 0xFA	; 250
    1214:	10 82       	st	Z, r1
    1216:	11 82       	std	Z+1, r1	; 0x01
    1218:	12 82       	std	Z+2, r1	; 0x02
    121a:	13 82       	std	Z+3, r1	; 0x03
/********************************************************************************
* stack_reset: Tömmer stacken. 
********************************************************************************/
void stack_reset(void)
{
	for (uint32_t i = 0; i < STACK_ADDRESS_WIDTH; i++)
    121c:	01 96       	adiw	r24, 0x01	; 1
    121e:	a1 1d       	adc	r26, r1
    1220:	b1 1d       	adc	r27, r1
    1222:	84 36       	cpi	r24, 0x64	; 100
    1224:	91 05       	cpc	r25, r1
    1226:	a1 05       	cpc	r26, r1
    1228:	b1 05       	cpc	r27, r1
    122a:	68 f3       	brcs	.-38     	; 0x1206 <stack_reset+0x8>
	{
		stack[i] = 0x00;
	}
	
	sp = STACK_ADDRESS_WIDTH - 1;
    122c:	83 e6       	ldi	r24, 0x63	; 99
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	90 93 8e 07 	sts	0x078E, r25	; 0x80078e <sp+0x1>
    1234:	80 93 8d 07 	sts	0x078D, r24	; 0x80078d <sp>
	stack_empty = true;
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	80 93 8c 07 	sts	0x078C, r24	; 0x80078c <stack_empty>
    123e:	08 95       	ret

00001240 <stack_push>:
			  
			  - value: Värde som PUSH:As på stacken    
********************************************************************************/
int stack_push(const uint32_t value)
{
	if (sp == 0)
    1240:	40 91 8d 07 	lds	r20, 0x078D	; 0x80078d <sp>
    1244:	50 91 8e 07 	lds	r21, 0x078E	; 0x80078e <sp+0x1>
    1248:	41 15       	cp	r20, r1
    124a:	51 05       	cpc	r21, r1
    124c:	59 f1       	breq	.+86     	; 0x12a4 <stack_push+0x64>
	{
		return 1;
	}
	else
	{
		if (stack_empty)
    124e:	20 91 8c 07 	lds	r18, 0x078C	; 0x80078c <stack_empty>
    1252:	22 23       	and	r18, r18
    1254:	89 f0       	breq	.+34     	; 0x1278 <stack_push+0x38>
		{
			stack[sp] = value;
    1256:	9a 01       	movw	r18, r20
    1258:	22 0f       	add	r18, r18
    125a:	33 1f       	adc	r19, r19
    125c:	22 0f       	add	r18, r18
    125e:	33 1f       	adc	r19, r19
    1260:	f9 01       	movw	r30, r18
    1262:	e4 50       	subi	r30, 0x04	; 4
    1264:	fa 4f       	sbci	r31, 0xFA	; 250
    1266:	60 83       	st	Z, r22
    1268:	71 83       	std	Z+1, r23	; 0x01
    126a:	82 83       	std	Z+2, r24	; 0x02
    126c:	93 83       	std	Z+3, r25	; 0x03
			stack_empty = false;
    126e:	10 92 8c 07 	sts	0x078C, r1	; 0x80078c <stack_empty>
		}
		else
		{
			stack[sp--] = value;
		}
		return 0;
    1272:	80 e0       	ldi	r24, 0x00	; 0
    1274:	90 e0       	ldi	r25, 0x00	; 0
    1276:	08 95       	ret
			stack[sp] = value;
			stack_empty = false;
		}
		else
		{
			stack[sp--] = value;
    1278:	9a 01       	movw	r18, r20
    127a:	21 50       	subi	r18, 0x01	; 1
    127c:	31 09       	sbc	r19, r1
    127e:	30 93 8e 07 	sts	0x078E, r19	; 0x80078e <sp+0x1>
    1282:	20 93 8d 07 	sts	0x078D, r18	; 0x80078d <sp>
    1286:	9a 01       	movw	r18, r20
    1288:	22 0f       	add	r18, r18
    128a:	33 1f       	adc	r19, r19
    128c:	22 0f       	add	r18, r18
    128e:	33 1f       	adc	r19, r19
    1290:	f9 01       	movw	r30, r18
    1292:	e4 50       	subi	r30, 0x04	; 4
    1294:	fa 4f       	sbci	r31, 0xFA	; 250
    1296:	60 83       	st	Z, r22
    1298:	71 83       	std	Z+1, r23	; 0x01
    129a:	82 83       	std	Z+2, r24	; 0x02
    129c:	93 83       	std	Z+3, r25	; 0x03
		}
		return 0;
    129e:	80 e0       	ldi	r24, 0x00	; 0
    12a0:	90 e0       	ldi	r25, 0x00	; 0
    12a2:	08 95       	ret
********************************************************************************/
int stack_push(const uint32_t value)
{
	if (sp == 0)
	{
		return 1;
    12a4:	81 e0       	ldi	r24, 0x01	; 1
    12a6:	90 e0       	ldi	r25, 0x00	; 0
		{
			stack[sp--] = value;
		}
		return 0;
	}
}
    12a8:	08 95       	ret

000012aa <stack_pop>:
* stack_pop: Returnerar en byte POP:ed från botten av stacken. Om stacken är
             tom, sker ingen läsning och 0 returneras.
********************************************************************************/
uint32_t stack_pop(void)
{
	if (stack_empty)
    12aa:	80 91 8c 07 	lds	r24, 0x078C	; 0x80078c <stack_empty>
    12ae:	81 11       	cpse	r24, r1
    12b0:	29 c0       	rjmp	.+82     	; 0x1304 <stack_pop+0x5a>
	{
		return 0;
	}
	else
	{
		if (sp < STACK_ADDRESS_WIDTH - 1)
    12b2:	80 91 8d 07 	lds	r24, 0x078D	; 0x80078d <sp>
    12b6:	90 91 8e 07 	lds	r25, 0x078E	; 0x80078e <sp+0x1>
    12ba:	83 36       	cpi	r24, 0x63	; 99
    12bc:	91 05       	cpc	r25, r1
    12be:	98 f4       	brcc	.+38     	; 0x12e6 <stack_pop+0x3c>
		{
			return stack[sp++];
    12c0:	9c 01       	movw	r18, r24
    12c2:	2f 5f       	subi	r18, 0xFF	; 255
    12c4:	3f 4f       	sbci	r19, 0xFF	; 255
    12c6:	30 93 8e 07 	sts	0x078E, r19	; 0x80078e <sp+0x1>
    12ca:	20 93 8d 07 	sts	0x078D, r18	; 0x80078d <sp>
    12ce:	88 0f       	add	r24, r24
    12d0:	99 1f       	adc	r25, r25
    12d2:	88 0f       	add	r24, r24
    12d4:	99 1f       	adc	r25, r25
    12d6:	fc 01       	movw	r30, r24
    12d8:	e4 50       	subi	r30, 0x04	; 4
    12da:	fa 4f       	sbci	r31, 0xFA	; 250
    12dc:	60 81       	ld	r22, Z
    12de:	71 81       	ldd	r23, Z+1	; 0x01
    12e0:	82 81       	ldd	r24, Z+2	; 0x02
    12e2:	93 81       	ldd	r25, Z+3	; 0x03
    12e4:	08 95       	ret
		}
		else
		{
			stack_empty = true;
    12e6:	21 e0       	ldi	r18, 0x01	; 1
    12e8:	20 93 8c 07 	sts	0x078C, r18	; 0x80078c <stack_empty>
			return stack[sp];
    12ec:	88 0f       	add	r24, r24
    12ee:	99 1f       	adc	r25, r25
    12f0:	88 0f       	add	r24, r24
    12f2:	99 1f       	adc	r25, r25
    12f4:	fc 01       	movw	r30, r24
    12f6:	e4 50       	subi	r30, 0x04	; 4
    12f8:	fa 4f       	sbci	r31, 0xFA	; 250
    12fa:	60 81       	ld	r22, Z
    12fc:	71 81       	ldd	r23, Z+1	; 0x01
    12fe:	82 81       	ldd	r24, Z+2	; 0x02
    1300:	93 81       	ldd	r25, Z+3	; 0x03
    1302:	08 95       	ret
********************************************************************************/
uint32_t stack_pop(void)
{
	if (stack_empty)
	{
		return 0;
    1304:	60 e0       	ldi	r22, 0x00	; 0
    1306:	70 e0       	ldi	r23, 0x00	; 0
    1308:	cb 01       	movw	r24, r22
		{
			stack_empty = true;
			return stack[sp];
		}
	}
}
    130a:	08 95       	ret

0000130c <__subsf3>:
    130c:	50 58       	subi	r21, 0x80	; 128

0000130e <__addsf3>:
    130e:	bb 27       	eor	r27, r27
    1310:	aa 27       	eor	r26, r26
    1312:	0e 94 9e 09 	call	0x133c	; 0x133c <__addsf3x>
    1316:	0c 94 93 0a 	jmp	0x1526	; 0x1526 <__fp_round>
    131a:	0e 94 85 0a 	call	0x150a	; 0x150a <__fp_pscA>
    131e:	38 f0       	brcs	.+14     	; 0x132e <__addsf3+0x20>
    1320:	0e 94 8c 0a 	call	0x1518	; 0x1518 <__fp_pscB>
    1324:	20 f0       	brcs	.+8      	; 0x132e <__addsf3+0x20>
    1326:	39 f4       	brne	.+14     	; 0x1336 <__addsf3+0x28>
    1328:	9f 3f       	cpi	r25, 0xFF	; 255
    132a:	19 f4       	brne	.+6      	; 0x1332 <__addsf3+0x24>
    132c:	26 f4       	brtc	.+8      	; 0x1336 <__addsf3+0x28>
    132e:	0c 94 72 0a 	jmp	0x14e4	; 0x14e4 <__fp_nan>
    1332:	0e f4       	brtc	.+2      	; 0x1336 <__addsf3+0x28>
    1334:	e0 95       	com	r30
    1336:	e7 fb       	bst	r30, 7
    1338:	0c 94 6c 0a 	jmp	0x14d8	; 0x14d8 <__fp_inf>

0000133c <__addsf3x>:
    133c:	e9 2f       	mov	r30, r25
    133e:	0e 94 a4 0a 	call	0x1548	; 0x1548 <__fp_split3>
    1342:	58 f3       	brcs	.-42     	; 0x131a <__addsf3+0xc>
    1344:	ba 17       	cp	r27, r26
    1346:	62 07       	cpc	r22, r18
    1348:	73 07       	cpc	r23, r19
    134a:	84 07       	cpc	r24, r20
    134c:	95 07       	cpc	r25, r21
    134e:	20 f0       	brcs	.+8      	; 0x1358 <__addsf3x+0x1c>
    1350:	79 f4       	brne	.+30     	; 0x1370 <__addsf3x+0x34>
    1352:	a6 f5       	brtc	.+104    	; 0x13bc <__addsf3x+0x80>
    1354:	0c 94 c6 0a 	jmp	0x158c	; 0x158c <__fp_zero>
    1358:	0e f4       	brtc	.+2      	; 0x135c <__addsf3x+0x20>
    135a:	e0 95       	com	r30
    135c:	0b 2e       	mov	r0, r27
    135e:	ba 2f       	mov	r27, r26
    1360:	a0 2d       	mov	r26, r0
    1362:	0b 01       	movw	r0, r22
    1364:	b9 01       	movw	r22, r18
    1366:	90 01       	movw	r18, r0
    1368:	0c 01       	movw	r0, r24
    136a:	ca 01       	movw	r24, r20
    136c:	a0 01       	movw	r20, r0
    136e:	11 24       	eor	r1, r1
    1370:	ff 27       	eor	r31, r31
    1372:	59 1b       	sub	r21, r25
    1374:	99 f0       	breq	.+38     	; 0x139c <__addsf3x+0x60>
    1376:	59 3f       	cpi	r21, 0xF9	; 249
    1378:	50 f4       	brcc	.+20     	; 0x138e <__addsf3x+0x52>
    137a:	50 3e       	cpi	r21, 0xE0	; 224
    137c:	68 f1       	brcs	.+90     	; 0x13d8 <__addsf3x+0x9c>
    137e:	1a 16       	cp	r1, r26
    1380:	f0 40       	sbci	r31, 0x00	; 0
    1382:	a2 2f       	mov	r26, r18
    1384:	23 2f       	mov	r18, r19
    1386:	34 2f       	mov	r19, r20
    1388:	44 27       	eor	r20, r20
    138a:	58 5f       	subi	r21, 0xF8	; 248
    138c:	f3 cf       	rjmp	.-26     	; 0x1374 <__addsf3x+0x38>
    138e:	46 95       	lsr	r20
    1390:	37 95       	ror	r19
    1392:	27 95       	ror	r18
    1394:	a7 95       	ror	r26
    1396:	f0 40       	sbci	r31, 0x00	; 0
    1398:	53 95       	inc	r21
    139a:	c9 f7       	brne	.-14     	; 0x138e <__addsf3x+0x52>
    139c:	7e f4       	brtc	.+30     	; 0x13bc <__addsf3x+0x80>
    139e:	1f 16       	cp	r1, r31
    13a0:	ba 0b       	sbc	r27, r26
    13a2:	62 0b       	sbc	r22, r18
    13a4:	73 0b       	sbc	r23, r19
    13a6:	84 0b       	sbc	r24, r20
    13a8:	ba f0       	brmi	.+46     	; 0x13d8 <__addsf3x+0x9c>
    13aa:	91 50       	subi	r25, 0x01	; 1
    13ac:	a1 f0       	breq	.+40     	; 0x13d6 <__addsf3x+0x9a>
    13ae:	ff 0f       	add	r31, r31
    13b0:	bb 1f       	adc	r27, r27
    13b2:	66 1f       	adc	r22, r22
    13b4:	77 1f       	adc	r23, r23
    13b6:	88 1f       	adc	r24, r24
    13b8:	c2 f7       	brpl	.-16     	; 0x13aa <__addsf3x+0x6e>
    13ba:	0e c0       	rjmp	.+28     	; 0x13d8 <__addsf3x+0x9c>
    13bc:	ba 0f       	add	r27, r26
    13be:	62 1f       	adc	r22, r18
    13c0:	73 1f       	adc	r23, r19
    13c2:	84 1f       	adc	r24, r20
    13c4:	48 f4       	brcc	.+18     	; 0x13d8 <__addsf3x+0x9c>
    13c6:	87 95       	ror	r24
    13c8:	77 95       	ror	r23
    13ca:	67 95       	ror	r22
    13cc:	b7 95       	ror	r27
    13ce:	f7 95       	ror	r31
    13d0:	9e 3f       	cpi	r25, 0xFE	; 254
    13d2:	08 f0       	brcs	.+2      	; 0x13d6 <__addsf3x+0x9a>
    13d4:	b0 cf       	rjmp	.-160    	; 0x1336 <__addsf3+0x28>
    13d6:	93 95       	inc	r25
    13d8:	88 0f       	add	r24, r24
    13da:	08 f0       	brcs	.+2      	; 0x13de <__addsf3x+0xa2>
    13dc:	99 27       	eor	r25, r25
    13de:	ee 0f       	add	r30, r30
    13e0:	97 95       	ror	r25
    13e2:	87 95       	ror	r24
    13e4:	08 95       	ret

000013e6 <__fixsfdi>:
    13e6:	be e3       	ldi	r27, 0x3E	; 62
    13e8:	04 d0       	rcall	.+8      	; 0x13f2 <__fixunssfdi+0x2>
    13ea:	08 f4       	brcc	.+2      	; 0x13ee <__fixsfdi+0x8>
    13ec:	90 e8       	ldi	r25, 0x80	; 128
    13ee:	08 95       	ret

000013f0 <__fixunssfdi>:
    13f0:	bf e3       	ldi	r27, 0x3F	; 63
    13f2:	22 27       	eor	r18, r18
    13f4:	33 27       	eor	r19, r19
    13f6:	a9 01       	movw	r20, r18
    13f8:	0e 94 ac 0a 	call	0x1558	; 0x1558 <__fp_splitA>
    13fc:	60 f1       	brcs	.+88     	; 0x1456 <__fixunssfdi+0x66>
    13fe:	9f 57       	subi	r25, 0x7F	; 127
    1400:	48 f1       	brcs	.+82     	; 0x1454 <__fixunssfdi+0x64>
    1402:	b9 17       	cp	r27, r25
    1404:	40 f1       	brcs	.+80     	; 0x1456 <__fixunssfdi+0x66>
    1406:	bf e3       	ldi	r27, 0x3F	; 63
    1408:	b9 1b       	sub	r27, r25
    140a:	99 27       	eor	r25, r25
    140c:	b8 50       	subi	r27, 0x08	; 8
    140e:	3a f4       	brpl	.+14     	; 0x141e <__fixunssfdi+0x2e>
    1410:	66 0f       	add	r22, r22
    1412:	77 1f       	adc	r23, r23
    1414:	88 1f       	adc	r24, r24
    1416:	99 1f       	adc	r25, r25
    1418:	b3 95       	inc	r27
    141a:	d2 f3       	brmi	.-12     	; 0x1410 <__fixunssfdi+0x20>
    141c:	16 c0       	rjmp	.+44     	; 0x144a <__fixunssfdi+0x5a>
    141e:	b8 50       	subi	r27, 0x08	; 8
    1420:	4a f0       	brmi	.+18     	; 0x1434 <__fixunssfdi+0x44>
    1422:	23 2f       	mov	r18, r19
    1424:	34 2f       	mov	r19, r20
    1426:	45 2f       	mov	r20, r21
    1428:	56 2f       	mov	r21, r22
    142a:	67 2f       	mov	r22, r23
    142c:	78 2f       	mov	r23, r24
    142e:	88 27       	eor	r24, r24
    1430:	b8 50       	subi	r27, 0x08	; 8
    1432:	ba f7       	brpl	.-18     	; 0x1422 <__fixunssfdi+0x32>
    1434:	b8 5f       	subi	r27, 0xF8	; 248
    1436:	49 f0       	breq	.+18     	; 0x144a <__fixunssfdi+0x5a>
    1438:	86 95       	lsr	r24
    143a:	77 95       	ror	r23
    143c:	67 95       	ror	r22
    143e:	57 95       	ror	r21
    1440:	47 95       	ror	r20
    1442:	37 95       	ror	r19
    1444:	27 95       	ror	r18
    1446:	ba 95       	dec	r27
    1448:	b9 f7       	brne	.-18     	; 0x1438 <__fixunssfdi+0x48>
    144a:	16 f4       	brtc	.+4      	; 0x1450 <__fixunssfdi+0x60>
    144c:	0e 94 75 0a 	call	0x14ea	; 0x14ea <__fp_negdi>
    1450:	88 94       	clc
    1452:	08 95       	ret
    1454:	88 94       	clc
    1456:	60 e0       	ldi	r22, 0x00	; 0
    1458:	70 e0       	ldi	r23, 0x00	; 0
    145a:	cb 01       	movw	r24, r22
    145c:	08 95       	ret

0000145e <__floatunsisf>:
    145e:	e8 94       	clt
    1460:	09 c0       	rjmp	.+18     	; 0x1474 <__floatsisf+0x12>

00001462 <__floatsisf>:
    1462:	97 fb       	bst	r25, 7
    1464:	3e f4       	brtc	.+14     	; 0x1474 <__floatsisf+0x12>
    1466:	90 95       	com	r25
    1468:	80 95       	com	r24
    146a:	70 95       	com	r23
    146c:	61 95       	neg	r22
    146e:	7f 4f       	sbci	r23, 0xFF	; 255
    1470:	8f 4f       	sbci	r24, 0xFF	; 255
    1472:	9f 4f       	sbci	r25, 0xFF	; 255
    1474:	99 23       	and	r25, r25
    1476:	a9 f0       	breq	.+42     	; 0x14a2 <__floatsisf+0x40>
    1478:	f9 2f       	mov	r31, r25
    147a:	96 e9       	ldi	r25, 0x96	; 150
    147c:	bb 27       	eor	r27, r27
    147e:	93 95       	inc	r25
    1480:	f6 95       	lsr	r31
    1482:	87 95       	ror	r24
    1484:	77 95       	ror	r23
    1486:	67 95       	ror	r22
    1488:	b7 95       	ror	r27
    148a:	f1 11       	cpse	r31, r1
    148c:	f8 cf       	rjmp	.-16     	; 0x147e <__floatsisf+0x1c>
    148e:	fa f4       	brpl	.+62     	; 0x14ce <__floatsisf+0x6c>
    1490:	bb 0f       	add	r27, r27
    1492:	11 f4       	brne	.+4      	; 0x1498 <__floatsisf+0x36>
    1494:	60 ff       	sbrs	r22, 0
    1496:	1b c0       	rjmp	.+54     	; 0x14ce <__floatsisf+0x6c>
    1498:	6f 5f       	subi	r22, 0xFF	; 255
    149a:	7f 4f       	sbci	r23, 0xFF	; 255
    149c:	8f 4f       	sbci	r24, 0xFF	; 255
    149e:	9f 4f       	sbci	r25, 0xFF	; 255
    14a0:	16 c0       	rjmp	.+44     	; 0x14ce <__floatsisf+0x6c>
    14a2:	88 23       	and	r24, r24
    14a4:	11 f0       	breq	.+4      	; 0x14aa <__floatsisf+0x48>
    14a6:	96 e9       	ldi	r25, 0x96	; 150
    14a8:	11 c0       	rjmp	.+34     	; 0x14cc <__floatsisf+0x6a>
    14aa:	77 23       	and	r23, r23
    14ac:	21 f0       	breq	.+8      	; 0x14b6 <__floatsisf+0x54>
    14ae:	9e e8       	ldi	r25, 0x8E	; 142
    14b0:	87 2f       	mov	r24, r23
    14b2:	76 2f       	mov	r23, r22
    14b4:	05 c0       	rjmp	.+10     	; 0x14c0 <__floatsisf+0x5e>
    14b6:	66 23       	and	r22, r22
    14b8:	71 f0       	breq	.+28     	; 0x14d6 <__floatsisf+0x74>
    14ba:	96 e8       	ldi	r25, 0x86	; 134
    14bc:	86 2f       	mov	r24, r22
    14be:	70 e0       	ldi	r23, 0x00	; 0
    14c0:	60 e0       	ldi	r22, 0x00	; 0
    14c2:	2a f0       	brmi	.+10     	; 0x14ce <__floatsisf+0x6c>
    14c4:	9a 95       	dec	r25
    14c6:	66 0f       	add	r22, r22
    14c8:	77 1f       	adc	r23, r23
    14ca:	88 1f       	adc	r24, r24
    14cc:	da f7       	brpl	.-10     	; 0x14c4 <__floatsisf+0x62>
    14ce:	88 0f       	add	r24, r24
    14d0:	96 95       	lsr	r25
    14d2:	87 95       	ror	r24
    14d4:	97 f9       	bld	r25, 7
    14d6:	08 95       	ret

000014d8 <__fp_inf>:
    14d8:	97 f9       	bld	r25, 7
    14da:	9f 67       	ori	r25, 0x7F	; 127
    14dc:	80 e8       	ldi	r24, 0x80	; 128
    14de:	70 e0       	ldi	r23, 0x00	; 0
    14e0:	60 e0       	ldi	r22, 0x00	; 0
    14e2:	08 95       	ret

000014e4 <__fp_nan>:
    14e4:	9f ef       	ldi	r25, 0xFF	; 255
    14e6:	80 ec       	ldi	r24, 0xC0	; 192
    14e8:	08 95       	ret

000014ea <__fp_negdi>:
    14ea:	90 95       	com	r25
    14ec:	80 95       	com	r24
    14ee:	70 95       	com	r23
    14f0:	60 95       	com	r22
    14f2:	50 95       	com	r21
    14f4:	40 95       	com	r20
    14f6:	30 95       	com	r19
    14f8:	21 95       	neg	r18
    14fa:	3f 4f       	sbci	r19, 0xFF	; 255
    14fc:	4f 4f       	sbci	r20, 0xFF	; 255
    14fe:	5f 4f       	sbci	r21, 0xFF	; 255
    1500:	6f 4f       	sbci	r22, 0xFF	; 255
    1502:	7f 4f       	sbci	r23, 0xFF	; 255
    1504:	8f 4f       	sbci	r24, 0xFF	; 255
    1506:	9f 4f       	sbci	r25, 0xFF	; 255
    1508:	08 95       	ret

0000150a <__fp_pscA>:
    150a:	00 24       	eor	r0, r0
    150c:	0a 94       	dec	r0
    150e:	16 16       	cp	r1, r22
    1510:	17 06       	cpc	r1, r23
    1512:	18 06       	cpc	r1, r24
    1514:	09 06       	cpc	r0, r25
    1516:	08 95       	ret

00001518 <__fp_pscB>:
    1518:	00 24       	eor	r0, r0
    151a:	0a 94       	dec	r0
    151c:	12 16       	cp	r1, r18
    151e:	13 06       	cpc	r1, r19
    1520:	14 06       	cpc	r1, r20
    1522:	05 06       	cpc	r0, r21
    1524:	08 95       	ret

00001526 <__fp_round>:
    1526:	09 2e       	mov	r0, r25
    1528:	03 94       	inc	r0
    152a:	00 0c       	add	r0, r0
    152c:	11 f4       	brne	.+4      	; 0x1532 <__fp_round+0xc>
    152e:	88 23       	and	r24, r24
    1530:	52 f0       	brmi	.+20     	; 0x1546 <__fp_round+0x20>
    1532:	bb 0f       	add	r27, r27
    1534:	40 f4       	brcc	.+16     	; 0x1546 <__fp_round+0x20>
    1536:	bf 2b       	or	r27, r31
    1538:	11 f4       	brne	.+4      	; 0x153e <__fp_round+0x18>
    153a:	60 ff       	sbrs	r22, 0
    153c:	04 c0       	rjmp	.+8      	; 0x1546 <__fp_round+0x20>
    153e:	6f 5f       	subi	r22, 0xFF	; 255
    1540:	7f 4f       	sbci	r23, 0xFF	; 255
    1542:	8f 4f       	sbci	r24, 0xFF	; 255
    1544:	9f 4f       	sbci	r25, 0xFF	; 255
    1546:	08 95       	ret

00001548 <__fp_split3>:
    1548:	57 fd       	sbrc	r21, 7
    154a:	90 58       	subi	r25, 0x80	; 128
    154c:	44 0f       	add	r20, r20
    154e:	55 1f       	adc	r21, r21
    1550:	59 f0       	breq	.+22     	; 0x1568 <__fp_splitA+0x10>
    1552:	5f 3f       	cpi	r21, 0xFF	; 255
    1554:	71 f0       	breq	.+28     	; 0x1572 <__fp_splitA+0x1a>
    1556:	47 95       	ror	r20

00001558 <__fp_splitA>:
    1558:	88 0f       	add	r24, r24
    155a:	97 fb       	bst	r25, 7
    155c:	99 1f       	adc	r25, r25
    155e:	61 f0       	breq	.+24     	; 0x1578 <__fp_splitA+0x20>
    1560:	9f 3f       	cpi	r25, 0xFF	; 255
    1562:	79 f0       	breq	.+30     	; 0x1582 <__fp_splitA+0x2a>
    1564:	87 95       	ror	r24
    1566:	08 95       	ret
    1568:	12 16       	cp	r1, r18
    156a:	13 06       	cpc	r1, r19
    156c:	14 06       	cpc	r1, r20
    156e:	55 1f       	adc	r21, r21
    1570:	f2 cf       	rjmp	.-28     	; 0x1556 <__fp_split3+0xe>
    1572:	46 95       	lsr	r20
    1574:	f1 df       	rcall	.-30     	; 0x1558 <__fp_splitA>
    1576:	08 c0       	rjmp	.+16     	; 0x1588 <__fp_splitA+0x30>
    1578:	16 16       	cp	r1, r22
    157a:	17 06       	cpc	r1, r23
    157c:	18 06       	cpc	r1, r24
    157e:	99 1f       	adc	r25, r25
    1580:	f1 cf       	rjmp	.-30     	; 0x1564 <__fp_splitA+0xc>
    1582:	86 95       	lsr	r24
    1584:	71 05       	cpc	r23, r1
    1586:	61 05       	cpc	r22, r1
    1588:	08 94       	sec
    158a:	08 95       	ret

0000158c <__fp_zero>:
    158c:	e8 94       	clt

0000158e <__fp_szero>:
    158e:	bb 27       	eor	r27, r27
    1590:	66 27       	eor	r22, r22
    1592:	77 27       	eor	r23, r23
    1594:	cb 01       	movw	r24, r22
    1596:	97 f9       	bld	r25, 7
    1598:	08 95       	ret

0000159a <__tablejump2__>:
    159a:	ee 0f       	add	r30, r30
    159c:	ff 1f       	adc	r31, r31
    159e:	05 90       	lpm	r0, Z+
    15a0:	f4 91       	lpm	r31, Z
    15a2:	e0 2d       	mov	r30, r0
    15a4:	09 94       	ijmp

000015a6 <__ashrdi3>:
    15a6:	97 fb       	bst	r25, 7
    15a8:	10 f8       	bld	r1, 0

000015aa <__lshrdi3>:
    15aa:	16 94       	lsr	r1
    15ac:	00 08       	sbc	r0, r0
    15ae:	0f 93       	push	r16
    15b0:	08 30       	cpi	r16, 0x08	; 8
    15b2:	98 f0       	brcs	.+38     	; 0x15da <__lshrdi3+0x30>
    15b4:	08 50       	subi	r16, 0x08	; 8
    15b6:	23 2f       	mov	r18, r19
    15b8:	34 2f       	mov	r19, r20
    15ba:	45 2f       	mov	r20, r21
    15bc:	56 2f       	mov	r21, r22
    15be:	67 2f       	mov	r22, r23
    15c0:	78 2f       	mov	r23, r24
    15c2:	89 2f       	mov	r24, r25
    15c4:	90 2d       	mov	r25, r0
    15c6:	f4 cf       	rjmp	.-24     	; 0x15b0 <__lshrdi3+0x6>
    15c8:	05 94       	asr	r0
    15ca:	97 95       	ror	r25
    15cc:	87 95       	ror	r24
    15ce:	77 95       	ror	r23
    15d0:	67 95       	ror	r22
    15d2:	57 95       	ror	r21
    15d4:	47 95       	ror	r20
    15d6:	37 95       	ror	r19
    15d8:	27 95       	ror	r18
    15da:	0a 95       	dec	r16
    15dc:	aa f7       	brpl	.-22     	; 0x15c8 <__lshrdi3+0x1e>
    15de:	0f 91       	pop	r16
    15e0:	08 95       	ret

000015e2 <_exit>:
    15e2:	f8 94       	cli

000015e4 <__stop_program>:
    15e4:	ff cf       	rjmp	.-2      	; 0x15e4 <__stop_program>
