
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _088_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     1    0.002654    0.017904    0.008773    2.008773 v rst (in)
                                                         rst (net)
                      0.017904    0.000000    2.008773 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.006807    0.091273    0.171775    2.180548 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.091273    0.000261    2.180809 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.101659    0.200212    0.377095    2.557904 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.202109    0.015741    2.573644 v fanout19/A (sky130_fd_sc_hd__buf_2)
     6    0.035487    0.170997    0.411626    2.985270 v fanout19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.170997    0.000427    2.985697 v _064_/A (sky130_fd_sc_hd__inv_2)
     1    0.004387    0.063933    0.114431    3.100128 ^ _064_/Y (sky130_fd_sc_hd__inv_2)
                                                         _017_ (net)
                      0.063933    0.000100    3.100228 ^ _088_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              3.100228   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.070553    0.508652    0.361748   10.361748 ^ clk (in)
                                                         clk (net)
                      0.509859    0.000000   10.361748 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.069698    0.138006    0.466763   10.828511 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.139978    0.012863   10.841374 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.070757    0.135602    0.314389   11.155764 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.136251    0.006612   11.162375 ^ _088_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   10.912375   clock uncertainty
                                  0.000000   10.912375   clock reconvergence pessimism
                                  0.486878   11.399254   library recovery time
                                             11.399254   data required time
---------------------------------------------------------------------------------------------
                                             11.399254   data required time
                                             -3.100228   data arrival time
---------------------------------------------------------------------------------------------
                                              8.299026   slack (MET)


Startpoint: _101_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.070553    0.508652    0.361748    0.361748 ^ clk (in)
                                                         clk (net)
                      0.509859    0.000000    0.361748 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.069698    0.138006    0.466763    0.828511 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.138024    0.001304    0.829815 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.095927    0.171104    0.337518    1.167333 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171303    0.004791    1.172124 ^ _101_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.004219    0.088747    0.795335    1.967459 v _101_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net12 (net)
                      0.088747    0.000147    1.967606 v output12/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.166410    0.353741    2.321347 v output12/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[4] (net)
                      0.166411    0.000748    2.322094 v sine_out[4] (out)
                                              2.322094   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.322094   data arrival time
---------------------------------------------------------------------------------------------
                                              5.427906   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     15     -5 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
