{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510607942972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510607942981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 16:19:02 2017 " "Processing started: Mon Nov 13 16:19:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510607942981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607942981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607942981 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1510607943113 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1510607943113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510607943449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510607943449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607951443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951443 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE0_NANO.v(107) " "Verilog HDL Module Instantiation warning at DE0_NANO.v(107): ignored dangling comma in List of Port Connections" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 107 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1510607951452 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE0_NANO DE0_NANO.v(32) " "Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE0_NANO\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607951453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607951454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607951486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510607951622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 DE0_NANO.v(207) " "Verilog HDL assignment warning at DE0_NANO.v(207): truncated value with size 10 to match size of target (5)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510607951634 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 DE0_NANO.v(208) " "Verilog HDL assignment warning at DE0_NANO.v(208): truncated value with size 10 to match size of target (5)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510607951634 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LAST_POS DE0_NANO.v(173) " "Verilog HDL Always Construct warning at DE0_NANO.v(173): inferring latch(es) for variable \"LAST_POS\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510607951635 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..1\] DE0_NANO.v(48) " "Output port \"LED\[7..1\]\" at DE0_NANO.v(48) has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510607951638 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951645 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[0\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951655 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951659 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951661 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[1\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951661 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951661 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951666 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951667 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951667 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951667 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951667 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951667 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951667 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951667 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951667 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[2\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951670 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951672 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951672 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951672 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951672 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951672 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951672 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[3\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951680 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951680 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951680 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951680 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951686 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951686 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951686 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951686 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951686 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951686 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951686 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951686 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[4\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951692 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951726 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951726 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951726 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951726 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951726 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951726 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951726 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951726 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[5\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951730 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[6\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951736 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951739 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[7\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951740 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[5\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[5\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[5\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[6\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[6\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[6\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[7\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[7\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[7\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[8\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[8\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[8\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951746 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[9\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951746 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[9\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951746 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[9\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951746 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[10\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951746 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[10\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951746 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"wall_grid\[8\]\[10\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951746 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[3\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[4\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[5\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[6\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[7\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[8\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[8\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[9\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[9\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LAST_POS\[10\] DE0_NANO.v(173) " "Inferred latch for \"LAST_POS\[10\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[0\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951749 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951749 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951749 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[1\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[2\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[3\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[0\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[0\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[1\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[1\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[2\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[2\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951753 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[3\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[3\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[4\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[4\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951755 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[5\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[5\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951755 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[6\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[6\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951755 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[7\] DE0_NANO.v(173) " "Inferred latch for \"colors\[4\]\[7\]\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607951755 "|DE0_NANO"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1510607951774 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wall_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wall_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1510607951774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607951857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510607951858 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510607951858 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:slave " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:slave\"" {  } { { "DE0_NANO.v" "slave" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607951859 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE0_NANO.v" "Div0" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 207 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952413 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE0_NANO.v" "Div1" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 208 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952413 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510607952413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607952446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607952447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607952447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607952447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510607952447 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510607952447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607952489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607952489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607952505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607952505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607952525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607952525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607952573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607952573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/3400 Lab 4/lab4/FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510607952608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607952608 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510607952802 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[7\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[9\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[11\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[13\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[15\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[17\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[19\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[21\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[23\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[28\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1510607952835 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1510607952835 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "bidirectional pin \"GPIO_1_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "bidirectional pin \"GPIO_1_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "bidirectional pin \"GPIO_1_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[0\] " "bidirectional pin \"GPIO_0_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[1\] " "bidirectional pin \"GPIO_0_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[2\] " "bidirectional pin \"GPIO_0_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[3\] " "bidirectional pin \"GPIO_0_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[4\] " "bidirectional pin \"GPIO_0_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[6\] " "bidirectional pin \"GPIO_0_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[8\] " "bidirectional pin \"GPIO_0_D\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[10\] " "bidirectional pin \"GPIO_0_D\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "bidirectional pin \"GPIO_0_D\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "bidirectional pin \"GPIO_0_D\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[0\] " "bidirectional pin \"GPIO_1_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[1\] " "bidirectional pin \"GPIO_1_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[2\] " "bidirectional pin \"GPIO_1_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[3\] " "bidirectional pin \"GPIO_1_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[4\] " "bidirectional pin \"GPIO_1_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[5\] " "bidirectional pin \"GPIO_1_D\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[6\] " "bidirectional pin \"GPIO_1_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[7\] " "bidirectional pin \"GPIO_1_D\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[8\] " "bidirectional pin \"GPIO_1_D\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "bidirectional pin \"GPIO_1_D\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[10\] " "bidirectional pin \"GPIO_1_D\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "bidirectional pin \"GPIO_1_D\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[12\] " "bidirectional pin \"GPIO_1_D\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "bidirectional pin \"GPIO_1_D\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[14\] " "bidirectional pin \"GPIO_1_D\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[15\] " "bidirectional pin \"GPIO_1_D\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[16\] " "bidirectional pin \"GPIO_1_D\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[17\] " "bidirectional pin \"GPIO_1_D\[17\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[18\] " "bidirectional pin \"GPIO_1_D\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "bidirectional pin \"GPIO_1_D\[19\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[20\] " "bidirectional pin \"GPIO_1_D\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[21\] " "bidirectional pin \"GPIO_1_D\[21\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[22\] " "bidirectional pin \"GPIO_1_D\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "bidirectional pin \"GPIO_1_D\[23\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "bidirectional pin \"GPIO_1_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "bidirectional pin \"GPIO_1_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "bidirectional pin \"GPIO_1_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "bidirectional pin \"GPIO_1_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "bidirectional pin \"GPIO_1_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "bidirectional pin \"GPIO_1_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1510607952839 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1510607952839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[5\]\[0\] " "Latch wall_grid\[1\]\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952853 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[3\]\[0\] " "Latch wall_grid\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952853 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[1\]\[0\] " "Latch wall_grid\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952855 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[7\]\[0\] " "Latch wall_grid\[1\]\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952855 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[9\]\[0\] " "Latch wall_grid\[1\]\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952855 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[1\]\[1\] " "Latch wall_grid\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952856 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[2\]\[1\] " "Latch wall_grid\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952856 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[0\]\[1\] " "Latch wall_grid\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952856 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[3\]\[1\] " "Latch wall_grid\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952858 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[6\]\[1\] " "Latch wall_grid\[0\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952858 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[5\]\[1\] " "Latch wall_grid\[0\]\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952858 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[4\]\[1\] " "Latch wall_grid\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952858 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[7\]\[1\] " "Latch wall_grid\[0\]\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952859 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[8\]\[1\] " "Latch wall_grid\[0\]\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952859 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[9\]\[1\] " "Latch wall_grid\[0\]\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952862 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[0\]\[10\]\[1\] " "Latch wall_grid\[0\]\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952862 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[8\]\[1\] " "Latch wall_grid\[1\]\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952862 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[2\]\[1\] " "Latch wall_grid\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952862 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[0\]\[1\] " "Latch wall_grid\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952862 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[10\]\[1\] " "Latch wall_grid\[1\]\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952862 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[4\]\[1\] " "Latch wall_grid\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952865 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wall_grid\[1\]\[6\]\[1\] " "Latch wall_grid\[1\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_slave:slave\|dout_q\[7\] " "Ports D and ENA on the latch are fed by the same signal spi_slave:slave\|dout_q\[7\]" {  } { { "spi_slave.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/spi_slave.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510607952865 ""}  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510607952865 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[5\]~synth " "Node \"GPIO_0_D\[5\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[7\]~synth " "Node \"GPIO_0_D\[7\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[9\]~synth " "Node \"GPIO_0_D\[9\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[11\]~synth " "Node \"GPIO_0_D\[11\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[13\]~synth " "Node \"GPIO_0_D\[13\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[15\]~synth " "Node \"GPIO_0_D\[15\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[17\]~synth " "Node \"GPIO_0_D\[17\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[19\]~synth " "Node \"GPIO_0_D\[19\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[21\]~synth " "Node \"GPIO_0_D\[21\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[23\]~synth " "Node \"GPIO_0_D\[23\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[28\]~synth " "Node \"GPIO_1_D\[28\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607952939 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1510607952939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607952942 "|DE0_NANO|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607952942 "|DE0_NANO|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607952942 "|DE0_NANO|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607952942 "|DE0_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607952942 "|DE0_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607952942 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510607952942 "|DE0_NANO|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510607952942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510607953007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510607954036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510607954036 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607954507 "|DE0_NANO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607954507 "|DE0_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607954507 "|DE0_NANO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607954507 "|DE0_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607954507 "|DE0_NANO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607954507 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607954507 "|DE0_NANO|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607954507 "|DE0_NANO|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "D:/3400 Lab 4/lab4/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510607954507 "|DE0_NANO|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510607954507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "466 " "Implemented 466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510607954511 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510607954511 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1510607954511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510607954511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510607954511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510607954703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 16:19:14 2017 " "Processing ended: Mon Nov 13 16:19:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510607954703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510607954703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510607954703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510607954703 ""}
