[
    {
        "doi": "10.1109/ISSCC.2001.912399",
        "cat_title": "Signal Processing for Storage and Coding",
        "cat_num": 12,
        "title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 1,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents the front cover and table of contents from the conference proceedings.",
        "article_number": 912399,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912399",
        "html_url": "https://ieeexplore.ieee.org/document/912399/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 1,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": " ",
        "end_page": " "
    },
    {
        "doi": "10.1109/ISSCC.2001.912406",
        "cat_title": "Plenary Session",
        "cat_num": 1,
        "title": "i-mode: the mobile Internet service of the 21st century",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 2,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT DoCoMo, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087809040",
                    "id": 37087809040,
                    "full_name": "K. Enoki",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Amid the continuing technological innovations of cellular phone services, the \"i-mode\" has leapt into the spotlight as a service in the 21st century. In addition to traditional voice communications, the i-mode, by achieving an Internet connection, offers mobile banking, ticket reservations, and other services simply with the press of an i-mode key. The user connects to the information provider via the i-mode server through the packet network; the fee is based on data volume rather than usage time. E-mail can be sent and received not only between two i-mode phones, but via the Internet as well. i-mode has gradually evolved into a multimedia service. This evolution is also having an effect on cellular phone component parts, particularly ICs, LCDs, and battery technologies. Rapid development of i-mode services, the future of these services, and their impact on IC technologies and other parts technologies that will have an important meaning in the context of these services are discussed.",
        "article_number": 912406,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912406",
        "html_url": "https://ieeexplore.ieee.org/document/912406/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 12,
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Web and internet services",
                    "Cellular phones",
                    "Technological innovation",
                    "Mobile communication",
                    "Banking",
                    "Network servers",
                    "Web server",
                    "Electronic mail",
                    "Batteries",
                    "Context-aware services"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912406/",
        "end_page": "15"
    },
    {
        "doi": "10.1109/ISSCC.2001.912409",
        "cat_title": "Plenary Session",
        "cat_num": 1,
        "title": "Broadband access: the last mile",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 3,
        "authors": {
            "authors": [
                {
                    "affiliation": "Alcatel Microelectron., Zaventum, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37390430000",
                    "id": 37390430000,
                    "full_name": "L. Cloetens",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Driven by deregulation, a multitude of new transmission technologies have been deployed and standardized in recent years. The classical plain old telephony service (POTS) network is reused for DSL applications. Optical fiber is increasingly deployed in new networks, though its cost is still high. Air interface is used in sparsely-populated areas when deployment speed is needed. Although all these media intend to bring broadband to the home, they do it differently, using transmission principles which affect parameters such as line coding and equalization. They offer different bandwidths (less for twisted pair, highest for optical fiber) and differ in network topology (point-to-point or point-to-multi-point). Because of complex evolving standards, proposed architectures are at least partly based on programmable platforms consisting of DSPs, standard processors, and control memories. This approach is complemented by downloadable software. Design is dominated by analog aspects. Achieving transmitter performance with reasonable power consumption needs to be tackled by new structures for analog drivers, power amplifiers, ADCs, and DACs. Three families of access technology are discussed: DSL, best-known of the broadband technologies, outpacing the others in deployment speed; wireless in the local loop (WLL) and local multipoint distribution system (LMDS); and point-to-multipoint optical (PON) offering large bandwidth.",
        "article_number": 912409,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912409",
        "html_url": "https://ieeexplore.ieee.org/document/912409/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 18,
        "citing_paper_count": 8,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DSL",
                    "Optical fibers",
                    "Bandwidth",
                    "Optical transmitters",
                    "Passive optical networks",
                    "Telephony",
                    "Costs",
                    "Network topology",
                    "Computer architecture",
                    "Digital signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912409/",
        "end_page": "21"
    },
    {
        "doi": "10.1109/ISSCC.2001.912412",
        "cat_title": "Plenary Session",
        "cat_num": 1,
        "title": "Microprocessors for the new millennium: Challenges, opportunities, and new frontiers",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 4,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282165600",
                    "id": 37282165600,
                    "full_name": "P.P. Gelsinger",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "As designs become more complex, technology scaling more difficult, and power issues more pressing, \"business as usual\" no longer suffices, if the industry is to continue its long-standing tradition of microprocessor innovation. To provide means for system performance advancements and power management, there must be focus on all aspects of the computing platform-architecture, micro-architecture, bus memory, and I/O performance-much more than in the past. Multithreading and multi-core computer micro-architectures will increase both general-purpose and networking processor MIPS. Transaction-focused server processors will benefit from large on-die caches. Special-purpose architectures and circuit techniques will be required to deliver performance with higher efficiency. Future microprocessors will evolve as integration of DSP capabilities becomes imperative to enable such applications as media-rich communications, computer vision, and speech recognition. These advances in processing natural data will lead to a change in the computing paradigm from today's data-based, machine-based computing to tomorrow's knowledge-based, human-based computing. As the Internet becomes more integral to businesses and consumers, there will be new uses for and users of microprocessors. All this can be accomplished only with wired and wireless high-bandwidth Internet connectivity, driven by high-performance computer servers to fulfil the demand of computing in the Internet economy.",
        "article_number": 912412,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912412",
        "html_url": "https://ieeexplore.ieee.org/document/912412/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 22,
        "citing_paper_count": 78,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Internet",
                    "Memory management",
                    "Pressing",
                    "Technological innovation",
                    "System performance",
                    "Energy management",
                    "Power system management",
                    "Multithreading",
                    "Computer networks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912412/",
        "end_page": "25"
    },
    {
        "doi": "10.1109/ISSCC.2001.912417",
        "cat_title": "Non-Volatile Memories",
        "cat_num": 2,
        "title": "A 3.3 V 1 Gb multi-level NAND flash memory with non-uniform threshold voltage distribution",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 5,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Kyunggi, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087308093",
                    "id": 37087308093,
                    "full_name": "Taehee Cho",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087197141",
                    "id": 37087197141,
                    "full_name": "Young-Taek Lee",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087172687",
                    "id": 37087172687,
                    "full_name": "Euncheol Kim",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087307958",
                    "id": 37087307958,
                    "full_name": "Jinwook Lee",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087307712",
                    "id": 37087307712,
                    "full_name": "Sunmi Choi",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087307461",
                    "id": 37087307461,
                    "full_name": "Seungjae Lee",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087310518",
                    "id": 37087310518,
                    "full_name": "Dong-Hwan Kim",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266013",
                    "id": 37087266013,
                    "full_name": "Wook-Kee Han",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266178",
                    "id": 37087266178,
                    "full_name": "Young-Ho Lim",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087292449",
                    "id": 37087292449,
                    "full_name": "Jae-Duk Lee",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266723",
                    "id": 37087266723,
                    "full_name": "Jung-Dal Choi",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086984009",
                    "id": 37086984009,
                    "full_name": "Kang-Deog Suh",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1 Gb NAND flash memory with 2b per cell uses 0.15 /spl mu/m CMOS and achieves simultaneous operation of 4 independent banks with 1.6 GMB/s program throughput. Fusing enables changing to 512 Mb 1b-per-cell NAND flash memory. Wordline ramping minimizes noise and peak current. Disturb mechanisms and noise related V/sub TH/ distribution shifts are minimized to improve read margins.",
        "article_number": 912417,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912417",
        "html_url": "https://ieeexplore.ieee.org/document/912417/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 28,
        "citing_paper_count": 11,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Threshold voltage",
                    "Capacitance",
                    "Coupling circuits",
                    "Consumer electronics",
                    "Costs",
                    "Design optimization",
                    "Acceleration",
                    "Size control",
                    "Timing",
                    "Interference"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912417/",
        "end_page": "29"
    },
    {
        "doi": "10.1109/ISSCC.2001.912419",
        "cat_title": "Non-Volatile Memories",
        "cat_num": 2,
        "title": "A 126.6 mm/sup 2/ AND-type 512 Mb flash memory with 1.8 V power supply",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 6,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089114971",
                    "id": 37089114971,
                    "full_name": "T. Ishii",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087397261",
                    "id": 37087397261,
                    "full_name": "K. Oshima",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277539600",
                    "id": 37277539600,
                    "full_name": "H. Sato",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274654900",
                    "id": 37274654900,
                    "full_name": "S. Noda",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37593382900",
                    "id": 37593382900,
                    "full_name": "J. Kishimoto",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337791200",
                    "id": 37337791200,
                    "full_name": "H. Kotani",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352597500",
                    "id": 37352597500,
                    "full_name": "A. Nozoe",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273897300",
                    "id": 37273897300,
                    "full_name": "K. Furusawa",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37738683300",
                    "id": 37738683300,
                    "full_name": "T. Yoshitake",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344810800",
                    "id": 37344810800,
                    "full_name": "M. Kato",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670983",
                    "id": 37088670983,
                    "full_name": "M. Takaheshi",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37615031500",
                    "id": 37615031500,
                    "full_name": "A. Sato",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671041",
                    "id": 37088671041,
                    "full_name": "S. Kubano",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352596000",
                    "id": 37352596000,
                    "full_name": "K. Manita",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37736403000",
                    "id": 37736403000,
                    "full_name": "K. Koda",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37336471800",
                    "id": 37336471800,
                    "full_name": "T. Nakayama",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37390208100",
                    "id": 37390208100,
                    "full_name": "A. Hosogane",
                    "author_order": 17
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 512 Mb AND-type flash memory in 0.18 /spl mu/m CMOS achieves 126.6 mm/sup 2/ die size, uses a multilevel technique, and adapts to 1.8 V operation. In addition, a read-modify-write mode enables programming free from pre-programmed states.",
        "article_number": 912419,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912419",
        "html_url": "https://ieeexplore.ieee.org/document/912419/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 30,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Power supplies",
                    "Low voltage",
                    "Charge pumps",
                    "Parasitic capacitance",
                    "Semiconductor device modeling",
                    "Personal communication networks",
                    "Mobile handsets",
                    "Degradation",
                    "Capacitors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912419/",
        "end_page": "31"
    },
    {
        "doi": "10.1109/ISSCC.2001.912420",
        "cat_title": "Non-Volatile Memories",
        "cat_num": 2,
        "title": "A 1.8 V 64 Mb 100 MHz flexible read while write flash memory [in CMOS]",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 7,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Folsom, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339949800",
                    "id": 37339949800,
                    "full_name": "B. Pathak",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623341",
                    "id": 37088623341,
                    "full_name": "A. Cabrera",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340351500",
                    "id": 37340351500,
                    "full_name": "G. Christensen",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623387",
                    "id": 37088623387,
                    "full_name": "A. Darwish",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338507000",
                    "id": 37338507000,
                    "full_name": "M. Goldman",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296198300",
                    "id": 37296198300,
                    "full_name": "R. Haque",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37739077700",
                    "id": 37739077700,
                    "full_name": "J. Jorgensen",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354653900",
                    "id": 37354653900,
                    "full_name": "R. Kajley",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330802600",
                    "id": 37330802600,
                    "full_name": "T. Ly",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330802900",
                    "id": 37330802900,
                    "full_name": "F. Marvin",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330803400",
                    "id": 37330803400,
                    "full_name": "S. Monasa",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37648022000",
                    "id": 37648022000,
                    "full_name": "Q. Nguyen",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623346",
                    "id": 37088623346,
                    "full_name": "D. Pierce",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727956100",
                    "id": 37727956100,
                    "full_name": "A. Sendrowski",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330780300",
                    "id": 37330780300,
                    "full_name": "I. Sharif",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623249",
                    "id": 37088623249,
                    "full_name": "H. Shimoyoshi",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727958500",
                    "id": 37727958500,
                    "full_name": "A. Smidt",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37741390700",
                    "id": 37741390700,
                    "full_name": "R. Sundaram",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727959200",
                    "id": 37727959200,
                    "full_name": "M. Taub",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623486",
                    "id": 37088623486,
                    "full_name": "W. Tran",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623427",
                    "id": 37088623427,
                    "full_name": "R. Trivedi",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727961700",
                    "id": 37727961700,
                    "full_name": "P. Walimbe",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089137072",
                    "id": 37089137072,
                    "full_name": "E. Yu",
                    "author_order": 23
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A flash memory with flexible multi-partition architecture allows programming or erasing in one partition while reading from another partition. The 64 Mb memory uses a 0.18 /spl mu/m process that has a 0.32 /spl mu/m/sup 2/ cell. The device has 18 ns asynchronous page mode access and synchronous burst reads up to 100 MHz with zero wait state.",
        "article_number": 912420,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912420",
        "html_url": "https://ieeexplore.ieee.org/document/912420/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 32,
        "citing_paper_count": 8,
        "citing_patent_count": 11,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Pulse amplifiers",
                    "Differential amplifiers",
                    "Voltage control",
                    "Latches",
                    "Counting circuits",
                    "Delay",
                    "Flexible printed circuits",
                    "Pulse circuits",
                    "Logic"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912420/",
        "end_page": "33"
    },
    {
        "doi": "10.1109/ISSCC.2001.912421",
        "cat_title": "Non-Volatile Memories",
        "cat_num": 2,
        "title": "An embedded 1.2 V-read flash memory module in a 0.18 /spl mu/m logic process",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 8,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37402701700",
                    "id": 37402701700,
                    "full_name": "T. Ditewig",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325290700",
                    "id": 37325290700,
                    "full_name": "R. Cuppens",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087307550",
                    "id": 37087307550,
                    "full_name": "Kuo-Lung Chen",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37725364800",
                    "id": 37725364800,
                    "full_name": "V. Frowijn",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623416",
                    "id": 37088623416,
                    "full_name": "F. Jetten",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623518",
                    "id": 37088623518,
                    "full_name": "W. Kalkman",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623484",
                    "id": 37088623484,
                    "full_name": "M. Malabry",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37725353800",
                    "id": 37725353800,
                    "full_name": "A. Slenter",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623520",
                    "id": 37088623520,
                    "full_name": "M. Storms",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37551615500",
                    "id": 37551615500,
                    "full_name": "N. Tandan",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623272",
                    "id": 37088623272,
                    "full_name": "S. Teuben",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623480",
                    "id": 37088623480,
                    "full_name": "J. Gracio",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An embedded flash memory module has 1.2 V read capability and a 1.5 V program/erase capability. The flash cell is 2-transistor FN-NOR in a 0.181 /spl mu/m logic process. Design techniques improve observability and reduce test time.",
        "article_number": 912421,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912421",
        "html_url": "https://ieeexplore.ieee.org/document/912421/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 34,
        "citing_paper_count": 0,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Logic",
                    "Testing",
                    "Voltage",
                    "Read only memory",
                    "Nonvolatile memory",
                    "Parallel programming",
                    "Error correction",
                    "Error correction codes",
                    "Multiplexing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912421/",
        "end_page": "35"
    },
    {
        "doi": "10.1109/ISSCC.2001.912422",
        "cat_title": "Non-Volatile Memories",
        "cat_num": 2,
        "title": "A highly reliable 1T1C 1 Mb FRAM with novel ferro-programmable redundancy scheme",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 9,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372676000",
                    "id": 37372676000,
                    "full_name": "C. Ohno",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37363627600",
                    "id": 37363627600,
                    "full_name": "H. Yamazaki",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333237900",
                    "id": 37333237900,
                    "full_name": "H. Suzuki",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372679800",
                    "id": 37372679800,
                    "full_name": "E. Nagai",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089133362",
                    "id": 37089133362,
                    "full_name": "H. Miyazawa",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668497",
                    "id": 37088668497,
                    "full_name": "K. Saigoh",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087289427",
                    "id": 37087289427,
                    "full_name": "T. Yamazaki",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668641",
                    "id": 37088668641,
                    "full_name": "Y. Chung",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339787400",
                    "id": 37339787400,
                    "full_name": "W. Kraus",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666663",
                    "id": 37088666663,
                    "full_name": "D. Varhaeghe",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669271",
                    "id": 37088669271,
                    "full_name": "G. Argos",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087434171",
                    "id": 37087434171,
                    "full_name": "J. Walbert",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37653449900",
                    "id": 37653449900,
                    "full_name": "S. Mitra",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Two key design techniques improve margins of the 1T1C, 1 Mb FeRAM. One is a redundancy scheme utilizing the same ferroelectric capacitor as used in the memory cell, which can be implemented without additional process steps. The other is an externally controllable dummy cell reference that mimics memory cell properties and also finds weak cells prior to repair.",
        "article_number": 912422,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912422",
        "html_url": "https://ieeexplore.ieee.org/document/912422/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 36,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Ferroelectric films",
                    "Nonvolatile memory",
                    "Redundancy",
                    "Circuits",
                    "Testing",
                    "Springs",
                    "Voltage control",
                    "Ferroelectric materials",
                    "Capacitors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912422/",
        "end_page": "37"
    },
    {
        "doi": "10.1109/ISSCC.2001.912423",
        "cat_title": "Non-Volatile Memories",
        "cat_num": 2,
        "title": "A nonvolatile ferroelectric RAM with common plate folded bit-line cell and enhanced data sensing scheme",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 10,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Kineung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087307765",
                    "id": 37087307765,
                    "full_name": "Byung-Gil Jeon",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087308409",
                    "id": 37087308409,
                    "full_name": "Mun-Kyu Choi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087308709",
                    "id": 37087308709,
                    "full_name": "Yoonjong Song",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085932160",
                    "id": 37085932160,
                    "full_name": "Kinam Kim",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4 Mb 1T1C FeRAM with a common-plate folded bit-line architecture achieves low noise without cell area penalty in nonvolatile ferroelectric RAM. The decoder of common plate scheme reduces area to about 62% that of a conventional separate-plate scheme. The chip area is reduced by 9.2% to 111 mm/sup 2/. The bit-line capacitance imbalance is resolved without speed loss or area penalty.",
        "article_number": 912423,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912423",
        "html_url": "https://ieeexplore.ieee.org/document/912423/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 38,
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Ferroelectric films",
                    "Nonvolatile memory",
                    "Decoding",
                    "Capacitors",
                    "Capacitance",
                    "Ferroelectric materials",
                    "Noise level",
                    "Delay lines",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912423/",
        "end_page": "39"
    },
    {
        "doi": "10.1109/ISSCC.2001.912536",
        "cat_title": "Non-Volatile Memories",
        "cat_num": 2,
        "title": "A 76 mm/sup 2/ 8 Mb chain ferroelectric memory",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 11,
        "authors": {
            "authors": [
                {
                    "affiliation": "Semicond. Co., Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344127300",
                    "id": 37344127300,
                    "full_name": "D. Takashima",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334751000",
                    "id": 37334751000,
                    "full_name": "Y. Takeuchi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295234500",
                    "id": 37295234500,
                    "full_name": "T. Miyakawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337418800",
                    "id": 37337418800,
                    "full_name": "Y. Itoh",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371170000",
                    "id": 37371170000,
                    "full_name": "R. Ogiwara",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37739261300",
                    "id": 37739261300,
                    "full_name": "M. Kamoshida",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37679143800",
                    "id": 37679143800,
                    "full_name": "K. Hoya",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371172800",
                    "id": 37371172800,
                    "full_name": "S.M. Doumae",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273422500",
                    "id": 37273422500,
                    "full_name": "T. Ozaki",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38507482800",
                    "id": 38507482800,
                    "full_name": "H. Kanaya",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350112900",
                    "id": 37350112900,
                    "full_name": "M. Aoki",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278097300",
                    "id": 37278097300,
                    "full_name": "K. Yamakawa",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264872800",
                    "id": 37264872800,
                    "full_name": "I. Kunishima",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264879900",
                    "id": 37264879900,
                    "full_name": "Y. Oowaki",
                    "author_order": 14
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8 Mb chain FeRAM uses 0.25 /spl mu/m 2-metal CMOS technology. A one-pitch-shift cell realizes 5.2 /spl mu/m/sup 2/ cell area. A chain architecture with a hierarchical wordline scheme gives 76 mm/sup 2/ die. Random access time is 40 ns, and cycle time is 70 ns at 3.0 V.",
        "article_number": 912536,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912536",
        "html_url": "https://ieeexplore.ieee.org/document/912536/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 40,
        "citing_paper_count": 1,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ferroelectric materials",
                    "Random access memory",
                    "Nonvolatile memory",
                    "Ferroelectric films",
                    "Capacitors",
                    "Voltage",
                    "CMOS technology",
                    "Electrodes",
                    "Capacitance",
                    "Consumer electronics"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912536/",
        "end_page": "41"
    },
    {
        "doi": "10.1109/ISSCC.2001.912538",
        "cat_title": "Oversampling ADCs",
        "cat_num": 3,
        "title": "A 13.5mW, 185 MSample/s /spl Delta//spl Sigma/-modulator for UMTS/GSM dual-standard IF reception",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 12,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Syst. Lab., Swiss Fed. Inst. of Technol., Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353926900",
                    "id": 37353926900,
                    "full_name": "T. Burger",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087908734",
                    "id": 37087908734,
                    "full_name": "Qiuting Hueng",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "To accommodate drastically different symbol rates, signal bandwidth and SNR requirements between WCDMA and GSM, the IF frequency, sample-rate and converter architecture are optimized for a dual-standard /spl Sigma//spl Delta/ modulator. In the system and circuit design, attention is given to low power consumption to achieve 13.5 mW at 18 MSample/s. Measured dynamic range is 53 dB for WCDMA and 84 dB for GSM.",
        "article_number": 912538,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912538",
        "html_url": "https://ieeexplore.ieee.org/document/912538/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 44,
        "citing_paper_count": 7,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "3G mobile communication",
                    "GSM",
                    "Multiaccess communication",
                    "Bandwidth",
                    "Radio frequency",
                    "Sampling methods",
                    "Dynamic range",
                    "Filters",
                    "Mobile handsets",
                    "Hardware"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912538/",
        "end_page": "45"
    },
    {
        "doi": "10.1109/ISSCC.2001.912539",
        "cat_title": "Oversampling ADCs",
        "cat_num": 3,
        "title": "A 5 mW /spl Sigma//spl Delta/ modulator with 84 dB dynamic range for GSM/EDGE",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 13,
        "authors": {
            "authors": [
                {
                    "affiliation": "Motorola SPS, Toulouse, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270628900",
                    "id": 37270628900,
                    "full_name": "O. Oliaei",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37740981400",
                    "id": 37740981400,
                    "full_name": "P. Clement",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727675800",
                    "id": 37727675800,
                    "full_name": "P. Gorisse",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A /spl Sigma//spl Delta/ modulator in 0.35 /spl mu/m technology for GSM/EDGE applications has 13 MHz clock. Frequency is 13 MHz. The modulator achieves 84 dB dynamic range and 82 dB peak SNDR over 180 kHz bandwidth. Power dissipation is 5 mW from 1.8/2.4 V supplies. Active area is 0.4 mm/sup 2/.",
        "article_number": 912539,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912539",
        "html_url": "https://ieeexplore.ieee.org/document/912539/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 46,
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Dynamic range",
                    "GSM",
                    "Capacitors",
                    "Voltage",
                    "Clocks",
                    "Circuit noise",
                    "MOSFETs",
                    "Resonance",
                    "Signal to noise ratio"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912539/",
        "end_page": "47"
    },
    {
        "doi": "10.1109/ISSCC.2001.912540",
        "cat_title": "Oversampling ADCs",
        "cat_num": 3,
        "title": "A quadrature data-dependent DEM algorithm to improve image rejection of a complex /spl Sigma//spl Delta/ modulator",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 14,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275633900",
                    "id": 37275633900,
                    "full_name": "L.J. Breems",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38556128800",
                    "id": 38556128800,
                    "full_name": "E.C. Dijkmans",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268708600",
                    "id": 37268708600,
                    "full_name": "J.H. Huijsing",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A data-dependent DEM algorithm is controlled by the quadrature bitstreams of a complex /spl Sigma//spl Delta/ modulator. The quadrature feedback paths of the modulator are dynamically matched, without increasing the in-band noise. Test chips with an initial 20% mismatch have a typical image rejection ratio of 61 dB with DEM.",
        "article_number": 912540,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912540",
        "html_url": "https://ieeexplore.ieee.org/document/912540/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 48,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Resistors",
                    "Frequency",
                    "Feedback",
                    "Switches",
                    "Quantization",
                    "Choppers",
                    "Demodulation",
                    "Impedance",
                    "Interference",
                    "Equations"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912540/",
        "end_page": "49"
    },
    {
        "doi": "10.1109/ISSCC.2001.912541",
        "cat_title": "Oversampling ADCs",
        "cat_num": 3,
        "title": "A 2.5 V broadband multi-bit /spl Sigma//spl Delta/ modulator with 95 dB dynamic range",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 15,
        "authors": {
            "authors": [
                {
                    "affiliation": "Center for Integrated Syst., Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697820300",
                    "id": 37697820300,
                    "full_name": "K. Vleugels",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374161900",
                    "id": 37374161900,
                    "full_name": "S. Rabii",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275768700",
                    "id": 37275768700,
                    "full_name": "B.A. Wooley",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A cascaded multi-bit /spl Sigma//spl Delta/ modulator uses double sampling to achieve a conversion rate of at least 4 MSample/s at an oversampling ratio of 16. Partitioned data-weighted averaging extends the dynamic range to 95 dB. The circuit, integrated in 0.5 /spl mu/m CMOS, dissipates 150 mW from a 2.5 V supply.",
        "article_number": 912541,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912541",
        "html_url": "https://ieeexplore.ieee.org/document/912541/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 50,
        "citing_paper_count": 11,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Dynamic range",
                    "Switches",
                    "Sampling methods",
                    "Clocks",
                    "Capacitors",
                    "Negative feedback",
                    "Signal sampling",
                    "Baseband",
                    "Signal resolution"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912541/",
        "end_page": "51"
    },
    {
        "doi": "10.1109/ISSCC.2001.912542",
        "cat_title": "Oversampling ADCs",
        "cat_num": 3,
        "title": "A 1 V 10.7 MHz switched-opamp bandpass /spl Sigma//spl Delta/ modulator using doublesampling finite-gain-compensation technique",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 16,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282806700",
                    "id": 37282806700,
                    "full_name": "V.S.L. Cheung",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272174900",
                    "id": 37272174900,
                    "full_name": "H.C. Luong",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269638700",
                    "id": 37269638700,
                    "full_name": "W.H. Ki",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1 V 10.7 MHz switched-opamp bandpass /spl Sigma//spl Delta/ modulator uses modified double-sampling finite-gain-compensation. In a standard 0.35 /spl mu/m CMOS process at 1 V supply, the modulator achieves 42.8 MHz effective sampling frequency with 42.3 dB peak SNDR while dissipating 12 mW in 1.3 mm/sup 2/ chip area.",
        "article_number": 912542,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912542",
        "html_url": "https://ieeexplore.ieee.org/document/912542/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 52,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Clocks",
                    "Voltage",
                    "Switches",
                    "Frequency measurement",
                    "MOS devices",
                    "Band pass filters",
                    "Computer hacking",
                    "Capacitors",
                    "Chromium"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912542/",
        "end_page": "53"
    },
    {
        "doi": "10.1109/ISSCC.2001.912543",
        "cat_title": "Oversampling ADCs",
        "cat_num": 3,
        "title": "A low-power reconfigurable analog-to-digital converter",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 17,
        "authors": {
            "authors": [
                {
                    "affiliation": "MIT, Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285063200",
                    "id": 37285063200,
                    "full_name": "K. Gulati",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173296",
                    "id": 37087173296,
                    "full_name": "Hae-Seung Lee",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A reconfigurable analog-to-digital converter digitizes signals over a 1 Hz-10 MHz bandwidth and 6 to 16 b resolution with adaptive power consumption. The converter achieves this by reconfiguring between pipeline and /spl Delta//spl Sigma/ architectures and adjusting circuit parameters and bias currents.",
        "article_number": 912543,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912543",
        "html_url": "https://ieeexplore.ieee.org/document/912543/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 54,
        "citing_paper_count": 16,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Analog-digital conversion",
                    "Pipelines",
                    "Switches",
                    "Bandwidth",
                    "Topology",
                    "Energy consumption",
                    "Capacitors",
                    "Phase locked loops",
                    "Clocks",
                    "Signal resolution"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912543/",
        "end_page": "55"
    },
    {
        "doi": "10.1109/ISSCC.2001.912544",
        "cat_title": "High-Speed Digital Interfaces",
        "cat_num": 4,
        "title": "A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 18,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728235600",
                    "id": 37728235600,
                    "full_name": "W. Ellersick",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279100600",
                    "id": 37279100600,
                    "full_name": "C.-K.K. Yang",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283724300",
                    "id": 37283724300,
                    "full_name": "V. Stojanovic",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728234900",
                    "id": 37728234900,
                    "full_name": "S. Modjtahedi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270364000",
                    "id": 37270364000,
                    "full_name": "M.A. Horowitz",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "On-chip VCOs generate 16 clock phases that drive an 8-way interleaved 4b A/D input receiver and an 8-way interleaved 8b D/A transmitter. 4 GHz bandwidth is achieved by inductors that distribute the I/O capacitance and a transmit equalizer. Digital calibration adjusts the sample timing to 10 ps, the input and output accuracy to <1 LSB and 3 LSBs, respectively.",
        "article_number": 912544,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912544",
        "html_url": "https://ieeexplore.ieee.org/document/912544/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 58,
        "citing_paper_count": 2,
        "citing_patent_count": 20,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Clocks",
                    "Drives",
                    "Transmitters",
                    "Bandwidth",
                    "Inductors",
                    "Capacitance",
                    "Equalizers",
                    "Calibration",
                    "Timing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912544/",
        "end_page": "59"
    },
    {
        "doi": "10.1109/ISSCC.2001.912545",
        "cat_title": "High-Speed Digital Interfaces",
        "cat_num": 4,
        "title": "A 2 Gb/s 21 CH low-latency transceiver circuit for inter-processor communication",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 19,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087966633",
                    "id": 37087966633,
                    "full_name": "T. Tanahashi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37357557900",
                    "id": 37357557900,
                    "full_name": "M. Kurisu",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433441900",
                    "id": 37433441900,
                    "full_name": "H. Yamaguchi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085416662",
                    "id": 37085416662,
                    "full_name": "T. Nedachi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37735288000",
                    "id": 37735288000,
                    "full_name": "M. Arai",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37681354800",
                    "id": 37681354800,
                    "full_name": "S. Tomari",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622737",
                    "id": 37088622737,
                    "full_name": "T. Matsuzaki",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347184400",
                    "id": 37347184400,
                    "full_name": "K. Nakamura",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328243300",
                    "id": 37328243300,
                    "full_name": "M. Fukaishi",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622321",
                    "id": 37088622321,
                    "full_name": "S. Naramoto",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335823100",
                    "id": 37335823100,
                    "full_name": "T. Sato",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 20-data-channel transceiver with a control channel allows uncoded data transfer with 13 ns latency. A digital DLL with a ring-interpolator tracks phase with 20 ps resolution. A pre-emphasis driver enables 2 Gb/s transmission per channel over a 7 m cable at 1.5 V. The effective full-duplex bandwidth reaches 10 GB/s.",
        "article_number": 912545,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912545",
        "html_url": "https://ieeexplore.ieee.org/document/912545/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 60,
        "citing_paper_count": 8,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Circuits",
                    "Delay",
                    "Clocks",
                    "Transmitters",
                    "Timing",
                    "Shift registers",
                    "Signal generators",
                    "National electric code",
                    "Sampling methods"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912545/",
        "end_page": "61"
    },
    {
        "doi": "10.1109/ISSCC.2001.912546",
        "cat_title": "High-Speed Digital Interfaces",
        "cat_num": 4,
        "title": "3.2 GHz 6.4 Gb/s per wire signaling in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 20,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331483700",
                    "id": 37331483700,
                    "full_name": "M. Haycock",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273624100",
                    "id": 37273624100,
                    "full_name": "R. Mooney",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Simultaneous bidirectional signaling provides 6.4 Gb/s/wire with random data on a 22 b point-to-point bus over 15 cm on a PCB. The signaling rate decreases to 2.4 Gb/s/wire over 122 cm through 2 connectors. The I/O circuits have closed-loop slew rate control and are part of a 6.6 M transistor router component that consumes 21 W, packaged in a 31/spl times/31 mm/sup 2/ OLGA substrate.",
        "article_number": 912546,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912546",
        "html_url": "https://ieeexplore.ieee.org/document/912546/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 62,
        "citing_paper_count": 5,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wire",
                    "Frequency",
                    "Switches",
                    "Impedance",
                    "Clocks",
                    "Phase locked loops",
                    "Resistors",
                    "Leg",
                    "Circuit testing",
                    "Integrated circuit interconnections"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912546/",
        "end_page": "63"
    },
    {
        "doi": "10.1109/ISSCC.2001.912547",
        "cat_title": "High-Speed Digital Interfaces",
        "cat_num": 4,
        "title": "5 Gb/s bidirectional balanced-line link compliant with plesiochronous clocking",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 21,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276936400",
                    "id": 37276936400,
                    "full_name": "H. Tamura",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282826300",
                    "id": 37282826300,
                    "full_name": "M. Kibune",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087370289",
                    "id": 37087370289,
                    "full_name": "Y. Takahashi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278551800",
                    "id": 37278551800,
                    "full_name": "Y. Doi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089139169",
                    "id": 37089139169,
                    "full_name": "T. Chiba",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282773000",
                    "id": 37282773000,
                    "full_name": "H. Higashi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282966300",
                    "id": 37282966300,
                    "full_name": "H. Takauchi",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267014800",
                    "id": 37267014800,
                    "full_name": "H. Ishida",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282967300",
                    "id": 37282967300,
                    "full_name": "K. Gotoh",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 6 ns-latency 12 mW 5 Gb/s bidirectional link for short-haul (<5 m) balanced lines uses an on-chip switched-capacitor hybrid with echo-canceling capability. The clock-recovery circuit, based on a phase interpolator, makes the link tolerant to a 100 ppm difference between the frequencies of the transmit and receive clocks.",
        "article_number": 912547,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912547",
        "html_url": "https://ieeexplore.ieee.org/document/912547/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 64,
        "citing_paper_count": 16,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Voltage",
                    "Virtual colonoscopy",
                    "MOS devices",
                    "Switches",
                    "Phase locked loops",
                    "Optical signal processing",
                    "Transmitters",
                    "Signal generators",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912547/",
        "end_page": "65"
    },
    {
        "doi": "10.1109/ISSCC.2001.912549",
        "cat_title": "High-Speed Digital Interfaces",
        "cat_num": 4,
        "title": "A 2 Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 22,
        "authors": {
            "authors": [
                {
                    "affiliation": "Rambus, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295398000",
                    "id": 37295398000,
                    "full_name": "J.L. Zerbe",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37362942000",
                    "id": 37362942000,
                    "full_name": "P.S. Chau",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37435667900",
                    "id": 37435667900,
                    "full_name": "C.W. Werner",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564364700",
                    "id": 37564364700,
                    "full_name": "W.F. Stonecypher",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354589900",
                    "id": 37354589900,
                    "full_name": "H.J. Liaw",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087486931",
                    "id": 37087486931,
                    "full_name": "Gong Jong Yeh",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37377547400",
                    "id": 37377547400,
                    "full_name": "T.P. Thrush",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290440900",
                    "id": 37290440900,
                    "full_name": "S.C. Best",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282786700",
                    "id": 37282786700,
                    "full_name": "K.S. Donnelly",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2 Gb/s/pin single-ended 4-PAM parallel bus interface uses transmit crosstalk cancellation and equalization techniques as well as integrating data receivers to improve system margin in low-cost packaging despite inherent coupling noise and data distortion.",
        "article_number": 912549,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912549",
        "html_url": "https://ieeexplore.ieee.org/document/912549/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 66,
        "citing_paper_count": 34,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Crosstalk",
                    "Packaging",
                    "Intersymbol interference",
                    "Frequency",
                    "Attenuation",
                    "Eyes",
                    "System testing",
                    "Master-slave",
                    "Transmitters",
                    "MOS devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912549/",
        "end_page": "67"
    },
    {
        "doi": "10.1109/ISSCC.2001.912550",
        "cat_title": "High-Speed Digital Interfaces",
        "cat_num": 4,
        "title": "Digitally-controlled DLL and I/O circuits for 500 Mb/s/pin /spl times/16 DDR SDRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 23,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Samsung Electron., Kyunggi-Do, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087254197",
                    "id": 37087254197,
                    "full_name": "Jung-Bae Lee",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37367181100",
                    "id": 37367181100,
                    "full_name": "Kyu-Hyoun Kim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087281103",
                    "id": 37087281103,
                    "full_name": "Changsik Yoo",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087486539",
                    "id": 37087486539,
                    "full_name": "Sangbo Lee",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622505",
                    "id": 37088622505,
                    "full_name": "One-Gyun Na",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087869515",
                    "id": 37087869515,
                    "full_name": "Chan-Yong Lee",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087535687",
                    "id": 37087535687,
                    "full_name": "Ho-Young Song",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087210375",
                    "id": 37087210375,
                    "full_name": "Jong-Soo Lee",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622544",
                    "id": 37088622544,
                    "full_name": "Zi-Hyoun Lee",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622573",
                    "id": 37088622573,
                    "full_name": "Ki-Woong Yeom",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622414",
                    "id": 37088622414,
                    "full_name": "Hoi-Joo Chung",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622511",
                    "id": 37088622511,
                    "full_name": "Il-Won Seo",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087487293",
                    "id": 37087487293,
                    "full_name": "Moo-Sung Chae",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087301682",
                    "id": 37087301682,
                    "full_name": "Yun-Ho Choi",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086988816",
                    "id": 37086988816,
                    "full_name": "Soo-In Cho",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "DLL and improved I/O circuits are for 500 Mb/s/pin DDR SDRAM. This digitally-controlled DLL has inherent duty cycle correction capability, enabling fast re-locking upon standby-mode exit. Data input circuits, such as internal delay control and digital sense amplifier, reduce setup/hold window to 0.3 ns. The output data driver has 62% decreased pattern-dependent skew.",
        "article_number": 912550,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912550",
        "html_url": "https://ieeexplore.ieee.org/document/912550/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 68,
        "citing_paper_count": 11,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "DRAM chips",
                    "Latches",
                    "Clocks",
                    "Voltage",
                    "Added delay",
                    "Random access memory",
                    "Delay effects",
                    "Uncertainty",
                    "Phase detection"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912550/",
        "end_page": "69"
    },
    {
        "doi": "10.1109/ISSCC.2001.912551",
        "cat_title": "High-Speed Digital Interfaces",
        "cat_num": 4,
        "title": "Circuit design for a 2.2 GB/s memory interface",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 24,
        "authors": {
            "authors": [
                {
                    "affiliation": "Rambus Inc., Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331554300",
                    "id": 37331554300,
                    "full_name": "S. Sidiropoulos",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37659084800",
                    "id": 37659084800,
                    "full_name": "A. Abhyankar",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089057410",
                    "id": 37089057410,
                    "full_name": "C. Chen",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37538092100",
                    "id": 37538092100,
                    "full_name": "K. Chang",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622868",
                    "id": 37088622868,
                    "full_name": "Tsu-Ju Chin",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727924400",
                    "id": 37727924400,
                    "full_name": "N. Hays",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087507807",
                    "id": 37087507807,
                    "full_name": "Jun Kim",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087071882",
                    "id": 37087071882,
                    "full_name": "Ying Li",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37368011100",
                    "id": 37368011100,
                    "full_name": "G. Tsang",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38271040000",
                    "id": 38271040000,
                    "full_name": "A. Wong",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38350049400",
                    "id": 38350049400,
                    "full_name": "D. Stark",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2.2 GB/s signaling interface for main memory uses a DLL that allows for in-system timing calibration with 1.4/spl deg/ resolution, and output drivers with limited positive feedback to increase voltage margin. In a 0.25 /spl mu/m CMOS process, the prototype chips operate to 2.6 GB/s.",
        "article_number": 912551,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912551",
        "html_url": "https://ieeexplore.ieee.org/document/912551/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 70,
        "citing_paper_count": 2,
        "citing_patent_count": 13,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuit synthesis",
                    "Clocks",
                    "Timing",
                    "Voltage",
                    "Driver circuits",
                    "Registers",
                    "Frequency",
                    "Random access memory",
                    "Bandwidth",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912551/",
        "end_page": "71"
    },
    {
        "doi": "10.1109/ISSCC.2001.912552",
        "cat_title": "Gigabit Optical Communications I",
        "cat_num": 5,
        "title": "An offset-cancelled CMOS clock-recovery/demux with a half-rate linear phase detector for 2.5 Gb/s optical communication",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 25,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol. Bell Labs., Holmdel, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356118800",
                    "id": 37356118800,
                    "full_name": "P. Larsson",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2.5 Gb/s optical receiver clock-recovery circuit in 0.25 /spl mu/m CMOS features 4 mV sensitivity and offset cancellation to enable an integrated limiting amplifier. A linear phase detector using a half-rate clock relaxes speed requirements. An active on-chip loop filter capacitor gives <0.1 dB jitter peaking.",
        "article_number": 912552,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912552",
        "html_url": "https://ieeexplore.ieee.org/document/912552/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 74,
        "citing_paper_count": 11,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Optical receivers",
                    "Circuits",
                    "Semiconductor optical amplifiers",
                    "Optical amplifiers",
                    "Phase detection",
                    "Detectors",
                    "Active filters",
                    "Optical filters",
                    "Capacitors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912552/",
        "end_page": "75"
    },
    {
        "doi": "10.1109/ISSCC.2001.912553",
        "cat_title": "Gigabit Optical Communications I",
        "cat_num": 5,
        "title": "Fully-integrated SONET OC48 transceiver in standard CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 26,
        "authors": {
            "authors": [
                {
                    "affiliation": "Broadcom Corp., Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300222200",
                    "id": 37300222200,
                    "full_name": "A. Momtaz",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290967600",
                    "id": 37290967600,
                    "full_name": "J. Cao",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300224800",
                    "id": 37300224800,
                    "full_name": "M. Caresosa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667752",
                    "id": 37088667752,
                    "full_name": "A. Hairapitian",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37289469000",
                    "id": 37289469000,
                    "full_name": "D. Chung",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670168",
                    "id": 37088670168,
                    "full_name": "K. Vakitian",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277768100",
                    "id": 37277768100,
                    "full_name": "M. Green",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670137",
                    "id": 37088670137,
                    "full_name": "B. Tan",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087538756",
                    "id": 37087538756,
                    "full_name": "Keh-Chee Jen",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300226000",
                    "id": 37300226000,
                    "full_name": "I. Fujimori",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37345095800",
                    "id": 37345095800,
                    "full_name": "G. Gutierrez",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087843328",
                    "id": 37087843328,
                    "full_name": "Yijun Cai",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully-integrated transceiver in standard 0.18 /spl mu/m CMOS exceeds all SONET OC-48 requirements. The serial interfaces are 2.488 or 2.667 Gb/s CMC and the parallel ones are 622 or 666 Mb/s LVDS. The output clock rms jitter is 1 ps and total power consumption including all the input/output interfaces is 500 mW.",
        "article_number": 912553,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912553",
        "html_url": "https://ieeexplore.ieee.org/document/912553/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 76,
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "SONET",
                    "Transceivers",
                    "Clocks",
                    "Jitter",
                    "Voltage-controlled oscillators",
                    "Frequency",
                    "Phase locked loops",
                    "Bandwidth",
                    "Charge pumps",
                    "Filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912553/",
        "end_page": "77"
    },
    {
        "doi": "10.1109/ISSCC.2001.912554",
        "cat_title": "Gigabit Optical Communications I",
        "cat_num": 5,
        "title": "A 10 Gb/s CMOS clock and data recovery circuit with frequency detection",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 27,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427868000",
                    "id": 37427868000,
                    "full_name": "J. Savoj",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275476000",
                    "id": 37275476000,
                    "full_name": "B. Razavi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10 Gb/s phase-locked clock and data recovery circuit incorporates a multiphase LC oscillator and a half-rate phase/frequency detector with automatic data retiming. In 0.18 /spl mu/m CMOS technology, the circuit exhibits 1.43 GHz capture range and 0.8 ps rms jitter with length 2/sup 23/ PRBS. The power dissipation is 91 mW from a 1.8 V supply.",
        "article_number": 912554,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912554",
        "html_url": "https://ieeexplore.ieee.org/document/912554/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 78,
        "citing_paper_count": 28,
        "citing_patent_count": 17,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Circuits",
                    "Phase detection",
                    "Phase frequency detector",
                    "Voltage-controlled oscillators",
                    "CMOS technology",
                    "Resonance",
                    "Jitter",
                    "Tuning",
                    "Ring oscillators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912554/",
        "end_page": "79"
    },
    {
        "doi": "10.1109/ISSCC.2001.912555",
        "cat_title": "Gigabit Optical Communications I",
        "cat_num": 5,
        "title": "A 10 Gb/s 16:1 multiplexer and 10 GHz clock synthesizer in 0.25 /spl mu/m SiGe BiCMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 28,
        "authors": {
            "authors": [
                {
                    "affiliation": "Agere Syst., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37435780800",
                    "id": 37435780800,
                    "full_name": "Hong-Ih Cong",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37737966700",
                    "id": 37737966700,
                    "full_name": "S.M. Logan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346992000",
                    "id": 37346992000,
                    "full_name": "M.J. Loinaz",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38013934500",
                    "id": 38013934500,
                    "full_name": "K.J. O'Brien",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37729699000",
                    "id": 37729699000,
                    "full_name": "E.E. Perry",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728123200",
                    "id": 37728123200,
                    "full_name": "G.D. Polhemus",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728123600",
                    "id": 37728123600,
                    "full_name": "J.E. Scoggins",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37737855700",
                    "id": 37737855700,
                    "full_name": "K.P. Snowdon",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37725888200",
                    "id": 37725888200,
                    "full_name": "M.G. Ward",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10 Gb/s 16:1 multiplexer, 10 GHz clock generator, and 6/spl times/16 b input data buffer are integrated in SiGe BICMOS. The chip exhibits SONET generated jitter of 0.048 UI/sub pp/ with 0.04 dB maximum jitter peaking and dissipates 1.6 W from 3.3 V. The input data buffer accommodates /spl plusmn/2.4 ns input data phase drift at 622 Mb/s.",
        "article_number": 912555,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912555",
        "html_url": "https://ieeexplore.ieee.org/document/912555/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 80,
        "citing_paper_count": 2,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Multiplexing",
                    "Clocks",
                    "Synthesizers",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Optical transmitters",
                    "Packaging",
                    "Testing",
                    "Fixtures"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912555/",
        "end_page": "81"
    },
    {
        "doi": "10.1109/ISSCC.2001.912556",
        "cat_title": "Gigabit Optical Communications I",
        "cat_num": 5,
        "title": "A single-chip 10 Gb/s transceiver LSI using SiGe SOI/BiCMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 29,
        "authors": {
            "authors": [
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086970776",
                    "id": 37086970776,
                    "full_name": "S. Ueno",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350984400",
                    "id": 37350984400,
                    "full_name": "K. Watanabe",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089097500",
                    "id": 37089097500,
                    "full_name": "T. Kato",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37692020000",
                    "id": 37692020000,
                    "full_name": "T. Shinohara",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623619",
                    "id": 37088623619,
                    "full_name": "K. Mikami",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266621500",
                    "id": 37266621500,
                    "full_name": "T. Hashimoto",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370972800",
                    "id": 37370972800,
                    "full_name": "A. Takai",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284956900",
                    "id": 37284956900,
                    "full_name": "K. Washio",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323062900",
                    "id": 37323062900,
                    "full_name": "R. Takeyari",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274148800",
                    "id": 37274148800,
                    "full_name": "T. Harada",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully-integrated single-chip SiGe SOI/BiCMOS transceiver LSI for 10 Gb/s applications combines 4b FIFO, 10 GHz PLL, 16:1 MUX, 10 Gb/s input data decision circuit, clock and data-recovery circuit, 1:16 DeMUX, data loop back function, and self-testing using 2/sup 23/-1 PRBS generator. The die is 5.6/spl times/5.3 mm/sup 2/ and consumes 2.6 W from 3.3/2.5 V.",
        "article_number": 912556,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912556",
        "html_url": "https://ieeexplore.ieee.org/document/912556/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 82,
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Large scale integration",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Clocks",
                    "Optical receivers",
                    "Optical transmitters",
                    "Frequency",
                    "Optical resonators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912556/",
        "end_page": "83"
    },
    {
        "doi": "10.1109/ISSCC.2001.912557",
        "cat_title": "Gigabit Optical Communications I",
        "cat_num": 5,
        "title": "A fully-integrated 40 Gb/s clock and data recovery/1:4 DEMUX IC in SiGe technology",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 30,
        "authors": {
            "authors": [
                {
                    "affiliation": "Opt. Networking Group, Lucent Technol., Neremberg, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331995000",
                    "id": 37331995000,
                    "full_name": "M. Reinhold",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331994400",
                    "id": 37331994400,
                    "full_name": "C. Dorschky",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275583600",
                    "id": 37275583600,
                    "full_name": "R. Pullela",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727957000",
                    "id": 37727957000,
                    "full_name": "E. Rose",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38220792000",
                    "id": 38220792000,
                    "full_name": "P. Mayer",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284870400",
                    "id": 37284870400,
                    "full_name": "P. Paschke",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269986000",
                    "id": 37269986000,
                    "full_name": "Y. Baeyens",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37313276400",
                    "id": 37313276400,
                    "full_name": "J.-P. Mattia",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37726496900",
                    "id": 37726496900,
                    "full_name": "F. Kunz",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 40 Gb/s clock and data recovery (CDR) IC with 1:4 demultiplexer (DEMUX) is fabricated in a SiGe technology. The architecture provides robust operation combined with a high level of integration, dissipating 4.8 W from a 5.5 V supply.",
        "article_number": 912557,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912557",
        "html_url": "https://ieeexplore.ieee.org/document/912557/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 84,
        "citing_paper_count": 10,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Detectors",
                    "Voltage-controlled oscillators",
                    "Latches",
                    "Phase detection",
                    "Frequency conversion",
                    "Signal processing",
                    "Optical fiber networks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912557/",
        "end_page": "85"
    },
    {
        "doi": "10.1109/ISSCC.2001.912558",
        "cat_title": "CMOS Image Sensors with Embedded Processors",
        "cat_num": 6,
        "title": "A 10 kframe/s 0.18 /spl mu/m CMOS digital pixel sensor with pixel-level memory",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 31,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278135600",
                    "id": 37278135600,
                    "full_name": "S. Kleinfelder",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087486735",
                    "id": 37087486735,
                    "full_name": "Suki-Iwan Lim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087331874",
                    "id": 37087331874,
                    "full_name": "Xinqiao Liu",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274961200",
                    "id": 37274961200,
                    "full_name": "A. El Gamal",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 352/spl times/288 pixel CMOS image sensor with pixel-level single-slope ADC and 8 b 3T DRAM cells achieves 9.4/spl times/9.4 /spl mu/m/sup 2/ pixel in standard 0.18 /spl mu/m CMOS. Continuous 10 kframes/s (1 Gpixels/s) 8 b per pixel snapshot image acquisition is achieved with 0.1% rms temporal noise and 0.18% rms FPN.",
        "article_number": 912558,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912558",
        "html_url": "https://ieeexplore.ieee.org/document/912558/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 88,
        "citing_paper_count": 9,
        "citing_patent_count": 24,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "CMOS technology",
                    "Pixel",
                    "Image sensors",
                    "Sensor arrays",
                    "Noise reduction",
                    "Circuit noise",
                    "MOS devices",
                    "Counting circuits",
                    "Timing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912558/",
        "end_page": "89"
    },
    {
        "doi": "10.1109/ISSCC.2001.912559",
        "cat_title": "CMOS Image Sensors with Embedded Processors",
        "cat_num": 6,
        "title": "A miniature imaging module for mobile applications",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 32,
        "authors": {
            "authors": [
                {
                    "affiliation": "STMicroelectron., Edinburgh, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268635900",
                    "id": 37268635900,
                    "full_name": "J. Hurwitz",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087425900",
                    "id": 37087425900,
                    "full_name": "S.G. Smith",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37366291900",
                    "id": 37366291900,
                    "full_name": "A.A. Murray",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328579600",
                    "id": 37328579600,
                    "full_name": "P.B. Denyer",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622451",
                    "id": 37088622451,
                    "full_name": "J. Thomson",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37360143900",
                    "id": 37360143900,
                    "full_name": "S. Anderson",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428724400",
                    "id": 37428724400,
                    "full_name": "E. Duncan",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622337",
                    "id": 37088622337,
                    "full_name": "A. Kinsey",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37740151500",
                    "id": 37740151500,
                    "full_name": "B. Paisley",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622302",
                    "id": 37088622302,
                    "full_name": "P.-F. Pugibet",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622767",
                    "id": 37088622767,
                    "full_name": "E. Christison",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622675",
                    "id": 37088622675,
                    "full_name": "B. Laffoley",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37375433900",
                    "id": 37375433900,
                    "full_name": "M. Panaghiston",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622550",
                    "id": 37088622550,
                    "full_name": "S. Bradshaw",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088628897",
                    "id": 37088628897,
                    "full_name": "J. Vittu",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622584",
                    "id": 37088622584,
                    "full_name": "R. Brechignac",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37569907600",
                    "id": 37569907600,
                    "full_name": "K.M. Findlater",
                    "author_order": 17
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A miniature mobile imaging module combines a 0.5 /spl mu/m CMOS CIF imager with a 0.18 /spl mu/m co-processor within a compact lensed package. It provides 15 frames/s ITU-Rec.656 data with 50 mW consumption. Automatic flicker-detection is one of the features that help the camera function in a mobile application.",
        "article_number": 912559,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912559",
        "html_url": "https://ieeexplore.ieee.org/document/912559/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 90,
        "citing_paper_count": 7,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "CMOS technology",
                    "Lenses",
                    "Coprocessors",
                    "Sensor arrays",
                    "Optical imaging",
                    "Head",
                    "Plastics",
                    "Substrates",
                    "Chromium"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912559/",
        "end_page": "91"
    },
    {
        "doi": "10.1109/ISSCC.2001.912560",
        "cat_title": "CMOS Image Sensors with Embedded Processors",
        "cat_num": 6,
        "title": "Arbitrated address event representation digital image sensor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 33,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. & Comput. Eng., Johns Hopkins Univ., Baltimore, MD, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268496400",
                    "id": 37268496400,
                    "full_name": "E. Culurciello",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38271387300",
                    "id": 38271387300,
                    "full_name": "R. Etienne-Cummings",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271081700",
                    "id": 37271081700,
                    "full_name": "K. Boahen",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "80/spl times/60 (1/8 VGA) address event imager in 0.6 /spl mu/m CMOS converts light intensity into a one-bit code (a spike). The read-out of each spike is initiated by the pixel. The dynamic range is 200 dB for a pixel and 120 dB for the array. It uses 3.4 mW at a spike rate of 200 kHz. It is capable of 8.3 k effective frames/s.",
        "article_number": 912560,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912560",
        "html_url": "https://ieeexplore.ieee.org/document/912560/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 92,
        "citing_paper_count": 26,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital images",
                    "Image sensors",
                    "Energy consumption",
                    "Dynamic range",
                    "Switches",
                    "Layout",
                    "Power generation",
                    "CMOS image sensors",
                    "Biosensors",
                    "Image converters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912560/",
        "end_page": "93"
    },
    {
        "doi": "10.1109/ISSCC.2001.912561",
        "cat_title": "CMOS Image Sensors with Embedded Processors",
        "cat_num": 6,
        "title": "A 48 kframe/s CMOS image sensor for real-time 3-D sensing and motion detection",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 34,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sony-Kihara Res. Center inc., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37723947400",
                    "id": 37723947400,
                    "full_name": "S. Yoshimura",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37734538500",
                    "id": 37734538500,
                    "full_name": "T. Sugiyama",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372301500",
                    "id": 37372301500,
                    "full_name": "K. Yonemoto",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440687000",
                    "id": 37440687000,
                    "full_name": "K. Ueda",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CMOS image sensor with 192/spl times/124 pixels realizes video-rate range sensing with 500 /spl mu/m depth resolution, motion detection, and 12 b digital image output. Each pixel consists of four current copier cells as a frame memory block and a chopper comparator. The imager operates at 48 kframes/s maximum rate and dissipates 1.6 W for range sensing and 2 W for digital imaging at 3.3 V in a 0.35 /spl mu/m process.",
        "article_number": 912561,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912561",
        "html_url": "https://ieeexplore.ieee.org/document/912561/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 94,
        "citing_paper_count": 23,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "Motion detection",
                    "Choppers",
                    "Lighting",
                    "Pixel",
                    "Sensor arrays",
                    "Circuits",
                    "Image resolution",
                    "Digital images",
                    "Analog-digital conversion"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912561/",
        "end_page": "95"
    },
    {
        "doi": "10.1109/ISSCC.2001.912562",
        "cat_title": "CMOS Image Sensors with Embedded Processors",
        "cat_num": 6,
        "title": "A 128/spl times/128 CMOS imager with 4/spl times/128 bit-serial column-parallel PE array",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 35,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287849200",
                    "id": 37287849200,
                    "full_name": "H. Yamashita",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281757300",
                    "id": 37281757300,
                    "full_name": "C.G. Sodini",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4/spl times/128 fine-grained bit-serial processing element array configured with four 1/spl times/128 SIMD processors is embedded in 128/spl times/128 pixel CMOS imager columns. The prototype imager chip performs /spl sim/220 operations/pixel at 20 MHz clock, which potentially affords pixel-rate color processing for a VGA format image.",
        "article_number": 912562,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912562",
        "html_url": "https://ieeexplore.ieee.org/document/912562/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 96,
        "citing_paper_count": 4,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pixel",
                    "CMOS technology",
                    "CMOS process",
                    "Logic",
                    "Signal generators",
                    "Parallel processing",
                    "Color",
                    "Circuits",
                    "Silicon",
                    "Streaming media"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912562/",
        "end_page": "97"
    },
    {
        "doi": "10.1109/ISSCC.2001.912563",
        "cat_title": "CMOS Image Sensors with Embedded Processors",
        "cat_num": 6,
        "title": "A signal-processing CMOS image sensor using a simple analog operation",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 36,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37739351100",
                    "id": 37739351100,
                    "full_name": "Y. Muramatsu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337818000",
                    "id": 37337818000,
                    "full_name": "S. Kurosawa",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351893600",
                    "id": 37351893600,
                    "full_name": "M. Furumiya",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346373200",
                    "id": 37346373200,
                    "full_name": "H. Ohkubo",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351891600",
                    "id": 37351891600,
                    "full_name": "Y. Nakashiba",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A high-density CMOS image sensor has a normal mode and three signal-processing function modes: wide dynamic-range mode, motion-detection mode, and edge-extraction mode. Small pixel and real-time operation are achieved by using a four-transistor pixel scheme and column-parallel on-chip analog operation.",
        "article_number": 912563,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912563",
        "html_url": "https://ieeexplore.ieee.org/document/912563/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 98,
        "citing_paper_count": 10,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "Circuits",
                    "Dynamic range",
                    "Photodiodes",
                    "Energy consumption",
                    "Capacitors",
                    "Motion detection",
                    "Power supplies",
                    "Timing",
                    "Noise level"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912563/",
        "end_page": "99"
    },
    {
        "doi": "10.1109/ISSCC.2001.912564",
        "cat_title": "CMOS Image Sensors with Embedded Processors",
        "cat_num": 6,
        "title": "Autoscaling CMOS APS with customized increase of dynamic range",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 37,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. & Comput. Eng., Ben-Gurion Univ. of the Negev, Beer-Sheva, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38298354100",
                    "id": 38298354100,
                    "full_name": "O. Yadid-Pecht",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38276353100",
                    "id": 38276353100,
                    "full_name": "A. Belenky",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 64/spl times/64 CMOS active pixel sensor uses autoscaling and a floating-point representation to achieve wide dynamic-range linear output. The chip features a new architecture enabling a customized number of additional bits per pixel readout, with minimal effect on the sensor spatial and temporal resolution.",
        "article_number": 912564,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912564",
        "html_url": "https://ieeexplore.ieee.org/document/912564/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 100,
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dynamic range",
                    "Lighting",
                    "Spatial resolution",
                    "CMOS technology",
                    "Proposals",
                    "Feedback",
                    "Hardware",
                    "Costs",
                    "Solid state circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912564/",
        "end_page": "101"
    },
    {
        "doi": "10.1109/ISSCC.2001.912565",
        "cat_title": "Technology Directions: Advanced Technologies",
        "cat_num": 7,
        "title": "Genetic applets: biological integrated circuits for cellular control",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 38,
        "authors": {
            "authors": [
                {
                    "affiliation": "Cellicon Biotechnol., Jamaica Plain, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37702014500",
                    "id": 37702014500,
                    "full_name": "T.S. Gardner",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Technological advances in the biological sciences, coupled with increasing technical and economic challenges for silicon-based computing, generate interest in biocomputing. A genetic flip-flop and a genetic clock, recently implemented bacterial cells, may form the basic elements of a biochemical integrated circuit that operates in a living cell.",
        "article_number": 912565,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912565",
        "html_url": "https://ieeexplore.ieee.org/document/912565/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 112,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Genetics",
                    "Biological control systems",
                    "DNA",
                    "Circuits",
                    "Biological information theory",
                    "Biology computing",
                    "Flip-flops",
                    "Gene expression",
                    "Proteins",
                    "Regulators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912565/",
        "end_page": "113"
    },
    {
        "doi": "10.1109/ISSCC.2001.912566",
        "cat_title": "Technology Directions: Advanced Technologies",
        "cat_num": 7,
        "title": "The design and measurement of molecular electronic switches and memories",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 39,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37305596700",
                    "id": 37305596700,
                    "full_name": "M.A. Reed",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37406656100",
                    "id": 37406656100,
                    "full_name": "J. Chen",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37306216100",
                    "id": 37306216100,
                    "full_name": "D.W. Price",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37444116300",
                    "id": 37444116300,
                    "full_name": "A.M. Rawlett",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37304365600",
                    "id": 37304365600,
                    "full_name": "J.M. Tour",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089059919",
                    "id": 37089059919,
                    "full_name": "W. Wang",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Molecular-scale devices have recently become possible with self-assembly techniques. Examples of a number of simple molecular devices and circuits include a negative-resistance device that exhibits peak-to-valley ratios exceeding 1000:1 and a molecular memory cell with refresh times exceeding 10 minutes.",
        "article_number": 912566,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912566",
        "html_url": "https://ieeexplore.ieee.org/document/912566/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 114,
        "citing_paper_count": 1,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Molecular electronics",
                    "Switches",
                    "Temperature",
                    "Conductivity",
                    "Self-assembly",
                    "Physics",
                    "Nanoscale devices",
                    "Chemical technology",
                    "Integrated circuit interconnections",
                    "Gold"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912566/",
        "end_page": "115"
    },
    {
        "doi": "10.1109/ISSCC.2001.912567",
        "cat_title": "Technology Directions: Advanced Technologies",
        "cat_num": 7,
        "title": "Strained Si surface channel MOSFETs for high-performance CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 40,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264868700",
                    "id": 37264868700,
                    "full_name": "K. Rim",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Biaxial tension enhances in-plane transport of both electrons and holes in silicon, and can improve the current drive of CMOS devices independent of geometric scaling and electrostatic design. Device performance enhancements and issues to be addressed before the realization of strained Si CMOS technology are discussed.",
        "article_number": 912567,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912567",
        "html_url": "https://ieeexplore.ieee.org/document/912567/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 116,
        "citing_paper_count": 9,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Electron mobility",
                    "Strain control",
                    "MOSFET circuits",
                    "Charge carrier processes",
                    "High definition video",
                    "Predictive models",
                    "Thermal conductivity"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912567/",
        "end_page": "117"
    },
    {
        "doi": "10.1109/ISSCC.2001.912568",
        "cat_title": "Technology Directions: Advanced Technologies",
        "cat_num": 7,
        "title": "FinFET-a quasi-planar double-gate MOSFET",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 41,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37360680000",
                    "id": 37360680000,
                    "full_name": "S.H. Tang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278239300",
                    "id": 37278239300,
                    "full_name": "L. Chang",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293983400",
                    "id": 37293983400,
                    "full_name": "N. Lindert",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184827",
                    "id": 37087184827,
                    "full_name": "Yang-Kyu Choi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087073635",
                    "id": 37087073635,
                    "full_name": "Wen-Chin Lee",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087190338",
                    "id": 37087190338,
                    "full_name": "Xuejue Huang",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274242200",
                    "id": 37274242200,
                    "full_name": "V. Subramanian",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265308100",
                    "id": 37265308100,
                    "full_name": "J. Bokor",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087150499",
                    "id": 37087150499,
                    "full_name": "Tsu-Jae King",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087074328",
                    "id": 37087074328,
                    "full_name": "Chenming Hu",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The quasi-planar FinFET structure has device characteristics similar to those of the conventional MOSFET. Inserting FinFET into CMOS technology requires no change in circuit architecture or layout/design tools, providing a smooth transition to post-planar CMOS technology. 2D mixed-mode simulations show FinFET circuit performance exceeds that of advanced single gate MOSFETs.",
        "article_number": 912568,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912568",
        "html_url": "https://ieeexplore.ieee.org/document/912568/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 118,
        "citing_paper_count": 54,
        "citing_patent_count": 45,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "FinFETs",
                    "MOSFET circuits",
                    "Circuit simulation",
                    "Leakage current",
                    "Medical simulation",
                    "CMOS technology",
                    "Dielectrics",
                    "Manufacturing processes",
                    "Capacitance",
                    "Electrodes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912568/",
        "end_page": "119"
    },
    {
        "doi": "10.1109/ISSCC.2001.912569",
        "cat_title": "Technology Directions: Advanced Technologies",
        "cat_num": 7,
        "title": "Ultra-miniature high-Q filters and duplexers using FBAR technology",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 42,
        "authors": {
            "authors": [
                {
                    "affiliation": "Agilent Technol. Inc., Newark, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275056900",
                    "id": 37275056900,
                    "full_name": "R. Ruby",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275053800",
                    "id": 37275053800,
                    "full_name": "P. Bradley",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301841000",
                    "id": 37301841000,
                    "full_name": "J. Larson",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085345265",
                    "id": 37085345265,
                    "full_name": "Y. Oshmyansky",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37723491600",
                    "id": 37723491600,
                    "full_name": "D. Figueredo",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An ultra-miniature PCS duplexer uses thin-film bulk wave acoustic resonator (FBAR) technology. FBAR resonators are made using aluminum nitride for the piezoelectric material and silicon as the substrate. It has better than -52 dB rejection for the receive (Rx) filter in the transmit (Tx) band and pass-band insertion losses are on the order of 2 dB (Tx) and 3 dB (Rx). Performance is comparable to that of much larger ceramic duplexers.",
        "article_number": 912569,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912569",
        "html_url": "https://ieeexplore.ieee.org/document/912569/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 120,
        "citing_paper_count": 75,
        "citing_patent_count": 14,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Film bulk acoustic resonators",
                    "Resonator filters",
                    "Personal communication networks",
                    "Piezoelectric films",
                    "Acoustic waves",
                    "Aluminum nitride",
                    "Piezoelectric materials",
                    "Silicon",
                    "Substrates",
                    "Band pass filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912569/",
        "end_page": "121"
    },
    {
        "doi": "10.1109/ISSCC.2001.912570",
        "cat_title": "Technology Directions: Advanced Technologies",
        "cat_num": 7,
        "title": "A 256 kb 3.0 V 1T1MTJ nonvolatile magnetoresistive RAM",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 43,
        "authors": {
            "authors": [
                {
                    "affiliation": "Phys. Sci. Res. Labs., Motorola Labs., Chandler, AZ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331566000",
                    "id": 37331566000,
                    "full_name": "P.K. Naji",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268475500",
                    "id": 37268475500,
                    "full_name": "M. Durlam",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268448500",
                    "id": 37268448500,
                    "full_name": "S. Tehrani",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331565600",
                    "id": 37331565600,
                    "full_name": "J. Calder",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268472700",
                    "id": 37268472700,
                    "full_name": "M.F. DeHerrera",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Magnetoresistive random access memory (MRAM) is based on magnetic memory elements integrated with CMOS. Key attributes of MRAM technology are nonvolatility and unlimited read and program endurance. A 256 kb nonvolatile MRAM is based on a memory cell defined by a single transistor (1T) and a single magnetic tunnel junction (MTJ) with read and write cycles <50 ns. The memory organization is 16 k\u00d716. Measured read power consumption is 24 mW at 3 V and 20 MHz.",
        "article_number": 912570,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912570",
        "html_url": "https://ieeexplore.ieee.org/document/912570/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 122,
        "citing_paper_count": 25,
        "citing_patent_count": 98,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Magnetoresistance",
                    "Polarization",
                    "Switches",
                    "Magnetic tunneling",
                    "Voltage",
                    "Nonvolatile memory",
                    "Read-write memory",
                    "Random access memory",
                    "Magnetic materials",
                    "Magnetic separation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912570/",
        "end_page": "123"
    },
    {
        "doi": "10.1109/ISSCC.2001.912571",
        "cat_title": "Nyquist ADCs",
        "cat_num": 8,
        "title": "A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 44,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37593940900",
                    "id": 37593940900,
                    "full_name": "M. Choi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A.A. Abidi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Using array averaging and a wideband track-and-hold, a 6 b flash ADC achieves better than 5.5 effective bits for input frequencies to 600 MHz at 1 GSample/s, and 5 effective bits for 650 MHz input at 1.3 GSample/s. It consumes 500 mW from 3.3 V and occupies 0.8 mm/sup 2/ in 0.35 \u03bcm CMOS.",
        "article_number": 912571,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912571",
        "html_url": "https://ieeexplore.ieee.org/document/912571/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 126,
        "citing_paper_count": 24,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Preamplifiers",
                    "FETs",
                    "Latches",
                    "Circuits",
                    "Linearity",
                    "MOSFETs",
                    "Resistors",
                    "Ethernet networks",
                    "Signal resolution"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912571/",
        "end_page": "127"
    },
    {
        "doi": "10.1109/ISSCC.2001.912572",
        "cat_title": "Nyquist ADCs",
        "cat_num": 8,
        "title": "A 6 b 1.1 GSample/s CMOS A/D converter",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 45,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Semicond., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388894700",
                    "id": 37388894700,
                    "full_name": "G. Geelen",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "High-speed ADCs are key elements in the read channel of optical and magnetic data storage systems. The required resolution is about 6 b while the sampling rate (Fs) and effective resolution bandwidth (ERBW) requirements increase with each generation of storage system. Sample rates up to 800 MSample/s have been reported with ERBW=200 MHz. The ADC presented here achieves a maximum sample rate of 1.1 GSample/s and an EBBW of 450 MHz. This result is obtained with full flash interpolating/averaging architecture with distributed track-and-hold (T/H) in a standard 0.35 \u03bcm single-poly five-metal 3.3 V digital CMOS process. Chip area is 0.35 mm/sup 2/ and power consumption is 300 mW.",
        "article_number": 912572,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912572",
        "html_url": "https://ieeexplore.ieee.org/document/912572/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 128,
        "citing_paper_count": 45,
        "citing_patent_count": 20,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Interpolation",
                    "Differential amplifiers",
                    "Resistors",
                    "Bandwidth",
                    "Parasitic capacitance",
                    "Circuits",
                    "Signal generators",
                    "CMOS technology",
                    "Semiconductor device measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912572/",
        "end_page": "129"
    },
    {
        "doi": "10.1109/ISSCC.2001.912573",
        "cat_title": "Nyquist ADCs",
        "cat_num": 8,
        "title": "A 10 b 100 MSample/s CMOS pipelined ADC with 1.8 V power supply",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 46,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087292482",
                    "id": 37087292482,
                    "full_name": "Yong-In Park",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338276900",
                    "id": 37338276900,
                    "full_name": "S. Karthikeyan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328335400",
                    "id": 37328335400,
                    "full_name": "F. Tsay",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37416225200",
                    "id": 37416225200,
                    "full_name": "E. Bartolome",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 100 MHz ADC for low-power applications uses a 0.18 \u03bcm digital CMOS process. The design achieves 9.4 ENOB for a 50 MHz input at full sampling rate, and consumes a total of 180 mW with 2.5 mm/sup 2/ core in a single 1.8 V power supply.",
        "article_number": 912573,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912573",
        "html_url": "https://ieeexplore.ieee.org/document/912573/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 130,
        "citing_paper_count": 20,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Power supplies",
                    "Clocks",
                    "Voltage",
                    "Capacitors",
                    "Pipelines",
                    "CMOS process",
                    "Resistors",
                    "Circuits",
                    "Energy consumption",
                    "Dynamic range"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912573/",
        "end_page": "131"
    },
    {
        "doi": "10.1109/ISSCC.2001.912574",
        "cat_title": "Nyquist ADCs",
        "cat_num": 8,
        "title": "A 2.5 V 12 b 54 MSample/s 0.25 /spl mu/m CMOS ADC in 1 mm/sup 2/",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 47,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443927500",
                    "id": 37443927500,
                    "full_name": "H. Van Der Ploeg",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373557800",
                    "id": 37373557800,
                    "full_name": "G. Hoogzaad",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37396421300",
                    "id": 37396421300,
                    "full_name": "H.A.H. Termeer",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268841800",
                    "id": 37268841800,
                    "full_name": "M. Vertregt",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275496800",
                    "id": 37275496800,
                    "full_name": "R.L.J. Roovers",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Background digital offset extraction and analog compensation remove offset of the critical analog components. The calibrated two-step ADC achieves -70 dB THD in the Nyquist band with a 2.5 V supply. The ADC in 0.25 \u03bcm CMOS measures 1.0 mm/sup 2/ and dissipates 295 mW.",
        "article_number": 912574,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912574",
        "html_url": "https://ieeexplore.ieee.org/document/912574/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 132,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "Signal processing algorithms",
                    "Calibration",
                    "Sampling methods",
                    "Resistors",
                    "Robustness",
                    "Feedback",
                    "Quantization",
                    "Switches",
                    "Choppers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912574/",
        "end_page": "133"
    },
    {
        "doi": "10.1109/ISSCC.2001.912575",
        "cat_title": "Nyquist ADCs",
        "cat_num": 8,
        "title": "A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 48,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275159500",
                    "id": 37275159500,
                    "full_name": "D. Kelly",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37733062400",
                    "id": 37733062400,
                    "full_name": "W. Yang",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331534700",
                    "id": 37331534700,
                    "full_name": "I. Mehr",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728338200",
                    "id": 37728338200,
                    "full_name": "M. Sayuk",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352812800",
                    "id": 37352812800,
                    "full_name": "L. Singer",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 14 b multi-bit ADC with a switched-capacitor pipeline architecture achieves 0.6 LSB DNL and 2 LSB INL without calibration. Typical SNR is 73 dB, while SFDR is >85 dB for input frequency up to Nyquist. The 7.8 mm/sup 2/ ADC in 0.35 \u03bcm double-poly triple-metal process operates with a 2.7 V to 3.6 V power supply, and consumes 340 mW at 3 V.",
        "article_number": 912575,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912575",
        "html_url": "https://ieeexplore.ieee.org/document/912575/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 134,
        "citing_paper_count": 25,
        "citing_patent_count": 8,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Capacitors",
                    "Switching circuits",
                    "Energy consumption",
                    "CMOS process",
                    "Pipelines",
                    "Feedback",
                    "Attenuation",
                    "Bandwidth",
                    "MOS devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912575/",
        "end_page": "135"
    },
    {
        "doi": "10.1109/ISSCC.2001.912576",
        "cat_title": "Nyquist ADCs",
        "cat_num": 8,
        "title": "A 14 b 40 MSample/s pipelined ADC with DFCA",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 49,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348424300",
                    "id": 37348424300,
                    "full_name": "P.C. Yu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089040726",
                    "id": 37089040726,
                    "full_name": "S. Shehata",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086908495",
                    "id": 37086908495,
                    "full_name": "A. Joharapurkar",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086905480",
                    "id": 37086905480,
                    "full_name": "P. Chugh",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273048800",
                    "id": 37273048800,
                    "full_name": "A.R. Bugeja",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087179384",
                    "id": 37087179384,
                    "full_name": "Xiaohong Du",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087174093",
                    "id": 37087174093,
                    "full_name": "Sung-Ung Kwak",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086911813",
                    "id": 37086911813,
                    "full_name": "Y. Papantonopoulous",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371966800",
                    "id": 37371966800,
                    "full_name": "T. Kuyel",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A DAC and feedback capacitor averaging (DFCA) technique used in a pipelined ADC achieves 84 dB SFDR and 74 dB SNR. Also external mismatch noise cancellation digitally improves the SNR. Excluding output drivers, the 0.6 \u03bcm double-poly BiCMOS ADC dissipates 860 mW from 3.3 V supply.",
        "article_number": 912576,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912576",
        "html_url": "https://ieeexplore.ieee.org/document/912576/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 136,
        "citing_paper_count": 24,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Hardware",
                    "Logic testing",
                    "Noise cancellation",
                    "Circuit testing",
                    "BiCMOS integrated circuits",
                    "Signal to noise ratio",
                    "Calibration",
                    "Error correction"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912576/",
        "end_page": "137"
    },
    {
        "doi": "10.1109/ISSCC.2001.912577",
        "cat_title": "Integrated Multimedia Processors",
        "cat_num": 9,
        "title": "A 90 mW MPEG4 video codec LSI with the capability for core profile",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 50,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita Electr. Ind. Co. Ltd., Fukuoka, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325269900",
                    "id": 37325269900,
                    "full_name": "T. Hashimoto",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38275630500",
                    "id": 38275630500,
                    "full_name": "S. Kuromaru",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323169000",
                    "id": 37323169000,
                    "full_name": "M. Matsuo",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667650",
                    "id": 37088667650,
                    "full_name": "K. Yasuo",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38276267900",
                    "id": 38276267900,
                    "full_name": "T. Mori-iwa",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38271406700",
                    "id": 38271406700,
                    "full_name": "K. Ishida",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668652",
                    "id": 37088668652,
                    "full_name": "S. Kajita",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339124800",
                    "id": 37339124800,
                    "full_name": "M. Ohashi",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37611564200",
                    "id": 37611564200,
                    "full_name": "M. Toujima",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335622700",
                    "id": 37335622700,
                    "full_name": "T. Nakamura",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088797402",
                    "id": 37088797402,
                    "full_name": "M. Hamada",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37341257000",
                    "id": 37341257000,
                    "full_name": "T. Yonezawa",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088609594",
                    "id": 37088609594,
                    "full_name": "T. Kondo",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089076658",
                    "id": 37089076658,
                    "full_name": "K. Hashimoto",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38273273200",
                    "id": 38273273200,
                    "full_name": "Y. Sugisawa",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669297",
                    "id": 37088669297,
                    "full_name": "H. Otsuki",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38271438400",
                    "id": 38271438400,
                    "full_name": "M. Arita",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347669800",
                    "id": 37347669800,
                    "full_name": "H. Nakajima",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089106302",
                    "id": 37089106302,
                    "full_name": "H. Fujimoto",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330495000",
                    "id": 37330495000,
                    "full_name": "J. Michiyama",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37341593800",
                    "id": 37341593800,
                    "full_name": "Y. Iizuka",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37736996700",
                    "id": 37736996700,
                    "full_name": "H. Komori",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37662386500",
                    "id": 37662386500,
                    "full_name": "S. Nakatani",
                    "author_order": 23
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667882",
                    "id": 37088667882,
                    "full_name": "H. Toida",
                    "author_order": 24
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088774560",
                    "id": 37088774560,
                    "full_name": "T. Takahashi",
                    "author_order": 25
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37366565300",
                    "id": 37366565300,
                    "full_name": "H. Ito",
                    "author_order": 26
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443224700",
                    "id": 37443224700,
                    "full_name": "T. Yukitake",
                    "author_order": 27
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip MPEG4 video codec LSI with 20 Mb embedded DRAM performs a QCIF 15 Hz H.263 codec, a Simple at L1 codec, and Core at L1 decoding. It consumes 90 mW at 54 MHz. This chip integrates a programmable DSP, 8 dedicated hardware engines, and interface units on a 75.68 mm/sup 2/ die using 0.18 /spl mu/m 1.8 V quad-metal CMOS technology.",
        "article_number": 912577,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912577",
        "html_url": "https://ieeexplore.ieee.org/document/912577/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 140,
        "citing_paper_count": 13,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "MPEG 4 Standard",
                    "Video codecs",
                    "Large scale integration",
                    "Engines",
                    "Decoding",
                    "Hardware",
                    "Shape",
                    "Pipelines",
                    "Energy consumption",
                    "Digital signal processing chips"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912577/",
        "end_page": "141"
    },
    {
        "doi": "10.1109/ISSCC.2001.912578",
        "cat_title": "Integrated Multimedia Processors",
        "cat_num": 9,
        "title": "A 80/20 MHz 160 mW multimedia processor integrated with embedded DRAM MPEG-4 accelerator and 3D rendering engine for mobile applications",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 51,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087203785",
                    "id": 37087203785,
                    "full_name": "Chi-Weon Yoon",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274297700",
                    "id": 37274297700,
                    "full_name": "R. Woo",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087525340",
                    "id": 37087525340,
                    "full_name": "Jeonghoon Kook",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087162322",
                    "id": 37087162322,
                    "full_name": "Se-Joong Lee",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088020479",
                    "id": 37088020479,
                    "full_name": "Langmin Lee",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171584",
                    "id": 37087171584,
                    "full_name": "Young-Don Bae",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087143345",
                    "id": 37087143345,
                    "full_name": "In-Cheol Park",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087160867",
                    "id": 37087160867,
                    "full_name": "Hoi-Jun Yoo",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 84 mm/sup 2/ 160 mW programmable processor in 0.18 /spl mu/m EMC technology consists of 32 b RISC with MAC, 20 MHz motion compensation accelerator for MPEG-4 at SP, 3D rendering engine with 2.2 M polygon/s at 20 MHz, and 7.125 Mb embedded DRAM with single bitline writing scheme.",
        "article_number": 912578,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912578",
        "html_url": "https://ieeexplore.ieee.org/document/912578/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 142,
        "citing_paper_count": 9,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "MPEG 4 Standard",
                    "Hardware",
                    "Reduced instruction set computing",
                    "Data processing",
                    "Bandwidth",
                    "Equalizers",
                    "Engines",
                    "Pipelines",
                    "Motion compensation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912578/",
        "end_page": "143"
    },
    {
        "doi": "10.1109/ISSCC.2001.912579",
        "cat_title": "Integrated Multimedia Processors",
        "cat_num": 9,
        "title": "One-chip 15 frame/s mega-pixel real-time image processor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 52,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sanyo Electr. Co. Ltd., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275497800",
                    "id": 37275497800,
                    "full_name": "H. Yamauchi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269999400",
                    "id": 37269999400,
                    "full_name": "S. Okada",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273841000",
                    "id": 37273841000,
                    "full_name": "Y. Matsuda",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278022300",
                    "id": 37278022300,
                    "full_name": "T. Mori",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280650200",
                    "id": 37280650200,
                    "full_name": "T. Watanabe",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333816200",
                    "id": 37333816200,
                    "full_name": "A. Kobayashi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352784000",
                    "id": 37352784000,
                    "full_name": "I. Ogura",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335227500",
                    "id": 37335227500,
                    "full_name": "Y. Harada",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A-one-chip 15 frame/s mega-pixel real time image processor, for mobile multimedia applications is presented. It contains mega-pixel CCD signal processing, a motion-JPEG/MPEG2 image compression/decompression engine, a RISC-CPU, an NTSC encoder, a SDRAM controller and peripheral interfaces.",
        "article_number": 912579,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912579",
        "html_url": "https://ieeexplore.ieee.org/document/912579/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 144,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Image coding",
                    "Central Processing Unit",
                    "Clocks",
                    "Digital cameras",
                    "Transform coding",
                    "Engines",
                    "SDRAM",
                    "Pixel",
                    "Energy consumption",
                    "Video compression"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912579/",
        "end_page": "145"
    },
    {
        "doi": "10.1109/ISSCC.2001.912580",
        "cat_title": "Integrated Multimedia Processors",
        "cat_num": 9,
        "title": "A 250 MHz single-chip multiprocessor for A/V signal processing",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 53,
        "authors": {
            "authors": [
                {
                    "affiliation": "Semicond. Network Co., Sony Corp., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37732066800",
                    "id": 37732066800,
                    "full_name": "T. Koyama",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353347100",
                    "id": 37353347100,
                    "full_name": "E. Iwata",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087452535",
                    "id": 37087452535,
                    "full_name": "H. Yoshikawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37622629100",
                    "id": 37622629100,
                    "full_name": "H. Hanaki",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37613020800",
                    "id": 37613020800,
                    "full_name": "K. Hasegawa",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671187",
                    "id": 37088671187,
                    "full_name": "M. Aoki",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37739761200",
                    "id": 37739761200,
                    "full_name": "M. Yasue",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671991",
                    "id": 37088671991,
                    "full_name": "T. Schronbenhauser",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342347000",
                    "id": 37342347000,
                    "full_name": "M. Aikawa",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087453273",
                    "id": 37087453273,
                    "full_name": "I. Kumata",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672057",
                    "id": 37088672057,
                    "full_name": "H. Koyanagi",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 250 MHz single-chip multiprocessor integrates four CPUs with multimedia extended instructions on 0.25 /spl mu/m CMOS and consumes 2.4 W at 2.5 V. This chip exploits both coarse- and fine-grained parallelism in A/V signal processing and implements various coded standards such as multi-channel MPEG2 (MP@ML) video decoding.",
        "article_number": 912580,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912580",
        "html_url": "https://ieeexplore.ieee.org/document/912580/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 146,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Signal processing",
                    "Scanning probe microscopy",
                    "Decoding",
                    "Codecs",
                    "Signal processing algorithms",
                    "Coprocessors",
                    "Discrete cosine transforms",
                    "SDRAM",
                    "Hardware",
                    "Video signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912580/",
        "end_page": "147"
    },
    {
        "doi": "10.1109/ISSCC.2001.912581",
        "cat_title": "Integrated Multimedia Processors",
        "cat_num": 9,
        "title": "A 4 GOPS 3 way-VLIW image recognition processor based on a configurable media-processor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 54,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37382990200",
                    "id": 37382990200,
                    "full_name": "Y. Kondo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326077000",
                    "id": 37326077000,
                    "full_name": "T. Miyamori",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337516200",
                    "id": 37337516200,
                    "full_name": "T. Kitazawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087168176",
                    "id": 37087168176,
                    "full_name": "S. Inoue",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087065325",
                    "id": 37087065325,
                    "full_name": "H. Takano",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267293600",
                    "id": 37267293600,
                    "full_name": "I. Katayama",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337573100",
                    "id": 37337573100,
                    "full_name": "K. Yahagi",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666538",
                    "id": 37088666538,
                    "full_name": "A. Ooue",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085507146",
                    "id": 37085507146,
                    "full_name": "T. Tamai",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37724013700",
                    "id": 37724013700,
                    "full_name": "K. Kohno",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668184",
                    "id": 37088668184,
                    "full_name": "Y. Asao",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667242",
                    "id": 37088667242,
                    "full_name": "H. Fujimura",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728115500",
                    "id": 37728115500,
                    "full_name": "H. Uetani",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667756",
                    "id": 37088667756,
                    "full_name": "Y. Inoue",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563481200",
                    "id": 37563481200,
                    "full_name": "S. Asano",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37576150200",
                    "id": 37576150200,
                    "full_name": "Y. Miyamoto",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37826281400",
                    "id": 37826281400,
                    "full_name": "A. Yamaga",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38556107000",
                    "id": 38556107000,
                    "full_name": "Y. Masubuchi",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294387600",
                    "id": 37294387600,
                    "full_name": "T. Furuyama",
                    "author_order": 19
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4 GOPS 3-way VLIW image-recognition processor for an automobile system is based on a configurable media-processor which enables design-time configuration to optimize for a specific application. It uses a 0.25 /spl mu/m CMOS process with a standard-cell design method.",
        "article_number": 912581,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912581",
        "html_url": "https://ieeexplore.ieee.org/document/912581/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 148,
        "citing_paper_count": 11,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "VLIW",
                    "Coprocessors",
                    "SDRAM",
                    "Pipelines",
                    "Image recognition",
                    "Embedded system",
                    "Automobiles",
                    "Vehicle detection",
                    "Read only memory",
                    "Automatic control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912581/",
        "end_page": "149"
    },
    {
        "doi": "10.1109/ISSCC.2001.912582",
        "cat_title": "Integrated Multimedia Processors",
        "cat_num": 9,
        "title": "A 150 MHz graphics rendering processor with 256 Mb embedded DRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 55,
        "authors": {
            "authors": [
                {
                    "affiliation": "Altius Solutions Inc., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37067115500",
                    "id": 37067115500,
                    "full_name": "A.K. Khan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37726177900",
                    "id": 37726177900,
                    "full_name": "H. Magoshi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290821700",
                    "id": 37290821700,
                    "full_name": "T. Matsumoto",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37738034100",
                    "id": 37738034100,
                    "full_name": "J. Fujita",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37733804900",
                    "id": 37733804900,
                    "full_name": "M. Furuhashi",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37730776000",
                    "id": 37730776000,
                    "full_name": "M. Imai",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37741290000",
                    "id": 37741290000,
                    "full_name": "Y. Kurose",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089082968",
                    "id": 37089082968,
                    "full_name": "K. Sato",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37733536000",
                    "id": 37733536000,
                    "full_name": "Y. Yamashita",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088016359",
                    "id": 37088016359,
                    "full_name": "Kinying Kwan",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088017694",
                    "id": 37088017694,
                    "full_name": "Duc-Ngoc Le",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089092954",
                    "id": 37089092954,
                    "full_name": "J.H. Yu",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671820",
                    "id": 37088671820,
                    "full_name": "Trunng Nguyen",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089075482",
                    "id": 37089075482,
                    "full_name": "S. Yang",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265567700",
                    "id": 37265567700,
                    "full_name": "A. Tsou",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672301",
                    "id": 37088672301,
                    "full_name": "King Chow",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37734838000",
                    "id": 37734838000,
                    "full_name": "J. Shen",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087479849",
                    "id": 37087479849,
                    "full_name": "Min Li",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089046043",
                    "id": 37089046043,
                    "full_name": "Jun Li",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088016754",
                    "id": 37088016754,
                    "full_name": "Hong Zhao",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088207799",
                    "id": 37088207799,
                    "full_name": "K. Yoshida",
                    "author_order": 21
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 150 MHz graphics rendering processor with an integrated 256 Mb embedded DRAM, delivers a rendering rate of 75 M polgons/s. 287.5 M transistors are integrated on a 21.3/spl times/21.7 mm/sup 2/ die in 0.18 /spl mu/m 6-level-metal CMOS process. Several design methodologies are used.",
        "article_number": 912582,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912582",
        "html_url": "https://ieeexplore.ieee.org/document/912582/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 150,
        "citing_paper_count": 4,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Rendering (computer graphics)",
                    "Random access memory",
                    "Timing",
                    "Clocks",
                    "Computer graphics",
                    "Signal design",
                    "Integrated circuit interconnections",
                    "Delay",
                    "Computer architecture",
                    "Power distribution"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912582/",
        "end_page": "151"
    },
    {
        "doi": "10.1109/ISSCC.2001.912583",
        "cat_title": "Wireless Buiiding Blocks I",
        "cat_num": 10,
        "title": "A 1.5 W class-F RF power amplifier in 0.2 /spl mu/m CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 56,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Semicond., San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087937253",
                    "id": 37087937253,
                    "full_name": "T.C. Kuo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346843000",
                    "id": 37346843000,
                    "full_name": "B. Lusignan",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Design considerations for deep-sub-micron RF CMOS power amplifier emphasize high knee voltage design and CMOS breakdown. A square-wave driver takes advantage of CMOS. In 0.2 /spl mu/m CMOS, the 1/spl times/2 mm/sup 2/ PA delivers 1.5 W output at 900 MHz with 43% PAE from a 3 V supply.",
        "article_number": 912583,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912583",
        "html_url": "https://ieeexplore.ieee.org/document/912583/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 154,
        "citing_paper_count": 11,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Radio frequency",
                    "Power amplifiers",
                    "Radiofrequency amplifiers",
                    "Power generation",
                    "Driver circuits",
                    "Breakdown voltage",
                    "Power transistors",
                    "Equations",
                    "Resistors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912583/",
        "end_page": "155"
    },
    {
        "doi": "10.1109/ISSCC.2001.912584",
        "cat_title": "Wireless Buiiding Blocks I",
        "cat_num": 10,
        "title": "A CMOS RF power amplifier with parallel amplification for efficient power control",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 57,
        "authors": {
            "authors": [
                {
                    "affiliation": "Center for Integrated Syst., Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294429700",
                    "id": 37294429700,
                    "full_name": "A. Shirvani",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278961700",
                    "id": 37278961700,
                    "full_name": "D.K. Su",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087936939",
                    "id": 37087936939,
                    "full_name": "A. Wooley",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.25 /spl mu/m CMOS RF power amplifier uses parallel amplification to provide an output power adjustment range of 7 mW to 300 mW. The 2.37 mm/sup 2/ amplifier achieves 49% maximum power-added-efficiency (PAE) and maintains a PAE >43% over 70% of the power range.",
        "article_number": 912584,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912584",
        "html_url": "https://ieeexplore.ieee.org/document/912584/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 156,
        "citing_paper_count": 11,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Power amplifiers",
                    "Radiofrequency amplifiers",
                    "Power control",
                    "Impedance",
                    "Voltage",
                    "Power transmission lines",
                    "Power generation",
                    "Prototypes",
                    "Power harmonic filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912584/",
        "end_page": "157"
    },
    {
        "doi": "10.1109/ISSCC.2001.912585",
        "cat_title": "Wireless Buiiding Blocks I",
        "cat_num": 10,
        "title": "A 1 W 0.35 /spl mu/m CMOS power amplifier for GSM-1800 with 45% PAE",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 58,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nokia Denmark A/S, Copenhagen, Denmark",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442666100",
                    "id": 37442666100,
                    "full_name": "C. Fallesen",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274669300",
                    "id": 37274669300,
                    "full_name": "P. Asbeck",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A highly-integrated power amplifier in 0.35 /spl mu/m CMOS occupies 1.9 mm/sup 2/ and features class AB operation with 31.2 dBm output power at 1730 MHz, and 45% maximum power added efficiency.",
        "article_number": 912585,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912585",
        "html_url": "https://ieeexplore.ieee.org/document/912585/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 158,
        "citing_paper_count": 7,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Power amplifiers",
                    "Power generation",
                    "Power measurement",
                    "Capacitors",
                    "Inductors",
                    "High power amplifiers",
                    "Impedance matching",
                    "Frequency",
                    "CMOS process",
                    "Costs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912585/",
        "end_page": "159"
    },
    {
        "doi": "10.1109/ISSCC.2001.912586",
        "cat_title": "Wireless Buiiding Blocks I",
        "cat_num": 10,
        "title": "A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 59,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37360346800",
                    "id": 37360346800,
                    "full_name": "J.A. Weldon",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374806100",
                    "id": 37374806100,
                    "full_name": "J.C. Rudell",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087297701",
                    "id": 37087297701,
                    "full_name": "Li Lin",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667151",
                    "id": 37088667151,
                    "full_name": "R. Sekhar Narayanaswami",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374619300",
                    "id": 37374619300,
                    "full_name": "M. Otsuka",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374875800",
                    "id": 37374875800,
                    "full_name": "S. Dedieu",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087293391",
                    "id": 37087293391,
                    "full_name": "Luns Tee",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087182445",
                    "id": 37087182445,
                    "full_name": "King-Chun Tsai",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087423057",
                    "id": 37087423057,
                    "full_name": "Cheol-Woong Lee",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37341216300",
                    "id": 37341216300,
                    "full_name": "P.R. Gray",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.75 GHz transmitter with harmonic and double image reject mixer integrates the full signal path from the DAC to the RF output with two frequency synthesizers in a 0.35 /spl mu/m double-poly five-metal CMOS process. The IC consumes 151 mA from a 3 V supply and achieves 1.3/spl deg/ rms phase error. Active area is 3/spl times/9.9 mm/sup 2/.",
        "article_number": 912586,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912586",
        "html_url": "https://ieeexplore.ieee.org/document/912586/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 160,
        "citing_paper_count": 37,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Narrowband",
                    "Transmitters",
                    "Power harmonic filters",
                    "Baseband",
                    "Radio frequency",
                    "Frequency synthesizers",
                    "Phase locked loops",
                    "Signal generators",
                    "Circuits",
                    "Prototypes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912586/",
        "end_page": "161"
    },
    {
        "doi": "10.1109/ISSCC.2001.912587",
        "cat_title": "Wireless Buiiding Blocks I",
        "cat_num": 10,
        "title": "A +18 dBm IIP3 LNA in 0.35 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 60,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087521070",
                    "id": 37087521070,
                    "full_name": "Yongwang Ding",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275606500",
                    "id": 37275606500,
                    "full_name": "R. Harjani",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A feedforward linearization technique for RF CMOS LNAs makes feasible up to 40 dB output linearity improvement in current CMOS processes. A high-linearity LNA with +18 dBm IIP3 in a 0.35 /spl mu/m CMOS process shows little impact on power, noise, and gain.",
        "article_number": 912587,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912587",
        "html_url": "https://ieeexplore.ieee.org/document/912587/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 162,
        "citing_paper_count": 17,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Linearity",
                    "Energy consumption",
                    "MOSFETs",
                    "Semiconductor device measurement",
                    "Noise figure",
                    "Circuit noise",
                    "Voltage",
                    "Impedance matching",
                    "Equations",
                    "Noise cancellation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912587/",
        "end_page": "163"
    },
    {
        "doi": "10.1109/ISSCC.2001.912588",
        "cat_title": "Wireless Buiiding Blocks I",
        "cat_num": 10,
        "title": "A wideband 1.3 GHz PLL for transmit remodulation suppression",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 61,
        "authors": {
            "authors": [
                {
                    "affiliation": "Motorola Inc., Plantation, FL, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279758700",
                    "id": 37279758700,
                    "full_name": "F.L. Martin",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087937816",
                    "id": 37087937816,
                    "full_name": "R.C. Alford",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087938507",
                    "id": 37087938507,
                    "full_name": "J. Marks",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087938603",
                    "id": 37087938603,
                    "full_name": "G.S. Raven",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087935640",
                    "id": 37087935640,
                    "full_name": "J. Rollman",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.3 GHz 0.5 /spl mu/m BiCMOS offset PLL realizes -132 dBc/Hz in-band phase noise while reducing re-radiated transmission by 53 dB. The circuit operates without an offset signal. Elements include digital phase detector with steering operating to 1.3 GHz and digital frequency divider with programmable modulus from 1 to 1.5 in steps of 0.03125. Current is 10 mA from 2.7 V. Die is 1.2 mm/sup 2/.",
        "article_number": 912588,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912588",
        "html_url": "https://ieeexplore.ieee.org/document/912588/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 164,
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wideband",
                    "Phase locked loops",
                    "Voltage-controlled oscillators",
                    "Phase frequency detector",
                    "Phase detection",
                    "Transmitters",
                    "Bandwidth",
                    "Frequency conversion",
                    "Circuits",
                    "Frequency locked loops"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912588/",
        "end_page": "165"
    },
    {
        "doi": "10.1109/ISSCC.2001.912589",
        "cat_title": "SRAM",
        "cat_num": 11,
        "title": "Universal-Vdd 0.65-2.0V 32 kB cache using voltage-adapted timing-generation scheme and a lithographical-symmetric cell",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 62,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi Semicond. America Inc., San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276455600",
                    "id": 37276455600,
                    "full_name": "K. Osada",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087949942",
                    "id": 37087949942,
                    "full_name": "Jin-Uk Shin",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37732452900",
                    "id": 37732452900,
                    "full_name": "M. Khan",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087951365",
                    "id": 37087951365,
                    "full_name": "Yu-De Liou",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37732951700",
                    "id": 37732951700,
                    "full_name": "K. Wang",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37343759000",
                    "id": 37343759000,
                    "full_name": "K. Shoji",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087260680",
                    "id": 37087260680,
                    "full_name": "K. Kuroda",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327760800",
                    "id": 37327760800,
                    "full_name": "S. Ikeda",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273508500",
                    "id": 37273508500,
                    "full_name": "K. Ishibashi",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 32 kB cache design operates from 120 MHz at 1.7 mW and 0.65V to 1.04 GHz at 530 mW and 2.0 V with a single internal supply using 0.18 /spl mu/m CMOS technology. The wide voltage operating range is achieved using a voltage-adapted timing-generation scheme with plural dummy cells and a lithographically-symmetric cell (LS-cell).",
        "article_number": 912589,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912589",
        "html_url": "https://ieeexplore.ieee.org/document/912589/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 168,
        "citing_paper_count": 23,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Timing",
                    "Threshold voltage",
                    "Fluctuations",
                    "Optical amplifiers",
                    "Random access memory",
                    "CMOS technology",
                    "Pulse amplifiers",
                    "Frequency",
                    "Circuit testing",
                    "Low voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912589/",
        "end_page": "169"
    },
    {
        "doi": "10.1109/ISSCC.2001.912590",
        "cat_title": "SRAM",
        "cat_num": 11,
        "title": "An architecture for compact associative memories with deca-ns nearest-match capability up to large distances",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 63,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hiroshima Univ., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269154600",
                    "id": 37269154600,
                    "full_name": "H.J. Mattausch",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269166100",
                    "id": 37269166100,
                    "full_name": "T. Gyohten",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37724247400",
                    "id": 37724247400,
                    "full_name": "Y. Soda",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269157900",
                    "id": 37269157900,
                    "full_name": "T. Koide",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Associative-memory architecture for Hamming-distance search, compact implementation, and short nearest-matches times up to large distances are proposed. The main ideas are fast analog word comparison and self-adaptive winner-line-up amplification. An implementation in a 0.6 /spl mu/m 2-poly 3-metal CMOS technology with 32 rows and 128 columns verifies the key concepts. Search time is <38 ns.",
        "article_number": 912590,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912590",
        "html_url": "https://ieeexplore.ieee.org/document/912590/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 170,
        "citing_paper_count": 6,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "MOSFETs",
                    "Optical wavelength conversion",
                    "Voltage",
                    "Feedback",
                    "Circuit testing",
                    "Pattern recognition",
                    "Data compression",
                    "Gray-scale",
                    "Neural networks",
                    "Time domain analysis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912590/",
        "end_page": "171"
    },
    {
        "doi": "10.1109/ISSCC.2001.912591",
        "cat_title": "SRAM",
        "cat_num": 11,
        "title": "SRAM current-sense amplifier with fully-compensated bit line multiplexer",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 64,
        "authors": {
            "authors": [
                {
                    "affiliation": "Tech. Univ. of Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38322585300",
                    "id": 38322585300,
                    "full_name": "B. Wicht",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087537785",
                    "id": 37087537785,
                    "full_name": "D. Schmitt-Landseidel",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285011000",
                    "id": 37285011000,
                    "full_name": "S. Paul",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38197041200",
                    "id": 38197041200,
                    "full_name": "A. Sanders",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A current-sense amplifier that fully compensates the bit line multiplexer based on an improved feedback structure is implemented in a 512/spl times/24b 1.8 V SRAM macro in 0.18 /spl mu/m CMOS. 0.5 ns reduction of read access time is measured with 0.4% additional area.",
        "article_number": 912591,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912591",
        "html_url": "https://ieeexplore.ieee.org/document/912591/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 172,
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Multiplexing",
                    "Switches",
                    "Voltage",
                    "Circuits",
                    "Degradation",
                    "Delay",
                    "MOSFETs",
                    "Feedback loop",
                    "Impedance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912591/",
        "end_page": "173"
    },
    {
        "doi": "10.1109/ISSCC.2001.912592",
        "cat_title": "SRAM",
        "cat_num": 11,
        "title": "Abnormal leakage suppression (ALS) scheme for low standby current SRAMs",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 65,
        "authors": {
            "authors": [
                {
                    "affiliation": "Tokyo Univ., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283147800",
                    "id": 37283147800,
                    "full_name": "K. Kanda",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088169475",
                    "id": 37088169475,
                    "full_name": "Nguyen Duc Mihn",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270375100",
                    "id": 37270375100,
                    "full_name": "H. Kawaguchi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275966400",
                    "id": 37275966400,
                    "full_name": "T. Sakurai",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Abnormal leakage suppression (ALS) repairs standby current errors in SRAMs. By introducing leakage sensors, shift registers and fuses, ACS senses 1 /spl mu/A abnormal leakage, isolates the memory cell from VDD lines and thus suppresses abnormal leakage current. A 64 Kb test SRAM demonstrates effectiveness. Area overhead is 7%.",
        "article_number": 912592,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912592",
        "html_url": "https://ieeexplore.ieee.org/document/912592/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 174,
        "citing_paper_count": 4,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Fuses",
                    "Variable structure systems",
                    "Redundancy",
                    "Shift registers",
                    "Leakage current",
                    "MOSFETs",
                    "Circuit testing",
                    "Sensor fusion",
                    "Batteries"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912592/",
        "end_page": "175"
    },
    {
        "doi": "10.1109/ISSCC.2001.912593",
        "cat_title": "SRAM",
        "cat_num": 11,
        "title": "A 900 MHz 2.25 MB cache with on-chip CPU now in Cu SOI",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 66,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hewlett-Packard Co., Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37366890400",
                    "id": 37366890400,
                    "full_name": "J.M. Hill",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374251000",
                    "id": 37374251000,
                    "full_name": "J. Lachman",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 500 MHz 1.5 MB cache with 50% increased bit count described is ported from a 0.25 /spl mu/m bulk technology to a 0.18 /spl mu/m SOI process with local interconnect. The SOI technology used presented significant design challenges to match the 80% frequency increase expected for the CPU.",
        "article_number": 912593,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912593",
        "html_url": "https://ieeexplore.ieee.org/document/912593/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 176,
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delay",
                    "Capacitance",
                    "FETs",
                    "Decoding",
                    "Integrated circuit interconnections",
                    "Voltage",
                    "Timing",
                    "Switches",
                    "Degradation",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912593/",
        "end_page": "177"
    },
    {
        "doi": "10.1109/ISSCC.2001.912594",
        "cat_title": "Signal Processing for Storage and Coding",
        "cat_num": 12,
        "title": "Power-efficient application-specific VLIW processor for turbo decoding",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 67,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297483900",
                    "id": 37297483900,
                    "full_name": "M. Bekooij",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563511900",
                    "id": 37563511900,
                    "full_name": "J. Dielissen",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372904200",
                    "id": 37372904200,
                    "full_name": "F. Harmsze",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300322200",
                    "id": 37300322200,
                    "full_name": "S. Sawitzki",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333386000",
                    "id": 37333386000,
                    "full_name": "J. Huisken",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088171276",
                    "id": 37088171276,
                    "full_name": "A. van der Weri",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295685300",
                    "id": 37295685300,
                    "full_name": "J. van Meerbergen",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A method permits coprocessors to be embedded inside a programmable VLIW processor. Synchronization of the coprocessors and the VLIW processor is determined at compile-time by the VLIW scheduler. The implementation of a power-efficient turbo decoder demonstrates the effectiveness of this method.",
        "article_number": 912594,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912594",
        "html_url": "https://ieeexplore.ieee.org/document/912594/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 180,
        "citing_paper_count": 7,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "VLIW",
                    "Iterative decoding",
                    "Processor scheduling",
                    "Bit error rate",
                    "Application software",
                    "Design methodology",
                    "Software tools",
                    "High level synthesis",
                    "Coprocessors",
                    "Parallel processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912594/",
        "end_page": "181"
    },
    {
        "doi": "10.1109/ISSCC.2001.912595",
        "cat_title": "Signal Processing for Storage and Coding",
        "cat_num": 12,
        "title": "A mixed-signal 0.18 /spl mu/m CMOS SOC for DVD systems with 432 MS/s PRML read channel and 16 Mb embedded DRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 68,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita Electr. Ind. Co. Ltd., Osaka, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37738324300",
                    "id": 37738324300,
                    "full_name": "S. Gotoh",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277759900",
                    "id": 37277759900,
                    "full_name": "T. Takahashi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37737108600",
                    "id": 37737108600,
                    "full_name": "K. Irie",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727414100",
                    "id": 37727414100,
                    "full_name": "K. Ohshima",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37737941500",
                    "id": 37737941500,
                    "full_name": "N. Mimura",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37736493400",
                    "id": 37736493400,
                    "full_name": "K. Aida",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332378800",
                    "id": 37332378800,
                    "full_name": "T. Maeda",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280377800",
                    "id": 37280377800,
                    "full_name": "T. Yamamoto",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449702600",
                    "id": 37449702600,
                    "full_name": "K. Sushihara",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37066548800",
                    "id": 37066548800,
                    "full_name": "Y. Okamoto",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622627",
                    "id": 37088622627,
                    "full_name": "Y. Tai",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622373",
                    "id": 37088622373,
                    "full_name": "T. Nakajima",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622352",
                    "id": 37088622352,
                    "full_name": "M. Usui",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37738030000",
                    "id": 37738030000,
                    "full_name": "T. Ochi",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622460",
                    "id": 37088622460,
                    "full_name": "K. Komichi",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328684600",
                    "id": 37328684600,
                    "full_name": "A. Matsuzawa",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip CMOS mixed-signal LSI for DVD systems contains 32 b RISC CPU, formatter, servo DSP, 16Mb DRAM, an ECC, ATA I/F, and digital read channel with 7b flash ADC. The chip in 0.18 /spl mu/m embedded DRAM process contains /sup 24/Rn transistors in a 144 mm/sup 2/ die. The data rate is 432 MSample/s with 1.2 W power consumption.",
        "article_number": 912595,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912595",
        "html_url": "https://ieeexplore.ieee.org/document/912595/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 182,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DVD",
                    "Random access memory",
                    "Reduced instruction set computing",
                    "Error correction codes",
                    "Frequency synchronization",
                    "Clocks",
                    "Finite impulse response filter",
                    "Large scale integration",
                    "Circuits",
                    "Signal sampling"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912595/",
        "end_page": "183"
    },
    {
        "doi": "10.1109/ISSCC.2001.912596",
        "cat_title": "Signal Processing for Storage and Coding",
        "cat_num": 12,
        "title": "A 700 Mb/s BiCMOS read channel integrated circuit",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 69,
        "authors": {
            "authors": [
                {
                    "affiliation": "LSI Logic Corp., San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371299300",
                    "id": 37371299300,
                    "full_name": "S. Altekar",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622818",
                    "id": 37088622818,
                    "full_name": "H. Chan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086984300",
                    "id": 37086984300,
                    "full_name": "Jenn-Gang Chern",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37358948200",
                    "id": 37358948200,
                    "full_name": "R. Contreras",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623098",
                    "id": 37088623098,
                    "full_name": "Leo Fang",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088051509",
                    "id": 37088051509,
                    "full_name": "Hairong Gao",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623116",
                    "id": 37088623116,
                    "full_name": "R. Gee",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623007",
                    "id": 37088623007,
                    "full_name": "P. Ha",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623147",
                    "id": 37088623147,
                    "full_name": "K. Hsieh",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088048560",
                    "id": 37088048560,
                    "full_name": "Yenyu Hsieh",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37558020100",
                    "id": 37558020100,
                    "full_name": "D. Hsu",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087525225",
                    "id": 37087525225,
                    "full_name": "Xi Huang",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089059013",
                    "id": 37089059013,
                    "full_name": "H. Kim",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623059",
                    "id": 37088623059,
                    "full_name": "H. Kimura",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37729596900",
                    "id": 37729596900,
                    "full_name": "P. Lai",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623227",
                    "id": 37088623227,
                    "full_name": "I. Mohammed",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37723074600",
                    "id": 37723074600,
                    "full_name": "L. Moser",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086973689",
                    "id": 37086973689,
                    "full_name": "Shih-Ming Shih",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089132830",
                    "id": 37089132830,
                    "full_name": "M. Sugawara",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37732853000",
                    "id": 37732853000,
                    "full_name": "Y. Tamura",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323023000",
                    "id": 37323023000,
                    "full_name": "H. Thapar",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257837",
                    "id": 37087257837,
                    "full_name": "Yong Wang",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088050633",
                    "id": 37088050633,
                    "full_name": "Danfeng Xu",
                    "author_order": 23
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088050135",
                    "id": 37088050135,
                    "full_name": "Jiazhi Yang",
                    "author_order": 24
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38185006600",
                    "id": 38185006600,
                    "full_name": "A. Yeung",
                    "author_order": 25
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A read channel IC achieves >1.5 dB SNR improvement over a 32/34 rate EPRML read channel at 2.8 user bit density. The 0.18 /spl mu/m BiCMOS chip operates up to 700 Mb/s with 1.8 W read mode power using 3.3 V analog and 1.8 V digital power supplies. The die area is 9.64 mm/sup 2/.",
        "article_number": 912596,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912596",
        "html_url": "https://ieeexplore.ieee.org/document/912596/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 184,
        "citing_paper_count": 8,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "BiCMOS integrated circuits",
                    "Finite impulse response filter",
                    "Ground penetrating radar",
                    "Bit error rate",
                    "Magnetic separation",
                    "Delay",
                    "Detectors",
                    "Magnetic heads",
                    "Block codes",
                    "Bipolar transistors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912596/",
        "end_page": "185"
    },
    {
        "doi": "10.1109/ISSCC.2001.912597",
        "cat_title": "Signal Processing for Storage and Coding",
        "cat_num": 12,
        "title": "A 300 MHz mixed-signal FDTS/DFE disk read channel in 0.6 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 70,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37726528100",
                    "id": 37726528100,
                    "full_name": "D.C. Wei",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37556819500",
                    "id": 37556819500,
                    "full_name": "D.Q. Sun",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A.A. Abidi",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 300 MHz mostly-analog DFE detector IC performs clock recovery and depth-of-two tree-search detection on equalized EPR4 waveforms. With MTR-coding, the detector is an analog DFE with digital error-correction logic to boost performance. At user density 3.0, performance exceeds that of an EPR4/VA channel. It consumes 530 mW from 3 V, and occupies 3.34 mm/sup 2/ active area.",
        "article_number": 912597,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912597",
        "html_url": "https://ieeexplore.ieee.org/document/912597/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 186,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase detection",
                    "Decision feedback equalizers",
                    "Detectors",
                    "Transconductors",
                    "Delay lines",
                    "Switches",
                    "Voltage",
                    "Laboratories",
                    "Finite impulse response filter",
                    "FETs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912597/",
        "end_page": "187"
    },
    {
        "doi": "10.1109/ISSCC.2001.912598",
        "cat_title": "Signal Processing for Storage and Coding",
        "cat_num": 12,
        "title": "A 1 Gb/s read/write-preamplifier for hard-disk-drive applications",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 71,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Components, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275067800",
                    "id": 37275067800,
                    "full_name": "H. Veenstra",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089104797",
                    "id": 37089104797,
                    "full_name": "J. Mulder",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088052133",
                    "id": 37088052133,
                    "full_name": "Luan Le",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285069800",
                    "id": 37285069800,
                    "full_name": "G. Grillo",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 6-channel read/write preamplifier IC supports data rates up to 1 Gb/s. The bandwidth of the reader exceeds 630 MHz. The input-referred noise is <0.6nV//spl radic/Hz. The rise time of the writer is 0.3 ns at 5 mA output current. Impedance matching is employed at all high-frequency in/outputs. This IC uses 0.6 /spl mu/m CBiCMOS technology and occupies 16 mm/sup 2/.",
        "article_number": 912598,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912598",
        "html_url": "https://ieeexplore.ieee.org/document/912598/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 188,
        "citing_paper_count": 4,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Magnetic heads",
                    "Voltage",
                    "Preamplifiers",
                    "Impedance matching",
                    "Bandwidth",
                    "Joining processes",
                    "Circuits",
                    "Resistors",
                    "Frequency",
                    "Magnetic sensors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912598/",
        "end_page": "189"
    },
    {
        "doi": "10.1109/ISSCC.2001.912599",
        "cat_title": "Signal Processing for Storage and Coding",
        "cat_num": 12,
        "title": "A 2.3 GSample/s 10-tap digital FIR filter for magnetic recording read channels",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 72,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282480500",
                    "id": 37282480500,
                    "full_name": "S. Rylov",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284099800",
                    "id": 37284099800,
                    "full_name": "A. Rylyakov",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278230900",
                    "id": 37278230900,
                    "full_name": "J. Tierno",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388881900",
                    "id": 37388881900,
                    "full_name": "M. Immediato",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563871600",
                    "id": 37563871600,
                    "full_name": "M. Beakes",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282479000",
                    "id": 37282479000,
                    "full_name": "M. Kapur",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37318983600",
                    "id": 37318983600,
                    "full_name": "P. Ampadu",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342811500",
                    "id": 37342811500,
                    "full_name": "D. Pearson",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 6 b 10 tap 2.3 GSample/s distributed-arithmetic digital FIR filter uses footless dynamic logic with delayed reset for precharge. The 0.5 mm/sup 2/ filter, fabricated in 0.18 /spl mu/m CMOS, is operational from 1 V to 2 V power supply. At 2.3 GSample/s, the power is 680 mW, and at 1 GSample/s the power is 120 mW.",
        "article_number": 912599,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912599",
        "html_url": "https://ieeexplore.ieee.org/document/912599/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 190,
        "citing_paper_count": 12,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Finite impulse response filter",
                    "Magnetic recording",
                    "Shift registers",
                    "Magnetic separation",
                    "Clocks",
                    "Logic",
                    "Delay",
                    "Multiplexing",
                    "Maximum likelihood detection",
                    "Feedback"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912599/",
        "end_page": "191"
    },
    {
        "doi": "10.1109/ISSCC.2001.912600",
        "cat_title": "Signal Processing for Storage and Coding",
        "cat_num": 12,
        "title": "A 16 b accurate CMOS laser driver IC with 500 mA output current and 1.5 ns rise time",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 73,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425903000",
                    "id": 37425903000,
                    "full_name": "J. van den Homberg",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295900600",
                    "id": 37295900600,
                    "full_name": "A. Immink",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37738458100",
                    "id": 37738458100,
                    "full_name": "J. McCormack",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37725353800",
                    "id": 37725353800,
                    "full_name": "A. Slenter",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088174096",
                    "id": 37088174096,
                    "full_name": "J. Noot",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088174658",
                    "id": 37088174658,
                    "full_name": "M. Tryzna",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088172783",
                    "id": 37088172783,
                    "full_name": "H. Verhoeven",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CMOS laser driver IC combines two 500 MHz 250 mA driver DACs with on-board digital write strategy generator and PLL to achieve 2 ns timing resolution. An embedded laser power control algorithm with analog monitor diode pre-processing compensates for laser temperature variations and aging.",
        "article_number": 912600,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912600",
        "html_url": "https://ieeexplore.ieee.org/document/912600/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 192,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS integrated circuits",
                    "Noise shaping",
                    "Threshold current",
                    "Diode lasers",
                    "Temperature",
                    "Laser feedback",
                    "Integrated circuit noise",
                    "Signal resolution",
                    "Voltage",
                    "Optical pulse generation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912600/",
        "end_page": "193"
    },
    {
        "doi": "10.1109/ISSCC.2001.912601",
        "cat_title": "Wireless LAN",
        "cat_num": 13,
        "title": "A fully-integrated single-chip SOC for Bluetooth",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 74,
        "authors": {
            "authors": [
                {
                    "affiliation": "Alcatel Microelectron., Zaventem, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355919700",
                    "id": 37355919700,
                    "full_name": "F.O. Eynde",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38226985100",
                    "id": 38226985100,
                    "full_name": "J.-J. Schmit",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623397",
                    "id": 37088623397,
                    "full_name": "V. Charlier",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623594",
                    "id": 37088623594,
                    "full_name": "R. Alexandre",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623457",
                    "id": 37088623457,
                    "full_name": "C. Sturman",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623509",
                    "id": 37088623509,
                    "full_name": "K. Coffin",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623256",
                    "id": 37088623256,
                    "full_name": "B. Mollekens",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268745200",
                    "id": 37268745200,
                    "full_name": "J. Craninckx",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38017371500",
                    "id": 38017371500,
                    "full_name": "S. Terrijn",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37448999500",
                    "id": 37448999500,
                    "full_name": "A. Monterastelli",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623264",
                    "id": 37088623264,
                    "full_name": "S. Beerens",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447684000",
                    "id": 37447684000,
                    "full_name": "P. Goetschalckx",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37391933800",
                    "id": 37391933800,
                    "full_name": "M. Ingels",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38236696800",
                    "id": 38236696800,
                    "full_name": "D. Joos",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37064646800",
                    "id": 37064646800,
                    "full_name": "S. Guncer",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37990650900",
                    "id": 37990650900,
                    "full_name": "A. Pontioglu",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.25 /spl mu/m CMOS IC contains all analog and digital electronics required for a point-to-multipoint Bluetooth node. The circuit includes RF front-end and digital baseband processor, microprocessor and flash memory with software stack. The 41 mm/sup 2/ die has 15 dB noise figure and 2 dBm maximum transmitter output, and consumes 125 mW at 2.5 V during receive.",
        "article_number": 912601,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912601",
        "html_url": "https://ieeexplore.ieee.org/document/912601/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 196,
        "citing_paper_count": 53,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bluetooth",
                    "Analog integrated circuits",
                    "CMOS analog integrated circuits",
                    "CMOS integrated circuits",
                    "CMOS digital integrated circuits",
                    "Radio frequency",
                    "Baseband",
                    "Microprocessors",
                    "Flash memory",
                    "Noise figure"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912601/",
        "end_page": "197"
    },
    {
        "doi": "10.1109/ISSCC.2001.912602",
        "cat_title": "Wireless LAN",
        "cat_num": 13,
        "title": "A fully-integrated CMOS RFIC for Bluetooth applications",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 75,
        "authors": {
            "authors": [
                {
                    "affiliation": "IME, Singapore",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328226700",
                    "id": 37328226700,
                    "full_name": "A. Ajjikuttira",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670052",
                    "id": 37088670052,
                    "full_name": "C. Leung",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087432322",
                    "id": 37087432322,
                    "full_name": "Ee-Sze Khoo",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668841",
                    "id": 37088668841,
                    "full_name": "M. Choke",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38182264400",
                    "id": 38182264400,
                    "full_name": "R. Singh",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668296",
                    "id": 37088668296,
                    "full_name": "Tian-Hwee Teo",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669287",
                    "id": 37088669287,
                    "full_name": "Ban-Chuan Gheong",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669967",
                    "id": 37088669967,
                    "full_name": "Jin-Hui See",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669692",
                    "id": 37088669692,
                    "full_name": "Hwa-Seng Yap",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668277",
                    "id": 37088668277,
                    "full_name": "Poh-Boon Leong",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667076",
                    "id": 37088667076,
                    "full_name": "Choon-Tiong Law",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275109800",
                    "id": 37275109800,
                    "full_name": "M. Itoh",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347505100",
                    "id": 37347505100,
                    "full_name": "A. Yoshida",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37069452200",
                    "id": 37069452200,
                    "full_name": "Y. Yoshida",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374792500",
                    "id": 37374792500,
                    "full_name": "A. Tamura",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089089725",
                    "id": 37089089725,
                    "full_name": "H. Nakamura",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4.5/spl times/4 mm/sup 2/ single-chip Bluetooth RF transceiver in a 0.35 /spl mu/m standard CMOS technology with minimal external components operates from a 3 V supply. The low-IF receiver achieves -77 dBm sensitivity for 0.1% BER and -17 dBm llP3. The direct up-conversion transmitter has 0 dBm nominal output power.",
        "article_number": 912602,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912602",
        "html_url": "https://ieeexplore.ieee.org/document/912602/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 198,
        "citing_paper_count": 46,
        "citing_patent_count": 13,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radiofrequency integrated circuits",
                    "Bluetooth",
                    "Band pass filters",
                    "Low pass filters",
                    "Switches",
                    "Voltage-controlled oscillators",
                    "CMOS logic circuits",
                    "CMOS technology",
                    "Phase frequency detector",
                    "Inductors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912602/",
        "end_page": "199"
    },
    {
        "doi": "10.1109/ISSCC.2001.912603",
        "cat_title": "Wireless LAN",
        "cat_num": 13,
        "title": "A 2.4 GHz CMOS transceiver for Bluetooth",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 76,
        "authors": {
            "authors": [
                {
                    "affiliation": "Broadcom Corp., El Segundo, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275521400",
                    "id": 37275521400,
                    "full_name": "H. Darabi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348206700",
                    "id": 37348206700,
                    "full_name": "S. Khorram",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697895500",
                    "id": 37697895500,
                    "full_name": "E. Chien",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37553453200",
                    "id": 37553453200,
                    "full_name": "M. Pan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281056500",
                    "id": 37281056500,
                    "full_name": "S. Wu",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727056100",
                    "id": 37727056100,
                    "full_name": "S. Moloudi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374646000",
                    "id": 37374646000,
                    "full_name": "J.C. Leete",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354736400",
                    "id": 37354736400,
                    "full_name": "J. Rael",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38184346400",
                    "id": 38184346400,
                    "full_name": "M. Syed",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37692611100",
                    "id": 37692611100,
                    "full_name": "R. Lee",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275525900",
                    "id": 37275525900,
                    "full_name": "B. Ibrahim",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294655200",
                    "id": 37294655200,
                    "full_name": "M. Rofougaran",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275528900",
                    "id": 37275528900,
                    "full_name": "A. Rofougaran",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully-integrated CMOS transceiver tuned to 2.4 GHz consumes 46 mA in receive mode and 47 mA in transmit mode from a 2.7 V supply. The receiver has -80 dBm sensitivity at 0.1% BER, and -7 dBm IIP3. The transmitter delivers a GFSK modulated spectrum at 5 dBm output power.",
        "article_number": 912603,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912603",
        "html_url": "https://ieeexplore.ieee.org/document/912603/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 200,
        "citing_paper_count": 29,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Bluetooth",
                    "Frequency shift keying",
                    "Radio transmitters",
                    "Clocks",
                    "Frequency conversion",
                    "Signal generators",
                    "Filters",
                    "Voltage-controlled oscillators",
                    "Frequency synthesizers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912603/",
        "end_page": "201"
    },
    {
        "doi": "10.1109/ISSCC.2001.912604",
        "cat_title": "Wireless LAN",
        "cat_num": 13,
        "title": "A 22 mW Bluetooth RF transceiver with direct RF modulation and on-chip IF filtering",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 77,
        "authors": {
            "authors": [
                {
                    "affiliation": "Conexant Syst. Inc., Ottawa, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353903100",
                    "id": 37353903100,
                    "full_name": "N. Filiol",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669801",
                    "id": 37088669801,
                    "full_name": "N. Birkett",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356634900",
                    "id": 37356634900,
                    "full_name": "J. Cherry",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275601100",
                    "id": 37275601100,
                    "full_name": "F. Balteanu",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666960",
                    "id": 37088666960,
                    "full_name": "C. Gojocaru",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089041238",
                    "id": 37089041238,
                    "full_name": "A. Namdar",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728430800",
                    "id": 37728430800,
                    "full_name": "T. Pamir",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37738698500",
                    "id": 37738698500,
                    "full_name": "K. Sheikh",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668854",
                    "id": 37088668854,
                    "full_name": "G. Glandon",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728432000",
                    "id": 37728432000,
                    "full_name": "D. Payer",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427753900",
                    "id": 37427753900,
                    "full_name": "A. Swaminathan",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669890",
                    "id": 37088669890,
                    "full_name": "R. Forbes",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269828400",
                    "id": 37269828400,
                    "full_name": "T. Riley",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666929",
                    "id": 37088666929,
                    "full_name": "S.M. Alinoor",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972672700",
                    "id": 37972672700,
                    "full_name": "E. Macrobbie",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285081300",
                    "id": 37285081300,
                    "full_name": "M. Cloutier",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353947800",
                    "id": 37353947800,
                    "full_name": "S. Pipilos",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354738500",
                    "id": 37354738500,
                    "full_name": "T. Varelas",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A +2 dBm Bluetooth transceiver in 0.5 /spl mu/m SiGe BiCMOS consumes 22 mW at 2 V. The transmitter uses a /spl Delta//spl Sigma/ synthesizer and on-chip VCO to directly modulate the carrier and settles to 30 ppm within 180 /spl mu/s. The single low-IF I/O receiver uses a 7th-order complex IF filter with tuning, distributed AGC and digital PLL demodulation.",
        "article_number": 912604,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912604",
        "html_url": "https://ieeexplore.ieee.org/document/912604/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 202,
        "citing_paper_count": 36,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Bluetooth",
                    "Transceivers",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Transmitters",
                    "Synthesizers",
                    "Voltage-controlled oscillators",
                    "Delta modulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912604/",
        "end_page": "203"
    },
    {
        "doi": "10.1109/ISSCC.2001.912605",
        "cat_title": "Wireless LAN",
        "cat_num": 13,
        "title": "A zero-IF single-chip transceiver for up to 22 Mb/s QPSK 802.11b wireless LAN",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 78,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Semicond., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352581800",
                    "id": 37352581800,
                    "full_name": "P.M. Stroet",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087196254",
                    "id": 37087196254,
                    "full_name": "R. Mohindra",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087194173",
                    "id": 37087194173,
                    "full_name": "S. Hahn",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087196558",
                    "id": 37087196558,
                    "full_name": "A. Schuur",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085990316",
                    "id": 37085990316,
                    "full_name": "E. Riou",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A zero-IF 2.4 GHz 22Mb/s IEEE802.11b transceiver including LNA, mixers, on-chip channel filtering, fully-integrated VCO, AGC, RSSI and synthesizer is realized in a 0.5 /spl mu/m BiCMOS process. The receiver has 5.4 dB NF, -4 dBm IIP3, and dissipates <300 mW. It delivers either 0 or 5 dBm, and consumes <370 mW at 3 V.",
        "article_number": 912605,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912605",
        "html_url": "https://ieeexplore.ieee.org/document/912605/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 204,
        "citing_paper_count": 25,
        "citing_patent_count": 21,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Quadrature phase shift keying",
                    "Wireless LAN",
                    "Capacitors",
                    "Linearity",
                    "Driver circuits",
                    "Matched filters",
                    "Semiconductor device noise",
                    "Transfer functions",
                    "Tuning"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912605/",
        "end_page": "205, 447"
    },
    {
        "doi": "10.1109/ISSCC.2001.912606",
        "cat_title": "Wireless LAN",
        "cat_num": 13,
        "title": "A single-chip 2.4 GHz RF transceiver LSI with a wide-range FV conversion demodulator",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 79,
        "authors": {
            "authors": [
                {
                    "affiliation": "Mitsubishi Electr. Corp., Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331557000",
                    "id": 37331557000,
                    "full_name": "H. Komurasaki",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290919200",
                    "id": 37290919200,
                    "full_name": "H. Sato",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37286670200",
                    "id": 37286670200,
                    "full_name": "M. Ono",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622425",
                    "id": 37088622425,
                    "full_name": "T. Ebana",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37365678700",
                    "id": 37365678700,
                    "full_name": "H. Takeda",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089095948",
                    "id": 37089095948,
                    "full_name": "K. Takahashi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089102822",
                    "id": 37089102822,
                    "full_name": "Y. Hayashi",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37357934400",
                    "id": 37357934400,
                    "full_name": "T. Iga",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364132400",
                    "id": 37364132400,
                    "full_name": "K. Hasegawa",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334991000",
                    "id": 37334991000,
                    "full_name": "T. Miki",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip RF transceiver LSI for 2.4 GHz-band GFSK applications uses a 0.5 /spl mu/m BiCMOS which provides 23 GHz f/sub T/. The transceiver consumes 34.4 mA in TX mode (PA, PLL) and 44.0 mA in RX mode (LNA, IR mixer, filters, limiter, RSSI, demodulator, PLL). It has a linear FV conversion demodulator with wide input-frequency range.",
        "article_number": 912606,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912606",
        "html_url": "https://ieeexplore.ieee.org/document/912606/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 206,
        "citing_paper_count": 14,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Transceivers",
                    "Large scale integration",
                    "Demodulation",
                    "Delay lines",
                    "Voltage-controlled oscillators",
                    "Band pass filters",
                    "Switches",
                    "Circuits",
                    "Wireless communication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912606/",
        "end_page": "207"
    },
    {
        "doi": "10.1109/ISSCC.2001.912607",
        "cat_title": "Wireless LAN",
        "cat_num": 13,
        "title": "A fully-integrated 5 GHz CMOS wireless-LAN receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 80,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275783000",
                    "id": 37275783000,
                    "full_name": "H. Samavati",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374615000",
                    "id": 37374615000,
                    "full_name": "H.R. Rategh",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277269000",
                    "id": 37277269000,
                    "full_name": "T.H. Lee",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully-integrated 5 GHz wireless LAN receiver in 0.24 /spl mu/m CMOS consumes 59 mW and occupies 4 mm/sup 2/ die space. The overall image rejection is 53 dB and the noise figure is 7.2 dB. IIP3 is -7 dBm and LO leakage to the RF port is -87 dBm. The synthesized LO phase noise is -134 dBc/Hz at 22 MHz and all spurs are below -70 dBc.",
        "article_number": 912607,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912607",
        "html_url": "https://ieeexplore.ieee.org/document/912607/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 208,
        "citing_paper_count": 14,
        "citing_patent_count": 10,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Capacitors",
                    "Frequency",
                    "Synthesizers",
                    "Receivers",
                    "Circuits",
                    "Filters",
                    "Baseband",
                    "Fractals",
                    "Parasitic capacitance",
                    "Charge pumps"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912607/",
        "end_page": "209"
    },
    {
        "doi": "10.1109/ISSCC.2001.912608",
        "cat_title": "Gigabit Optical Communications II",
        "cat_num": 14,
        "title": "A 0.6-2.5 GBaud CMOS tracked 3/spl times/ oversampling transceiver with dead-zone phase detection for robust clock/data recovery",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 81,
        "authors": {
            "authors": [
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087194994",
                    "id": 37087194994,
                    "full_name": "Yongsam Moon",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087191342",
                    "id": 37087191342,
                    "full_name": "Deog-Kyoon Jeong",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087196241",
                    "id": 37087196241,
                    "full_name": "Gijung Ahn",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Tracked 3/spl times/ oversampling with dead-zone phase detection is used in a receiver for robust clock/data recovery in the presence of excessive jitter and ISI. The transceiver, in 0.25 /spl mu/m CMOS, operates at 2.5 GBaud over 10 m 150 /spl Omega/ STP cable and at 1.25 GBaud over 25 m with <10/sup -13/ BER.",
        "article_number": 912608,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912608",
        "html_url": "https://ieeexplore.ieee.org/document/912608/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 212,
        "citing_paper_count": 6,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Phase detection",
                    "Robustness",
                    "Clocks",
                    "Delay",
                    "Phase locked loops",
                    "Frequency",
                    "Voltage",
                    "Cable TV",
                    "Detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912608/",
        "end_page": "213"
    },
    {
        "doi": "10.1109/ISSCC.2001.912609",
        "cat_title": "Gigabit Optical Communications II",
        "cat_num": 14,
        "title": "A 2.75 Gb/s CMOS clock recovery circuit with broad capture range",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 82,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283933400",
                    "id": 37283933400,
                    "full_name": "S.B. Anand",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275476000",
                    "id": 37275476000,
                    "full_name": "B. Razavi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A dual-loop PLL clock-recovery circuit uses a digital search algorithm to increase capture range with no external reference. A 0.25 /spl mu/m CMOS circuit has 350 MHz capture range around 2.7 GHz, and 5.1 ps rms jitter consuming 50 mW from 2.7 V.",
        "article_number": 912609,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912609",
        "html_url": "https://ieeexplore.ieee.org/document/912609/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 214,
        "citing_paper_count": 13,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Frequency locked loops",
                    "Voltage-controlled oscillators",
                    "Phase locked loops",
                    "CMOS technology",
                    "Counting circuits",
                    "Capacitors",
                    "Tuning",
                    "Voltage control",
                    "Optical noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912609/",
        "end_page": "215"
    },
    {
        "doi": "10.1109/ISSCC.2001.912610",
        "cat_title": "Gigabit Optical Communications II",
        "cat_num": 14,
        "title": "A Si bipolar laser diode driver/receiver chip set for 4-channel 5 Gb/s parallel optical interconnection",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 83,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353498100",
                    "id": 37353498100,
                    "full_name": "T. Nagahori",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327578300",
                    "id": 37327578300,
                    "full_name": "K. Miyoshi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37724938100",
                    "id": 37724938100,
                    "full_name": "Y. Aizawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37741432900",
                    "id": 37741432900,
                    "full_name": "Y. Kusachi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37399106700",
                    "id": 37399106700,
                    "full_name": "Y. Nukada",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37713334500",
                    "id": 37713334500,
                    "full_name": "N. Kami",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A chip set of a 4-channel 5 Gb/s laser driver and a receiver uses an electro-optical mixed design with an array of laser diodes. It realizes a parallel optical transceiver module with 20 Gb/s throughput. Optical waveform is not required. Power consumption is 1.3 W.",
        "article_number": 912610,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912610",
        "html_url": "https://ieeexplore.ieee.org/document/912610/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 216,
        "citing_paper_count": 1,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Optical receivers",
                    "Diode lasers",
                    "Optical interconnections",
                    "Optical transmitters",
                    "Circuits",
                    "High speed optical techniques",
                    "Optical buffering",
                    "Optical crosstalk",
                    "Capacitors",
                    "Optical design"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912610/",
        "end_page": "217"
    },
    {
        "doi": "10.1109/ISSCC.2001.912611",
        "cat_title": "Gigabit Optical Communications II",
        "cat_num": 14,
        "title": "A 1 V 1 mW CMOS front-end with on-chip dynamic gate biasing for a 75 Mb/s optical receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 84,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087194247",
                    "id": 37087194247,
                    "full_name": "Khoman Phang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269341700",
                    "id": 37269341700,
                    "full_name": "D.A. Johns",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An optical receiver front-end consisting of a transimpedance amplifier and two post amplifiers consumes 1 mW from a 1 V supply and provides 210 k/spl Omega/ transimpedance gain at 75 Mb/s. A test chip in standard 0.35 /spl mu/m CMOS without low-threshold devices incorporates a charge pump for the biasing and tuning of MOS resistors.",
        "article_number": 912611,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912611",
        "html_url": "https://ieeexplore.ieee.org/document/912611/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 218,
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Optical receivers",
                    "Charge pumps",
                    "Optical amplifiers",
                    "Threshold voltage",
                    "Preamplifiers",
                    "Clocks",
                    "Optical fiber communication",
                    "Dynamic range",
                    "MOS devices",
                    "Network-on-a-chip"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912611/",
        "end_page": "219"
    },
    {
        "doi": "10.1109/ISSCC.2001.912612",
        "cat_title": "Gigabit Optical Communications II",
        "cat_num": 14,
        "title": "A redundant multi-valued logic for 10 Gb/s CMOS demultiplexer IC",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 85,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342702900",
                    "id": 37342702900,
                    "full_name": "A. Tanabe",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264964000",
                    "id": 37264964000,
                    "full_name": "Y. Nakahara",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340890700",
                    "id": 37340890700,
                    "full_name": "A. Furukawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264968200",
                    "id": 37264968200,
                    "full_name": "T. Mogami",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A redundant multi-valued logic is used in >Gb/s communication lC applications. Using this logic, a quadruple data rate demultiplexer (serial-parallel converter) IC in 0.18 /spl mu/m CMOS achieves 10 Gb/s operation with 1.3 V supply and 38 mW consumption.",
        "article_number": 912612,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912612",
        "html_url": "https://ieeexplore.ieee.org/document/912612/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 220,
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Multivalued logic",
                    "CMOS integrated circuits",
                    "Clocks",
                    "Timing",
                    "CMOS logic circuits",
                    "Logic testing",
                    "Phase locked loops",
                    "Semiconductor device measurement",
                    "Frequency",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912612/",
        "end_page": "221"
    },
    {
        "doi": "10.1109/ISSCC.2001.912613",
        "cat_title": "Gigabit Optical Communications II",
        "cat_num": 14,
        "title": "A chipset for scalable QoS-preserving protocol-independent packet switch fabrics",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 86,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol. Bell Labs., Holmdel, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285078800",
                    "id": 37285078800,
                    "full_name": "F. Chiussi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351883300",
                    "id": 37351883300,
                    "full_name": "U. Bakhru",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623081",
                    "id": 37088623081,
                    "full_name": "A. Brizio",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622996",
                    "id": 37088622996,
                    "full_name": "G. Gu",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728060600",
                    "id": 37728060600,
                    "full_name": "N. Idirene",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623053",
                    "id": 37088623053,
                    "full_name": "K. Kazi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087069141",
                    "id": 37087069141,
                    "full_name": "Tao Li",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623233",
                    "id": 37088623233,
                    "full_name": "J. Leshchuk",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623180",
                    "id": 37088623180,
                    "full_name": "P. Moran",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622907",
                    "id": 37088622907,
                    "full_name": "D. Quinn",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623179",
                    "id": 37088623179,
                    "full_name": "A. Reynolds",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623042",
                    "id": 37088623042,
                    "full_name": "Sheng Shen",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622929",
                    "id": 37088622929,
                    "full_name": "D. Staunton",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622825",
                    "id": 37088622825,
                    "full_name": "M. Syed",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622942",
                    "id": 37088622942,
                    "full_name": "T. Wasilewski",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The protocol independent switch fabric 128 Gb/s provides per-flow quality of service (QoS) in the next-generation Internet. The VLSI challenges stem from the large number of QoS channels to be managed, the sophisticated scheduling algorithm used, and the need to relax chip synchronization requirements in systems.",
        "article_number": 912613,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912613",
        "html_url": "https://ieeexplore.ieee.org/document/912613/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 222,
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Packet switching",
                    "Fabrics",
                    "Quality of service",
                    "Traffic control",
                    "Buildings",
                    "Scheduling algorithm",
                    "Web and internet services",
                    "Throughput",
                    "Jitter"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912613/",
        "end_page": "223"
    },
    {
        "doi": "10.1109/ISSCC.2001.912614",
        "cat_title": "Gigabit Optical Communications II",
        "cat_num": 14,
        "title": "A 28.5 GB/s CMOS non-blocking router for terabit/s connectivity between multiple processors and peripheral I/O nodes",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 87,
        "authors": {
            "authors": [
                {
                    "affiliation": "Microprocessor Res. Labs., Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329726500",
                    "id": 37329726500,
                    "full_name": "R. Nair",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284993500",
                    "id": 37284993500,
                    "full_name": "N.Y. Borkar",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671263",
                    "id": 37088671263,
                    "full_name": "C.S. Browning",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284994000",
                    "id": 37284994000,
                    "full_name": "G.E. Dermer",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671305",
                    "id": 37088671305,
                    "full_name": "V. Eriaguntla",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327268300",
                    "id": 37327268300,
                    "full_name": "V. Govindarajulu",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330539700",
                    "id": 37330539700,
                    "full_name": "A. Pangal",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671061",
                    "id": 37088671061,
                    "full_name": "J.D. Prijic",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37378734800",
                    "id": 37378734800,
                    "full_name": "L. Rankin",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330541300",
                    "id": 37330541300,
                    "full_name": "E. Seligman",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285024400",
                    "id": 37285024400,
                    "full_name": "S. Vangal",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338451700",
                    "id": 37338451700,
                    "full_name": "H.A. Wilson",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 28.5 GB/s data router enables a terabits/s bandwidth network. The 6.6M transistor 0.18 /spl mu/m 1.3 V 15 W CMOS LSI has three clocking domains that synchronize data through four 1.06 GB/s links, a B-port crossbar, and five point-to-point links of 4.75 GB/s data throughput each. Test data rates are up to 6.4 Gb/s per wire.",
        "article_number": 912614,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912614",
        "html_url": "https://ieeexplore.ieee.org/document/912614/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 224,
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS process",
                    "Clocks",
                    "Driver circuits",
                    "Round robin",
                    "Phase locked loops",
                    "Packaging",
                    "Impedance",
                    "Heat sinks",
                    "Voltage",
                    "Integrated circuit interconnections"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912614/",
        "end_page": "225"
    },
    {
        "doi": "10.1109/ISSCC.2001.912615",
        "cat_title": "Gigabit Optical Communications II",
        "cat_num": 14,
        "title": "40 Gb/s ASIC switch design using low-jitter clock recovery",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 88,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37663986200",
                    "id": 37663986200,
                    "full_name": "V. Pathak",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622692",
                    "id": 37088622692,
                    "full_name": "Ghing-Hao Shaw",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622421",
                    "id": 37088622421,
                    "full_name": "B. Vance",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622535",
                    "id": 37088622535,
                    "full_name": "S. Devalapalli",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622462",
                    "id": 37088622462,
                    "full_name": "P. Smith",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622589",
                    "id": 37088622589,
                    "full_name": "A. Bonelli",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37664147500",
                    "id": 37664147500,
                    "full_name": "J. Ribo",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622647",
                    "id": 37088622647,
                    "full_name": "O. Bonte",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622363",
                    "id": 37088622363,
                    "full_name": "F. Bauduin",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622548",
                    "id": 37088622548,
                    "full_name": "B. Roderer",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622567",
                    "id": 37088622567,
                    "full_name": "M. Verghese",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622674",
                    "id": 37088622674,
                    "full_name": "L. Grant",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622443",
                    "id": 37088622443,
                    "full_name": "H. Mah",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622695",
                    "id": 37088622695,
                    "full_name": "C. Kean",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622507",
                    "id": 37088622507,
                    "full_name": "P. Begin",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 32/spl times/32 switch ASIC has 40 Gb/s aggregate throughput. The switch fabric is realized in three stages using full-custom clock recovery and transmit ports at 1.25 Gb/s. 18 ASICs fabricated in 0.18 /spl mu/m CMOS technology and packaged in 352-pin flip-chip BGA dissipate 160 W.",
        "article_number": 912615,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912615",
        "html_url": "https://ieeexplore.ieee.org/document/912615/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 226,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Application specific integrated circuits",
                    "Clocks",
                    "Fabrics",
                    "CMOS logic circuits",
                    "CMOS technology",
                    "Optical design",
                    "Logic arrays",
                    "Data mining",
                    "Payloads"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912615/",
        "end_page": "227"
    },
    {
        "doi": "10.1109/ISSCC.2001.912616",
        "cat_title": "Microprocessors",
        "cat_num": 15,
        "title": "A scalable performance 32 b microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 89,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Chandler, AZ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267227500",
                    "id": 37267227500,
                    "full_name": "L.T. Clark",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37416660200",
                    "id": 37416660200,
                    "full_name": "E. Hoffman",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728314500",
                    "id": 37728314500,
                    "full_name": "M. Schaecher",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355444000",
                    "id": 37355444000,
                    "full_name": "M. Biyani",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089086046",
                    "id": 37089086046,
                    "full_name": "D. Roberts",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087181593",
                    "id": 37087181593,
                    "full_name": "Yuyun Liao",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A RISC microprocessor core in a six-layer metal 0.18 /spl mu/m CMOS process implements the ARM/sup TM/ V.5TE instruction set. The microprocessor core is 16.77 mm/sup 2/ and dissipates 450 mW at 1.3 V, 600 MHz, scaling between 55 mW, 0.7 V and 200 MHz, and 1.55 W at 1.65 V and 800 MHz.",
        "article_number": 912616,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912616",
        "html_url": "https://ieeexplore.ieee.org/document/912616/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 230,
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Clocks",
                    "CMOS logic circuits",
                    "Latches",
                    "Logic design",
                    "Adders",
                    "Reduced instruction set computing",
                    "Delay effects",
                    "Logic gates",
                    "Decoding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912616/",
        "end_page": "231"
    },
    {
        "doi": "10.1109/ISSCC.2001.912617",
        "cat_title": "Microprocessors",
        "cat_num": 15,
        "title": "Physical design of a fourth-generation POWER GHz microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 90,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37307930300",
                    "id": 37307930300,
                    "full_name": "C.J. Anderson",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37622122000",
                    "id": 37622122000,
                    "full_name": "J. Petrovick",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562968600",
                    "id": 37562968600,
                    "full_name": "J.M. Keaty",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37315657700",
                    "id": 37315657700,
                    "full_name": "J. Warnock",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672099",
                    "id": 37088672099,
                    "full_name": "G. Nussbaum",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671330",
                    "id": 37088671330,
                    "full_name": "J.M. Tendier",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447403800",
                    "id": 37447403800,
                    "full_name": "C. Carter",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277049400",
                    "id": 37277049400,
                    "full_name": "S. Chu",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268307900",
                    "id": 37268307900,
                    "full_name": "J. Clabes",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268303600",
                    "id": 37268303600,
                    "full_name": "J. DiLullo",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671905",
                    "id": 37088671905,
                    "full_name": "P. Dudley",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288527900",
                    "id": 37288527900,
                    "full_name": "P. Harvey",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295566300",
                    "id": 37295566300,
                    "full_name": "B. Krauter",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37308844000",
                    "id": 37308844000,
                    "full_name": "J. LeBlanc",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086969205",
                    "id": 37086969205,
                    "full_name": "Pong-Fei Lu",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349411400",
                    "id": 37349411400,
                    "full_name": "B. McCredie",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672262",
                    "id": 37088672262,
                    "full_name": "G. Plum",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273513200",
                    "id": 37273513200,
                    "full_name": "P.J. Restle",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268321200",
                    "id": 37268321200,
                    "full_name": "S. Runyon",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37318505000",
                    "id": 37318505000,
                    "full_name": "M. Scheuermann",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672189",
                    "id": 37088672189,
                    "full_name": "S. Schmidt",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268309300",
                    "id": 37268309300,
                    "full_name": "J. Wagoner",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087354961",
                    "id": 37087354961,
                    "full_name": "R. Weiss",
                    "author_order": 23
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088678660",
                    "id": 37088678660,
                    "full_name": "S. Weitzel",
                    "author_order": 24
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370236700",
                    "id": 37370236700,
                    "full_name": "B. Zoric",
                    "author_order": 25
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The fourth-generation POWER processor chip contains 170M transistors and includes 2 microprocessor cores, shared L2, directory for an off-chip L3, and all logic needed to interconnect multiple chips to form an SMP. It is implemented in a 0.18 /spl mu/m SOI technology, with 7 layers of Cu interconnect, and functions in systems at 1.1 GHz, and dissipates 115 W at 1.5 V.",
        "article_number": 912617,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912617",
        "html_url": "https://ieeexplore.ieee.org/document/912617/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 232,
        "citing_paper_count": 53,
        "citing_patent_count": 18,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Timing",
                    "Circuit testing",
                    "Clocks",
                    "Contracts",
                    "Laboratories",
                    "CMOS technology",
                    "Wiring",
                    "Capacitance",
                    "Circuit topology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912617/",
        "end_page": "233"
    },
    {
        "doi": "10.1109/ISSCC.2001.912618",
        "cat_title": "Microprocessors",
        "cat_num": 15,
        "title": "A process-portable 64b embedded microprocessor with graphics extensions and a 3.6 GB/s interface",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 91,
        "authors": {
            "authors": [
                {
                    "affiliation": "MIPS Technol. Inc., Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087180060",
                    "id": 37087180060,
                    "full_name": "Ying-Wai Ho",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623158",
                    "id": 37088623158,
                    "full_name": "I. Bhasin",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623032",
                    "id": 37088623032,
                    "full_name": "T. Chiu",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346026000",
                    "id": 37346026000,
                    "full_name": "P. Forssell",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344390100",
                    "id": 37344390100,
                    "full_name": "V. von Kaenel",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623078",
                    "id": 37088623078,
                    "full_name": "J. Jiang",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37833187900",
                    "id": 37833187900,
                    "full_name": "J. Kelley",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623145",
                    "id": 37088623145,
                    "full_name": "D. Matthews",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622878",
                    "id": 37088622878,
                    "full_name": "Q. Nasir",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622966",
                    "id": 37088622966,
                    "full_name": "K. Patel",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388890300",
                    "id": 37388890300,
                    "full_name": "V. Peng",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089147791",
                    "id": 37089147791,
                    "full_name": "V. Rajagopalan",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388868100",
                    "id": 37388868100,
                    "full_name": "J. Reaves",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622904",
                    "id": 37088622904,
                    "full_name": "U. Saha",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623013",
                    "id": 37088623013,
                    "full_name": "G. Tien",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623231",
                    "id": 37088623231,
                    "full_name": "K. Townley",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622857",
                    "id": 37088622857,
                    "full_name": "M. Ukanwa",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622897",
                    "id": 37088622897,
                    "full_name": "J. Werner",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A custom yet process-portable dual-issue 64b embedded microprocessor implements the MIPS64/sup TM/ architecture with 3D graphics geometry processing extensions and a 3.6 GB/s interface. In a 0.18 /spl mu/m 6 layer metal process, the 34 mm/sup 2/ processor is expected to function up to 600 MHz, and dissipate 2 W at 1.5 V and 500 MHz.",
        "article_number": 912618,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912618",
        "html_url": "https://ieeexplore.ieee.org/document/912618/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 234,
        "citing_paper_count": 1,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Graphics",
                    "Timing",
                    "Computer aided manufacturing",
                    "CADCAM",
                    "Process design",
                    "CMOS technology",
                    "Coupling circuits",
                    "Acceleration",
                    "Geometry"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912618/",
        "end_page": "235"
    },
    {
        "doi": "10.1109/ISSCC.2001.912619",
        "cat_title": "Microprocessors",
        "cat_num": 15,
        "title": "First-generation MAJC dual microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 92,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sun Microsyst. Inc., Palo Alto, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37738150400",
                    "id": 37738150400,
                    "full_name": "A. Kowalczyk",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348413500",
                    "id": 37348413500,
                    "full_name": "V. Adler",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373309500",
                    "id": 37373309500,
                    "full_name": "C. Amir",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37663265400",
                    "id": 37663265400,
                    "full_name": "F. Chiu",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670790",
                    "id": 37088670790,
                    "full_name": "Choon Chug",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728195800",
                    "id": 37728195800,
                    "full_name": "W. De Lange",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671055",
                    "id": 37088671055,
                    "full_name": "S. Dubler",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087622129",
                    "id": 37087622129,
                    "full_name": "Yuefei Ge",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37730456900",
                    "id": 37730456900,
                    "full_name": "S. Ghosh",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671925",
                    "id": 37088671925,
                    "full_name": "Tan Hoang",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671971",
                    "id": 37088671971,
                    "full_name": "R. Hu",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087622342",
                    "id": 37087622342,
                    "full_name": "Baoqing Huang",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37737466300",
                    "id": 37737466300,
                    "full_name": "S. Kant",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37723423500",
                    "id": 37723423500,
                    "full_name": "Y.S. Kao",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087548322",
                    "id": 37087548322,
                    "full_name": "Cong Khieu",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37733227000",
                    "id": 37733227000,
                    "full_name": "S. Kumar",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670630",
                    "id": 37088670630,
                    "full_name": "Chung Lau",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087621023",
                    "id": 37087621023,
                    "full_name": "Lan Lee",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728191700",
                    "id": 37728191700,
                    "full_name": "A. Liebermensch",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087258613",
                    "id": 37087258613,
                    "full_name": "Xin Liu",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563293800",
                    "id": 37563293800,
                    "full_name": "N. Malur",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671483",
                    "id": 37088671483,
                    "full_name": "Hiep Ngo",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087551073",
                    "id": 37087551073,
                    "full_name": "Sung-Hun Oh",
                    "author_order": 23
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087623547",
                    "id": 37087623547,
                    "full_name": "I. Orginos",
                    "author_order": 24
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670922",
                    "id": 37088670922,
                    "full_name": "D. Pini",
                    "author_order": 25
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37725172200",
                    "id": 37725172200,
                    "full_name": "L. Shih",
                    "author_order": 26
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728189200",
                    "id": 37728189200,
                    "full_name": "B. Sur",
                    "author_order": 27
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37741640900",
                    "id": 37741640900,
                    "full_name": "A. Tzeng",
                    "author_order": 28
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37737246700",
                    "id": 37737246700,
                    "full_name": "D. Vo",
                    "author_order": 29
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728190500",
                    "id": 37728190500,
                    "full_name": "S. Zambare",
                    "author_order": 30
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087623860",
                    "id": 37087623860,
                    "full_name": "Jin Zong",
                    "author_order": 31
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The MAJC 5200 is a dual 32b microprocessor system-on-a-chip, utilizing 0.22 /spl mu/m CMOS with all-Cu interconnect. Two CPUs, delivering GGFLOPS and 13GOPS at 500 MHz, are tightly coupled through a shared, coherent, 4-way set associative 16 KB data cache, and an on-chip 4 GB/s switch. Each CPU is a 4-issue VLIW engine.",
        "article_number": 912619,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912619",
        "html_url": "https://ieeexplore.ieee.org/document/912619/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 236,
        "citing_paper_count": 7,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Delay",
                    "Flip-flops",
                    "Clocks",
                    "Random access memory",
                    "Pipelines",
                    "Switches",
                    "Integrated circuit interconnections",
                    "Temperature sensors",
                    "Temperature measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912619/",
        "end_page": "237"
    },
    {
        "doi": "10.1109/ISSCC.2001.912620",
        "cat_title": "Microprocessors",
        "cat_num": 15,
        "title": "A 1.1 GHz first 64 b generation 2900 microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 93,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Server Dev., Poughkeepsie, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356010100",
                    "id": 37356010100,
                    "full_name": "B. Curran",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37448845500",
                    "id": 37448845500,
                    "full_name": "P. Camporese",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442529200",
                    "id": 37442529200,
                    "full_name": "S. Carey",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087346091",
                    "id": 37087346091,
                    "full_name": "Yuen Chan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087642762",
                    "id": 37087642762,
                    "full_name": "Yiu-Hing Chan",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622661",
                    "id": 37088622661,
                    "full_name": "R. Clemen",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449740200",
                    "id": 37449740200,
                    "full_name": "R. Crea",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37359796700",
                    "id": 37359796700,
                    "full_name": "D. Hoffman",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371924800",
                    "id": 37371924800,
                    "full_name": "T. Koprowski",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446742500",
                    "id": 37446742500,
                    "full_name": "M. Mayo",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371048500",
                    "id": 37371048500,
                    "full_name": "T. McPherson",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325853900",
                    "id": 37325853900,
                    "full_name": "G. Northrop",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37358883900",
                    "id": 37358883900,
                    "full_name": "L. Sigal",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333282400",
                    "id": 37333282400,
                    "full_name": "H. Smith",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622599",
                    "id": 37088622599,
                    "full_name": "F. Tanzi",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349381000",
                    "id": 37349381000,
                    "full_name": "P. Williams",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The first 64 b S/390 microprocessor implemented in a 0.18 /spl mu/m, 7-level copper interconnect bulk CMOS process, runs operating system and applications at 1.1 GHz. The frequency is achieved with interconnect width and repeater optimization, selective use of low-Vt devices, tapered library gates, and improved synthesis and circuit tuning algorithms.",
        "article_number": 912620,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912620",
        "html_url": "https://ieeexplore.ieee.org/document/912620/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 238,
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Integrated circuit interconnections",
                    "Copper",
                    "CMOS process",
                    "Operating systems",
                    "Frequency synthesizers",
                    "Repeaters",
                    "Libraries",
                    "Circuit synthesis",
                    "Circuit optimization"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912620/",
        "end_page": "239"
    },
    {
        "doi": "10.1109/ISSCC.2001.912621",
        "cat_title": "Microprocessors",
        "cat_num": 15,
        "title": "A 1.2 GHz Alpha microprocessor with 44.8 GB/s chip pin bandwidth",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 94,
        "authors": {
            "authors": [
                {
                    "affiliation": "Compaq Comput. Corp., Shrewsbury, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37336187900",
                    "id": 37336187900,
                    "full_name": "A. Jain",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37365467000",
                    "id": 37365467000,
                    "full_name": "W. Anderson",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728296100",
                    "id": 37728296100,
                    "full_name": "T. Benninghoff",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671433",
                    "id": 37088671433,
                    "full_name": "D. Berucci",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370257700",
                    "id": 37370257700,
                    "full_name": "M. Braganza",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672636",
                    "id": 37088672636,
                    "full_name": "J. Burnetie",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671385",
                    "id": 37088671385,
                    "full_name": "T. Chang",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089053081",
                    "id": 37089053081,
                    "full_name": "J. Eble",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672535",
                    "id": 37088672535,
                    "full_name": "R. Faber",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671961",
                    "id": 37088671961,
                    "full_name": "O. Gowda",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370246400",
                    "id": 37370246400,
                    "full_name": "J. Grodstein",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37571482500",
                    "id": 37571482500,
                    "full_name": "G. Hess",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728300400",
                    "id": 37728300400,
                    "full_name": "J. Kowaleski",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089076698",
                    "id": 37089076698,
                    "full_name": "A. Kumar",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38236749200",
                    "id": 38236749200,
                    "full_name": "B. Miller",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37341905000",
                    "id": 37341905000,
                    "full_name": "R. Mueller",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089146430",
                    "id": 37089146430,
                    "full_name": "P. Paul",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728287600",
                    "id": 37728287600,
                    "full_name": "J. Pickholtz",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671138",
                    "id": 37088671138,
                    "full_name": "S. Russell",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670543",
                    "id": 37088670543,
                    "full_name": "M. Shen",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728288700",
                    "id": 37728288700,
                    "full_name": "T. Truex",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728287800",
                    "id": 37728287800,
                    "full_name": "A. Vardharajan",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087559892",
                    "id": 37087559892,
                    "full_name": "D. Xanthopoulos",
                    "author_order": 23
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671095",
                    "id": 37088671095,
                    "full_name": "T. Zou",
                    "author_order": 24
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4th-generation Alpha microprocessor running at 1.2 GHz delivers up to 44.8 GB/s chip pin bandwidth and dissipates 125 W at 1.5 V. It contains a 1.75 MB 2nd level write-back-cache, two memory controllers supporting 8 Rambus/sup TM/ channels running at 800 Mb/s, four 6.4 GB/s inter-processor communication ports, and a separate 10 port capable of 6.4 GB/s. The chip measures 21.1/spl times/18.8 mm/sup 2/, contains 130 M transistors and is fabricated in a 0.18 /spl mu/m bulk CMOS process with 7 levels of copper interconnect.",
        "article_number": 912621,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912621",
        "html_url": "https://ieeexplore.ieee.org/document/912621/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 240,
        "citing_paper_count": 40,
        "citing_patent_count": 17,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Bandwidth",
                    "Random access memory",
                    "Logic",
                    "Computer aided manufacturing",
                    "CADCAM",
                    "Packaging",
                    "Clocks",
                    "Memory management",
                    "Registers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912621/",
        "end_page": "241"
    },
    {
        "doi": "10.1109/ISSCC.2001.912622",
        "cat_title": "integrated MEMS and Display Drivers",
        "cat_num": 16,
        "title": "A CMOS multi-parameter biochemical microsensor with temperature control and signal interfacing",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 95,
        "authors": {
            "authors": [
                {
                    "affiliation": "Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327264200",
                    "id": 37327264200,
                    "full_name": "E.Y. Lauwers",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37610893400",
                    "id": 37610893400,
                    "full_name": "J. Suls",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38237176400",
                    "id": 38237176400,
                    "full_name": "G. Van Der Plas",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351840800",
                    "id": 37351840800,
                    "full_name": "E. Peeters",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370830100",
                    "id": 37370830100,
                    "full_name": "W. Gumbrecht",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373833700",
                    "id": 37373833700,
                    "full_name": "D. Maes",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373833900",
                    "id": 37373833900,
                    "full_name": "F. Van Steenkiste",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275184800",
                    "id": 37275184800,
                    "full_name": "G.G. Gielen",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275189100",
                    "id": 37275189100,
                    "full_name": "W.M. Sansen",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully-integrated microsensor chip allows continuous monitoring of concentrations of blood gases (pH, pO/sub 2/, pCO/sub 2/), ions, and biomolecules, and a conductometric measurement. The chip monitors 7 different chemical properties and includes temperature control and an EPROM. It occupies 25.7 mm/sup 2/ in a standard 1.2 /spl mu/m CMOS process including chemical sensor postprocessing and operates at 5 V.",
        "article_number": 912622,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912622",
        "html_url": "https://ieeexplore.ieee.org/document/912622/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 244,
        "citing_paper_count": 4,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microsensors",
                    "Monitoring",
                    "Blood",
                    "Gases",
                    "Molecular biophysics",
                    "Semiconductor device measurement",
                    "Chemicals",
                    "Temperature control",
                    "EPROM",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912622/",
        "end_page": "245"
    },
    {
        "doi": "10.1109/ISSCC.2001.912623",
        "cat_title": "integrated MEMS and Display Drivers",
        "cat_num": 16,
        "title": "A single-chip CMOS resonant beam gas sensor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 96,
        "authors": {
            "authors": [
                {
                    "affiliation": "Phys. Electron. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087644356",
                    "id": 37087644356,
                    "full_name": "G. Hagleitner",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37360075700",
                    "id": 37360075700,
                    "full_name": "D. Lange",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347062700",
                    "id": 37347062700,
                    "full_name": "O. Brand",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275570600",
                    "id": 37275570600,
                    "full_name": "A. Hierlemann",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274215600",
                    "id": 37274215600,
                    "full_name": "H. Baltes",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A micromachined resonant beam gas sensor for detection of organic volatiles is monolithically integrated with thermal actuators, piezoresistive read out, and circuitry for self-excitation and fabricated in standard CMOS technology. Mass load due to analyze absorption in a sensitive coating changes beam resonance frequency. The limit of detection is 1 ppm for toluene.",
        "article_number": 912623,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912623",
        "html_url": "https://ieeexplore.ieee.org/document/912623/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 246,
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Resonance",
                    "Gas detectors",
                    "CMOS technology",
                    "Actuators",
                    "Piezoresistance",
                    "RLC circuits",
                    "Integrated circuit technology",
                    "Absorption",
                    "Coatings",
                    "Resonant frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912623/",
        "end_page": "247"
    },
    {
        "doi": "10.1109/ISSCC.2001.912624",
        "cat_title": "integrated MEMS and Display Drivers",
        "cat_num": 16,
        "title": "Integrated Hall sensor array microsystem",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 97,
        "authors": {
            "authors": [
                {
                    "affiliation": "Swiss Federal Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426097800",
                    "id": 37426097800,
                    "full_name": "J. Frounchi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331987300",
                    "id": 37331987300,
                    "full_name": "M. Demierre",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442627300",
                    "id": 37442627300,
                    "full_name": "Z. Randjelovic",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37061714400",
                    "id": 37061714400,
                    "full_name": "R.S. Popovic",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CMOS microsystem consists of an array of miniature integrated Hall sensors and dynamic offset cancellation interface electronics. It has 86 V/Tesla magnetic sensitivity, 160 \u03bcTesla magnetic offset field, and 0.8 \u03bcTesla/\u221aHz noise density while consuming 2.3 mA from a single 5 V supply. It measures the Earth's magnetic field with 5% precision.",
        "article_number": 912624,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912624",
        "html_url": "https://ieeexplore.ieee.org/document/912624/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 248,
        "citing_paper_count": 9,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Sensor arrays",
                    "Voltage",
                    "Clocks",
                    "Preamplifiers",
                    "Magnetic sensors",
                    "CMOS technology",
                    "Circuits",
                    "Frequency",
                    "Magnetic field measurement",
                    "Magnetic noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912624/",
        "end_page": "249"
    },
    {
        "doi": "10.1109/ISSCC.2001.912625",
        "cat_title": "integrated MEMS and Display Drivers",
        "cat_num": 16,
        "title": "A capacitive fingerprint sensor with low-temperature poly-Si TFTs",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 98,
        "authors": {
            "authors": [
                {
                    "affiliation": "Adv. Technol. R&D Center, Mitsubishi Electr. Corp., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728188000",
                    "id": 37728188000,
                    "full_name": "R. Hashido",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37724588200",
                    "id": 37724588200,
                    "full_name": "A. Suzuki",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37291218300",
                    "id": 37291218300,
                    "full_name": "A. Iwata",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348027100",
                    "id": 37348027100,
                    "full_name": "T. Ogawa",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37724769300",
                    "id": 37724769300,
                    "full_name": "T. Okamoto",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37731048600",
                    "id": 37731048600,
                    "full_name": "Y. Satoh",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37576319900",
                    "id": 37576319900,
                    "full_name": "M. Inoue",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A capacitive fingerprint sensor using low-temperature poly-Si TFTs succeeds in fingerprint certification. The array area is 19.2\u00d715 mm/sup 2/. Resolution is 423 dpi (60 \u03bcm pitch) using a structure with only one transistor and one sensor plate.",
        "article_number": 912625,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912625",
        "html_url": "https://ieeexplore.ieee.org/document/912625/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 250,
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Fingerprint recognition",
                    "Capacitive sensors",
                    "Thin film transistors",
                    "Parasitic capacitance",
                    "Electric potential",
                    "Threshold voltage",
                    "Fingers",
                    "Sensor arrays",
                    "Costs",
                    "Glass"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912625/",
        "end_page": "251"
    },
    {
        "doi": "10.1109/ISSCC.2001.912627",
        "cat_title": "integrated MEMS and Display Drivers",
        "cat_num": 16,
        "title": "A CMOS photosensor array for 3D imaging using pulsed laser",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 99,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fraunhofer Inst. of Microelectron. Circuits & Syst., Duisburg, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728008800",
                    "id": 37728008800,
                    "full_name": "R. Jeremias",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275079200",
                    "id": 37275079200,
                    "full_name": "W. Brockherde",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728008400",
                    "id": 37728008400,
                    "full_name": "G. Doemens",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275079700",
                    "id": 37275079700,
                    "full_name": "B. Hosticka",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728041300",
                    "id": 37728041300,
                    "full_name": "L. Listl",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274364700",
                    "id": 37274364700,
                    "full_name": "P. Mengel",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 32\u00d72 pixel optical time of flight range sensor in standard 0.5 \u03bcm CMOS acquires up to 20k BD-images/s combines CDS, S&H, multiple double short time integration, a high-speed synchronous shutter, and a phase synchronizer enabling exposures <30 ns with <5.2 W/m/sup 2/ NEP. This CMOS imager chip for 3D imaging applications contains a photodiode array and the aforementioned features enable optical TOF measurements of laser pulses reflected from a target. The 42 mm/sup 2/ chip dissipates 330 mW.",
        "article_number": 912627,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912627",
        "html_url": "https://ieeexplore.ieee.org/document/912627/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 252,
        "citing_paper_count": 33,
        "citing_patent_count": 15,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Optical arrays",
                    "Optical pulses",
                    "CMOS image sensors",
                    "Optical sensors",
                    "Optical imaging",
                    "High speed optical techniques",
                    "Pulse measurements",
                    "Integrated optics",
                    "Photodiodes",
                    "Semiconductor device measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912627/",
        "end_page": "253"
    },
    {
        "doi": "10.1109/ISSCC.2001.912628",
        "cat_title": "integrated MEMS and Display Drivers",
        "cat_num": 16,
        "title": "A versatile micro-power high-voltage flat-panel display driver",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 100,
        "authors": {
            "authors": [
                {
                    "affiliation": "Ghent Univ., Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268811200",
                    "id": 37268811200,
                    "full_name": "J. Doutreloigne",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331587600",
                    "id": 37331587600,
                    "full_name": "H. De Smet",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37298253900",
                    "id": 37298253900,
                    "full_name": "A. Van Calster",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.7 \u03bcm CMOS Intelligent Interface Technology (I/sup 2/ Technology) display-driver chip with 100 V driving capability and an internal power consumption of 1 \u03bcW to 2 \u03bcW per driver output is presented. These features together with its multi-functionality make this driver chip suitable for a variety of flat-panel displays, especially in battery-powered applications.",
        "article_number": 912628,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912628",
        "html_url": "https://ieeexplore.ieee.org/document/912628/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 254,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Driver circuits",
                    "Switches",
                    "Energy consumption",
                    "Flat panel displays",
                    "Threshold voltage",
                    "Digital control",
                    "Space vector pulse width modulation",
                    "Pulse modulation",
                    "Multiplexing",
                    "Pulse generation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912628/",
        "end_page": "255"
    },
    {
        "doi": "10.1109/ISSCC.2001.912630",
        "cat_title": "integrated MEMS and Display Drivers",
        "cat_num": 16,
        "title": "100 frames/s CMOS range image sensor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 101,
        "authors": {
            "authors": [
                {
                    "affiliation": "Robotics Inst., Carnegie Mellon Univ., Pittsburgh, PA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283663000",
                    "id": 37283663000,
                    "full_name": "V. Brajovic",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087183155",
                    "id": 37087183155,
                    "full_name": "K. Mori",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087180207",
                    "id": 37087180207,
                    "full_name": "N. Jankovic",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A row-parallel CMOS sensor for triangulation-based range imaging includes embedded winner-take-all circuits for detecting location of the brightest spot in each row. The brightest spot originates from a planar light continuously sweeping across a scene. The sensor delivers more than 100 range maps per second.",
        "article_number": 912630,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912630",
        "html_url": "https://ieeexplore.ieee.org/document/912630/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 256,
        "citing_paper_count": 19,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "Image sensors",
                    "Circuits",
                    "Photodetectors",
                    "Photoconductivity",
                    "Sensor arrays",
                    "Voltage",
                    "Optical imaging",
                    "Optical sensors",
                    "Detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912630/",
        "end_page": "257"
    },
    {
        "doi": "10.1109/ISSCC.2001.912632",
        "cat_title": "Technolagy Directions: 30 Technalagies and Measurement Techniques",
        "cat_num": 17,
        "title": "Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 102,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lincoln Lab., MIT, Lexington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37324984900",
                    "id": 37324984900,
                    "full_name": "J. Burns",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089048423",
                    "id": 37089048423,
                    "full_name": "L. McIlrath",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266797000",
                    "id": 37266797000,
                    "full_name": "C. Keast",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085979213",
                    "id": 37085979213,
                    "full_name": "C. Lewis",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268760000",
                    "id": 37268760000,
                    "full_name": "A. Loomis",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326216600",
                    "id": 37326216600,
                    "full_name": "K. Warner",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37322345100",
                    "id": 37322345100,
                    "full_name": "P. Wyatt",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Shows the feasibility of stacking SOI circuits to build 3D-ICs with dense vertical interconnects; the results are being applied to develop higher performance systems. Low-power circuits with three metal levels are fabricated with a 0.25/spl mu/m fully-depleted SOI technology. Three or more circuit layers are stacked and connected with 3D vias whose size, pitch, and resistance will be decreased by replacing the adhesive process with low temperature oxide bonding and utilizing tungsten plugs to fill high-aspect-ratio vias.",
        "article_number": 912632,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912632",
        "html_url": "https://ieeexplore.ieee.org/document/912632/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 268,
        "citing_paper_count": 86,
        "citing_patent_count": 18,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Three-dimensional integrated circuits",
                    "Silicon",
                    "Etching",
                    "Inverters",
                    "Integrated circuit interconnections",
                    "Wafer bonding",
                    "Sensor phenomena and characterization",
                    "Ring oscillators",
                    "Sensor arrays",
                    "Assembly"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912632/",
        "end_page": "269"
    },
    {
        "doi": "10.1109/ISSCC.2001.912633",
        "cat_title": "Technolagy Directions: 30 Technalagies and Measurement Techniques",
        "cat_num": 17,
        "title": "Neuromorphic vision chip fabricated using three-dimensional integration technology",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 103,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Machine Intelligence & Syst. Eng., Tohoku Univ., Sendai, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283392400",
                    "id": 37283392400,
                    "full_name": "M. Koyanagi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088140182",
                    "id": 37088140182,
                    "full_name": "Y. Nakagawa",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088139652",
                    "id": 37088139652,
                    "full_name": "Kang-Wook Lee",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37984370300",
                    "id": 37984370300,
                    "full_name": "T. Nakamura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37696514900",
                    "id": 37696514900,
                    "full_name": "Y. Yamada",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37408214100",
                    "id": 37408214100,
                    "full_name": "K. Inamura",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087316603",
                    "id": 37087316603,
                    "full_name": "Ki-Tae Park",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371640400",
                    "id": 37371640400,
                    "full_name": "H. Kurino",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Information processing in the human brain is based on advanced parallel processing with a large number of memories and interconnections. To achieve such highly advanced parallel processing, the human brain has modules with layered structures, that is, three-dimensional structures as basic processing units. The human retina and visual cortex also have layered structures with various kinds of cells. The three-dimensional (3D) integration technology reported here achieves an image processing and pattern recognition system with parts of functions of the retina and visual cortex using silicon.",
        "article_number": 912633,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912633",
        "html_url": "https://ieeexplore.ieee.org/document/912633/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 270,
        "citing_paper_count": 64,
        "citing_patent_count": 21,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Neuromorphics",
                    "Humans",
                    "Retina",
                    "Image processing",
                    "Pattern recognition",
                    "Information processing",
                    "Smart pixels",
                    "Integrated circuit interconnections",
                    "Circuit testing",
                    "Image recognition"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912633/",
        "end_page": "271"
    },
    {
        "doi": "10.1109/ISSCC.2001.912634",
        "cat_title": "Technolagy Directions: 30 Technalagies and Measurement Techniques",
        "cat_num": 17,
        "title": "3-D assembly interposer technology for next-generation integrated systems",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 104,
        "authors": {
            "authors": [
                {
                    "affiliation": "North Corp., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087180515",
                    "id": 37087180515,
                    "full_name": "K. Ohsawa",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087181925",
                    "id": 37087181925,
                    "full_name": "H. Odaira",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087183556",
                    "id": 37087183556,
                    "full_name": "M. Ohsawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087179944",
                    "id": 37087179944,
                    "full_name": "S. Hirade",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087181757",
                    "id": 37087181757,
                    "full_name": "T. Lijima",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374639900",
                    "id": 37374639900,
                    "full_name": "S.G. Pierce",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Interposers are responsible for 40% of total packaging costs, excluding measurement and testing. With two-layer wiring, this ratio rises to 70%. This interposer uses a simple, two-metal process for low cost. The article shows a sub-materials cost comparison between this interposer and a conventional 2-metal interposer. With this interposer, cost savings are 50%. This is done by eliminating costly laser drilling, via metalization, and ball mounting processes, replacing high-priced photosensitive polyimide with an inexpensive insulator, and by this production system.",
        "article_number": 912634,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912634",
        "html_url": "https://ieeexplore.ieee.org/document/912634/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 272,
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Assembly",
                    "Costs",
                    "Packaging",
                    "Testing",
                    "Wiring",
                    "Drilling",
                    "Metal-insulator structures",
                    "Polyimides",
                    "Insulation",
                    "Production systems"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912634/",
        "end_page": "273"
    },
    {
        "doi": "10.1109/ISSCC.2001.912635",
        "cat_title": "Technolagy Directions: 30 Technalagies and Measurement Techniques",
        "cat_num": 17,
        "title": "Millimeter-wave characteristics of SiGe heterojunction bipolar transistors and monolithic interconnects in silicon technologies",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 105,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. & Comput. Eng., Vancouver Univ., BC, Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087180550",
                    "id": 37087180550,
                    "full_name": "J. Zhang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284583600",
                    "id": 37284583600,
                    "full_name": "M.K. Jackson",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275477100",
                    "id": 37275477100,
                    "full_name": "J.R. Long",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38510133300",
                    "id": 38510133300,
                    "full_name": "S. Sadr",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Accurate measurements are needed to validate wideband active and passive models for silicon-based circuits aimed at millimeter-wave applications, such as 40GB/s datacomm and 26-28GHz (LMDS) broadband wireless systems. This wideband characterization of SiGe heterojunction bipolar transistors (HBTs) and interconnects uses a time-resolved, laser-based electro-optic sampling (EOS) technique and numerical de-embedding.",
        "article_number": 912635,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912635",
        "html_url": "https://ieeexplore.ieee.org/document/912635/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 274,
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Millimeter wave measurements",
                    "Millimeter wave circuits",
                    "Millimeter wave technology",
                    "Millimeter wave transistors",
                    "Wideband",
                    "Heterojunction bipolar transistors",
                    "Integrated circuit interconnections",
                    "Laser modes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912635/",
        "end_page": "275"
    },
    {
        "doi": "10.1109/ISSCC.2001.912636",
        "cat_title": "Technolagy Directions: 30 Technalagies and Measurement Techniques",
        "cat_num": 17,
        "title": "Backside infrared probing for static voltage drop and dynamic timing measurements",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 106,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270384700",
                    "id": 37270384700,
                    "full_name": "S. Rusu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37734069900",
                    "id": 37734069900,
                    "full_name": "S. Seidel",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37423266200",
                    "id": 37423266200,
                    "full_name": "G. Woods",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37550503700",
                    "id": 37550503700,
                    "full_name": "D. Grannes",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294540500",
                    "id": 37294540500,
                    "full_name": "H. Muljono",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37560973500",
                    "id": 37560973500,
                    "full_name": "J. Rowlette",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328639000",
                    "id": 37328639000,
                    "full_name": "K. Petrosky",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Due to the increased number of metal layers and flip-chip packaging, most high-performance microprocessors use optical solutions to probe internal nodes from the backside of the die. Existing probing systems use a focused infrared (1.064/spl mu/m) laser to probe internal diffusions from the backside of a chip thinned down to 100/spl mu/m. However, this optical probing setup does not provide accurate information about DC voltage levels. Also, because of the stroboscopic sampling used in laser probing, jitter measurements are difficult. This approach overcomes these limitations using alternative optical non-invasive techniques based on the infrared radiation emitted by hot electrons in saturated nMOS transistors under both static bias and switching conditions.",
        "article_number": 912636,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912636",
        "html_url": "https://ieeexplore.ieee.org/document/912636/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 276,
        "citing_paper_count": 24,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Optical saturation",
                    "Probes",
                    "Electron optics",
                    "Stimulated emission",
                    "Packaging",
                    "Microprocessors",
                    "Sampling methods",
                    "Jitter",
                    "Semiconductor device measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912636/",
        "end_page": "277"
    },
    {
        "doi": "10.1109/ISSCC.2001.912637",
        "cat_title": "Technolagy Directions: 30 Technalagies and Measurement Techniques",
        "cat_num": 17,
        "title": "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 107,
        "authors": {
            "authors": [
                {
                    "affiliation": "Georgia Inst. of Technol., Atlanta, GA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268211100",
                    "id": 37268211100,
                    "full_name": "K.A. Bowman",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37389799300",
                    "id": 37389799300,
                    "full_name": "S.G. Duvall",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274738500",
                    "id": 37274738500,
                    "full_name": "J.D. Meindl",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A processor maximum clock frequency (FMAX) distribution is significantly influenced by the magnitude of critical path delay deviations resulting from both die-to-die (inter-die) and within-die (intra-die) fluctuations. FMAX is a measurement performed at wafer sort in which each functional die is tested for its maximum operating clock frequency. Die-to-die fluctuations resulting from lot-to-lot, wafer-to-wafer and some sources of the within-wafer variations affect every element on a chip equally. Conversely, within-die fluctuations consisting of both random and systematic components produce a nonuniformity of electrical characteristics across the chip. The FMAX distribution model is based upon statistical simulations of critical paths for a 0.25/spl mu/m Pentium-family processor.",
        "article_number": 912637,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912637",
        "html_url": "https://ieeexplore.ieee.org/document/912637/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 278,
        "citing_paper_count": 22,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Fluctuations",
                    "Clocks",
                    "Delay",
                    "Circuit simulation",
                    "Density functional theory",
                    "Probability",
                    "Frequency measurement",
                    "Semiconductor device measurement",
                    "Performance evaluation",
                    "Testing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912637/",
        "end_page": "279"
    },
    {
        "doi": "10.1109/ISSCC.2001.912638",
        "cat_title": "Technolagy Directions: 30 Technalagies and Measurement Techniques",
        "cat_num": 17,
        "title": "Sea of leads: a disruptive paradigm for a system-on-a-chip (SoC)",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 108,
        "authors": {
            "authors": [
                {
                    "affiliation": "Georgia Inst. of Technol., Atlanta, GA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272201400",
                    "id": 37272201400,
                    "full_name": "A. Naeemi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087749510",
                    "id": 37087749510,
                    "full_name": "G.S. Patel",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274735500",
                    "id": 37274735500,
                    "full_name": "M.S. Bakir",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38273542700",
                    "id": 38273542700,
                    "full_name": "P. Zarkesh-Ha",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273247100",
                    "id": 37273247100,
                    "full_name": "K.P. Martin",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274738500",
                    "id": 37274738500,
                    "full_name": "J.D. Meindl",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The authors show that Sea of leads (SoL) is a disruptive paradigm for system-on-a-chip (SoC) because it intends to use wafer-level batch fabrication of ultra high density (>10/sup 4//cm/sup 2/) x-y-z compliant input/output leads and packages as well as wafer level DC/AC testing and burn-in to enhance performance, cost, size, weight, and reliability of a mixed signal SoC.",
        "article_number": 912638,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912638",
        "html_url": "https://ieeexplore.ieee.org/document/912638/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 280,
        "citing_paper_count": 14,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "System-on-a-chip",
                    "Integrated circuit interconnections",
                    "Solid state circuits",
                    "Fabrication",
                    "Delay",
                    "Repeaters",
                    "Stochastic processes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912638/",
        "end_page": "281"
    },
    {
        "doi": "10.1109/ISSCC.2001.912639",
        "cat_title": "3G Wireless",
        "cat_num": 18,
        "title": "A 22 mA 3.7 dB NF direct conversion receiver for 3G WCDMA",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 109,
        "authors": {
            "authors": [
                {
                    "affiliation": "Helsinki Univ. of Technol., Espoo, Finland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270170500",
                    "id": 37270170500,
                    "full_name": "J. Jussila",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271432900",
                    "id": 37271432900,
                    "full_name": "J. Ryynanen",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087843487",
                    "id": 37087843487,
                    "full_name": "K. Kivakas",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269998800",
                    "id": 37269998800,
                    "full_name": "L. Sumanen",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266079200",
                    "id": 37266079200,
                    "full_name": "A. Parssinen",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087841719",
                    "id": 37087841719,
                    "full_name": "K. Haionen",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Wireless Internet is currently available in extended narrowband cellular systems. However, the wider channel bandwidths in third-generation systems will further improve multimedia services and capacity. The direct conversion receiver is a distinct alternative for wide-band direct sequence CDMA systems in high-speed cellular communications. However, the wide bandwidth in the 3.84 MHz transmission leads easily to large power consumption in the receiver, particularly when trading off with the dynamic range limitations of the direct conversion architecture. This design achieves 3.7 dB NF and -16 dBm IIP3 with only 22 mA. The single-chip receiver includes a low-noise amplifier (LNA), downconversion mixers, analog channel selection filters, variable-gain amplifiers (VGA), and 6 b A/D converters (ADC).",
        "article_number": 912639,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912639",
        "html_url": "https://ieeexplore.ieee.org/document/912639/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 284,
        "citing_paper_count": 17,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise measurement",
                    "Multiaccess communication",
                    "Bandwidth",
                    "Low-noise amplifiers",
                    "Internet",
                    "Narrowband",
                    "Multimedia systems",
                    "Wideband",
                    "Energy consumption",
                    "Dynamic range"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912639/",
        "end_page": "285"
    },
    {
        "doi": "10.1109/ISSCC.2001.912640",
        "cat_title": "3G Wireless",
        "cat_num": 18,
        "title": "A fully integrated CMOS RF front-end with on-chip VCO for WCDMA applications",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 110,
        "authors": {
            "authors": [
                {
                    "affiliation": "Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087193897",
                    "id": 37087193897,
                    "full_name": "Kyoohyun Lim",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087169262",
                    "id": 37087169262,
                    "full_name": "Chan-Hong Park",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087194893",
                    "id": 37087194893,
                    "full_name": "Hyung Ki Ahn",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087150430",
                    "id": 37087150430,
                    "full_name": "Jae Joon Kim",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087162233",
                    "id": 37087162233,
                    "full_name": "Beomsup Kim",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Increasing demand on the broadband data transmission via mobile phones drives standards for the third generation cellular phones. Both wide-band CDMA (WCDMA) and CDMA2000 compliant cellular phones make possible full-bandwidth Internet access. A high level of integration is necessary because of low power and low cost requirements, making CMOS implementation attractive. In the WDMA RF receiver, sensitivity, single-tone desensitization, and intermodulation rejection are the key performance indicators and should be minimized by controlling the parameters such as noise figure (NF), input-referred 3/sup rd/-order intercept (IIP3), gain distributions, and voltage-controlled oscillator (VCO) phase noise. Because of the high data rate supported by the WCDMA standard, more stringent control over the parameters is required. An on-chip VCO is helpful, because it eliminates I/O buffers and reduces substrate noise injection and power consumption.",
        "article_number": 912640,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912640",
        "html_url": "https://ieeexplore.ieee.org/document/912640/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 286,
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Voltage-controlled oscillators",
                    "Multiaccess communication",
                    "Cellular phones",
                    "Data communication",
                    "Mobile handsets",
                    "Wideband",
                    "Internet",
                    "Costs",
                    "Voltage control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912640/",
        "end_page": "287"
    },
    {
        "doi": "10.1109/ISSCC.2001.912641",
        "cat_title": "3G Wireless",
        "cat_num": 18,
        "title": "A 1 V 12 mW 2 GHz receiver with 49 dB image rejection in CMOS/SIMOX",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 111,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT Telecommun. Energy Labs., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282452100",
                    "id": 37282452100,
                    "full_name": "M. Ugajin",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269417900",
                    "id": 37269417900,
                    "full_name": "J. Kodate",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269418500",
                    "id": 37269418500,
                    "full_name": "T. Tsukahara",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "One of the most effective ways of reducing power is to minimize the supply voltage, and the LC-tuned folded mixer is one way to achieve this. For cost reduction, a fully-integrated image-rejecting receiver, i.e. one for which off-chip filters are not required, is a desirable target. A double-quadrature downconverter is usually used to provide sufficient image rejection because the signal is transformed so that gain mismatches and phase errors in the converter inputs are reduced to second-order at the converter outputs. However, the double-quadrature architecture consumes much power because six mixers are used. In spite of its single-quadrature architecture, this 2 GHz receiver suppresses phase errors in LO signals and achieves 49 dB image rejection without trimming.",
        "article_number": 912641,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912641",
        "html_url": "https://ieeexplore.ieee.org/document/912641/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 288,
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Filters",
                    "Image converters",
                    "RF signals",
                    "Impedance matching",
                    "Resonant frequency",
                    "Voltage",
                    "Costs",
                    "Inductors",
                    "Noise figure",
                    "Power supplies"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912641/",
        "end_page": "289"
    },
    {
        "doi": "10.1109/ISSCC.2001.912642",
        "cat_title": "3G Wireless",
        "cat_num": 18,
        "title": "A 930 MHz CMOS DC-offset-free direct-conversion 4-FSK receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 112,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087213487",
                    "id": 37087213487,
                    "full_name": "Zhaofeng Zhang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087212247",
                    "id": 37087212247,
                    "full_name": "Zhiheng Chen",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373046200",
                    "id": 37373046200,
                    "full_name": "L. Tsui",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340802500",
                    "id": 37340802500,
                    "full_name": "J. Lau",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Although direct-conversion has potential for high integration and low cost, it is plagued by issues ranging from DC offset to flicker noise. While most recent integrated single-chip direct conversion receivers concentrate on wideband applications where flicker noise and DC offset can be filtered out without affecting performance, focus here is on a narrow-band application using CMOS technologies. This effort is to fully integrate RF and baseband circuitry for a narrow-band application such as a high-speed pager, which uses a 4-FSK modulation scheme. The receiver overcomes the problem using a harmonic mixing and a DC-offset cancellation.",
        "article_number": 912642,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912642",
        "html_url": "https://ieeexplore.ieee.org/document/912642/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 290,
        "citing_paper_count": 10,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Power harmonic filters",
                    "1f noise",
                    "Radio frequency",
                    "CMOS technology",
                    "Circuits",
                    "Resistors",
                    "Detectors",
                    "Narrowband",
                    "Baseband",
                    "Low pass filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912642/",
        "end_page": "291"
    },
    {
        "doi": "10.1109/ISSCC.2001.912643",
        "cat_title": "3G Wireless",
        "cat_num": 18,
        "title": "A 900 MHz dual conversion low-IF GSM receiver in 0.35 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 113,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728213000",
                    "id": 37728213000,
                    "full_name": "S. Tadjpour",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264948600",
                    "id": 37264948600,
                    "full_name": "E. Cijvat",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285082800",
                    "id": 37285082800,
                    "full_name": "E. Hegazi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A. Abidi",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "As GSM handsets become a commodity item there is need for highly-integrated, low-cost transceivers, which also dissipate low power. This work focuses on the receiver for 900MHz GSM, which is the more challenging part of the transceiver design. Compared to previous CMOS GSM receivers, this circuit integrates many passive components, dissipates lower power and includes channel selection, image suppression and AGC functions.",
        "article_number": 912643,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912643",
        "html_url": "https://ieeexplore.ieee.org/document/912643/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 292,
        "citing_paper_count": 5,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "GSM",
                    "Band pass filters",
                    "Circuits",
                    "Switches",
                    "Image converters",
                    "1f noise",
                    "Inductors",
                    "Resistors",
                    "Voltage-controlled oscillators",
                    "Transceivers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912643/",
        "end_page": "293"
    },
    {
        "doi": "10.1109/ISSCC.2001.912644",
        "cat_title": "3G Wireless",
        "cat_num": 18,
        "title": "A 2 GHz CMOS image-reject receiver with sign-sign LMS calibration",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 114,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282512200",
                    "id": 37282512200,
                    "full_name": "L. Der",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275476000",
                    "id": 37275476000,
                    "full_name": "B. Razavi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The trade-off between image rejection and channel selection in heterodyne receivers often restricts the frequency planning and requires external image-reject filters. Hartley and Weaver image reject architectures partially resolve this issue at the cost of requiring precise phase and gain matching in both the signal path and the local oscillator (LO) path. The use of polyphase filters to improve the matching typically leads to a high power dissipation whereas analog calibration mandates periodic refreshing, a difficult issue in CDMA systems that must receive continuously. In this Weaver receiver, gain and phase mismatches are calibrated simultaneously by a least-mean-square (LMS) algorithm. The receiver targets a sensitivity and blocking performance commensurate with wideband CDMA (WCDMA) systems.",
        "article_number": 912644,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912644",
        "html_url": "https://ieeexplore.ieee.org/document/912644/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 294,
        "citing_paper_count": 16,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Least squares approximation",
                    "Calibration",
                    "Multiaccess communication",
                    "Frequency",
                    "Image resolution",
                    "Signal resolution",
                    "Costs",
                    "Local oscillators",
                    "Matched filters",
                    "Power dissipation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912644/",
        "end_page": "295"
    },
    {
        "doi": "10.1109/ISSCC.2001.912645",
        "cat_title": "Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers",
        "cat_num": 19,
        "title": "A 285 mW CMOS single chip analog front end for G.SHDSL",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 115,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol. AG, Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37662121900",
                    "id": 37662121900,
                    "full_name": "P. Laaser",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37734439500",
                    "id": 37734439500,
                    "full_name": "T. Eichler",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697170500",
                    "id": 37697170500,
                    "full_name": "H. Wenske",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37546721400",
                    "id": 37546721400,
                    "full_name": "D. Herbison",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331605400",
                    "id": 37331605400,
                    "full_name": "H. Eichfeld",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The Single-Pair High-Speed Digital Subscriber Line (G.SHDSL) standard defines full duplex transmission on a single copper loop with variable data rates between 192kb/s and 2.3Mb/s. The achievable loop length varies between 6.3kft and 19.81kft (American Standard), depending on the selected data rate. G.SHDSL uses a trellis-coded PAM-modulation scheme with echo compensation for bandwidth-efficient data transmission in the baseband. A flat symmetrical spectral power density up to 384kHz with a transmit power of 13.5dBm (14.5dBm in Europe above 2.048Mb/s) guarantees spectral compatibility with existing xDSL services. The system concept presented here, together with 3.2 peak-to-rms ratio of the transmit signal, provide the basis for a low power single-chip implementation of the analog front end.",
        "article_number": 912645,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912645",
        "html_url": "https://ieeexplore.ieee.org/document/912645/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 298,
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Driver circuits",
                    "Impedance",
                    "Frequency",
                    "Copper",
                    "Resistors",
                    "Noise level",
                    "Electronics packaging",
                    "Band pass filters",
                    "Attenuation",
                    "CMOS technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912645/",
        "end_page": "299"
    },
    {
        "doi": "10.1109/ISSCC.2001.912647",
        "cat_title": "Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers",
        "cat_num": 19,
        "title": "A CMOS direct access arrangement using digital capacitive isolation",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 116,
        "authors": {
            "authors": [
                {
                    "affiliation": "Silicon Labs. Inc., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348112200",
                    "id": 37348112200,
                    "full_name": "A. Krone",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38068141100",
                    "id": 38068141100,
                    "full_name": "T. Tuttle",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087152008",
                    "id": 37087152008,
                    "full_name": "J. Scott",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37361338400",
                    "id": 37361338400,
                    "full_name": "J. Hein",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087153201",
                    "id": 37087153201,
                    "full_name": "T. Dupuis",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37620311000",
                    "id": 37620311000,
                    "full_name": "N. Sooch",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A Direct Access Arrangement (DAA) provides a customer interface to the public switched telephone network (PSTN). In addition to DC and AC termination and ring detect functions, the DAA must also provide high voltage isolation (>1500 V) between the phone network and system side devices while passing control information and a high integrity audio signal. This solution uses a capacitive isolation technique with a pair of 5 V 0.5 mm triple-metal CMOS devices in 16-pin SOIC packages that provides a digital communication link between the telephone line circuitry (isolated side) and the system side of the barrier. A few low-cost, high-voltage discrete components are added to interface the isolated-side device to the high-voltage telephone network.",
        "article_number": 912647,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912647",
        "html_url": "https://ieeexplore.ieee.org/document/912647/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 300,
        "citing_paper_count": 16,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Capacitors",
                    "Telephony",
                    "Control systems",
                    "Clocks",
                    "Pulsed power supplies",
                    "FCC",
                    "Communication system control",
                    "Diodes",
                    "Bridge circuits",
                    "MOS devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912647/",
        "end_page": "301"
    },
    {
        "doi": "10.1109/ISSCC.2001.912648",
        "cat_title": "Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers",
        "cat_num": 19,
        "title": "A high-voltage line driver (HVLDR) for combined voice and data services",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 117,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lagerity Inc., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087642101",
                    "id": 37087642101,
                    "full_name": "R. Benton",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087642593",
                    "id": 37087642593,
                    "full_name": "R. Apfel",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087645694",
                    "id": 37087645694,
                    "full_name": "B. Webb",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087643150",
                    "id": 37087643150,
                    "full_name": "J. Wenske",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087645354",
                    "id": 37087645354,
                    "full_name": "W. Schopfer",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338556400",
                    "id": 37338556400,
                    "full_name": "F. Thiel",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Present-day ADSL solutions require a standard voice POTS interface (SLIC and SLAC) and a separate data (DSLAM) interface (transformers, line driver/receiver, AFE and data pump) combined with a bulky splitter that keeps the signals separated. This solution is expensive, consumes a large physical space, and is high in power dissipation. Integrating the voice and data signals in one high voltage front-end device allows for a more cost effective, smaller and lower power solution that has significant additional benefits because all aspects of the system are under a single control structure. Earlier attempts at integration of voice and data supported only ADSL-Lite, while this solution supports ADSL-Lite and full-rate ADSL. The key device in this integrated solution is the high-voltage line driver (HVLDR).",
        "article_number": 912648,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912648",
        "html_url": "https://ieeexplore.ieee.org/document/912648/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 302,
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Echo cancellers",
                    "Circuits",
                    "Batteries",
                    "Voltage",
                    "Bandwidth",
                    "Dielectric substrates",
                    "Resistors",
                    "Transformers",
                    "Power dissipation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912648/",
        "end_page": "303"
    },
    {
        "doi": "10.1109/ISSCC.2001.912649",
        "cat_title": "Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers",
        "cat_num": 19,
        "title": "An ADSL central office analog front-end integrating actively-terminated line driver, receiver and filters",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 118,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728217900",
                    "id": 37728217900,
                    "full_name": "M. Cresi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325074900",
                    "id": 37325074900,
                    "full_name": "R. Hester",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085829751",
                    "id": 37085829751,
                    "full_name": "K. Maclean",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37438577900",
                    "id": 37438577900,
                    "full_name": "M. Agah",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728217300",
                    "id": 37728217300,
                    "full_name": "J. Quarfoot",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728211300",
                    "id": 37728211300,
                    "full_name": "C. Kozak",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37739115200",
                    "id": 37739115200,
                    "full_name": "N. Gibson",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37740986200",
                    "id": 37740986200,
                    "full_name": "T. Hagen",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The analog front-end (AFE) of a central office ADSL modem is typically partitioned into two technologies. The data converters, analog filters and sometimes receiver amplifier are fabricated on a 3.3 V or 5 V mixed signal CMOS, while the remainder employs a higher-voltage bipolar process. This circuit has alternative AFE partitioning where the analog filters and receiver amplifier are integrated with the line driver in a 15 V dielectrically-isolated bipolar technology.",
        "article_number": 912649,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912649",
        "html_url": "https://ieeexplore.ieee.org/document/912649/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 304,
        "citing_paper_count": 8,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Central office",
                    "Driver circuits",
                    "Low pass filters",
                    "Resistors",
                    "Frequency",
                    "Transmitters",
                    "Bandwidth",
                    "Chebyshev approximation",
                    "CMOS technology",
                    "Integrated circuit technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912649/",
        "end_page": "305"
    },
    {
        "doi": "10.1109/ISSCC.2001.912650",
        "cat_title": "Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers",
        "cat_num": 19,
        "title": "SOPA: A high-efficiency line driver in 0.35 /spl mu/m CMOS using a self-oscillating power amplifier",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 119,
        "authors": {
            "authors": [
                {
                    "affiliation": "Katholieke Univ., Leuven, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326078700",
                    "id": 37326078700,
                    "full_name": "T. Piessens",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274261800",
                    "id": 37274261800,
                    "full_name": "M. Steyaert",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Recently, with development of xDSL technologies, design of line drivers regains attention since the thermal limitation at the central office side (CO) demands high-efficiency line drivers. This specification becomes more severe since for the ADSL standard Discrete Multi Tone (DMT) modulation is chosen. DMT signals have a high crest factor (CF=V/sub max//V/sub min/) and demand a highly-linear line driver. Since efficiency of a class AB line driver ideally is inverse proportional to the CF, the efficiency of this type of line driver is low in DMT-based applications. When implementing a line driver in a mainstream CMOS technology, decreasing supply voltage increases this problem, since a higher quiescent current is necessary to maintain the same distortion levels. This paper depicts the principle of the differential self-oscillating power amplifier (SOPA).",
        "article_number": 912650,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912650",
        "html_url": "https://ieeexplore.ieee.org/document/912650/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 306,
        "citing_paper_count": 12,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Driver circuits",
                    "High power amplifiers",
                    "Limit-cycles",
                    "Filters",
                    "Clocks",
                    "Switching frequency",
                    "OFDM modulation",
                    "CMOS technology",
                    "Power amplifiers",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912650/",
        "end_page": "307"
    },
    {
        "doi": "10.1109/ISSCC.2001.912651",
        "cat_title": "Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers",
        "cat_num": 19,
        "title": "A DSP based receiver for 1000BASE-T PHY",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 120,
        "authors": {
            "authors": [
                {
                    "affiliation": "Marvell Semicond., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087436997",
                    "id": 37087436997,
                    "full_name": "Runsheng He",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347662800",
                    "id": 37347662800,
                    "full_name": "N. Nazari",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728212500",
                    "id": 37728212500,
                    "full_name": "S. Sutardja",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The IEEE Standard 802.ab 1000BASE-T specifies the physical layer (PHY) for Gigabit Ethernet over CAT-5 cabling systems. Operating over the widely-deployed CAT-5 cabling systems currently used for 100BASE-TX, 1000BASE-T provides a smooth way to increase the data rate by ten times over 100BASE-TX. For every incoming data byte, the trellis encoder outputs four PAM-5 symbols to four pairs of wires at 125 MBaud/s. The trellis code has an eight-state radix-4 trellis, it provides 6 dB coding gain for an ISI free channel. In practice, the gain could be less than 6 dB due to the ISI. Signals are transmitted on both directions on each of the four wires, therefore, echo must be removed on each wire. In addition, near-end cross-talk (NEXT) can also be removed in a way similar to removal of echo cancellation. The architectural features of a 0.18 /spl mu/m CMOS IC implementing the 1000BASE-T PHY are presented here. Decision feedback equalization (DFE) removes ISI.",
        "article_number": 912651,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912651",
        "html_url": "https://ieeexplore.ieee.org/document/912651/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 308,
        "citing_paper_count": 9,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital signal processing",
                    "Physical layer",
                    "Intersymbol interference",
                    "Wires",
                    "Decision feedback equalizers",
                    "Ethernet networks",
                    "Communication cables",
                    "Convolutional codes",
                    "Gain",
                    "Echo cancellers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912651/",
        "end_page": "309"
    },
    {
        "doi": "10.1109/ISSCC.2001.912652",
        "cat_title": "Voiceband, xDSL and Gigabit Ethernet Circuits and Transceivers",
        "cat_num": 19,
        "title": "A CMOS transceiver analog front-end for gigabit ethernet over CAT-5 cables",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 121,
        "authors": {
            "authors": [
                {
                    "affiliation": "Marvell Semicond. Inc., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354474400",
                    "id": 37354474400,
                    "full_name": "P. Roo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728212500",
                    "id": 37728212500,
                    "full_name": "S. Sutardja",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086908539",
                    "id": 37086908539,
                    "full_name": "S. Wei",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089053080",
                    "id": 37089053080,
                    "full_name": "F. Aram",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088127679",
                    "id": 37088127679,
                    "full_name": "Y. Cheng",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "As Fast Ethernet (100Base-T) proliferates and becomes the leading standard in local area networks (LAN), demand for gigabit ethernet increases rapidly. Although fiber-optic gigabit transceivers (1000FX) are available, the high cost of fiber modules and fiber cables limits deployment of 1000FX transceivers to switch uplinks and backbone connections. An integrated CMOS transceiver for gigabit ethernet over unshielded twisted pair (UTP) category-5 (CAT-5) cables significantly reduces cost while providing high data bandwidth at relatively low power consumption. A full-duplex transmission allows up to 2 Gb/s data throughput. Furthermore, compatibility with existing cabling infrastructure allows rapid deployment of 1000Base-T transceivers on desktop and laptop PCs.",
        "article_number": 912652,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912652",
        "html_url": "https://ieeexplore.ieee.org/document/912652/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 310,
        "citing_paper_count": 14,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Ethernet networks",
                    "Optical fiber cables",
                    "Optical fiber LAN",
                    "Local area networks",
                    "Costs",
                    "Switches",
                    "Spine",
                    "Bandwidth",
                    "Energy consumption"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912652/",
        "end_page": "311"
    },
    {
        "doi": "10.1109/ISSCC.2001.912653",
        "cat_title": "Multi GigaHertz Microprocessor Technologies",
        "cat_num": 20,
        "title": "A 1.8 GHz Instruction Window Buffer",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 122,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Entwicklung GmbH, Boeblingen, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344732200",
                    "id": 37344732200,
                    "full_name": "J. Leenstra",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427956000",
                    "id": 37427956000,
                    "full_name": "J. Pille",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087844214",
                    "id": 37087844214,
                    "full_name": "A. Mueler",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37740624200",
                    "id": 37740624200,
                    "full_name": "W. Sauer",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37563074700",
                    "id": 37563074700,
                    "full_name": "R. Sautter",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37541780200",
                    "id": 37541780200,
                    "full_name": "D. Wendel",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An Instruction Window Buffer (IWB) addresses the challenges in microprocessor designs beyond a GHz. The IWB implements the processor parts for renaming, reservation station and reorder buffer as a unified buffer. Measured results on an experimental chip demonstrate operation of the IWB macros at 1.8 GHz, with the chip at the fast end of the process distribution. The technology is 0.18 /spl mu/m CMOS8S bulk technology with 7 levels of copper interconnect and a 1.5 V supply. The IWB is implemented using static and delayed reset dynamic circuit macros.",
        "article_number": 912653,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912653",
        "html_url": "https://ieeexplore.ieee.org/document/912653/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 314,
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Integrated circuit interconnections",
                    "Out of order",
                    "Filters",
                    "Logic arrays",
                    "Radio frequency",
                    "Microprocessors",
                    "Semiconductor device measurement",
                    "Copper",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912653/",
        "end_page": "315"
    },
    {
        "doi": "10.1109/ISSCC.2001.912654",
        "cat_title": "Multi GigaHertz Microprocessor Technologies",
        "cat_num": 20,
        "title": "A low power SOI adder using reduced-swing charge recycling circuits",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 123,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. of America Inc., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348858200",
                    "id": 37348858200,
                    "full_name": "A. Inoue",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087842928",
                    "id": 37087842928,
                    "full_name": "V.G. Dklobdzija",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271694000",
                    "id": 37271694000,
                    "full_name": "W.W. Walker",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37436846300",
                    "id": 37436846300,
                    "full_name": "M. Kai",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342582000",
                    "id": 37342582000,
                    "full_name": "T. Izawa",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Power reduction is a critical requirement in modern VLSI design due to increasing operating frequencies and circuit densities, and the emergence of portable applications. Decreasing the supply voltage, V/sub DD/, is the easiest way to reduce power consumption in CMOS circuits because switching power is proportional to V/sub DD//sup 2/ for rail-to-rail logic swing. However, reducing V/sub DD/ degrades circuit speed due to the super-linear reduction of transistor current. Lowering transistor threshold voltage, V/sub th/, helps to recover this speed degradation; however sub-threshold leakage current increases exponentially with decreasing V/sub th/, resulting in battery-draining quiescent power consumption with V/sub th/ less than about 300 mV. Circuit techniques are needed to achieve lower power consumption without speed degradation. The low-power CMOS SOI circuit configuration reported here, low-swing charge recycling (LSCR), uses differential pass-transistor logic, a low voltage swing, and charge recycling to save power.",
        "article_number": 912654,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912654",
        "html_url": "https://ieeexplore.ieee.org/document/912654/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 316,
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Adders",
                    "Recycling",
                    "CMOS logic circuits",
                    "Energy consumption",
                    "Degradation",
                    "Very large scale integration",
                    "Frequency",
                    "Switching circuits",
                    "Threshold voltage",
                    "Leakage current"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912654/",
        "end_page": "317"
    },
    {
        "doi": "10.1109/ISSCC.2001.912655",
        "cat_title": "Multi GigaHertz Microprocessor Technologies",
        "cat_num": 20,
        "title": "Sub-500 ps 64 b ALUs in 0.18 /spl mu/m SOI/bulk CMOS: Design & scaling trends",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 124,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272627100",
                    "id": 37272627100,
                    "full_name": "S. Mathew",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272602000",
                    "id": 37272602000,
                    "full_name": "R. Krishnamurthy",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272629100",
                    "id": 37272629100,
                    "full_name": "M. Anders",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37357343600",
                    "id": 37357343600,
                    "full_name": "R. Rios",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272953900",
                    "id": 37272953900,
                    "full_name": "K. Mistry",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283576300",
                    "id": 37283576300,
                    "full_name": "K. Soumyanath",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The requirements of high-throughput Internet servers necessitate the use of multiple ALUs in high-performance 64 b execution cores. Consequently, each ALU demands a compact, energy-efficient 64 b adder core with single-cycle latency. The resultant critical path, which is a balanced mix of interconnect, diffusion and gate loads, forms a representative test bed for evaluating competing circuit techniques and process technologies (bulk CMOS/SOI). This paper presents: (i) the design of an energy-efficient 64 b ALU in 0.18 /spl mu/m bulk CMOS technology; (ii) a direct port of this design to a comparable SOI technology and (iii) an SOI-optimal redesign of the adder core. Further, it describes design margining required for the SOI implementations and reports the results of shrinking the two architectures to 0.13 /spl mu/m Bulk/SOI. In both cases, a sophisticated SOI compact model that incorporates features to effectively model the SOI floating body effect is used.",
        "article_number": 912655,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912655",
        "html_url": "https://ieeexplore.ieee.org/document/912655/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 318,
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Adders",
                    "Integrated circuit interconnections",
                    "Energy efficiency",
                    "Circuit testing",
                    "CMOS process",
                    "Multiplexing",
                    "Clocks",
                    "Parasitic capacitance",
                    "Internet"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912655/",
        "end_page": "319"
    },
    {
        "doi": "10.1109/ISSCC.2001.912656",
        "cat_title": "Multi GigaHertz Microprocessor Technologies",
        "cat_num": 20,
        "title": "Design and migration challenges for an Alpha microprocessor in a 0.18 /spl mu/m copper process",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 125,
        "authors": {
            "authors": [
                {
                    "affiliation": "Compaq Comput. Corp., Shrewsbury, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449761400",
                    "id": 37449761400,
                    "full_name": "R. Hokinson",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354332700",
                    "id": 37354332700,
                    "full_name": "B. Benschneider",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449763100",
                    "id": 37449763100,
                    "full_name": "M. Arneborn",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38203215600",
                    "id": 38203215600,
                    "full_name": "D. Clay",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371693000",
                    "id": 37371693000,
                    "full_name": "J. Clouser",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669870",
                    "id": 37088669870,
                    "full_name": "S. Dumford",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667197",
                    "id": 37088667197,
                    "full_name": "V. Kalathur",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666716",
                    "id": 37088666716,
                    "full_name": "V. Kalidindi",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667590",
                    "id": 37088667590,
                    "full_name": "S. Kovvali",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446769700",
                    "id": 37446769700,
                    "full_name": "J. Krause",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667608",
                    "id": 37088667608,
                    "full_name": "S. Maresh",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085552482",
                    "id": 37085552482,
                    "full_name": "B. Munger",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38201661000",
                    "id": 38201661000,
                    "full_name": "N. O'Neill",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668612",
                    "id": 37088668612,
                    "full_name": "I. Pragaspathy",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666528",
                    "id": 37088666528,
                    "full_name": "W. Qin",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666223",
                    "id": 37088666223,
                    "full_name": "R. Sasamori",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669706",
                    "id": 37088669706,
                    "full_name": "S. Sayadi",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668780",
                    "id": 37088668780,
                    "full_name": "T. Singh",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089100691",
                    "id": 37089100691,
                    "full_name": "J. Tang",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668357",
                    "id": 37088668357,
                    "full_name": "M. Tracz",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668526",
                    "id": 37088668526,
                    "full_name": "S. Watkins",
                    "author_order": 21
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An Alpha microprocessor design is implemented in a 0.18 /spl mu/m CMOS process, utilizing 7 layers of copper interconnect. Process features include nominal and low Vt transistor options, low-K FSG dielectric and a refractory metal local interconnect layer. The design is leveraged from a 0.35 /spl mu/m aluminum design. It contains 15.5M transistors on a 10/spl times/12 mm/sup 2/ die and is packaged in a flip chip ceramic land grid array. The microprocessor runs with a 1.65 V nominal supply and consumes 65 W. This microprocessor operates at >1.3 GHz.",
        "article_number": 912656,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912656",
        "html_url": "https://ieeexplore.ieee.org/document/912656/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 320,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Copper",
                    "Integrated circuit interconnections",
                    "Aluminum",
                    "Foundries",
                    "Capacitance",
                    "LAN interconnection",
                    "Packaging",
                    "Energy consumption",
                    "Computer aided manufacturing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912656/",
        "end_page": "321"
    },
    {
        "doi": "10.1109/ISSCC.2001.912657",
        "cat_title": "Multi GigaHertz Microprocessor Technologies",
        "cat_num": 20,
        "title": "A 1 GHz PA-RISC processor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 126,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hewlett-Packard Co., Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088126920",
                    "id": 37088126920,
                    "full_name": "L.C. Tsai",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The processor is a leveraged design based of a previous generation of PA-RISC processor. Key improvements over the previous design are: a 0.18 /spl mu/m silicon on insulator (SOI) process with 7-layer copper interconnects, 2.25 MB of Cache with row and column redundancies, 240-entry translation lookaside buffer (TLB), 60% frequency boost, and 45% lower power with the same foot print.",
        "article_number": 912657,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912657",
        "html_url": "https://ieeexplore.ieee.org/document/912657/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 322,
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Timing",
                    "Switches",
                    "Integrated circuit interconnections",
                    "Gate leakage",
                    "Testing",
                    "Routing",
                    "Parasitic capacitance",
                    "Latches",
                    "Threshold voltage",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912657/",
        "end_page": "323"
    },
    {
        "doi": "10.1109/ISSCC.2001.912658",
        "cat_title": "Multi GigaHertz Microprocessor Technologies",
        "cat_num": 20,
        "title": "A 0.18 /spl mu/m CMOS IA32 microprocessor with a 4 GHz integer execution unit",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 127,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37723038600",
                    "id": 37723038600,
                    "full_name": "D. Sager",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37609851300",
                    "id": 37609851300,
                    "full_name": "G. Hinton",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37387713800",
                    "id": 37387713800,
                    "full_name": "M. Upton",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328479500",
                    "id": 37328479500,
                    "full_name": "T. Chappell",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38181663700",
                    "id": 38181663700,
                    "full_name": "T.D. Fletcher",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268214600",
                    "id": 37268214600,
                    "full_name": "S. Samaan",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37724352900",
                    "id": 37724352900,
                    "full_name": "R. Murray",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The processor has an execution unit with high bandwidth capability and low average instruction latency. The processor pipeline includes an Execution Trace Cache, Renamer, Scheduler, register file and execution unit. IA32 instructions are decoded when they are fetched from the L2 cache after a miss in the Execution Trace Cache. Serving as the primary instruction cache, the Execution Trace cache stores decoded instructions to remove the long delay for decoding IA32 instructions from this path, reducing the branch missprediction loop. Instruction traces follow the predicted execution path, not sequential instruction addresses. While this pipeline supplies the high bandwidth work stream, the length of this pipe contributes to instruction latency only when there is a branch miss-prediction (roughly once in 100 instructions).",
        "article_number": 912658,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912658",
        "html_url": "https://ieeexplore.ieee.org/document/912658/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 324,
        "citing_paper_count": 17,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Delay",
                    "Pipelines",
                    "Decoding",
                    "Clocks",
                    "Bandwidth",
                    "Processor scheduling",
                    "Feeds",
                    "CMOS logic circuits",
                    "Hardware"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912658/",
        "end_page": "325"
    },
    {
        "doi": "10.1109/ISSCC.2001.912659",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 21,
        "title": "A universal cable set-top box system on a chip",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 128,
        "authors": {
            "authors": [
                {
                    "affiliation": "Broadcom Corp., Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388475500",
                    "id": 37388475500,
                    "full_name": "L. D'Luna",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668037",
                    "id": 37088668037,
                    "full_name": "H.-M. Law",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353149700",
                    "id": 37353149700,
                    "full_name": "J. Laskowski",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728104300",
                    "id": 37728104300,
                    "full_name": "W. Ngai",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087984807",
                    "id": 37087984807,
                    "full_name": "Tzu-Chieh Kuo",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666379",
                    "id": 37088666379,
                    "full_name": "J. Tang",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087401533",
                    "id": 37087401533,
                    "full_name": "Xiaodong Xie",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666309",
                    "id": 37088666309,
                    "full_name": "J. Patterson",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669886",
                    "id": 37088669886,
                    "full_name": "Young Vu",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668412",
                    "id": 37088668412,
                    "full_name": "C. Walker",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669397",
                    "id": 37088669397,
                    "full_name": "F. Cheung",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667072",
                    "id": 37088667072,
                    "full_name": "C. Luu",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666983",
                    "id": 37088666983,
                    "full_name": "M. Case",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668610",
                    "id": 37088668610,
                    "full_name": "J. Anderson",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666872",
                    "id": 37088666872,
                    "full_name": "F. Gomez",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669371",
                    "id": 37088669371,
                    "full_name": "L. Osborne",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37063549500",
                    "id": 37063549500,
                    "full_name": "S. Jantzi",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37731996000",
                    "id": 37731996000,
                    "full_name": "D. Cheung",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352540500",
                    "id": 37352540500,
                    "full_name": "A. Venes",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667204",
                    "id": 37088667204,
                    "full_name": "P. Bushner",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669445",
                    "id": 37088669445,
                    "full_name": "J. Echtenkamp",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669268",
                    "id": 37088669268,
                    "full_name": "D. Bogosh",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265120000",
                    "id": 37265120000,
                    "full_name": "H. Samueli",
                    "author_order": 23
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The state of set-top-box integration is advanced to achieve true system on a chip capability. The device integrates a universal physical-layer transceiver, a MIPS R3000 CPU core, a MPEG-2 audio and video decoder, an analog video decoder, a graphics engine, a video encoder, a DAVIC MAC and a set-top box peripherals module. The physical-layer transceiver is enhanced to achieve an improved bit error rate (BER) performance, by doubling the feed-forward taps of the equalizer, increasing word-length precision in the filters and equalizer, and adding filtering in the tracking loops.",
        "article_number": 912659,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912659",
        "html_url": "https://ieeexplore.ieee.org/document/912659/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 328,
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Decoding",
                    "Bit error rate",
                    "Equalizers",
                    "Graphics",
                    "Engines",
                    "Feedforward systems",
                    "Filters",
                    "Filtering",
                    "Tracking loops"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912659/",
        "end_page": "329"
    },
    {
        "doi": "10.1109/ISSCC.2001.912660",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 21,
        "title": "An energy-efficient IEEE 1363-based reconfigurable public-key cryptography processor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 129,
        "authors": {
            "authors": [
                {
                    "affiliation": "Chrysalis-ITS, Ottawa, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296258700",
                    "id": 37296258700,
                    "full_name": "J. Goodman",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269179400",
                    "id": 37269179400,
                    "full_name": "A.P. Chandrakasan",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "For a specific domain of operation (e.g., public key cryptography), it is possible to provide the required level of algorithm agility by using a limited amount of reconfigurability which avoids the overhead associated with generic programmable logic. The resulting Domain Specific Reconfigurable Cryptographic Processor (DSRCP) represents a prototype implementation for the domain of public key cryptography. The processor ISA is based upon the recently adopted IEEE 1363-2000 Public Key Cryptography Standard. The DSRCP is the first reported hardware-based solution that performs conventional arithmetic, modular integer arithmetic, binary Galois Field arithmetic (i.e., GF(2/sup /spl alpha//)), and elliptic curve arithmetic over GF(2/sup /spl alpha//). In addition, it does so in an energy efficient manner.",
        "article_number": 912660,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912660",
        "html_url": "https://ieeexplore.ieee.org/document/912660/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 330,
        "citing_paper_count": 2,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Energy efficiency",
                    "Public key",
                    "Public key cryptography",
                    "Arithmetic",
                    "Reconfigurable logic",
                    "Programmable logic arrays",
                    "Programmable logic devices",
                    "Elliptic curve cryptography",
                    "Prototypes",
                    "Instruction sets"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912660/",
        "end_page": "331"
    },
    {
        "doi": "10.1109/ISSCC.2001.912661",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 21,
        "title": "A self-contained 100 /spl mu/W multirate FSK receiver ASIC",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 130,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271514300",
                    "id": 37271514300,
                    "full_name": "E. Grayver",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279708000",
                    "id": 37279708000,
                    "full_name": "B. Daneshrad",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This ultra-low-power FSK receiver is targeted at both deep-space and terrestrial applications. In addition to demodulation, the chip integrates all-digital timing plus carrier acquisition and tracking loops. The receiver is flexible and configurable, supporting data rates variable over two orders of magnitude, It processes 1 b quantized RF input (F/sub c/=437.1 MHz) in the deep-space mode of operation and a multi-bit baseband input in the terrestrial mode. The 1 b input mode allows for significant power savings but is not readily usable in terrestrial applications due to the effects of intermodulation.",
        "article_number": 912661,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912661",
        "html_url": "https://ieeexplore.ieee.org/document/912661/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 332,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency shift keying",
                    "Application specific integrated circuits",
                    "Adders",
                    "Correlators",
                    "Timing",
                    "Baseband",
                    "Hardware",
                    "Filters",
                    "Detectors",
                    "Demodulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912661/",
        "end_page": "333"
    },
    {
        "doi": "10.1109/ISSCC.2001.912662",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 21,
        "title": "A single-chip band-segmented-transmission OFDM demodulator for digital terrestrial television broadcasting",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 131,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353803700",
                    "id": 37353803700,
                    "full_name": "H. Ohwada",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088785824",
                    "id": 37088785824,
                    "full_name": "M. Yoshida",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087865295",
                    "id": 37087865295,
                    "full_name": "N. Ohtaka",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37587043500",
                    "id": 37587043500,
                    "full_name": "M. Hamaminato",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087868045",
                    "id": 37087868045,
                    "full_name": "K. Hatta",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087864610",
                    "id": 37087864610,
                    "full_name": "M. Tamamura",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37376449800",
                    "id": 37376449800,
                    "full_name": "Y. Otobe",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In Japan, Digital Terrestrial Television Broadcasting (DTTB) is to be launched in 2003. Although this launch is several years later than in the U.S. and Europe, it has features capable of accommodating a variety of broadcasting services. These features include, for example, flexible use of transmission capacity and robust mobile reception, in addition to common services such as high-definition TV (HDTV) and multiple standard definition TV (SDTV). To meet these requirements, DTTB in Japan has adopted orthogonal frequency division multiplexing (OFDM) with band segmented transmission for modulation and multiplexing. This single-chip OFDM demodulator, offers a variety of services, such as multi-layer transmission and mobile reception.",
        "article_number": 912662,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912662",
        "html_url": "https://ieeexplore.ieee.org/document/912662/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 334,
        "citing_paper_count": 0,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Demodulation",
                    "TV broadcasting",
                    "Robustness",
                    "OFDM modulation",
                    "Large scale integration",
                    "Error correction",
                    "HDTV",
                    "Signal processing",
                    "Signal detection",
                    "Decoding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912662/",
        "end_page": "335"
    },
    {
        "doi": "10.1109/ISSCC.2001.912663",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 21,
        "title": "A digital 72 Mb/s 64-QAM OFDM transceiver for 5 GHz wireless LAN in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 132,
        "authors": {
            "authors": [
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270928400",
                    "id": 37270928400,
                    "full_name": "W. Eberle",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295330500",
                    "id": 37295330500,
                    "full_name": "V. Derudder",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271995400",
                    "id": 37271995400,
                    "full_name": "L. Van Der Perre",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426154100",
                    "id": 37426154100,
                    "full_name": "G. Vanwijnsberghe",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37368934400",
                    "id": 37368934400,
                    "full_name": "M. Vergara",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297018700",
                    "id": 37297018700,
                    "full_name": "L. Deneire",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296241400",
                    "id": 37296241400,
                    "full_name": "B. Gyselinckx",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287673700",
                    "id": 37287673700,
                    "full_name": "M. Engels",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344745100",
                    "id": 37344745100,
                    "full_name": "I. Bolsens",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275981200",
                    "id": 37275981200,
                    "full_name": "H. De Man",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "OFDM forms the physical layer for upcoming broadband wireless LAN standards like IEEE 802.11a and ETSI Hiperlan/2. A throughput of 72Mb/s after coding within a 20MHz bandwidth requires spectrally-efficient modulation schemes up to 64-QAM. This requires transceiver implementations that extend the capabilities of classic OFDM signal processing to fast-burst communication in a multipath indoor environment. The presented ASIC includes a parameterizable interpolating equalizer architecture, clock offset tracking, and a robust programmable acquisition, covering all transmission modes from BPSK to 64-QAM.",
        "article_number": 912663,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912663",
        "html_url": "https://ieeexplore.ieee.org/document/912663/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 336,
        "citing_paper_count": 11,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Wireless LAN",
                    "Physical layer",
                    "Telecommunication standards",
                    "Throughput",
                    "Bandwidth",
                    "Modulation coding",
                    "OFDM modulation",
                    "Signal processing",
                    "Indoor environments"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912663/",
        "end_page": "337"
    },
    {
        "doi": "10.1109/ISSCC.2001.912664",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 21,
        "title": "A single chip PHY COFDM modem for IEEE 802.11a with integrated ADCs and DACs",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 133,
        "authors": {
            "authors": [
                {
                    "affiliation": "Radiata Commun., North Ryde, NSW, Australia",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37611354500",
                    "id": 37611354500,
                    "full_name": "P. Ryan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37620841800",
                    "id": 37620841800,
                    "full_name": "T. Arivoli",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087460495",
                    "id": 37087460495,
                    "full_name": "L. De Souza",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087458618",
                    "id": 37087458618,
                    "full_name": "G. Foyster",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087459709",
                    "id": 37087459709,
                    "full_name": "R. Keaney",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37619102400",
                    "id": 37619102400,
                    "full_name": "T. McDermott",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087459833",
                    "id": 37087459833,
                    "full_name": "A. Moini",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38273305800",
                    "id": 38273305800,
                    "full_name": "S. Al-Sarawi",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087459723",
                    "id": 37087459723,
                    "full_name": "L. Parker",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087459464",
                    "id": 37087459464,
                    "full_name": "G. Smith",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297369800",
                    "id": 37297369800,
                    "full_name": "N. Weste",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087459143",
                    "id": 37087459143,
                    "full_name": "G. Zyner",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This chip, fabricated in a 0.25/spl mu/m 5M1P CMOS process with 3.7M transistors, implements a fully-compliant IEEE 802.11a PHY modem. The IEEE 802.11a standard provides for wireless local area networks (WLANs) with a physical layer based on coded orthogonal frequency domain multiplexing (COFDM) modulation, delivering data rates up to 54Mb/s, operating in the 5GHz UNII frequency bands. The article outlines the role of a physical layer (PHY) modem in such a WLAN system. The PHY modem lies between a medium access controller (MAC) and a 5GHz radio transceiver, and is responsible for demodulating and modulating a baseband analog signal with data from the MAC. In 802.11a the baseband signal is a 64 subcarrier COFDM signal with BPSK, QPSK, QAM16 or QAM64 modulated subcarriers.",
        "article_number": 912664,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912664",
        "html_url": "https://ieeexplore.ieee.org/document/912664/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 338,
        "citing_paper_count": 15,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Physical layer",
                    "Modems",
                    "Wireless LAN",
                    "Baseband",
                    "CMOS process",
                    "Code standards",
                    "Frequency domain analysis",
                    "OFDM",
                    "Modulation coding",
                    "Radio control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912664/",
        "end_page": "339"
    },
    {
        "doi": "10.1109/ISSCC.2001.912665",
        "cat_title": "Technology Directions: Systems on a Chip",
        "cat_num": 22,
        "title": "Substrate noise generation in complex digital systems: efficient modeling and simulation methodology and experimental verification",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 134,
        "authors": {
            "authors": [
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38278918900",
                    "id": 38278918900,
                    "full_name": "M. Van Heijningen",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274343700",
                    "id": 37274343700,
                    "full_name": "M. Badaroglu",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274326100",
                    "id": 37274326100,
                    "full_name": "S. Donnay",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275981200",
                    "id": 37275981200,
                    "full_name": "H. De Man",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275184800",
                    "id": 37275184800,
                    "full_name": "G. Gielen",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287673700",
                    "id": 37287673700,
                    "full_name": "M. Engels",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344745100",
                    "id": 37344745100,
                    "full_name": "I. Bolsens",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "More and more system-on-chip designs require the integration of analog circuits on large digital chips and therefore suffer from substrate noise coupling. To investigate the impact of substrate noise on the analog circuits, information is needed about digital substrate noise generation. A methodology for modelling and simulating the time-domain waveform of the generated substrate noise of large digital circuits is verified with measurements on an 86k-gate CMOS ASIC. The difference between simulated and measured substrate noise RMS voltage is <10% and simulation time is of the same order of magnitude as a gate-level VHDL simulation. For smaller circuits, e.g., a 1k-gate multiplier, a speedup in simulation time of 3 orders of magnitude is obtained with respect to a full SPICE simulation.",
        "article_number": 912665,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912665",
        "html_url": "https://ieeexplore.ieee.org/document/912665/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 342,
        "citing_paper_count": 13,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise generators",
                    "Digital systems",
                    "Circuit noise",
                    "Circuit simulation",
                    "Analog circuits",
                    "Noise measurement",
                    "System-on-a-chip",
                    "Coupling circuits",
                    "Semiconductor device modeling",
                    "Time domain analysis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912665/",
        "end_page": "343"
    },
    {
        "doi": "10.1109/ISSCC.2001.912666",
        "cat_title": "Technology Directions: Systems on a Chip",
        "cat_num": 22,
        "title": "ChipOS: Open power-management platform to overcome the power crisis in future LSIs",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 135,
        "authors": {
            "authors": [
                {
                    "affiliation": "Central Res. Lab., Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287284100",
                    "id": 37287284100,
                    "full_name": "H. Mizuno",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276469100",
                    "id": 37276469100,
                    "full_name": "T. Kawahara",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The power consumption of chips, including the subthreshold and gate-tunnel leakage currents, is continuing to increase dramatically. If this trend continues, power dissipation will be the primary limiter of performance and integration. A power-management platform called ChipOS overcomes the power crisis in LSIs. ChipOS, an operating system for a chip, provides an open power management platform for system-on-a-chip devices.",
        "article_number": 912666,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912666",
        "html_url": "https://ieeexplore.ieee.org/document/912666/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 344,
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Large scale integration",
                    "Kernel",
                    "Energy consumption",
                    "MOSFETs",
                    "Driver circuits",
                    "Clocks",
                    "Logic circuits",
                    "Power supplies",
                    "CMOS logic circuits",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912666/",
        "end_page": "345"
    },
    {
        "doi": "10.1109/ISSCC.2001.912667",
        "cat_title": "Technology Directions: Systems on a Chip",
        "cat_num": 22,
        "title": "Elastic interconnects: repeater-inserted long wiring capable of compressing and decompressing data",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 136,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270443000",
                    "id": 37270443000,
                    "full_name": "M. Mizuno",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282485100",
                    "id": 37282485100,
                    "full_name": "W.J. Dally",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37343444500",
                    "id": 37343444500,
                    "full_name": "H. Onishi",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The RC delay of an interconnect is a critical parameter that does not improve with process scaling, but rather increases. Interconnect delay considerably degrades the performance of today's sophisticated microprocessors, so much work has been done to reduce both this delay and its influence on performance . In a chip multiprocessor, process scaling would improve the intrinsic speed of each processor tile, but overall chip speed would not increase because of the limits to communication between tiles. The communication performance is limited by not only RC-delay increase but also arising network congestion and contention. Regarding the latter, effective use is made of network techniques developed in both interconnection networks for off-chip multiprocessors and communication networks for packet switching. This elastic interconnect for internal communications on-chip multiprocessors is a fundamental technique capable of enhancing conventional network techniques by effectively utilizing on-chip repeater-inserted long wiring.",
        "article_number": 912667,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912667",
        "html_url": "https://ieeexplore.ieee.org/document/912667/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 346,
        "citing_paper_count": 13,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Repeaters",
                    "Wiring",
                    "Delay",
                    "Tiles",
                    "Network-on-a-chip",
                    "Degradation",
                    "Microprocessors",
                    "Multiprocessor interconnection networks",
                    "Communication networks",
                    "Packet switching"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912667/",
        "end_page": "347"
    },
    {
        "doi": "10.1109/ISSCC.2001.912668",
        "cat_title": "Technology Directions: Systems on a Chip",
        "cat_num": 22,
        "title": "The implementation of two multiprocessor DSPs: a design methodology case study",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 137,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., Holmdel, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440070800",
                    "id": 37440070800,
                    "full_name": "J. Williams",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37386658000",
                    "id": 37386658000,
                    "full_name": "J. O'Neill",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The advantage of rapid front-end design of an ASIC (implementation and verification of synthesizable RTL) can be easily lost during the back-end layout of a synthesized standard cell netlist. In deep submicron technologies, wire delay and area become the primary contributors to IC performance, power and area. The inaccuracy of wire modeling often leads to long physical and timing closure periods (achieving a placement which is routable and meets timing requirements) during floorplanning (FP) and place and route (P&R). A programmable DSP with 4 processing elements (PEs) connected to a split transaction bus is reported.",
        "article_number": 912668,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912668",
        "html_url": "https://ieeexplore.ieee.org/document/912668/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 348,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital signal processing",
                    "Design methodology",
                    "Computer aided software engineering",
                    "Timing",
                    "Wire",
                    "Delay",
                    "Process design",
                    "Application specific integrated circuits",
                    "Reduced instruction set computing",
                    "Coprocessors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912668/",
        "end_page": "349"
    },
    {
        "doi": "10.1109/ISSCC.2001.912669",
        "cat_title": "Technology Directions: Systems on a Chip",
        "cat_num": 22,
        "title": "A GSM 2+ conversion signal processor for continuous full-duplex EDGE/GPRS applications",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 138,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., Allentown, PA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349745000",
                    "id": 37349745000,
                    "full_name": "R.W. Walden",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623417",
                    "id": 37088623417,
                    "full_name": "R. Khoini-Poorfard",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37343754500",
                    "id": 37343754500,
                    "full_name": "H.S. Fetterman",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623248",
                    "id": 37088623248,
                    "full_name": "T. Hearn",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089150189",
                    "id": 37089150189,
                    "full_name": "R.M. Jeffery",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623313",
                    "id": 37088623313,
                    "full_name": "P. Liu",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623455",
                    "id": 37088623455,
                    "full_name": "A. Lukoff",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623259",
                    "id": 37088623259,
                    "full_name": "M. Mangahas",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089134074",
                    "id": 37089134074,
                    "full_name": "D.G. Martin",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38579461200",
                    "id": 38579461200,
                    "full_name": "J.G. Mena",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089150026",
                    "id": 37089150026,
                    "full_name": "A.L. Webb",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This conversion signal processor (CSP) handles all classes of EGPRS (classes 1 to 29) and is fabricated in a 0.30/spl mu/m, 3V CMOS process. It is capable of handling all eight consecutive slots for both transmit and receive simultaneously, in contrast to current products which support only 1 to 4 slots (class 8 and 12), and only half-duplex operation. Low power design features include dedicated signal processing functions, a software-programmable GSM-optimized timing control engine extended to support efficient multi-slot operation, analog blocks which power up quickly only when needed, to minimize standby or start-up power. The 100-pin FSBGA chip also includes a complete voiceband CODEC with 16/spl Omega/ speaker drivers, auxiliary DACs, A5 ciphering, and a 32kHz crystal oscillator.",
        "article_number": 912669,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912669",
        "html_url": "https://ieeexplore.ieee.org/document/912669/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 350,
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "GSM",
                    "Signal processing",
                    "Ground penetrating radar",
                    "Finite impulse response filter",
                    "Operational amplifiers",
                    "Circuits",
                    "Voltage",
                    "Digital filters",
                    "Low pass filters",
                    "Capacitors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912669/",
        "end_page": "351"
    },
    {
        "doi": "10.1109/ISSCC.2001.912670",
        "cat_title": "Technology Directions: Systems on a Chip",
        "cat_num": 22,
        "title": "A fully-configurable GSM BTS controller and GMSK-EDGE base-band transmitter IC",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 139,
        "authors": {
            "authors": [
                {
                    "affiliation": "ASIC Design Dept., Alcatel Telecom Belgium, Antwerp, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086893321",
                    "id": 37086893321,
                    "full_name": "T. Delmot",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669484",
                    "id": 37088669484,
                    "full_name": "E. Marreel",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374543100",
                    "id": 37374543100,
                    "full_name": "F. Bonjean",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37448861400",
                    "id": 37448861400,
                    "full_name": "B. Verstraeten",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085898293",
                    "id": 37085898293,
                    "full_name": "S. Taraborrelli",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669869",
                    "id": 37088669869,
                    "full_name": "A. Udahl",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667986",
                    "id": 37088667986,
                    "full_name": "G.A. Noven",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669394",
                    "id": 37088669394,
                    "full_name": "R. Bauernschmitt",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371367200",
                    "id": 37371367200,
                    "full_name": "P. Brendle",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666652",
                    "id": 37088666652,
                    "full_name": "R. Nuchter",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669774",
                    "id": 37088669774,
                    "full_name": "B. Herold",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666493",
                    "id": 37088666493,
                    "full_name": "T. Schutz",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300541000",
                    "id": 37300541000,
                    "full_name": "R. Walter",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A GSM Base Transceiver Station (BTS) subsystem combines all the functions needed to modulate or demodulate the downstream and upstream wireless signals of the GSM system. The mixed-signal ASIC is implemented in a standard 3.3V CMOS 0.5/spl mu/m process. It functions as a baseband analog front-end located between the control and data framing CPU and the RF section of the BTS. The chip embeds all the functions of the baseband GMSK/EDGE modulator, the transmitting power regulation, various analog biasing and sensing features, two programmable phase-locked loops (PLL), a synchronization timer, and other digital controlling features.",
        "article_number": 912670,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912670",
        "html_url": "https://ieeexplore.ieee.org/document/912670/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 352,
        "citing_paper_count": 0,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "GSM",
                    "Baseband",
                    "Phase locked loops",
                    "Transceivers",
                    "Application specific integrated circuits",
                    "CMOS process",
                    "Radio frequency",
                    "Phase modulation",
                    "Digital modulation",
                    "Modulation coding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912670/",
        "end_page": "353"
    },
    {
        "doi": "10.1109/ISSCC.2001.912671",
        "cat_title": "Technology Directions: Systems on a Chip",
        "cat_num": 22,
        "title": "A multicarrier GMSK modulator for base station",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 140,
        "authors": {
            "authors": [
                {
                    "affiliation": "Helsinki Univ. of Technol., Espoo, Finland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269827900",
                    "id": 37269827900,
                    "full_name": "J. Vankka",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332215500",
                    "id": 37332215500,
                    "full_name": "J. Pyykonen",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269826200",
                    "id": 37269826200,
                    "full_name": "J. Sommarek",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332215300",
                    "id": 37332215300,
                    "full_name": "M. Honkanen",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271435300",
                    "id": 37271435300,
                    "full_name": "K. Halonen",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In conventional base station solutions, transmitted carriers are combined after power amplifiers (PAs). This paper describes an architecture in which four GMSK modulated signals are combined in the digital domain. This saves a large number of analog components, many of which require production tuning. Consequently, an expensive and tedious part of manufacturing is eliminated. The proposed multicarrier GMSK modulator does not use an analog I/Q modulator. Therefore the difficulties of adjusting the dc offset, the phasing and the amplitude levels between the in-phase and quadrature phase signal paths are avoided.",
        "article_number": 912671,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912671",
        "html_url": "https://ieeexplore.ieee.org/document/912671/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 354,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Base stations",
                    "Power generation",
                    "Power control",
                    "Digital modulation",
                    "Table lookup",
                    "Read only memory",
                    "Field programmable gate arrays",
                    "Frequency control",
                    "Power amplifiers",
                    "Production"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912671/",
        "end_page": "355"
    },
    {
        "doi": "10.1109/ISSCC.2001.912672",
        "cat_title": "Analog Techniques",
        "cat_num": 23,
        "title": "A synchronous dual-output switching dc-dc converter using multibit noise-shaped switch control",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 141,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sigmatel Corp., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087864699",
                    "id": 37087864699,
                    "full_name": "M.W. May",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37693650800",
                    "id": 37693650800,
                    "full_name": "M.R. May",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087867228",
                    "id": 37087867228,
                    "full_name": "J.E. Willis",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This alternative architecture uses a single inductor to generate two different supply voltages. The generation of two independent voltages is accomplished by synchronously regulating both the common mode and differential of the two supply voltages based solely on the output from two clocked comparators. Further, the control logic is implemented with only digital standard cells, and overcomes the quantization errors seen in another architecture through the use of a multibit /spl Sigma//spl Delta/ in generation of the PWM waveform.",
        "article_number": 912672,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912672",
        "html_url": "https://ieeexplore.ieee.org/document/912672/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 358,
        "citing_paper_count": 16,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "DC-DC power converters",
                    "Switching converters",
                    "Inductors",
                    "Filters",
                    "Pulse width modulation",
                    "Clocks",
                    "Voltage control",
                    "Phase detection",
                    "Detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912672/",
        "end_page": "359"
    },
    {
        "doi": "10.1109/ISSCC.2001.912673",
        "cat_title": "Analog Techniques",
        "cat_num": 23,
        "title": "Dynamically biased 1 MHz low-pass filter with 61 dB peak SNR and 112 dB input range",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 142,
        "authors": {
            "authors": [
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297371300",
                    "id": 37297371300,
                    "full_name": "N. Krishnapura",
                    "author_order": 1
                },
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270896700",
                    "id": 37270896700,
                    "full_name": "Y. Tsividis",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Dynamically varying the bias currents in a filter normally causes unacceptable disturbances at its output. This filter has bias currents that can be varied over several orders of magnitude for optimum power consumption and noise at each total input signal level-without disturbing the output. Although the filter is internally nonlinear and time-varying, it is externally linear and time-invariant. The chip uses the first-order log-domain filter.",
        "article_number": 912673,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912673",
        "html_url": "https://ieeexplore.ieee.org/document/912673/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 360,
        "citing_paper_count": 4,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Low pass filters",
                    "Voltage",
                    "Transconductance",
                    "Energy consumption",
                    "Nonlinear filters",
                    "Noise figure",
                    "Bipolar transistors",
                    "Noise level",
                    "Time domain analysis",
                    "Capacitors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912673/",
        "end_page": "361"
    },
    {
        "doi": "10.1109/ISSCC.2001.912674",
        "cat_title": "Analog Techniques",
        "cat_num": 23,
        "title": "A 200 nV offset 6.5 nV//spl radic/Hz noise PSD 5.6 kHz chopper instrumentation amplifier in 1 /spl mu/m digital CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 143,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Syst. Lab., ETH Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086990557",
                    "id": 37086990557,
                    "full_name": "Qiuting Huang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283682000",
                    "id": 37283682000,
                    "full_name": "C. Menolfi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The simplest and most effective way of minimizing the influence of charge injection, is illustrated. Unlike in sampled data circuits, where charge injection is inseparable from the sampling instant, in a chopper amplifier, a tiny time gap can be provided for the error charge pulses created by the input switches to die away before the signal is allowed to proceed to the output stage. Staggering the clock edges of the demodulator slightly behind those of the modulator provides such a guard time. A fully-integrated CMOS chopper amplifier in a single-poly, 1/spl mu/m CMOS technology, demonstrates the potential of the chopper scheme described.",
        "article_number": 912674,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912674",
        "html_url": "https://ieeexplore.ieee.org/document/912674/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 362,
        "citing_paper_count": 4,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Choppers",
                    "Pulse amplifiers",
                    "CMOS technology",
                    "Circuit noise",
                    "Sampled data circuits",
                    "Sampling methods",
                    "Pulse circuits",
                    "Switching circuits",
                    "Switches",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912674/",
        "end_page": "363"
    },
    {
        "doi": "10.1109/ISSCC.2001.912675",
        "cat_title": "Analog Techniques",
        "cat_num": 23,
        "title": "A filtering technique to lower oscillator phase noise",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 144,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285082800",
                    "id": 37285082800,
                    "full_name": "E. Hegazi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323267000",
                    "id": 37323267000,
                    "full_name": "H. Sjoland",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A. Abidi",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Test oscillators are implemented using the noise filtering schemes described: a top-biased and a tail-biased VCO for the 1GHz band, and a tail-biased VCO for the 2.2GHz band. These CMOS circuits are fabricated in the STMicroelectronics BiCMOS 6M process.",
        "article_number": 912675,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912675",
        "html_url": "https://ieeexplore.ieee.org/document/912675/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 364,
        "citing_paper_count": 38,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Filtering",
                    "Phase noise",
                    "Noise measurement",
                    "Voltage-controlled oscillators",
                    "Circuit noise",
                    "Noise figure",
                    "Circuit optimization",
                    "MOS capacitors",
                    "Phase measurement",
                    "Semiconductor device measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912675/",
        "end_page": "365"
    },
    {
        "doi": "10.1109/ISSCC.2001.912676",
        "cat_title": "Analog Techniques",
        "cat_num": 23,
        "title": "A 12 b 500 MSample/s current-steering CMOS D/A converter",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 145,
        "authors": {
            "authors": [
                {
                    "affiliation": "Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37412053400",
                    "id": 37412053400,
                    "full_name": "A. Van Den Bosch",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37395642400",
                    "id": 37395642400,
                    "full_name": "M. Borremans",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274261800",
                    "id": 37274261800,
                    "full_name": "M. Steyaert",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275189100",
                    "id": 37275189100,
                    "full_name": "W. Sansen",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 12b 500MSample/s CMOS current-steering D/A converter has a segmented architecture. The 5MSBs are converted using the unary approach. A fully custom-made thermometer decoder is manually laid out to achieve the 500MSample/s update rate. The 7LSBs are converted using the binary approach, where the digital input bits directly control the switches. To minimize latency problems and to optimize dynamic performance, a dummy decoder is inserted between the inputs and the switch transistors. Using this architecture, a trade-off between good static specifications and moderate power complexity of the DAC is achieved.",
        "article_number": 912676,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912676",
        "html_url": "https://ieeexplore.ieee.org/document/912676/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 366,
        "citing_paper_count": 12,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Impedance",
                    "Decoding",
                    "CMOS technology",
                    "Integrated circuit interconnections",
                    "Semiconductor device measurement",
                    "Digital signal processing chips",
                    "Costs",
                    "Delay",
                    "Equations"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912676/",
        "end_page": "367"
    },
    {
        "doi": "10.1109/ISSCC.2001.912677",
        "cat_title": "Analog Techniques",
        "cat_num": 23,
        "title": "A 1.9 GHz Si active LC filter with on-chip automatic tuning",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 146,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089100157",
                    "id": 37089100157,
                    "full_name": "D. Li",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270896700",
                    "id": 37270896700,
                    "full_name": "Y. Tsividis",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The achievable quality factors (Q) of on-chip inductors fabricated with standard Si technology are limited. Inductor Q factors can be enhanced by active means, resulting in GHz-range filters with adequate dynamic range for certain applications. One such application is the replacement of off-chip filters in the transmit part of a wireless transceiver, following a mixer. The limits of the technique are tested here by using it in a filter for the entire band used in the PCS 1.9 GHz standard. A tuning-friendly filter can be built with magnetically coupled LC resonators. Two identical Q-enhanced LC resonators, together with the loading impedances, are used form a balanced 4th-order bandpass filter. The filter and its tuning system are implemented in a 0.25 /spl mu/m BiCMOS technology.",
        "article_number": 912677,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912677",
        "html_url": "https://ieeexplore.ieee.org/document/912677/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 368,
        "citing_paper_count": 22,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Active filters",
                    "Magnetic separation",
                    "Resonator filters",
                    "Band pass filters",
                    "Q factor",
                    "Active inductors",
                    "Dynamic range",
                    "Transceivers",
                    "Testing",
                    "Personal communication networks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912677/",
        "end_page": "369"
    },
    {
        "doi": "10.1109/ISSCC.2001.912678",
        "cat_title": "Analog Techniques",
        "cat_num": 23,
        "title": "A 0.25 /spl mu/m CMOS 17 GHz VCO",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 147,
        "authors": {
            "authors": [
                {
                    "affiliation": "ESAT-MICAS, Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328707600",
                    "id": 37328707600,
                    "full_name": "C.R.C. De Ranter",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274261800",
                    "id": 37274261800,
                    "full_name": "M.S.J. Steyaert",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In recent years, the design of CMOS RF oscillators at ever-higher frequencies has gained interest. The driving force for this evolution is the wireless market that evolves towards standards implementing higher bandwidths at higher frequency bands. This paper demonstrates that electronic systems adhering to future portable wireless as well as fixed-point wireless communication standards come within the grasp of standard CMOS technology. For this design, full optimization of all VCO building blocks is necessary, because in this design the inductor is no longer the sole and dominant source of phase noise and power loss. The optimized LC-tank and gain cell for the VCO-topology is obtained using an in-house design tool. The on-chip inductor utilizes all 4 available metal layers. The voltage-variable capacitance is realized by a varactor diode. In the global optimization, all contributions to phase noise and power loss of inductor, gain cell and diode cell are taken into account. Special attention is given to a high layout-symmetry in both floorplan and building blocks, to avoid the introduction of any additional asymmetry in the oscillation waveform. This design is in a standard CMOS 0.25 \u03bcm technology with 4 Al metal layers and 15 \u03a9cm substrate. The oscillator operates from 16.25 GHz to 17.715 GHz, when the control voltage is swept from 0.64 V to 1.4 V. This corresponds to a tuning range of 8.6% with a 16.98 GHz center frequency.",
        "article_number": 912678,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912678",
        "html_url": "https://ieeexplore.ieee.org/document/912678/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 370,
        "citing_paper_count": 22,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "CMOS technology",
                    "Inductors",
                    "Communication standards",
                    "Design optimization",
                    "Phase noise",
                    "Diodes",
                    "Radio frequency",
                    "Bandwidth",
                    "Wireless communication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912678/",
        "end_page": "371"
    },
    {
        "doi": "10.1109/ISSCC.2001.912679",
        "cat_title": "Analog Techniques",
        "cat_num": 23,
        "title": "A 50 GHz VCO in 0.25 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 148,
        "authors": {
            "authors": [
                {
                    "affiliation": "Bell Labs., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087563384",
                    "id": 37087563384,
                    "full_name": "HongMo Wang",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Integrated VCOs with fundamental frequencies in the millimeter-wave (MM-wave) bands have thus far been realized mainly in III-V technologies and the designs are mostly waveguide or transmission-line based. As CMOS technology progresses to deep submicron, however, the possibilities of integrating next-generation broadband communication transceivers of high bit-rate on a single chip using this low-cost technology are investigated. In so doing, one of the first questions is that whether a quality signal source or, more preferably, a VCO can be designed in such a technology. This work demonstrates the feasibility of an LC-resonator based VCO in 0.25 \u03bcm CMOS for operation at 50 GHz consuming less power than its counterparts in other technologies while providing comparable phase noise and tuning performance. The technology used for the design is a 0.25 \u03bcm (minimum L/sub eff/=0.24 \u03bcm) 1-poly-5-metal digital CMOS with a modified substrate, which consists of a l0 \u03a9cm bulk topped with a p/sup +/ buried layer for latch-up suppression and an epi, and a thickened top metal.",
        "article_number": 912679,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912679",
        "html_url": "https://ieeexplore.ieee.org/document/912679/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 372,
        "citing_paper_count": 32,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "CMOS technology",
                    "Millimeter wave technology",
                    "Frequency",
                    "Millimeter wave communication",
                    "III-V semiconductor materials",
                    "Transmission lines",
                    "Broadband communication",
                    "Transceivers",
                    "Signal design"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912679/",
        "end_page": "373"
    },
    {
        "doi": "10.1109/ISSCC.2001.912680",
        "cat_title": "Analog Techniques",
        "cat_num": 23,
        "title": "Wideband BiCMOS VCO for GSM/UMTS direct conversion receivers",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 149,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol. Wireless Products, Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293823300",
                    "id": 37293823300,
                    "full_name": "J.J. Kucera",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "With the increasing number of mobile communication standards, a large research effort is put into the task of complete integration of RF voltage-controlled oscillators (VCOs) for multi-band and multi-mode direct conversion transceivers. However, RF VCOs are, at present, not fully integrated in transceivers, since they suffer from poor phase noise and fabrication tolerances. Satisfying the phase noise requirements of GSM, IS-136, or UMTS is a major challenge for fully-integrated VCOs. Traditionally, (integrated) RF VCOs are realized with bipolar devices due to their low high-frequency noise and low flicker noise corner frequency. Recently, several publications on CMOS VCOs have appeared, reporting excellent phase noise performance at large frequency offsets. These VCOs, however, suffer from degraded close-to-carrier phase noise due to the high flicker noise of the CMOS devices, and from a low-resistive substrate allowing only low-Q spiral inductors and resulting in higher power consumption. Furthermore, many of the VCOs have nonlinear tuning characteristics because of the abrupt C-V curve of the MOS diode. This wideband BiCMOS VCO for multimode direct conversion transceivers achieves low phase noise both close to the carrier and at large frequency offsets. In addition the VCO must have a wide but sufficiently linear tuning characteristic and low pushing sensitivity. The design must provide sufficient performance margin for production tolerances.",
        "article_number": 912680,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912680",
        "html_url": "https://ieeexplore.ieee.org/document/912680/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 374,
        "citing_paper_count": 24,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wideband",
                    "BiCMOS integrated circuits",
                    "Voltage-controlled oscillators",
                    "GSM",
                    "3G mobile communication",
                    "Phase noise",
                    "Radio frequency",
                    "Transceivers",
                    "1f noise",
                    "Tuning"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912680/",
        "end_page": "375"
    },
    {
        "doi": "10.1109/ISSCC.2001.912681",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "A 4 Gb DDR SDRAM with gain-controlled pre-sensing and reference bitline calibration schemes in the twisted open bitline architecture",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 150,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung, Kyungki, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173671",
                    "id": 37087173671,
                    "full_name": "Hongil Yoon",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087447296",
                    "id": 37087447296,
                    "full_name": "Jae Yoon Sim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623229",
                    "id": 37088623229,
                    "full_name": "Hyun Suk Lee",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087483230",
                    "id": 37087483230,
                    "full_name": "Kyu Nam Lim",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087303595",
                    "id": 37087303595,
                    "full_name": "Jae Young Lee",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087174384",
                    "id": 37087174384,
                    "full_name": "Nam Jong Kim",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086989004",
                    "id": 37086989004,
                    "full_name": "Keum Yong Kim",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622958",
                    "id": 37088622958,
                    "full_name": "Sang Man Byun",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085929541",
                    "id": 37085929541,
                    "full_name": "Won Suk Yang",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623015",
                    "id": 37088623015,
                    "full_name": "Chang Hyun Choi",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087483116",
                    "id": 37087483116,
                    "full_name": "Hong Sik Jeong",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623209",
                    "id": 37088623209,
                    "full_name": "Jel Hwan Yoo",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087218306",
                    "id": 37087218306,
                    "full_name": "Dong Il Seo",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085932160",
                    "id": 37085932160,
                    "full_name": "Kinam Kim",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087024122",
                    "id": 37087024122,
                    "full_name": "Byung Il Ryu",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087297719",
                    "id": 37087297719,
                    "full_name": "Chang Gyu Hwang",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.8 V 4 Gb DDR SDRAM for low voltage and high speed at full density has reduced inter-bitline coupling noise in the twisted open bit line architecture. Amplifier sensitivity and sensing margin are improved by gain-controlled pre-sensing and active calibration of the bitline reference voltage. For noise-immune power-stabilized operation, three circuit schemes suitable for the SDRAM are presented: (i) twisted open bitline (TOB) architecture; (ii) gain-controlled pre-sensing (GCP); and (iii) reference bitline calibration (RBC). The TOB scheme eliminates the coupling noise between adjacent BLs by holding neighboring bitlines stable at the reference voltage with the open readout and sensing using a reference BL from the adjacent block. The GCP scheme increases the sensing margin and speed by employing transconductance-matched pre-amplification. The RBC scheme actively mimics the cell data retention characteristics and yields an optimal voltage level for the reference BL from the charge-shared voltage from replica BL pairs. Together with a chip-size-efficient core signal repeating architecture, these schemes ensure reliable low-voltage and high-speed cell and core operation.",
        "article_number": 912681,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912681",
        "html_url": "https://ieeexplore.ieee.org/document/912681/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 378,
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DRAM chips",
                    "Calibration",
                    "Voltage",
                    "Circuit noise",
                    "Coupling circuits",
                    "Noise reduction",
                    "Random access memory",
                    "MOS devices",
                    "Capacitance",
                    "Noise generators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912681/",
        "end_page": "379"
    },
    {
        "doi": "10.1109/ISSCC.2001.912682",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "A multi-gigabit DRAM technology with 6F/sup 2/ open-bit-line cell distributed over-driven sensing and stacked-flash fuse",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 151,
        "authors": {
            "authors": [
                {
                    "affiliation": "ELPIDA Memory Inc., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089097079",
                    "id": 37089097079,
                    "full_name": "T. Takahashi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270132400",
                    "id": 37270132400,
                    "full_name": "T. Sekiguchi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283701700",
                    "id": 37283701700,
                    "full_name": "R. Takemura",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282950500",
                    "id": 37282950500,
                    "full_name": "S. Narui",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275129300",
                    "id": 37275129300,
                    "full_name": "H. Fujisawa",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282759800",
                    "id": 37282759800,
                    "full_name": "S. Miyatake",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354615800",
                    "id": 37354615800,
                    "full_name": "M. Morino",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089120997",
                    "id": 37089120997,
                    "full_name": "K. Arai",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288394900",
                    "id": 37288394900,
                    "full_name": "S. Yamada",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284230700",
                    "id": 37284230700,
                    "full_name": "S. Shukuri",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279979300",
                    "id": 37279979300,
                    "full_name": "M. Nakamura",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38191059900",
                    "id": 38191059900,
                    "full_name": "Y. Tadaki",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283703000",
                    "id": 37283703000,
                    "full_name": "K. Kajigaya",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334861300",
                    "id": 37334861300,
                    "full_name": "K. Kimura",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278077600",
                    "id": 37278077600,
                    "full_name": "K. Itoh",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "To cope with difficult device miniaturization in the multi-gigabit era, memory cells smaller than the traditional 8F/sup 2/ folded bitline (BL) cell are needed. A 6F/sup 2/ trench capacitor folded-BL cell has been recently described. However, it needs not only additional tight-pitch layers to create a vertically folded-BL arrangement, but also a vertical transistor. The 6F/sup 2/ open-BL cell enabling a simple planar transistor is another candidate as its inherently large imbalance noise between pairs of BLs is reduced. Low-voltage, high-speed array operation is essential in the multi-gigabit era. A conventional non-over-driven sensing scheme cannot achieve a high enough speed at an array voltage below 1.6 V, because the threshold voltage (Vth) cannot be reduced <0.1 V to obtain a low enough stand-by current. Distributed over-driven sensing enables a higher speed due to reduced voltage loss caused by distributed drivers combined with meshed power lines. Consequently, compared with the conventional schemes, the sensing time for a 1.2 V array voltage necessary for the 1 Gb generation decreased by 6.9 ns and 2.0 ns. Hence, this sensing scheme is promising for array voltages below 1.0 V in multi-gigabit memory. In multi-gigabit DRAMs, redundancy for degraded cells after packaging is a major concern. To overcome this a scheme is adopted which features a stacked flash fuse composed of three series flash fuses utilizing standard CMOS transistors without any additional process steps. Thus this technology can be used to fabricate a 0.13 \u03bcm 180 mm/sup 2/ 1 Gb DRAM assembled in a 400-mil package.",
        "article_number": 912682,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912682",
        "html_url": "https://ieeexplore.ieee.org/document/912682/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 380,
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Threshold voltage",
                    "Packaging",
                    "Capacitors",
                    "Noise reduction",
                    "Degradation",
                    "CMOS process",
                    "CMOS technology",
                    "Assembly"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912682/",
        "end_page": "381"
    },
    {
        "doi": "10.1109/ISSCC.2001.912683",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "A 113 mm/sup 2/ 600 Mb/s/pin 512 Mb DDR2 SDRAM with vertically-folded bitline architecture",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 152,
        "authors": {
            "authors": [
                {
                    "affiliation": "Semicond. R&D Center, IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294084400",
                    "id": 37294084400,
                    "full_name": "T. Kirihata",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267805000",
                    "id": 37267805000,
                    "full_name": "G. Mueller",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37850022900",
                    "id": 37850022900,
                    "full_name": "M. Clinton",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269128900",
                    "id": 37269128900,
                    "full_name": "S. Loeffler",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37068949700",
                    "id": 37068949700,
                    "full_name": "B. Ji",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370261800",
                    "id": 37370261800,
                    "full_name": "H. Terletzki",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428866600",
                    "id": 37428866600,
                    "full_name": "D. Hanson",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623468",
                    "id": 37088623468,
                    "full_name": "Chorng-Lil Hwang",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623571",
                    "id": 37088623571,
                    "full_name": "G. Lehmann",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282478200",
                    "id": 37282478200,
                    "full_name": "D. Storaska",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443722500",
                    "id": 37443722500,
                    "full_name": "G. Daniel",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37613508200",
                    "id": 37613508200,
                    "full_name": "L. Hsu",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370252300",
                    "id": 37370252300,
                    "full_name": "O. Weinfurtner",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623430",
                    "id": 37088623430,
                    "full_name": "T. Boehler",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088623456",
                    "id": 37088623456,
                    "full_name": "J. Schnell",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37063517900",
                    "id": 37063517900,
                    "full_name": "G. Frankowsky",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37444990800",
                    "id": 37444990800,
                    "full_name": "D. Netis",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727291100",
                    "id": 37727291100,
                    "full_name": "J. Ross",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37444987400",
                    "id": 37444987400,
                    "full_name": "A. Reith",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370259600",
                    "id": 37370259600,
                    "full_name": "O. Kiehl",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329535300",
                    "id": 37329535300,
                    "full_name": "M. Wordeman",
                    "author_order": 21
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 512 Mb DDR2 SDRAM is designed with the DDR2 features being standardized by JEDEC. The SDRAM uses a four-quadrant architecture, each 128 Mb quadrant containing 16 k rows x 8 k columns. A 6.6F/sup 2/ (2.2F\u00d73F) deep trench cell with a vertical access gate is employed. The wordline pitch is increased by 10% and the bitline pitch by 50%, yet the cell area is reduced to as little as 82.5% that of the 8F/sup 2/ cell. Each 128 Mb quadrant is partitioned into sixteen 8 Mb blocks horizontally. It is also partitioned into sixteen 8 Mb segments vertically. These partitions configure a 512 kb array, each containing 1024 wordlines (WLs) and 512 bitlines (BLs). A total of 16\u00d716 512 kb arrays are arranged in a matrix in each 128 Mb quadrant. A hierarchical row decoder block (HRDEC) drives a master wordline (MWL) on a 2nd level metal (M2). A local wordline decoder block (LRDEC) then redrives the MWL to control a local W-silicide wordline (LWL).",
        "article_number": 912683,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912683",
        "html_url": "https://ieeexplore.ieee.org/document/912683/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 382,
        "citing_paper_count": 7,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "SDRAM",
                    "Content addressable storage",
                    "Decoding",
                    "Delay",
                    "Clocks",
                    "Microelectronics",
                    "Research and development",
                    "Noise cancellation",
                    "Topology",
                    "Logic"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912683/",
        "end_page": "383"
    },
    {
        "doi": "10.1109/ISSCC.2001.912684",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "A 1.0 V 230 MHz column-access embedded DRAM macro for portable MPEG applications",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 153,
        "authors": {
            "authors": [
                {
                    "affiliation": "Mitsubishi Electr. Corp., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330796900",
                    "id": 37330796900,
                    "full_name": "S. Tomishima",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271915000",
                    "id": 37271915000,
                    "full_name": "T. Tsuji",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335330700",
                    "id": 37335330700,
                    "full_name": "T. Kawasaki",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276509400",
                    "id": 37276509400,
                    "full_name": "M. Ishikawa",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330799500",
                    "id": 37330799500,
                    "full_name": "T. Inokuchi",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334440300",
                    "id": 37334440300,
                    "full_name": "H. Kato",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283615000",
                    "id": 37283615000,
                    "full_name": "H. Tanizaki",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330798500",
                    "id": 37330798500,
                    "full_name": "W. Abe",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330803100",
                    "id": 37330803100,
                    "full_name": "A. Shibayama",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331123100",
                    "id": 37331123100,
                    "full_name": "Y. Fukushima",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269164800",
                    "id": 37269164800,
                    "full_name": "M. Niiro",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330802000",
                    "id": 37330802000,
                    "full_name": "M. Maruta",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330799200",
                    "id": 37330799200,
                    "full_name": "T. Uchikoba",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330800800",
                    "id": 37330800800,
                    "full_name": "M. Senoh",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325817400",
                    "id": 37325817400,
                    "full_name": "S. Sakamoto",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37299096400",
                    "id": 37299096400,
                    "full_name": "T. Ooishi",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330793600",
                    "id": 37330793600,
                    "full_name": "H. Kikukawa",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283617100",
                    "id": 37283617100,
                    "full_name": "H. Hidaka",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335101500",
                    "id": 37335101500,
                    "full_name": "K. Takahashi",
                    "author_order": 19
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Previous embedded DRAMs (eDRAMs) have the dual ports on the sense amplifier and wide I/O buses on memory arrays for high data rate in graphic controller chips. This causes decreased cell efficiency and increased power consumption in burst operation compared to commodity DRAM. This eDRAM macro provides the low power consumption and small die needed in portable multi media equipment with MPEG logic, such as video phone, video camera, and personal digital assistant (PDA). To incorporate 0.13 \u03bcm logic technology for low power, the power supply is reduced to 1.0 V for logic and 2.5 V for other circuitry. This paper describes realizing fast memory access even at such low voltage.",
        "article_number": 912684,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912684",
        "html_url": "https://ieeexplore.ieee.org/document/912684/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 384,
        "citing_paper_count": 5,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Power supplies",
                    "Pulse amplifiers",
                    "MOSFETs",
                    "Logic circuits",
                    "Voltage",
                    "Delay",
                    "Energy consumption",
                    "Personal digital assistants",
                    "Power amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912684/",
        "end_page": "385"
    },
    {
        "doi": "10.1109/ISSCC.2001.912685",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "A 1.43 GHz per data I/O 16 Mb DDR low-power embedded DRAM macro for a 3D graphics engine",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 154,
        "authors": {
            "authors": [
                {
                    "affiliation": "United Memories Inc., Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38256084400",
                    "id": 38256084400,
                    "full_name": "K. Hardee",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38258667600",
                    "id": 38258667600,
                    "full_name": "O.F. Jones",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37611902100",
                    "id": 37611902100,
                    "full_name": "M. Parris",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38258765800",
                    "id": 38258765800,
                    "full_name": "D. Butler",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38257280400",
                    "id": 38257280400,
                    "full_name": "L. Aldrich",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622469",
                    "id": 37088622469,
                    "full_name": "P. Austin",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088622572",
                    "id": 37088622572,
                    "full_name": "K. Jacobsen",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38255137400",
                    "id": 38255137400,
                    "full_name": "M. Miyabayashi",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270851200",
                    "id": 37270851200,
                    "full_name": "K. Taniguchi",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38253464200",
                    "id": 38253464200,
                    "full_name": "T. Arakawa",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 16 Mb embedded DRAM macro is optimized for use in a 3D graphics engine chip. The main characteristics of this macro are a 714 MHz clock, 1.43 GHz per I/O data rate (DDR), and reduced power (520 mW at 1.5 V). Additional features include a hidden write mode and low-capacitance, low-power data busing.",
        "article_number": 912685,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912685",
        "html_url": "https://ieeexplore.ieee.org/document/912685/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 386,
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Graphics",
                    "Engines",
                    "Capacitance",
                    "Clocks",
                    "Driver circuits",
                    "Read-write memory",
                    "Logic",
                    "Jacobian matrices",
                    "Springs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912685/",
        "end_page": "387"
    },
    {
        "doi": "10.1109/ISSCC.2001.912686",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "An embedded DRAM hybrid macro with auto signal management and enhanced-on-chip tester",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 155,
        "authors": {
            "authors": [
                {
                    "affiliation": "Mitsubishi Electr. Corp., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347352200",
                    "id": 37347352200,
                    "full_name": "N. Watanabe",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269135900",
                    "id": 37269135900,
                    "full_name": "F. Morishita",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727977400",
                    "id": 37727977400,
                    "full_name": "Y. Taito",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288096000",
                    "id": 37288096000,
                    "full_name": "A. Yamazaki",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300048300",
                    "id": 37300048300,
                    "full_name": "T. Tanizaki",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269136200",
                    "id": 37269136200,
                    "full_name": "K. Dosaka",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339943000",
                    "id": 37339943000,
                    "full_name": "Y. Morooka",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269152800",
                    "id": 37269152800,
                    "full_name": "F. Igaue",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668466",
                    "id": 37088668466,
                    "full_name": "K. Furue",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727973100",
                    "id": 37727973100,
                    "full_name": "Y. Nagura",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669391",
                    "id": 37088669391,
                    "full_name": "T. Komoike",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37698521500",
                    "id": 37698521500,
                    "full_name": "T. Morihara",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269161700",
                    "id": 37269161700,
                    "full_name": "A. Hachisuka",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269139000",
                    "id": 37269139000,
                    "full_name": "K. Arimoto",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335312300",
                    "id": 37335312300,
                    "full_name": "H. Ozaki",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Embedded DRAM (eDRAM) macros have been proposed as away to achieve the low power and wide bandwidth required by graphic controllers, network systems, and mobile systems. Currently, these applications require a reduction of design turn-around time (TAT) for the various specifications, as well as lower-voltage operation. Conventional eDRAM is generated by placement of hardware macros that are designed beforehand. The hardware macro restricts eDRAM specifications, and many hardware macros are necessary to support the demands of different customers. An eDRAM architecture that provides only the interface component as a software macro, i.e., hardware description language (HDL), has been recently reported. However, in this architecture, adjusting of control signal delays and differing control circuits are necessary for each memory configuration. The architecture reported here provides reduction of design TAT, more than 120 k eDRAM configurations, 1.2 V (100 MHz) to 1.8 V (200 MHz) operation, and a flexible interface. In addition, an enhanced on-chip tester tests the various eDRAM macros, reducing test time to 1/64 with a simultaneous 512 b I/O pass/failjudgment, and performs repair analysis at speed testing conditions.",
        "article_number": 912686,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912686",
        "html_url": "https://ieeexplore.ieee.org/document/912686/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 388,
        "citing_paper_count": 11,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Computer architecture",
                    "Circuit testing",
                    "Hardware design languages",
                    "Power system management",
                    "Bandwidth",
                    "Graphics",
                    "Control systems",
                    "Delay",
                    "Performance evaluation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912686/",
        "end_page": "389"
    },
    {
        "doi": "10.1109/ISSCC.2001.912688",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 25,
        "title": "A 4 GHz 40 dB PSRR PLL for an SOC application",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 156,
        "authors": {
            "authors": [
                {
                    "affiliation": "SiByte Inc., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37375411600",
                    "id": 37375411600,
                    "full_name": "J.M. Ingino",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This PLL achieves >40dB power-supply-rejection ratio (PSRR) operating at 4GHz. The PLL is for use in a high-speed SOC that operates at internal clock frequencies exceeding 2GHz. The high level of noise rejection is achieved with a high-bandwidth voltage regulator that provides a nominally noise-free 2.OV supply to the PLL sensitive analog blocks. Previous PLL designs employ voltage regulators to filter out supply noise but generally are limited to PSRRs <25dB. The regulator is powered using the SOC 3.3V I/O power supply.",
        "article_number": 912688,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912688",
        "html_url": "https://ieeexplore.ieee.org/document/912688/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 392,
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "System-on-a-chip",
                    "Voltage",
                    "Clocks",
                    "Regulators",
                    "Noise level",
                    "Frequency",
                    "Voltage-controlled oscillators",
                    "Circuit noise",
                    "Charge pumps"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912688/",
        "end_page": "393"
    },
    {
        "doi": "10.1109/ISSCC.2001.912689",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 25,
        "title": "A low jitter 125-1250 MHz process independent 0.18 /spl mu/m CMOS PLL based on a sample-reset loop filter",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 157,
        "authors": {
            "authors": [
                {
                    "affiliation": "Crystal-Cirrus Logic Inc., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272658400",
                    "id": 37272658400,
                    "full_name": "A. Maxim",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37737978000",
                    "id": 37737978000,
                    "full_name": "B. Scott",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38281278000",
                    "id": 38281278000,
                    "full_name": "E. Schneider",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728112200",
                    "id": 37728112200,
                    "full_name": "M. Hagge",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37737094200",
                    "id": 37737094200,
                    "full_name": "S. Chacko",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37389870400",
                    "id": 37389870400,
                    "full_name": "D. Stiurca",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This low-jitter high-resolution ripple-pole-less process-independent 0.18/spl mu/m CMOS PLL is based on a sample-reset loop filter technique. The key feature of this architecture is elimination of phase detector frequency spurs due to the ICO control current spikes during input phase difference. This is accomplished by averaging the charge injected by the proportional path over an entire input update period. As a consequence, the ICO control current has a shape characterized by a staircase of low amplitude steps, versus one characterized by narrow high amplitude pulses, and needs much less filtering for low-jitter operation.",
        "article_number": 912689,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912689",
        "html_url": "https://ieeexplore.ieee.org/document/912689/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 394,
        "citing_paper_count": 9,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Jitter",
                    "CMOS process",
                    "Phase locked loops",
                    "Voltage",
                    "Charge pumps",
                    "Filters",
                    "Bandwidth",
                    "Photonic band gap",
                    "Frequency",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912689/",
        "end_page": "395"
    },
    {
        "doi": "10.1109/ISSCC.2001.912690",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 25,
        "title": "A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 158,
        "authors": {
            "authors": [
                {
                    "affiliation": "Iowa State Univ., Ames, IA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087759142",
                    "id": 37087759142,
                    "full_name": "Lin Wu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37302589500",
                    "id": 37302589500,
                    "full_name": "W.C. Black",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Time-interleaved architectures employ multiple signal processing paths in parallel to achieve high overall speed while maintaining relaxed speed requirements on individual channels. This type of architecture requires a precise multi-phase clock generator to implement the interleaving function with the performance of the system depending upon the uniformity of the clock signals. This work implements an on-chip dynamic skew calibration multi-phase clock generator with ultra-low jitter. This scheme does not require any additional calibration cycle and therefore does not interrupt the clock output at any time.",
        "article_number": 912690,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912690",
        "html_url": "https://ieeexplore.ieee.org/document/912690/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 396,
        "citing_paper_count": 23,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Calibration",
                    "Delay lines",
                    "Phase locked loops",
                    "Jitter",
                    "Ring oscillators",
                    "Voltage control",
                    "Added delay",
                    "Delay effects",
                    "Signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912690/",
        "end_page": "397"
    },
    {
        "doi": "10.1109/ISSCC.2001.912691",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 25,
        "title": "2.5 GHz 4-phase clock generator with scalable and no feedback loop architecture",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 159,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087865556",
                    "id": 37087865556,
                    "full_name": "K. Yamguchi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328243300",
                    "id": 37328243300,
                    "full_name": "M. Fukaishi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37613467800",
                    "id": 37613467800,
                    "full_name": "T. Sakamoto",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37740672400",
                    "id": 37740672400,
                    "full_name": "N. Akiyama",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347184400",
                    "id": 37347184400,
                    "full_name": "K. Nakamura",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "With multi-phase clocking, it is possible to attain a higher operating speed than the internal clock frequency determined by the device performance limitation. When multi-phase clocking is to be applied to larger die sizes or to multi-channel communications, however, it is extremely difficult to distribute the multi phase clock signals to distant local areas without generating inter-phase skew. To achieve a small area for clock distribution, the multi-phase clock generator reported here uses the delay compensation technique. Because this generator does not require a feedback loop, it is compact, adding only a small amount to chip area. Further, it produces accurate phase differences between multi-phase clock signals. Multi-clock generators of this type are applied to 2.5 GHz 4-phase clock distribution of an 8-channel receiver, fabricated with 0.13 /spl mu/m CMOS technology, and operating at 5 Gb/s.",
        "article_number": 912691,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912691",
        "html_url": "https://ieeexplore.ieee.org/document/912691/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 398,
        "citing_paper_count": 7,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Feedback loop",
                    "Page description languages",
                    "Delay lines",
                    "Signal generators",
                    "CMOS technology",
                    "National electric code",
                    "Frequency",
                    "Phase locked loops",
                    "Space technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912691/",
        "end_page": "399"
    },
    {
        "doi": "10.1109/ISSCC.2001.912692",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 25,
        "title": "Multi-gigahertz low-power low-skew rotary clock scheme",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 160,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37690194900",
                    "id": 37690194900,
                    "full_name": "J. Wood",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265525000",
                    "id": 37265525000,
                    "full_name": "S. Lipa",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268823900",
                    "id": 37268823900,
                    "full_name": "P. Franzon",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265527500",
                    "id": 37265527500,
                    "full_name": "M. Steer",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "On-chip clock frequencies in the gigaHertz range require generators with low skew and low jitter to avoid timing problems. This rotary clock distribution architecture provides low-skew low-jitter, gigaHertz-rate clocking with high edge rates and low power consumption, works over a wide power supply range and is completely scalable. The frequency is limited only by f/sub T/ of the integrated circuit technology used; an f/sub T/ of approximately 30 GHz produces square waves with 20 ps transition times. In addition, there is no limit to the size of the chip that can be clocked, and both multiphase and non-overlapping noise-immune differential clocking are supported.",
        "article_number": 912692,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912692",
        "html_url": "https://ieeexplore.ieee.org/document/912692/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 400,
        "citing_paper_count": 9,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Inverters",
                    "Power transmission lines",
                    "Switches",
                    "Capacitance",
                    "Integrated circuit interconnections",
                    "Conductors",
                    "Frequency",
                    "Power supplies",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912692/",
        "end_page": "401"
    },
    {
        "doi": "10.1109/ISSCC.2001.912693",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 25,
        "title": "The design and analysis of the clock distribution network for a 1.2 GHz Alpha microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 161,
        "authors": {
            "authors": [
                {
                    "affiliation": "Compaq Comput. Corp., Shrewsbury, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351362000",
                    "id": 37351362000,
                    "full_name": "T. Xanthopoulos",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37360510800",
                    "id": 37360510800,
                    "full_name": "D.W. Bailey",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089053052",
                    "id": 37089053052,
                    "full_name": "A.K. Gangwar",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370247000",
                    "id": 37370247000,
                    "full_name": "M.K. Gowan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37336187900",
                    "id": 37336187900,
                    "full_name": "A.K. Jain",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087867454",
                    "id": 37087867454,
                    "full_name": "B.K. Prewitt",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Single-wire, synchronous clocking systems for increasingly large and complex microprocessors present major technical challenges: Die size increases whereas target clock skew and jitter typically remain a constant percentage of a decreasing cycle time. The clocking methodology of the present Alpha microprocessor handles such challenges by radically departing from a single chip-wide clock distribution, to better control clock skew, jitter and power dissipation. Four major clocks (one reference and three derived) are used to clock separate chip sections.",
        "article_number": 912693,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912693",
        "html_url": "https://ieeexplore.ieee.org/document/912693/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 402,
        "citing_paper_count": 34,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Microprocessors",
                    "Inverters",
                    "Delay lines",
                    "Event detection",
                    "Phase detection",
                    "Jitter",
                    "Power dissipation",
                    "Delay effects",
                    "Testing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912693/",
        "end_page": "403"
    },
    {
        "doi": "10.1109/ISSCC.2001.912694",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 25,
        "title": "Multi-GHz clocking scheme for Intel(R) Pentium(R) 4 microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 162,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37545320900",
                    "id": 37545320900,
                    "full_name": "N.A. Kurd",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37389707900",
                    "id": 37389707900,
                    "full_name": "J.S. Barkatullah",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37723440300",
                    "id": 37723440300,
                    "full_name": "R.O. Dizon",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38181663700",
                    "id": 38181663700,
                    "full_name": "T.D. Fletcher",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333014200",
                    "id": 37333014200,
                    "full_name": "P.D. Madland",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This multi-GHz clock generation and distribution scheme enables the NetBurst/sup TM/ micro-architecture of Pentium(R) 4 microprocessor. A low-skew and jitter and low-power solution is achieved for three separate core and I/O bus frequencies for a total of six different clock frequencies running concurrently. A debug-friendly clocking environment provides easy observability, testing, and reconfiguration features, enabling rapid time to market.",
        "article_number": 912694,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912694",
        "html_url": "https://ieeexplore.ieee.org/document/912694/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 404,
        "citing_paper_count": 19,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Microprocessors",
                    "Frequency",
                    "Jitter",
                    "Phase locked loops",
                    "Power supplies",
                    "Timing",
                    "Delay",
                    "Testing",
                    "Counting circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912694/",
        "end_page": "405"
    },
    {
        "doi": "10.1109/ISSCC.2001.912695",
        "cat_title": "Wireless Building Blocks II",
        "cat_num": 26,
        "title": "A triple-band 900/1800/1900 MHz low-power image-reject front-end for GSM",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 163,
        "authors": {
            "authors": [
                {
                    "affiliation": "Conexant Syst. Inc., Newport Beach, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325844800",
                    "id": 37325844800,
                    "full_name": "R. Magoon",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355351500",
                    "id": 37355351500,
                    "full_name": "I. Koullias",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087454925",
                    "id": 37087454925,
                    "full_name": "L. Steigerwald",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728208500",
                    "id": 37728208500,
                    "full_name": "W. Domino",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728207800",
                    "id": 37728207800,
                    "full_name": "N. Vakilian",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728208400",
                    "id": 37728208400,
                    "full_name": "E. Ngompe",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275582300",
                    "id": 37275582300,
                    "full_name": "M. Damgaard",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087867185",
                    "id": 37087867185,
                    "full_name": "K. Lewis",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282515600",
                    "id": 37282515600,
                    "full_name": "A. Molnar",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Conventional cellular handset receiver designs place receive-band filters, usually surface acoustic wave (SAW) filters, prior to and after the low-noise amplifier (LNA). In a triple-band receiver, this amounts to six SAW filters. The device presented here also eliminates the post-LNA SAW filters, but without the excess current required by image-reject mixers. It does so through the use of passive on-chip LC image filters. This makes possible higher dynamic range with low supply current, and low noise figure while providing a greater amount of image-rejection in comparison with image-reject mixer-based solutions.",
        "article_number": 912695,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912695",
        "html_url": "https://ieeexplore.ieee.org/document/912695/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 408,
        "citing_paper_count": 10,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "SAW filters",
                    "Telephone sets",
                    "Surface acoustic wave devices",
                    "Acoustic waves",
                    "Surface acoustic waves",
                    "Low-noise amplifiers",
                    "Passive filters",
                    "Dynamic range",
                    "Current supplies",
                    "Noise figure"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912695/",
        "end_page": "409"
    },
    {
        "doi": "10.1109/ISSCC.2001.912696",
        "cat_title": "Wireless Building Blocks II",
        "cat_num": 26,
        "title": "A 0.8 dB NF ESD-protected 9 mW CMOS LNA",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 164,
        "authors": {
            "authors": [
                {
                    "affiliation": "Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268721200",
                    "id": 37268721200,
                    "full_name": "P. Leroux",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337717600",
                    "id": 37337717600,
                    "full_name": "J. Janssens",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274261800",
                    "id": 37274261800,
                    "full_name": "M. Steyaert",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The GPS L2 band, centered at 1.2276 GHz, is planned to enhance the capabilities of civil GPS to backup the conventional GPS L1 link. As the L2 receiver is required to detect a low power signal, an LNA with extremely low noise figure is required. In addition, the LNA must exhibit a large gain to suppress noise from the subsequent stages. This ESD-protected CMOS LNA meets these requirements.",
        "article_number": 912696,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912696",
        "html_url": "https://ieeexplore.ieee.org/document/912696/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 410,
        "citing_paper_count": 24,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise measurement",
                    "Impedance",
                    "Diodes",
                    "Noise figure",
                    "Global Positioning System",
                    "Capacitance",
                    "Protection",
                    "Electrostatic discharge",
                    "Inductors",
                    "Bonding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912696/",
        "end_page": "411"
    },
    {
        "doi": "10.1109/ISSCC.2001.912698",
        "cat_title": "Wireless Building Blocks II",
        "cat_num": 26,
        "title": "A 19 GHz 0.5 mW 0.35 /spl mu/m CMOS frequency divider with shunt-peaking locking-range enhancement",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 165,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Inst. of Technol., Pasadena, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087312663",
                    "id": 37087312663,
                    "full_name": "Hui Wu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275631100",
                    "id": 37275631100,
                    "full_name": "A. Hajimiri",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A frequency divider is an essential building block and one of the major sources of power dissipation in widely-used frequency synthesizers. As the output frequency of the synthesizer increases, the trade-off between the speed and power dissipation of dividers becomes more critical. Narrow-band injection-locked frequency dividers (ILFD) dissipate a fraction of the energy stored in the tank, which is determined by the quality factor, Q, of the resonator, in every cycle. Therefore, they have fundamentally lower power dissipation than wide-band dividers. Due to their narrow-band nature, ILFDs work in a limited frequency range (locking range). In this paper, shunt-peaking is used as an approach to increase the locking range and lower the power dissipation at higher frequencies.",
        "article_number": 912698,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912698",
        "html_url": "https://ieeexplore.ieee.org/document/912698/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 412,
        "citing_paper_count": 49,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency conversion",
                    "Frequency synthesizers",
                    "Power dissipation",
                    "Tail",
                    "Narrowband",
                    "Voltage",
                    "Power measurement",
                    "Inductors",
                    "Wideband",
                    "Energy loss"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912698/",
        "end_page": "413"
    },
    {
        "doi": "10.1109/ISSCC.2001.912699",
        "cat_title": "Wireless Building Blocks II",
        "cat_num": 26,
        "title": "A 2 GHz down-converter with a 3 dB bandwidth of 600 MHz using LO signal suppressing output buffer",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 166,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287103200",
                    "id": 37287103200,
                    "full_name": "O. Watanabe",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293730300",
                    "id": 37293730300,
                    "full_name": "T. Yamaji",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275503000",
                    "id": 37275503000,
                    "full_name": "T. Itakura",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087866282",
                    "id": 37087866282,
                    "full_name": "I. Hattori",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In recent years, wide-band wireless communication systems such as IMT-2000 for mobile communication and IEEE802.11 standard for W-LAN applications have received considerable attention. These wide-band systems use a channel bandwidth up to many tens of MHz to achieve a high bit-rate data transfer. In receiver front-end for such wide-band systems, a down-converter (D/C) is required to output a wide-band IF signal whose level should be significantly flat within its channel band for sufficient BER. A D/C and other function blocks are also required not to use many external components and additional pins for a highly integrated receiver. This paper describes a single-balanced Gilbert-cell type D/C with a small number of pins, which can output a wide-band IF signal converted from a 2-GHz-band RF signal.",
        "article_number": 912699,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912699",
        "html_url": "https://ieeexplore.ieee.org/document/912699/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 414,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bandwidth",
                    "Circuits",
                    "Wideband",
                    "Band pass filters",
                    "Impedance",
                    "Pins",
                    "Frequency",
                    "Filtering",
                    "Bonding",
                    "Wire"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912699/",
        "end_page": "415"
    },
    {
        "doi": "10.1109/ISSCC.2001.912700",
        "cat_title": "Wireless Building Blocks II",
        "cat_num": 26,
        "title": "3 V GSM base station RF receivers using 0.25 /spl mu/m BiCMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 167,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technols., Bell Labs., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087065221",
                    "id": 37087065221,
                    "full_name": "Jenshan Lin",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38277504400",
                    "id": 38277504400,
                    "full_name": "O. Boric-Lubecke",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301089600",
                    "id": 37301089600,
                    "full_name": "P. Gould",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293817900",
                    "id": 37293817900,
                    "full_name": "C. Zelley",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087431940",
                    "id": 37087431940,
                    "full_name": "Yung-Jinn Chen",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087151279",
                    "id": 37087151279,
                    "full_name": "Ran-Hong Yan",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The design of receiver front-end for cellular base stations is more challenging than for handsets due to the simultaneous requirement of sensitivity and linearity. These base-station RFIC receivers are for both GSM900 and DCS1800 systems. The receiver chips achieve low noise figure and high IP3 simultaneously without any gain control. The chips are fabricated using a 0.25 /spl mu/m BiCMOS process with inductor Q of approximately 10. With 3 V supply, current consumption is 132 mA for the GSM900 receiver and 117 mA for the DCS1800 receiver. This is the first silicon-integrated radio front end for base stations reported to date.",
        "article_number": 912700,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912700",
        "html_url": "https://ieeexplore.ieee.org/document/912700/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 416,
        "citing_paper_count": 3,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "GSM",
                    "Base stations",
                    "Radio frequency",
                    "BiCMOS integrated circuits",
                    "Receivers",
                    "Telephone sets",
                    "Linearity",
                    "Radiofrequency integrated circuits",
                    "Noise figure",
                    "Gain control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912700/",
        "end_page": "417"
    },
    {
        "doi": "10.1109/ISSCC.2001.912701",
        "cat_title": "Wireless Building Blocks II",
        "cat_num": 26,
        "title": "A 2.4 GHz 34 mW CMOS transceiver for frequency-hopping and direct-sequence applications",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 168,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282522000",
                    "id": 37282522000,
                    "full_name": "A. Zolfaghari",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37437406100",
                    "id": 37437406100,
                    "full_name": "A. Chan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275476000",
                    "id": 37275476000,
                    "full_name": "B. Razavi",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The proliferation of 2.4 GHz wireless standards such as Bluetooth and IEEE802.11b makes it desirable to realize low-power, compact transceivers capable of interoperability between frequency-hopping and direct-sequence systems. While Bluetooth requirements for receiver sensitivity and phase noise and transmitter linearity are relatively relaxed, those of IEEE802.11b are much more stringent. This paper describes a transceiver targeting both standards. The frequency planning and the design of all of the building blocks achieve low power dissipation for the overall system (while accommodating a GPS input in future implementations).",
        "article_number": 912701,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912701",
        "html_url": "https://ieeexplore.ieee.org/document/912701/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 418,
        "citing_paper_count": 11,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Frequency",
                    "Bluetooth",
                    "Wireless sensor networks",
                    "Phase noise",
                    "Transmitters",
                    "Linearity",
                    "Power system planning",
                    "Power dissipation",
                    "Global Positioning System"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912701/",
        "end_page": "419"
    },
    {
        "doi": "10.1109/ISSCC.2001.912702",
        "cat_title": "Wireless Building Blocks II",
        "cat_num": 26,
        "title": "SiGe BiCMOS broadband phase-aligner circuit from 1 Gb/s to 11 Gb/s",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 169,
        "authors": {
            "authors": [
                {
                    "affiliation": "Siemens AG, Ulm, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37402751300",
                    "id": 37402751300,
                    "full_name": "R. Hofmann",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37741204700",
                    "id": 37741204700,
                    "full_name": "B. Jelonnek",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37723055200",
                    "id": 37723055200,
                    "full_name": "H. Kling",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38226951600",
                    "id": 38226951600,
                    "full_name": "A. Splett",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296016300",
                    "id": 37296016300,
                    "full_name": "E. Koenig",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The circuit is implemented as the interface between two BiCMOS chips for the TX frontend in second- and third-generation basestations. No clock recovery is necessary in these applications. The first chip translates the incoming IQ-data stream from the baseband into a serial output data stream with a bit rate up to 8.5Gb/s for CDMA-, GSM- and EDGE applications in the 2GHz range. This data stream already contains the antenna signal. To achieve this functionality, the first chip includes digital filters, interpolating stages and a /spl Sigma//spl Delta/ modulator. The second chip with input stage consisting of the presented phase-aligner circuit is a digital to analog converter (DAC).",
        "article_number": 912702,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912702",
        "html_url": "https://ieeexplore.ieee.org/document/912702/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 420,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Delay",
                    "Clocks",
                    "CMOS technology",
                    "Counting circuits",
                    "Switching circuits",
                    "Integrated circuit technology",
                    "Logic arrays"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/912702/",
        "end_page": "421"
    },
    {
        "doi": "10.1109/ISSCC.2001.912703",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Index of authors",
        "publisher": "IEEE",
        "isbn": "0-7803-6608-5",
        "issn": "0193-6530",
        "partnum": "01CH37177",
        "rank": 170,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents an index of the authors whose papers are published in the conference.",
        "article_number": 912703,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=912703",
        "html_url": "https://ieeexplore.ieee.org/document/912703/",
        "publication_title": "2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "7-7 Feb. 2001",
        "publication_number": 7284,
        "is_number": 19686,
        "publication_year": 2001,
        "publication_date": "7-7 Feb. 2001",
        "start_page": 482,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Indexes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-6608-5",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": " ",
        "end_page": "487"
    }
]