[N
40
35
8 iInstExt
6
6 dffg_n
14
20 butter_extender_nt32
5
10 ADDR_WIDTH
25
4 in10
27
4 in12
26
4 in13
28
4 in14
29
4 in15
9
8 mux2t1_n
8
1 N
38
5 mixed
12
12 dffg_n_reset
3
3 rtl
17
5 WIDTH
31
11 ones_comp_n
1
85 /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/containers/sim_container_0/work
34
9 structure
32
15 addsub_overflow
7
10 behavioral
15
13 generatebased
40
12 OUTPUT_TRACE
37
2 tb
21
3 in2
19
3 in4
18
3 in5
20
3 in6
22
3 in7
24
3 in8
23
3 in9
33
15 riscv_processor
4
10 DATA_WIDTH
11
13 carry_adder_n
16
8 mux_16t1
10
10 structural
2
3 mem
30
18 carry_adder_n_over
39
9 gCLK_HPER
13
11 RESET_VALUE
36
9 iInstAddr
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
30
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
15
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
37
38
1
39
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
37
38
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
33
34
1
8
1
0
32
0
0 0
0
0
]
[G
1
31
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
32
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
7
1
13
0
0
0
0
32 0
2
2
2
2
2
2
2
2
2
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
]
[G
1
11
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
16
7
1
17
1
0
32
0
0 0
0
0
]
[G
1
37
38
1
40
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[P
1
16
7
18
19
1
0
0
]
[P
1
16
7
20
21
1
0
0
]
[P
1
16
7
22
19
1
0
0
]
[P
1
16
7
23
24
1
0
0
]
[P
1
33
34
35
36
1
0
0
]
[P
1
16
7
25
19
1
0
0
]
[P
1
16
7
26
27
1
0
0
]
[P
1
16
7
28
27
1
0
0
]
[P
1
16
7
29
27
1
0
0
]
