// Seed: 323541962
module module_0 (
    output tri id_0,
    input wire id_1,
    input uwire id_2,
    input wire id_3,
    input tri id_4,
    output supply1 module_0,
    input uwire id_6
);
  parameter id_8 = -1'b0;
  assign id_0 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1
    , id_10,
    input wire id_2,
    output logic id_3,
    output wand id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri1 id_7
    , id_11,
    input uwire id_8
);
  always @(negedge 1 - -1) begin : LABEL_0
    $clog2(72);
    ;
  end
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_8,
      id_8,
      id_6,
      id_7
  );
  always @(posedge id_7#(-1, (1))) id_3 = {1'd0, -1};
endmodule
