{
    "max_workers": 1,
    "port_to_clock_period": {
        "ap_clk": 3.33
    },
    "vitis_platform": "xilinx_u280_gen3x16_xdma_1_202211_1"
}

