
VMC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016c30  080001f0  080001f0  000011f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000758  08016e20  08016e20  00017e20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017578  08017578  00019780  2**0
                  CONTENTS
  4 .ARM          00000008  08017578  08017578  00018578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017580  08017580  00019780  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017580  08017580  00018580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017584  08017584  00018584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000780  20000000  08017588  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003834  20000780  08017d08  00019780  2**2
                  ALLOC
 10 ._user_heap_stack 00008004  20003fb4  08017d08  00019fb4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00019780  2**0
                  CONTENTS, READONLY
 12 .debug_info   000220ce  00000000  00000000  000197a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005bf8  00000000  00000000  0003b877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b30  00000000  00000000  00041470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000148c  00000000  00000000  00042fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000229a9  00000000  00000000  0004442c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000264fd  00000000  00000000  00066dd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aed43  00000000  00000000  0008d2d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013c015  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085d8  00000000  00000000  0013c058  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  00144630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	@ (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000780 	.word	0x20000780
 800020c:	00000000 	.word	0x00000000
 8000210:	08016e08 	.word	0x08016e08

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	@ (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	@ (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	@ (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000784 	.word	0x20000784
 800022c:	08016e08 	.word	0x08016e08

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	@ 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	@ 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	3a01      	subs	r2, #1
 8000d02:	bf28      	it	cs
 8000d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d08:	d2ed      	bcs.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_fmul>:
 8000e64:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e6c:	bf1e      	ittt	ne
 8000e6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e72:	ea92 0f0c 	teqne	r2, ip
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d06f      	beq.n	8000f5c <__aeabi_fmul+0xf8>
 8000e7c:	441a      	add	r2, r3
 8000e7e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e82:	0240      	lsls	r0, r0, #9
 8000e84:	bf18      	it	ne
 8000e86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e8a:	d01e      	beq.n	8000eca <__aeabi_fmul+0x66>
 8000e8c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e98:	fba0 3101 	umull	r3, r1, r0, r1
 8000e9c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ea0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ea4:	bf3e      	ittt	cc
 8000ea6:	0049      	lslcc	r1, r1, #1
 8000ea8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	ea40 0001 	orr.w	r0, r0, r1
 8000eb2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eb6:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb8:	d81d      	bhi.n	8000ef6 <__aeabi_fmul+0x92>
 8000eba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000ebe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ec2:	bf08      	it	eq
 8000ec4:	f020 0001 	biceq.w	r0, r0, #1
 8000ec8:	4770      	bx	lr
 8000eca:	f090 0f00 	teq	r0, #0
 8000ece:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ed2:	bf08      	it	eq
 8000ed4:	0249      	lsleq	r1, r1, #9
 8000ed6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eda:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ede:	3a7f      	subs	r2, #127	@ 0x7f
 8000ee0:	bfc2      	ittt	gt
 8000ee2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ee6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eea:	4770      	bxgt	lr
 8000eec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	3a01      	subs	r2, #1
 8000ef6:	dc5d      	bgt.n	8000fb4 <__aeabi_fmul+0x150>
 8000ef8:	f112 0f19 	cmn.w	r2, #25
 8000efc:	bfdc      	itt	le
 8000efe:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000f02:	4770      	bxle	lr
 8000f04:	f1c2 0200 	rsb	r2, r2, #0
 8000f08:	0041      	lsls	r1, r0, #1
 8000f0a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f0e:	f1c2 0220 	rsb	r2, r2, #32
 8000f12:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f16:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f1a:	f140 0000 	adc.w	r0, r0, #0
 8000f1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f22:	bf08      	it	eq
 8000f24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f28:	4770      	bx	lr
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fmul+0xce>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fmul+0xe6>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e78f      	b.n	8000e7c <__aeabi_fmul+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	bf18      	it	ne
 8000f66:	ea93 0f0c 	teqne	r3, ip
 8000f6a:	d00a      	beq.n	8000f82 <__aeabi_fmul+0x11e>
 8000f6c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f70:	bf18      	it	ne
 8000f72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f76:	d1d8      	bne.n	8000f2a <__aeabi_fmul+0xc6>
 8000f78:	ea80 0001 	eor.w	r0, r0, r1
 8000f7c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f80:	4770      	bx	lr
 8000f82:	f090 0f00 	teq	r0, #0
 8000f86:	bf17      	itett	ne
 8000f88:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f8c:	4608      	moveq	r0, r1
 8000f8e:	f091 0f00 	teqne	r1, #0
 8000f92:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f96:	d014      	beq.n	8000fc2 <__aeabi_fmul+0x15e>
 8000f98:	ea92 0f0c 	teq	r2, ip
 8000f9c:	d101      	bne.n	8000fa2 <__aeabi_fmul+0x13e>
 8000f9e:	0242      	lsls	r2, r0, #9
 8000fa0:	d10f      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fa2:	ea93 0f0c 	teq	r3, ip
 8000fa6:	d103      	bne.n	8000fb0 <__aeabi_fmul+0x14c>
 8000fa8:	024b      	lsls	r3, r1, #9
 8000faa:	bf18      	it	ne
 8000fac:	4608      	movne	r0, r1
 8000fae:	d108      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fb0:	ea80 0001 	eor.w	r0, r0, r1
 8000fb4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fc0:	4770      	bx	lr
 8000fc2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fc6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fca:	4770      	bx	lr

08000fcc <__aeabi_fdiv>:
 8000fcc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fd4:	bf1e      	ittt	ne
 8000fd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fda:	ea92 0f0c 	teqne	r2, ip
 8000fde:	ea93 0f0c 	teqne	r3, ip
 8000fe2:	d069      	beq.n	80010b8 <__aeabi_fdiv+0xec>
 8000fe4:	eba2 0203 	sub.w	r2, r2, r3
 8000fe8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fec:	0249      	lsls	r1, r1, #9
 8000fee:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ff2:	d037      	beq.n	8001064 <__aeabi_fdiv+0x98>
 8000ff4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ffc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001000:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001004:	428b      	cmp	r3, r1
 8001006:	bf38      	it	cc
 8001008:	005b      	lslcc	r3, r3, #1
 800100a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800100e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001012:	428b      	cmp	r3, r1
 8001014:	bf24      	itt	cs
 8001016:	1a5b      	subcs	r3, r3, r1
 8001018:	ea40 000c 	orrcs.w	r0, r0, ip
 800101c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001020:	bf24      	itt	cs
 8001022:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001026:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800102a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800102e:	bf24      	itt	cs
 8001030:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001034:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001038:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800103c:	bf24      	itt	cs
 800103e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001042:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	bf18      	it	ne
 800104a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800104e:	d1e0      	bne.n	8001012 <__aeabi_fdiv+0x46>
 8001050:	2afd      	cmp	r2, #253	@ 0xfd
 8001052:	f63f af50 	bhi.w	8000ef6 <__aeabi_fmul+0x92>
 8001056:	428b      	cmp	r3, r1
 8001058:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800105c:	bf08      	it	eq
 800105e:	f020 0001 	biceq.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001068:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800106c:	327f      	adds	r2, #127	@ 0x7f
 800106e:	bfc2      	ittt	gt
 8001070:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001074:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001078:	4770      	bxgt	lr
 800107a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	3a01      	subs	r2, #1
 8001084:	e737      	b.n	8000ef6 <__aeabi_fmul+0x92>
 8001086:	f092 0f00 	teq	r2, #0
 800108a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800108e:	bf02      	ittt	eq
 8001090:	0040      	lsleq	r0, r0, #1
 8001092:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8001096:	3a01      	subeq	r2, #1
 8001098:	d0f9      	beq.n	800108e <__aeabi_fdiv+0xc2>
 800109a:	ea40 000c 	orr.w	r0, r0, ip
 800109e:	f093 0f00 	teq	r3, #0
 80010a2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80010a6:	bf02      	ittt	eq
 80010a8:	0049      	lsleq	r1, r1, #1
 80010aa:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010ae:	3b01      	subeq	r3, #1
 80010b0:	d0f9      	beq.n	80010a6 <__aeabi_fdiv+0xda>
 80010b2:	ea41 010c 	orr.w	r1, r1, ip
 80010b6:	e795      	b.n	8000fe4 <__aeabi_fdiv+0x18>
 80010b8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010bc:	ea92 0f0c 	teq	r2, ip
 80010c0:	d108      	bne.n	80010d4 <__aeabi_fdiv+0x108>
 80010c2:	0242      	lsls	r2, r0, #9
 80010c4:	f47f af7d 	bne.w	8000fc2 <__aeabi_fmul+0x15e>
 80010c8:	ea93 0f0c 	teq	r3, ip
 80010cc:	f47f af70 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e776      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010d4:	ea93 0f0c 	teq	r3, ip
 80010d8:	d104      	bne.n	80010e4 <__aeabi_fdiv+0x118>
 80010da:	024b      	lsls	r3, r1, #9
 80010dc:	f43f af4c 	beq.w	8000f78 <__aeabi_fmul+0x114>
 80010e0:	4608      	mov	r0, r1
 80010e2:	e76e      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010e4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e8:	bf18      	it	ne
 80010ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010ee:	d1ca      	bne.n	8001086 <__aeabi_fdiv+0xba>
 80010f0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010f4:	f47f af5c 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010f8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010fc:	f47f af3c 	bne.w	8000f78 <__aeabi_fmul+0x114>
 8001100:	e75f      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 8001102:	bf00      	nop

08001104 <__gesf2>:
 8001104:	f04f 3cff 	mov.w	ip, #4294967295
 8001108:	e006      	b.n	8001118 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__lesf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	e002      	b.n	8001118 <__cmpsf2+0x4>
 8001112:	bf00      	nop

08001114 <__cmpsf2>:
 8001114:	f04f 0c01 	mov.w	ip, #1
 8001118:	f84d cd04 	str.w	ip, [sp, #-4]!
 800111c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001120:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001124:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001128:	bf18      	it	ne
 800112a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800112e:	d011      	beq.n	8001154 <__cmpsf2+0x40>
 8001130:	b001      	add	sp, #4
 8001132:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001136:	bf18      	it	ne
 8001138:	ea90 0f01 	teqne	r0, r1
 800113c:	bf58      	it	pl
 800113e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001142:	bf88      	it	hi
 8001144:	17c8      	asrhi	r0, r1, #31
 8001146:	bf38      	it	cc
 8001148:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800114c:	bf18      	it	ne
 800114e:	f040 0001 	orrne.w	r0, r0, #1
 8001152:	4770      	bx	lr
 8001154:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001158:	d102      	bne.n	8001160 <__cmpsf2+0x4c>
 800115a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800115e:	d105      	bne.n	800116c <__cmpsf2+0x58>
 8001160:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001164:	d1e4      	bne.n	8001130 <__cmpsf2+0x1c>
 8001166:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800116a:	d0e1      	beq.n	8001130 <__cmpsf2+0x1c>
 800116c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <__aeabi_cfrcmple>:
 8001174:	4684      	mov	ip, r0
 8001176:	4608      	mov	r0, r1
 8001178:	4661      	mov	r1, ip
 800117a:	e7ff      	b.n	800117c <__aeabi_cfcmpeq>

0800117c <__aeabi_cfcmpeq>:
 800117c:	b50f      	push	{r0, r1, r2, r3, lr}
 800117e:	f7ff ffc9 	bl	8001114 <__cmpsf2>
 8001182:	2800      	cmp	r0, #0
 8001184:	bf48      	it	mi
 8001186:	f110 0f00 	cmnmi.w	r0, #0
 800118a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800118c <__aeabi_fcmpeq>:
 800118c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001190:	f7ff fff4 	bl	800117c <__aeabi_cfcmpeq>
 8001194:	bf0c      	ite	eq
 8001196:	2001      	moveq	r0, #1
 8001198:	2000      	movne	r0, #0
 800119a:	f85d fb08 	ldr.w	pc, [sp], #8
 800119e:	bf00      	nop

080011a0 <__aeabi_fcmplt>:
 80011a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a4:	f7ff ffea 	bl	800117c <__aeabi_cfcmpeq>
 80011a8:	bf34      	ite	cc
 80011aa:	2001      	movcc	r0, #1
 80011ac:	2000      	movcs	r0, #0
 80011ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b2:	bf00      	nop

080011b4 <__aeabi_fcmple>:
 80011b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b8:	f7ff ffe0 	bl	800117c <__aeabi_cfcmpeq>
 80011bc:	bf94      	ite	ls
 80011be:	2001      	movls	r0, #1
 80011c0:	2000      	movhi	r0, #0
 80011c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c6:	bf00      	nop

080011c8 <__aeabi_fcmpge>:
 80011c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011cc:	f7ff ffd2 	bl	8001174 <__aeabi_cfrcmple>
 80011d0:	bf94      	ite	ls
 80011d2:	2001      	movls	r0, #1
 80011d4:	2000      	movhi	r0, #0
 80011d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011da:	bf00      	nop

080011dc <__aeabi_fcmpgt>:
 80011dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011e0:	f7ff ffc8 	bl	8001174 <__aeabi_cfrcmple>
 80011e4:	bf34      	ite	cc
 80011e6:	2001      	movcc	r0, #1
 80011e8:	2000      	movcs	r0, #0
 80011ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ee:	bf00      	nop

080011f0 <__aeabi_f2iz>:
 80011f0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011f4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80011f8:	d30f      	bcc.n	800121a <__aeabi_f2iz+0x2a>
 80011fa:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011fe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001202:	d90d      	bls.n	8001220 <__aeabi_f2iz+0x30>
 8001204:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001208:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800120c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001210:	fa23 f002 	lsr.w	r0, r3, r2
 8001214:	bf18      	it	ne
 8001216:	4240      	negne	r0, r0
 8001218:	4770      	bx	lr
 800121a:	f04f 0000 	mov.w	r0, #0
 800121e:	4770      	bx	lr
 8001220:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001224:	d101      	bne.n	800122a <__aeabi_f2iz+0x3a>
 8001226:	0242      	lsls	r2, r0, #9
 8001228:	d105      	bne.n	8001236 <__aeabi_f2iz+0x46>
 800122a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800122e:	bf08      	it	eq
 8001230:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001234:	4770      	bx	lr
 8001236:	f04f 0000 	mov.w	r0, #0
 800123a:	4770      	bx	lr

0800123c <__aeabi_f2uiz>:
 800123c:	0042      	lsls	r2, r0, #1
 800123e:	d20e      	bcs.n	800125e <__aeabi_f2uiz+0x22>
 8001240:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001244:	d30b      	bcc.n	800125e <__aeabi_f2uiz+0x22>
 8001246:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800124a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800124e:	d409      	bmi.n	8001264 <__aeabi_f2uiz+0x28>
 8001250:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001254:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001258:	fa23 f002 	lsr.w	r0, r3, r2
 800125c:	4770      	bx	lr
 800125e:	f04f 0000 	mov.w	r0, #0
 8001262:	4770      	bx	lr
 8001264:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001268:	d101      	bne.n	800126e <__aeabi_f2uiz+0x32>
 800126a:	0242      	lsls	r2, r0, #9
 800126c:	d102      	bne.n	8001274 <__aeabi_f2uiz+0x38>
 800126e:	f04f 30ff 	mov.w	r0, #4294967295
 8001272:	4770      	bx	lr
 8001274:	f04f 0000 	mov.w	r0, #0
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop

0800127c <__aeabi_d2lz>:
 800127c:	b538      	push	{r3, r4, r5, lr}
 800127e:	2200      	movs	r2, #0
 8001280:	2300      	movs	r3, #0
 8001282:	4604      	mov	r4, r0
 8001284:	460d      	mov	r5, r1
 8001286:	f7ff fc09 	bl	8000a9c <__aeabi_dcmplt>
 800128a:	b928      	cbnz	r0, 8001298 <__aeabi_d2lz+0x1c>
 800128c:	4620      	mov	r0, r4
 800128e:	4629      	mov	r1, r5
 8001290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001294:	f000 b80a 	b.w	80012ac <__aeabi_d2ulz>
 8001298:	4620      	mov	r0, r4
 800129a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800129e:	f000 f805 	bl	80012ac <__aeabi_d2ulz>
 80012a2:	4240      	negs	r0, r0
 80012a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012a8:	bd38      	pop	{r3, r4, r5, pc}
 80012aa:	bf00      	nop

080012ac <__aeabi_d2ulz>:
 80012ac:	b5d0      	push	{r4, r6, r7, lr}
 80012ae:	2200      	movs	r2, #0
 80012b0:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <__aeabi_d2ulz+0x34>)
 80012b2:	4606      	mov	r6, r0
 80012b4:	460f      	mov	r7, r1
 80012b6:	f7ff f97f 	bl	80005b8 <__aeabi_dmul>
 80012ba:	f7ff fc55 	bl	8000b68 <__aeabi_d2uiz>
 80012be:	4604      	mov	r4, r0
 80012c0:	f7ff f900 	bl	80004c4 <__aeabi_ui2d>
 80012c4:	2200      	movs	r2, #0
 80012c6:	4b07      	ldr	r3, [pc, #28]	@ (80012e4 <__aeabi_d2ulz+0x38>)
 80012c8:	f7ff f976 	bl	80005b8 <__aeabi_dmul>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4630      	mov	r0, r6
 80012d2:	4639      	mov	r1, r7
 80012d4:	f7fe ffb8 	bl	8000248 <__aeabi_dsub>
 80012d8:	f7ff fc46 	bl	8000b68 <__aeabi_d2uiz>
 80012dc:	4621      	mov	r1, r4
 80012de:	bdd0      	pop	{r4, r6, r7, pc}
 80012e0:	3df00000 	.word	0x3df00000
 80012e4:	41f00000 	.word	0x41f00000

080012e8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	4a06      	ldr	r2, [pc, #24]	@ (8001310 <vApplicationGetIdleTaskMemory+0x28>)
 80012f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	4a05      	ldr	r2, [pc, #20]	@ (8001314 <vApplicationGetIdleTaskMemory+0x2c>)
 80012fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2280      	movs	r2, #128	@ 0x80
 8001304:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001306:	bf00      	nop
 8001308:	3714      	adds	r7, #20
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr
 8001310:	2000079c 	.word	0x2000079c
 8001314:	2000083c 	.word	0x2000083c

08001318 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	4a07      	ldr	r2, [pc, #28]	@ (8001344 <vApplicationGetTimerTaskMemory+0x2c>)
 8001328:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	4a06      	ldr	r2, [pc, #24]	@ (8001348 <vApplicationGetTimerTaskMemory+0x30>)
 800132e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001336:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001338:	bf00      	nop
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	20000a3c 	.word	0x20000a3c
 8001348:	20000adc 	.word	0x20000adc

0800134c <SL_PID_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// SL = Software  Limiter
void SL_PID_Init(SL_PID_Controller *pid, float_t Kp, float_t Ki, float_t Kd) {
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
 8001358:	603b      	str	r3, [r7, #0]
	pid->Kp = Kp;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	601a      	str	r2, [r3, #0]
	pid->Ki = Ki;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	605a      	str	r2, [r3, #4]
	pid->Kd = Kd;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	609a      	str	r2, [r3, #8]
	pid->previous_error = 0.0f;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	60da      	str	r2, [r3, #12]
	pid->integral = 0.0f;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	f04f 0200 	mov.w	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
}
 800137c:	bf00      	nop
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr

08001386 <SL_PID_Compute>:

//PID
float_t SL_PID_Compute(SL_PID_Controller *pid, float_t setpoint,
				float_t measured_value, float_t dt) {
 8001386:	b590      	push	{r4, r7, lr}
 8001388:	b087      	sub	sp, #28
 800138a:	af00      	add	r7, sp, #0
 800138c:	60f8      	str	r0, [r7, #12]
 800138e:	60b9      	str	r1, [r7, #8]
 8001390:	607a      	str	r2, [r7, #4]
 8001392:	603b      	str	r3, [r7, #0]
	float_t error = setpoint - measured_value;
 8001394:	6879      	ldr	r1, [r7, #4]
 8001396:	68b8      	ldr	r0, [r7, #8]
 8001398:	f7ff fc5a 	bl	8000c50 <__aeabi_fsub>
 800139c:	4603      	mov	r3, r0
 800139e:	617b      	str	r3, [r7, #20]
	pid->integral += error * dt;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	691c      	ldr	r4, [r3, #16]
 80013a4:	6839      	ldr	r1, [r7, #0]
 80013a6:	6978      	ldr	r0, [r7, #20]
 80013a8:	f7ff fd5c 	bl	8000e64 <__aeabi_fmul>
 80013ac:	4603      	mov	r3, r0
 80013ae:	4619      	mov	r1, r3
 80013b0:	4620      	mov	r0, r4
 80013b2:	f7ff fc4f 	bl	8000c54 <__addsf3>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	611a      	str	r2, [r3, #16]
	float_t derivative = error - pid->previous_error;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	4619      	mov	r1, r3
 80013c4:	6978      	ldr	r0, [r7, #20]
 80013c6:	f7ff fc43 	bl	8000c50 <__aeabi_fsub>
 80013ca:	4603      	mov	r3, r0
 80013cc:	613b      	str	r3, [r7, #16]
	pid->previous_error = error;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	697a      	ldr	r2, [r7, #20]
 80013d2:	60da      	str	r2, [r3, #12]

	return pid->Kp * error + pid->Ki * pid->integral + pid->Kd * derivative;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6979      	ldr	r1, [r7, #20]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff fd42 	bl	8000e64 <__aeabi_fmul>
 80013e0:	4603      	mov	r3, r0
 80013e2:	461c      	mov	r4, r3
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	4619      	mov	r1, r3
 80013ee:	4610      	mov	r0, r2
 80013f0:	f7ff fd38 	bl	8000e64 <__aeabi_fmul>
 80013f4:	4603      	mov	r3, r0
 80013f6:	4619      	mov	r1, r3
 80013f8:	4620      	mov	r0, r4
 80013fa:	f7ff fc2b 	bl	8000c54 <__addsf3>
 80013fe:	4603      	mov	r3, r0
 8001400:	461c      	mov	r4, r3
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	6939      	ldr	r1, [r7, #16]
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff fd2b 	bl	8000e64 <__aeabi_fmul>
 800140e:	4603      	mov	r3, r0
 8001410:	4619      	mov	r1, r3
 8001412:	4620      	mov	r0, r4
 8001414:	f7ff fc1e 	bl	8000c54 <__addsf3>
 8001418:	4603      	mov	r3, r0
}
 800141a:	4618      	mov	r0, r3
 800141c:	371c      	adds	r7, #28
 800141e:	46bd      	mov	sp, r7
 8001420:	bd90      	pop	{r4, r7, pc}
	...

08001424 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a57      	ldr	r2, [pc, #348]	@ (8001590 <HAL_ADC_ConvCpltCallback+0x16c>)
 8001432:	4293      	cmp	r3, r2
 8001434:	f040 80a8 	bne.w	8001588 <HAL_ADC_ConvCpltCallback+0x164>
		uint16_t raw_accelerator = adc_values[0];
 8001438:	4b56      	ldr	r3, [pc, #344]	@ (8001594 <HAL_ADC_ConvCpltCallback+0x170>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	81fb      	strh	r3, [r7, #14]
		uint16_t raw_brake = adc_values[1];
 800143e:	4b55      	ldr	r3, [pc, #340]	@ (8001594 <HAL_ADC_ConvCpltCallback+0x170>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	81bb      	strh	r3, [r7, #12]
		uint16_t raw_clutch = adc_values[2];
 8001444:	4b53      	ldr	r3, [pc, #332]	@ (8001594 <HAL_ADC_ConvCpltCallback+0x170>)
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	817b      	strh	r3, [r7, #10]
		//TODO 
		// 
		if (raw_accelerator < Pedal_Limiter.accelerator_pedal_minimum) {
 800144a:	4b53      	ldr	r3, [pc, #332]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 800144c:	885b      	ldrh	r3, [r3, #2]
 800144e:	89fa      	ldrh	r2, [r7, #14]
 8001450:	429a      	cmp	r2, r3
 8001452:	d203      	bcs.n	800145c <HAL_ADC_ConvCpltCallback+0x38>
			raw_accelerator = Pedal_Limiter.accelerator_pedal_minimum; // 
 8001454:	4b50      	ldr	r3, [pc, #320]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 8001456:	885b      	ldrh	r3, [r3, #2]
 8001458:	81fb      	strh	r3, [r7, #14]
 800145a:	e007      	b.n	800146c <HAL_ADC_ConvCpltCallback+0x48>
		} else if (raw_accelerator > Pedal_Limiter.accelerator_pedal_maximum) {
 800145c:	4b4e      	ldr	r3, [pc, #312]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	89fa      	ldrh	r2, [r7, #14]
 8001462:	429a      	cmp	r2, r3
 8001464:	d902      	bls.n	800146c <HAL_ADC_ConvCpltCallback+0x48>
			raw_accelerator = Pedal_Limiter.accelerator_pedal_maximum; // 
 8001466:	4b4c      	ldr	r3, [pc, #304]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 8001468:	881b      	ldrh	r3, [r3, #0]
 800146a:	81fb      	strh	r3, [r7, #14]
		}
		// 0~4095
		Input_Report.accelerator =
						(uint16_t) ((float) (raw_accelerator
										- Pedal_Limiter.accelerator_pedal_minimum)
 800146c:	89fb      	ldrh	r3, [r7, #14]
 800146e:	4a4a      	ldr	r2, [pc, #296]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 8001470:	8852      	ldrh	r2, [r2, #2]
 8001472:	1a9b      	subs	r3, r3, r2
						(uint16_t) ((float) (raw_accelerator
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff fca1 	bl	8000dbc <__aeabi_i2f>
 800147a:	4604      	mov	r4, r0
										/ (Pedal_Limiter.accelerator_pedal_maximum
 800147c:	4b46      	ldr	r3, [pc, #280]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
														- Pedal_Limiter.accelerator_pedal_minimum)
 8001482:	4b45      	ldr	r3, [pc, #276]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 8001484:	885b      	ldrh	r3, [r3, #2]
 8001486:	1ad3      	subs	r3, r2, r3
										/ (Pedal_Limiter.accelerator_pedal_maximum
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fc97 	bl	8000dbc <__aeabi_i2f>
 800148e:	4603      	mov	r3, r0
 8001490:	4619      	mov	r1, r3
 8001492:	4620      	mov	r0, r4
 8001494:	f7ff fd9a 	bl	8000fcc <__aeabi_fdiv>
 8001498:	4603      	mov	r3, r0
										* 4095);
 800149a:	4940      	ldr	r1, [pc, #256]	@ (800159c <HAL_ADC_ConvCpltCallback+0x178>)
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff fce1 	bl	8000e64 <__aeabi_fmul>
 80014a2:	4603      	mov	r3, r0
						(uint16_t) ((float) (raw_accelerator
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fec9 	bl	800123c <__aeabi_f2uiz>
 80014aa:	4603      	mov	r3, r0
 80014ac:	b29a      	uxth	r2, r3
		Input_Report.accelerator =
 80014ae:	4b3c      	ldr	r3, [pc, #240]	@ (80015a0 <HAL_ADC_ConvCpltCallback+0x17c>)
 80014b0:	f8a3 2003 	strh.w	r2, [r3, #3]

		// 
		if (raw_brake < Pedal_Limiter.brake_pedal_set_minimum) {
 80014b4:	4b38      	ldr	r3, [pc, #224]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 80014b6:	88db      	ldrh	r3, [r3, #6]
 80014b8:	89ba      	ldrh	r2, [r7, #12]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d203      	bcs.n	80014c6 <HAL_ADC_ConvCpltCallback+0xa2>
			raw_brake = Pedal_Limiter.brake_pedal_set_minimum; // 
 80014be:	4b36      	ldr	r3, [pc, #216]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 80014c0:	88db      	ldrh	r3, [r3, #6]
 80014c2:	81bb      	strh	r3, [r7, #12]
 80014c4:	e007      	b.n	80014d6 <HAL_ADC_ConvCpltCallback+0xb2>
		} else if (raw_brake > Pedal_Limiter.brake_pedal_set_maximum) {
 80014c6:	4b34      	ldr	r3, [pc, #208]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 80014c8:	889b      	ldrh	r3, [r3, #4]
 80014ca:	89ba      	ldrh	r2, [r7, #12]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d902      	bls.n	80014d6 <HAL_ADC_ConvCpltCallback+0xb2>
			raw_brake = Pedal_Limiter.brake_pedal_set_maximum; // 
 80014d0:	4b31      	ldr	r3, [pc, #196]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 80014d2:	889b      	ldrh	r3, [r3, #4]
 80014d4:	81bb      	strh	r3, [r7, #12]
		}
		// 0~4095
		Input_Report.brake = (uint16_t) ((float) (raw_brake
						- Pedal_Limiter.brake_pedal_set_minimum)
 80014d6:	89bb      	ldrh	r3, [r7, #12]
 80014d8:	4a2f      	ldr	r2, [pc, #188]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 80014da:	88d2      	ldrh	r2, [r2, #6]
 80014dc:	1a9b      	subs	r3, r3, r2
		Input_Report.brake = (uint16_t) ((float) (raw_brake
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff fc6c 	bl	8000dbc <__aeabi_i2f>
 80014e4:	4604      	mov	r4, r0
						/ (Pedal_Limiter.brake_pedal_set_maximum
 80014e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 80014e8:	889b      	ldrh	r3, [r3, #4]
 80014ea:	461a      	mov	r2, r3
										- Pedal_Limiter.brake_pedal_set_minimum)
 80014ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 80014ee:	88db      	ldrh	r3, [r3, #6]
 80014f0:	1ad3      	subs	r3, r2, r3
						/ (Pedal_Limiter.brake_pedal_set_maximum
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fc62 	bl	8000dbc <__aeabi_i2f>
 80014f8:	4603      	mov	r3, r0
 80014fa:	4619      	mov	r1, r3
 80014fc:	4620      	mov	r0, r4
 80014fe:	f7ff fd65 	bl	8000fcc <__aeabi_fdiv>
 8001502:	4603      	mov	r3, r0
						* 4095);
 8001504:	4925      	ldr	r1, [pc, #148]	@ (800159c <HAL_ADC_ConvCpltCallback+0x178>)
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff fcac 	bl	8000e64 <__aeabi_fmul>
 800150c:	4603      	mov	r3, r0
		Input_Report.brake = (uint16_t) ((float) (raw_brake
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fe94 	bl	800123c <__aeabi_f2uiz>
 8001514:	4603      	mov	r3, r0
 8001516:	b29a      	uxth	r2, r3
 8001518:	4b21      	ldr	r3, [pc, #132]	@ (80015a0 <HAL_ADC_ConvCpltCallback+0x17c>)
 800151a:	f8a3 2005 	strh.w	r2, [r3, #5]

		// 
		if (raw_clutch < Pedal_Limiter.clutch_pedal_set_minimum) {
 800151e:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 8001520:	895b      	ldrh	r3, [r3, #10]
 8001522:	897a      	ldrh	r2, [r7, #10]
 8001524:	429a      	cmp	r2, r3
 8001526:	d203      	bcs.n	8001530 <HAL_ADC_ConvCpltCallback+0x10c>
			raw_clutch = Pedal_Limiter.clutch_pedal_set_minimum; // 
 8001528:	4b1b      	ldr	r3, [pc, #108]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 800152a:	895b      	ldrh	r3, [r3, #10]
 800152c:	817b      	strh	r3, [r7, #10]
 800152e:	e007      	b.n	8001540 <HAL_ADC_ConvCpltCallback+0x11c>
		} else if (raw_clutch > Pedal_Limiter.clutch_pedal_set_maximum) {
 8001530:	4b19      	ldr	r3, [pc, #100]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 8001532:	891b      	ldrh	r3, [r3, #8]
 8001534:	897a      	ldrh	r2, [r7, #10]
 8001536:	429a      	cmp	r2, r3
 8001538:	d902      	bls.n	8001540 <HAL_ADC_ConvCpltCallback+0x11c>
			raw_clutch = Pedal_Limiter.clutch_pedal_set_maximum; // 
 800153a:	4b17      	ldr	r3, [pc, #92]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 800153c:	891b      	ldrh	r3, [r3, #8]
 800153e:	817b      	strh	r3, [r7, #10]
		}
		// 0~4095
		Input_Report.clutch =
						(uint16_t) ((float) (raw_clutch
										- Pedal_Limiter.clutch_pedal_set_minimum)
 8001540:	897b      	ldrh	r3, [r7, #10]
 8001542:	4a15      	ldr	r2, [pc, #84]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 8001544:	8952      	ldrh	r2, [r2, #10]
 8001546:	1a9b      	subs	r3, r3, r2
						(uint16_t) ((float) (raw_clutch
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fc37 	bl	8000dbc <__aeabi_i2f>
 800154e:	4604      	mov	r4, r0
										/ (Pedal_Limiter.clutch_pedal_set_maximum
 8001550:	4b11      	ldr	r3, [pc, #68]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 8001552:	891b      	ldrh	r3, [r3, #8]
 8001554:	461a      	mov	r2, r3
														- Pedal_Limiter.clutch_pedal_set_minimum)
 8001556:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x174>)
 8001558:	895b      	ldrh	r3, [r3, #10]
 800155a:	1ad3      	subs	r3, r2, r3
										/ (Pedal_Limiter.clutch_pedal_set_maximum
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fc2d 	bl	8000dbc <__aeabi_i2f>
 8001562:	4603      	mov	r3, r0
 8001564:	4619      	mov	r1, r3
 8001566:	4620      	mov	r0, r4
 8001568:	f7ff fd30 	bl	8000fcc <__aeabi_fdiv>
 800156c:	4603      	mov	r3, r0
										* 4095);
 800156e:	490b      	ldr	r1, [pc, #44]	@ (800159c <HAL_ADC_ConvCpltCallback+0x178>)
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fc77 	bl	8000e64 <__aeabi_fmul>
 8001576:	4603      	mov	r3, r0
						(uint16_t) ((float) (raw_clutch
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff fe5f 	bl	800123c <__aeabi_f2uiz>
 800157e:	4603      	mov	r3, r0
 8001580:	b29a      	uxth	r2, r3
		Input_Report.clutch =
 8001582:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <HAL_ADC_ConvCpltCallback+0x17c>)
 8001584:	f8a3 2007 	strh.w	r2, [r3, #7]
	}
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	bd90      	pop	{r4, r7, pc}
 8001590:	40012400 	.word	0x40012400
 8001594:	20001038 	.word	0x20001038
 8001598:	20000010 	.word	0x20000010
 800159c:	457ff000 	.word	0x457ff000
 80015a0:	20000560 	.word	0x20000560

080015a4 <Read_Keys>:

uint32_t Read_Keys(void) {
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
	uint32_t key_state = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	607b      	str	r3, [r7, #4]
	//01
	//  
	key_state |= (GPIOA->IDR & GPIO_PIN_3) ? 0 : (1 << 0);  // PA3
 80015ae:	4b9e      	ldr	r3, [pc, #632]	@ (8001828 <Read_Keys+0x284>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f003 0308 	and.w	r3, r3, #8
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	bf0c      	ite	eq
 80015ba:	2301      	moveq	r3, #1
 80015bc:	2300      	movne	r3, #0
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	461a      	mov	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	607b      	str	r3, [r7, #4]
	//  
	key_state |= (GPIOA->IDR & GPIO_PIN_4) ? 0 : (1 << 1);  // PA4
 80015c8:	4b97      	ldr	r3, [pc, #604]	@ (8001828 <Read_Keys+0x284>)
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f003 0310 	and.w	r3, r3, #16
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <Read_Keys+0x34>
 80015d4:	2300      	movs	r3, #0
 80015d6:	e000      	b.n	80015da <Read_Keys+0x36>
 80015d8:	2302      	movs	r3, #2
 80015da:	461a      	mov	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4313      	orrs	r3, r2
 80015e0:	607b      	str	r3, [r7, #4]
	//  
	key_state |= (GPIOA->IDR & GPIO_PIN_5) ? 0 : (1 << 2);  // PA5
 80015e2:	4b91      	ldr	r3, [pc, #580]	@ (8001828 <Read_Keys+0x284>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f003 0320 	and.w	r3, r3, #32
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <Read_Keys+0x4e>
 80015ee:	2300      	movs	r3, #0
 80015f0:	e000      	b.n	80015f4 <Read_Keys+0x50>
 80015f2:	2304      	movs	r3, #4
 80015f4:	461a      	mov	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	607b      	str	r3, [r7, #4]
	/*===================================*/
	// 
	key_state |= (GPIOA->IDR & GPIO_PIN_6) && (GPIOA->IDR & GPIO_PIN_7)
 80015fc:	4b8a      	ldr	r3, [pc, #552]	@ (8001828 <Read_Keys+0x284>)
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
					&& (GPIOC->IDR & GPIO_PIN_4) && (GPIOC->IDR & GPIO_PIN_5) ?
					(1 << 3) : 0;
 8001604:	2b00      	cmp	r3, #0
 8001606:	d013      	beq.n	8001630 <Read_Keys+0x8c>
	key_state |= (GPIOA->IDR & GPIO_PIN_6) && (GPIOA->IDR & GPIO_PIN_7)
 8001608:	4b87      	ldr	r3, [pc, #540]	@ (8001828 <Read_Keys+0x284>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001610:	2b00      	cmp	r3, #0
 8001612:	d00d      	beq.n	8001630 <Read_Keys+0x8c>
					&& (GPIOC->IDR & GPIO_PIN_4) && (GPIOC->IDR & GPIO_PIN_5) ?
 8001614:	4b85      	ldr	r3, [pc, #532]	@ (800182c <Read_Keys+0x288>)
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	f003 0310 	and.w	r3, r3, #16
 800161c:	2b00      	cmp	r3, #0
 800161e:	d007      	beq.n	8001630 <Read_Keys+0x8c>
 8001620:	4b82      	ldr	r3, [pc, #520]	@ (800182c <Read_Keys+0x288>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f003 0320 	and.w	r3, r3, #32
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <Read_Keys+0x8c>
					(1 << 3) : 0;
 800162c:	2308      	movs	r3, #8
 800162e:	e000      	b.n	8001632 <Read_Keys+0x8e>
 8001630:	2300      	movs	r3, #0
 8001632:	461a      	mov	r2, r3
	key_state |= (GPIOA->IDR & GPIO_PIN_6) && (GPIOA->IDR & GPIO_PIN_7)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4313      	orrs	r3, r2
 8001638:	607b      	str	r3, [r7, #4]
	// 
	key_state |= (!(GPIOC->IDR & GPIO_PIN_4) && (GPIOA->IDR & GPIO_PIN_6) && (GPIOA->IDR & GPIO_PIN_7)) ? (1 << 4) : 0;
 800163a:	4b7c      	ldr	r3, [pc, #496]	@ (800182c <Read_Keys+0x288>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 0310 	and.w	r3, r3, #16
 8001642:	2b00      	cmp	r3, #0
 8001644:	d10d      	bne.n	8001662 <Read_Keys+0xbe>
 8001646:	4b78      	ldr	r3, [pc, #480]	@ (8001828 <Read_Keys+0x284>)
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800164e:	2b00      	cmp	r3, #0
 8001650:	d007      	beq.n	8001662 <Read_Keys+0xbe>
 8001652:	4b75      	ldr	r3, [pc, #468]	@ (8001828 <Read_Keys+0x284>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <Read_Keys+0xbe>
 800165e:	2310      	movs	r3, #16
 8001660:	e000      	b.n	8001664 <Read_Keys+0xc0>
 8001662:	2300      	movs	r3, #0
 8001664:	461a      	mov	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4313      	orrs	r3, r2
 800166a:	607b      	str	r3, [r7, #4]

	// 
	key_state |= (!(GPIOA->IDR & GPIO_PIN_6)) ? (1 << 5) : 0;
 800166c:	4b6e      	ldr	r3, [pc, #440]	@ (8001828 <Read_Keys+0x284>)
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001674:	2b00      	cmp	r3, #0
 8001676:	d101      	bne.n	800167c <Read_Keys+0xd8>
 8001678:	2320      	movs	r3, #32
 800167a:	e000      	b.n	800167e <Read_Keys+0xda>
 800167c:	2300      	movs	r3, #0
 800167e:	461a      	mov	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4313      	orrs	r3, r2
 8001684:	607b      	str	r3, [r7, #4]

	// 
	key_state |= (!(GPIOC->IDR & GPIO_PIN_5)) ? (1 << 6) : 0;
 8001686:	4b69      	ldr	r3, [pc, #420]	@ (800182c <Read_Keys+0x288>)
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	f003 0320 	and.w	r3, r3, #32
 800168e:	2b00      	cmp	r3, #0
 8001690:	d101      	bne.n	8001696 <Read_Keys+0xf2>
 8001692:	2340      	movs	r3, #64	@ 0x40
 8001694:	e000      	b.n	8001698 <Read_Keys+0xf4>
 8001696:	2300      	movs	r3, #0
 8001698:	461a      	mov	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4313      	orrs	r3, r2
 800169e:	607b      	str	r3, [r7, #4]
	/*====================================*/
	// 
	key_state |= (!(GPIOB->IDR & GPIO_PIN_0)) && (GPIOB->IDR & GPIO_PIN_1)
 80016a0:	4b63      	ldr	r3, [pc, #396]	@ (8001830 <Read_Keys+0x28c>)
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f003 0301 	and.w	r3, r3, #1
					&& (GPIOB->IDR & GPIO_PIN_2) ? (1 << 7) : 0;  // PB0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d10d      	bne.n	80016c8 <Read_Keys+0x124>
	key_state |= (!(GPIOB->IDR & GPIO_PIN_0)) && (GPIOB->IDR & GPIO_PIN_1)
 80016ac:	4b60      	ldr	r3, [pc, #384]	@ (8001830 <Read_Keys+0x28c>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	f003 0302 	and.w	r3, r3, #2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d007      	beq.n	80016c8 <Read_Keys+0x124>
					&& (GPIOB->IDR & GPIO_PIN_2) ? (1 << 7) : 0;  // PB0
 80016b8:	4b5d      	ldr	r3, [pc, #372]	@ (8001830 <Read_Keys+0x28c>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f003 0304 	and.w	r3, r3, #4
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <Read_Keys+0x124>
 80016c4:	2380      	movs	r3, #128	@ 0x80
 80016c6:	e000      	b.n	80016ca <Read_Keys+0x126>
 80016c8:	2300      	movs	r3, #0
 80016ca:	461a      	mov	r2, r3
	key_state |= (!(GPIOB->IDR & GPIO_PIN_0)) && (GPIOB->IDR & GPIO_PIN_1)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	607b      	str	r3, [r7, #4]
	// 
	key_state |= (!(GPIOB->IDR & GPIO_PIN_1)) ? (1 << 8) : 0;  // PB1
 80016d2:	4b57      	ldr	r3, [pc, #348]	@ (8001830 <Read_Keys+0x28c>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d102      	bne.n	80016e4 <Read_Keys+0x140>
 80016de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016e2:	e000      	b.n	80016e6 <Read_Keys+0x142>
 80016e4:	2300      	movs	r3, #0
 80016e6:	461a      	mov	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	607b      	str	r3, [r7, #4]
	// 
	key_state |= (GPIOB->IDR & GPIO_PIN_0) && (GPIOB->IDR & GPIO_PIN_1)
 80016ee:	4b50      	ldr	r3, [pc, #320]	@ (8001830 <Read_Keys+0x28c>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f003 0301 	and.w	r3, r3, #1
					&& (!(GPIOB->IDR & GPIO_PIN_2)) ? (1 << 9) : 0;  // PB2
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00e      	beq.n	8001718 <Read_Keys+0x174>
	key_state |= (GPIOB->IDR & GPIO_PIN_0) && (GPIOB->IDR & GPIO_PIN_1)
 80016fa:	4b4d      	ldr	r3, [pc, #308]	@ (8001830 <Read_Keys+0x28c>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d008      	beq.n	8001718 <Read_Keys+0x174>
					&& (!(GPIOB->IDR & GPIO_PIN_2)) ? (1 << 9) : 0;  // PB2
 8001706:	4b4a      	ldr	r3, [pc, #296]	@ (8001830 <Read_Keys+0x28c>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	2b00      	cmp	r3, #0
 8001710:	d102      	bne.n	8001718 <Read_Keys+0x174>
 8001712:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001716:	e000      	b.n	800171a <Read_Keys+0x176>
 8001718:	2300      	movs	r3, #0
 800171a:	461a      	mov	r2, r3
	key_state |= (GPIOB->IDR & GPIO_PIN_0) && (GPIOB->IDR & GPIO_PIN_1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4313      	orrs	r3, r2
 8001720:	607b      	str	r3, [r7, #4]
	// 
	key_state |= (GPIOB->IDR & GPIO_PIN_2) && (GPIOB->IDR & GPIO_PIN_0)
 8001722:	4b43      	ldr	r3, [pc, #268]	@ (8001830 <Read_Keys+0x28c>)
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f003 0304 	and.w	r3, r3, #4
					&& (GPIOB->IDR & GPIO_PIN_1) ? (1 << 10) : 0;  // PB2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d00e      	beq.n	800174c <Read_Keys+0x1a8>
	key_state |= (GPIOB->IDR & GPIO_PIN_2) && (GPIOB->IDR & GPIO_PIN_0)
 800172e:	4b40      	ldr	r3, [pc, #256]	@ (8001830 <Read_Keys+0x28c>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	2b00      	cmp	r3, #0
 8001738:	d008      	beq.n	800174c <Read_Keys+0x1a8>
					&& (GPIOB->IDR & GPIO_PIN_1) ? (1 << 10) : 0;  // PB2
 800173a:	4b3d      	ldr	r3, [pc, #244]	@ (8001830 <Read_Keys+0x28c>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d002      	beq.n	800174c <Read_Keys+0x1a8>
 8001746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800174a:	e000      	b.n	800174e <Read_Keys+0x1aa>
 800174c:	2300      	movs	r3, #0
 800174e:	461a      	mov	r2, r3
	key_state |= (GPIOB->IDR & GPIO_PIN_2) && (GPIOB->IDR & GPIO_PIN_0)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4313      	orrs	r3, r2
 8001754:	607b      	str	r3, [r7, #4]
	/*==================H==================*/
	//  PB11
	key_state |= (GPIOB->IDR & GPIO_PIN_11) ? 0 : (1 << 11);  // PB11
 8001756:	4b36      	ldr	r3, [pc, #216]	@ (8001830 <Read_Keys+0x28c>)
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <Read_Keys+0x1c2>
 8001762:	2300      	movs	r3, #0
 8001764:	e001      	b.n	800176a <Read_Keys+0x1c6>
 8001766:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800176a:	461a      	mov	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4313      	orrs	r3, r2
 8001770:	607b      	str	r3, [r7, #4]
	//  PB12
	key_state |= (GPIOB->IDR & GPIO_PIN_12) ? 0 : (1 << 12);  // PB12
 8001772:	4b2f      	ldr	r3, [pc, #188]	@ (8001830 <Read_Keys+0x28c>)
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <Read_Keys+0x1de>
 800177e:	2300      	movs	r3, #0
 8001780:	e001      	b.n	8001786 <Read_Keys+0x1e2>
 8001782:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001786:	461a      	mov	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4313      	orrs	r3, r2
 800178c:	607b      	str	r3, [r7, #4]
	//  PB13
	key_state |= (GPIOB->IDR & GPIO_PIN_13) ? 0 : (1 << 13);  // PB13
 800178e:	4b28      	ldr	r3, [pc, #160]	@ (8001830 <Read_Keys+0x28c>)
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <Read_Keys+0x1fa>
 800179a:	2300      	movs	r3, #0
 800179c:	e001      	b.n	80017a2 <Read_Keys+0x1fe>
 800179e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017a2:	461a      	mov	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	607b      	str	r3, [r7, #4]
	//  PB14
	key_state |= (GPIOB->IDR & GPIO_PIN_14) ? 0 : (1 << 14);  // PB14
 80017aa:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <Read_Keys+0x28c>)
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <Read_Keys+0x216>
 80017b6:	2300      	movs	r3, #0
 80017b8:	e001      	b.n	80017be <Read_Keys+0x21a>
 80017ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017be:	461a      	mov	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	607b      	str	r3, [r7, #4]
	//  PB15
	key_state |= (GPIOB->IDR & GPIO_PIN_15) ? 0 : (1 << 15);  // PB15
 80017c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001830 <Read_Keys+0x28c>)
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <Read_Keys+0x232>
 80017d2:	2300      	movs	r3, #0
 80017d4:	e001      	b.n	80017da <Read_Keys+0x236>
 80017d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017da:	461a      	mov	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	4313      	orrs	r3, r2
 80017e0:	607b      	str	r3, [r7, #4]

	//  PC6
	key_state |= (GPIOC->IDR & GPIO_PIN_6) ? 0 : (1 << 16);  // PC6
 80017e2:	4b12      	ldr	r3, [pc, #72]	@ (800182c <Read_Keys+0x288>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <Read_Keys+0x24e>
 80017ee:	2300      	movs	r3, #0
 80017f0:	e001      	b.n	80017f6 <Read_Keys+0x252>
 80017f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017f6:	461a      	mov	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	607b      	str	r3, [r7, #4]
	//  PC7
	key_state |= (GPIOC->IDR & GPIO_PIN_7) ? 0 : (1 << 17);  // PC7
 80017fe:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <Read_Keys+0x288>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <Read_Keys+0x26a>
 800180a:	2300      	movs	r3, #0
 800180c:	e001      	b.n	8001812 <Read_Keys+0x26e>
 800180e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001812:	461a      	mov	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4313      	orrs	r3, r2
 8001818:	607b      	str	r3, [r7, #4]

	return key_state;
 800181a:	687b      	ldr	r3, [r7, #4]
}
 800181c:	4618      	mov	r0, r3
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	40010800 	.word	0x40010800
 800182c:	40011000 	.word	0x40011000
 8001830:	40010c00 	.word	0x40010c00

08001834 <HAL_GPIO_EXTI_Callback>:
/**
 * @brief 
 * @param GPIO_Pin 
 * @return 
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	80fb      	strh	r3, [r7, #6]
	uint8_t current_state;

	if (GPIO_Pin == GPIO_PIN_DECODER_A || GPIO_Pin == GPIO_PIN_DECODER_B) {
 800183e:	88fb      	ldrh	r3, [r7, #6]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d002      	beq.n	800184a <HAL_GPIO_EXTI_Callback+0x16>
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	2b02      	cmp	r3, #2
 8001848:	d178      	bne.n	800193c <HAL_GPIO_EXTI_Callback+0x108>
		current_state = ((GPIO_DECODER_A->IDR & GPIO_PIN_DECODER_A) ? 1 : 0)
 800184a:	4b3f      	ldr	r3, [pc, #252]	@ (8001948 <HAL_GPIO_EXTI_Callback+0x114>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f003 0301 	and.w	r3, r3, #1
						<< 1
						| (GPIO_DECODER_B->IDR & GPIO_PIN_DECODER_B ? 1 : 0);
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <HAL_GPIO_EXTI_Callback+0x26>
 8001856:	2202      	movs	r2, #2
 8001858:	e000      	b.n	800185c <HAL_GPIO_EXTI_Callback+0x28>
 800185a:	2200      	movs	r2, #0
 800185c:	4b3a      	ldr	r3, [pc, #232]	@ (8001948 <HAL_GPIO_EXTI_Callback+0x114>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f003 0302 	and.w	r3, r3, #2
 8001864:	2b00      	cmp	r3, #0
 8001866:	bf14      	ite	ne
 8001868:	2301      	movne	r3, #1
 800186a:	2300      	moveq	r3, #0
 800186c:	b2db      	uxtb	r3, r3
 800186e:	b25b      	sxtb	r3, r3
 8001870:	4313      	orrs	r3, r2
 8001872:	b25b      	sxtb	r3, r3
		current_state = ((GPIO_DECODER_A->IDR & GPIO_PIN_DECODER_A) ? 1 : 0)
 8001874:	73fb      	strb	r3, [r7, #15]

		// 
		switch (Steering_Wheel.encoder.previous_state) {
 8001876:	4b35      	ldr	r3, [pc, #212]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 8001878:	7e1b      	ldrb	r3, [r3, #24]
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b03      	cmp	r3, #3
 800187e:	d85a      	bhi.n	8001936 <HAL_GPIO_EXTI_Callback+0x102>
 8001880:	a201      	add	r2, pc, #4	@ (adr r2, 8001888 <HAL_GPIO_EXTI_Callback+0x54>)
 8001882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001886:	bf00      	nop
 8001888:	08001899 	.word	0x08001899
 800188c:	080018bd 	.word	0x080018bd
 8001890:	08001905 	.word	0x08001905
 8001894:	080018e1 	.word	0x080018e1
		case 0b00:
			if (current_state == 0b01)
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d105      	bne.n	80018aa <HAL_GPIO_EXTI_Callback+0x76>
				Steering_Wheel.encoder.pulse_count++;  // A
 800189e:	4b2b      	ldr	r3, [pc, #172]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	3301      	adds	r3, #1
 80018a4:	4a29      	ldr	r2, [pc, #164]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018a6:	6153      	str	r3, [r2, #20]
			else if (current_state == 0b10)
				Steering_Wheel.encoder.pulse_count--; // B
			break;
 80018a8:	e03e      	b.n	8001928 <HAL_GPIO_EXTI_Callback+0xf4>
			else if (current_state == 0b10)
 80018aa:	7bfb      	ldrb	r3, [r7, #15]
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d13b      	bne.n	8001928 <HAL_GPIO_EXTI_Callback+0xf4>
				Steering_Wheel.encoder.pulse_count--; // B
 80018b0:	4b26      	ldr	r3, [pc, #152]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018b2:	695b      	ldr	r3, [r3, #20]
 80018b4:	3b01      	subs	r3, #1
 80018b6:	4a25      	ldr	r2, [pc, #148]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018b8:	6153      	str	r3, [r2, #20]
			break;
 80018ba:	e035      	b.n	8001928 <HAL_GPIO_EXTI_Callback+0xf4>
		case 0b01:
			if (current_state == 0b11)
 80018bc:	7bfb      	ldrb	r3, [r7, #15]
 80018be:	2b03      	cmp	r3, #3
 80018c0:	d105      	bne.n	80018ce <HAL_GPIO_EXTI_Callback+0x9a>
				Steering_Wheel.encoder.pulse_count++;  // AB
 80018c2:	4b22      	ldr	r3, [pc, #136]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	3301      	adds	r3, #1
 80018c8:	4a20      	ldr	r2, [pc, #128]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018ca:	6153      	str	r3, [r2, #20]
			else if (current_state == 0b00)
				Steering_Wheel.encoder.pulse_count--; // B
			break;
 80018cc:	e02e      	b.n	800192c <HAL_GPIO_EXTI_Callback+0xf8>
			else if (current_state == 0b00)
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d12b      	bne.n	800192c <HAL_GPIO_EXTI_Callback+0xf8>
				Steering_Wheel.encoder.pulse_count--; // B
 80018d4:	4b1d      	ldr	r3, [pc, #116]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018d6:	695b      	ldr	r3, [r3, #20]
 80018d8:	3b01      	subs	r3, #1
 80018da:	4a1c      	ldr	r2, [pc, #112]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018dc:	6153      	str	r3, [r2, #20]
			break;
 80018de:	e025      	b.n	800192c <HAL_GPIO_EXTI_Callback+0xf8>
		case 0b11:
			if (current_state == 0b10)
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d105      	bne.n	80018f2 <HAL_GPIO_EXTI_Callback+0xbe>
				Steering_Wheel.encoder.pulse_count++;  // B
 80018e6:	4b19      	ldr	r3, [pc, #100]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018e8:	695b      	ldr	r3, [r3, #20]
 80018ea:	3301      	adds	r3, #1
 80018ec:	4a17      	ldr	r2, [pc, #92]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018ee:	6153      	str	r3, [r2, #20]
			else if (current_state == 0b01)
				Steering_Wheel.encoder.pulse_count--; // A
			break;
 80018f0:	e01e      	b.n	8001930 <HAL_GPIO_EXTI_Callback+0xfc>
			else if (current_state == 0b01)
 80018f2:	7bfb      	ldrb	r3, [r7, #15]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d11b      	bne.n	8001930 <HAL_GPIO_EXTI_Callback+0xfc>
				Steering_Wheel.encoder.pulse_count--; // A
 80018f8:	4b14      	ldr	r3, [pc, #80]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 80018fa:	695b      	ldr	r3, [r3, #20]
 80018fc:	3b01      	subs	r3, #1
 80018fe:	4a13      	ldr	r2, [pc, #76]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 8001900:	6153      	str	r3, [r2, #20]
			break;
 8001902:	e015      	b.n	8001930 <HAL_GPIO_EXTI_Callback+0xfc>
		case 0b10:
			if (current_state == 0b00)
 8001904:	7bfb      	ldrb	r3, [r7, #15]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d105      	bne.n	8001916 <HAL_GPIO_EXTI_Callback+0xe2>
				Steering_Wheel.encoder.pulse_count++;  // BA
 800190a:	4b10      	ldr	r3, [pc, #64]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	3301      	adds	r3, #1
 8001910:	4a0e      	ldr	r2, [pc, #56]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 8001912:	6153      	str	r3, [r2, #20]
			else if (current_state == 0b11)
				Steering_Wheel.encoder.pulse_count--; // A
			break;
 8001914:	e00e      	b.n	8001934 <HAL_GPIO_EXTI_Callback+0x100>
			else if (current_state == 0b11)
 8001916:	7bfb      	ldrb	r3, [r7, #15]
 8001918:	2b03      	cmp	r3, #3
 800191a:	d10b      	bne.n	8001934 <HAL_GPIO_EXTI_Callback+0x100>
				Steering_Wheel.encoder.pulse_count--; // A
 800191c:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	3b01      	subs	r3, #1
 8001922:	4a0a      	ldr	r2, [pc, #40]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 8001924:	6153      	str	r3, [r2, #20]
			break;
 8001926:	e005      	b.n	8001934 <HAL_GPIO_EXTI_Callback+0x100>
			break;
 8001928:	bf00      	nop
 800192a:	e004      	b.n	8001936 <HAL_GPIO_EXTI_Callback+0x102>
			break;
 800192c:	bf00      	nop
 800192e:	e002      	b.n	8001936 <HAL_GPIO_EXTI_Callback+0x102>
			break;
 8001930:	bf00      	nop
 8001932:	e000      	b.n	8001936 <HAL_GPIO_EXTI_Callback+0x102>
			break;
 8001934:	bf00      	nop
		}

		Steering_Wheel.encoder.previous_state = current_state;  // 
 8001936:	4a05      	ldr	r2, [pc, #20]	@ (800194c <HAL_GPIO_EXTI_Callback+0x118>)
 8001938:	7bfb      	ldrb	r3, [r7, #15]
 800193a:	7613      	strb	r3, [r2, #24]
	}
}
 800193c:	bf00      	nop
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	40011000 	.word	0x40011000
 800194c:	20000594 	.word	0x20000594

08001950 <CMD_Set_uint16>:

//  uint16 
void CMD_Set_uint16(uint16_t *param, uint16_t min, uint16_t max,
				uint16_t *target) {
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	607b      	str	r3, [r7, #4]
 800195a:	460b      	mov	r3, r1
 800195c:	817b      	strh	r3, [r7, #10]
 800195e:	4613      	mov	r3, r2
 8001960:	813b      	strh	r3, [r7, #8]
	*param = (*param < min) ? min : (*param > max) ? max : *param;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	881b      	ldrh	r3, [r3, #0]
 8001966:	897a      	ldrh	r2, [r7, #10]
 8001968:	429a      	cmp	r2, r3
 800196a:	d807      	bhi.n	800197c <CMD_Set_uint16+0x2c>
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	893a      	ldrh	r2, [r7, #8]
 8001972:	4293      	cmp	r3, r2
 8001974:	bf28      	it	cs
 8001976:	4613      	movcs	r3, r2
 8001978:	b29b      	uxth	r3, r3
 800197a:	e000      	b.n	800197e <CMD_Set_uint16+0x2e>
 800197c:	897b      	ldrh	r3, [r7, #10]
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	8013      	strh	r3, [r2, #0]
	*target = *param;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	881a      	ldrh	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	801a      	strh	r2, [r3, #0]
}
 800198a:	bf00      	nop
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr

08001994 <CMD_Set_float_from_buffer>:

//  float 
void CMD_Set_float_from_buffer(uint8_t *USB_Out_Buffer, size_t start_idx,
				float_t min, float_t max, float_t *target) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
 80019a0:	603b      	str	r3, [r7, #0]
	//  USB_Out_Buffer  4 
	float_t parameter;
	memcpy(&parameter, &USB_Out_Buffer[start_idx], sizeof(parameter));
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	4413      	add	r3, r2
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	617b      	str	r3, [r7, #20]

	//  parameter  min  max 
	*target = (parameter < min) ? min : (parameter > max) ? max : parameter;
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	4619      	mov	r1, r3
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff fc13 	bl	80011dc <__aeabi_fcmpgt>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <CMD_Set_float_from_buffer+0x2c>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	e00a      	b.n	80019d6 <CMD_Set_float_from_buffer+0x42>
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	4619      	mov	r1, r3
 80019c4:	6838      	ldr	r0, [r7, #0]
 80019c6:	f7ff fbeb 	bl	80011a0 <__aeabi_fcmplt>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <CMD_Set_float_from_buffer+0x40>
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	e000      	b.n	80019d6 <CMD_Set_float_from_buffer+0x42>
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	6a3a      	ldr	r2, [r7, #32]
 80019d8:	6013      	str	r3, [r2, #0]
}
 80019da:	bf00      	nop
 80019dc:	3718      	adds	r7, #24
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <Get_uint64_from_buffer>:

// 
uint64_t Get_uint64_from_buffer(uint8_t *USB_Out_Buffer, size_t start_idx) {
 80019e2:	b4b0      	push	{r4, r5, r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	6039      	str	r1, [r7, #0]
	return USB_Out_Buffer[start_idx] | (USB_Out_Buffer[start_idx + 1] << 8)
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	4413      	add	r3, r2
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	3301      	adds	r3, #1
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	021b      	lsls	r3, r3, #8
 8001a02:	ea41 0203 	orr.w	r2, r1, r3
					| (USB_Out_Buffer[start_idx + 2] << 16)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	3302      	adds	r3, #2
 8001a0a:	6879      	ldr	r1, [r7, #4]
 8001a0c:	440b      	add	r3, r1
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	041b      	lsls	r3, r3, #16
 8001a12:	431a      	orrs	r2, r3
					| (USB_Out_Buffer[start_idx + 3] << 24);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	3303      	adds	r3, #3
 8001a18:	6879      	ldr	r1, [r7, #4]
 8001a1a:	440b      	add	r3, r1
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	061b      	lsls	r3, r3, #24
 8001a20:	4313      	orrs	r3, r2
 8001a22:	17da      	asrs	r2, r3, #31
 8001a24:	461c      	mov	r4, r3
 8001a26:	4615      	mov	r5, r2
 8001a28:	4622      	mov	r2, r4
 8001a2a:	462b      	mov	r3, r5
}
 8001a2c:	4610      	mov	r0, r2
 8001a2e:	4619      	mov	r1, r3
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bcb0      	pop	{r4, r5, r7}
 8001a36:	4770      	bx	lr

08001a38 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001a38:	b5b0      	push	{r4, r5, r7, lr}
 8001a3a:	b09c      	sub	sp, #112	@ 0x70
 8001a3c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001a3e:	f001 fc4d 	bl	80032dc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001a42:	f000 f881 	bl	8001b48 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001a46:	f000 fac7 	bl	8001fd8 <MX_GPIO_Init>
	MX_DMA_Init();
 8001a4a:	f000 faa7 	bl	8001f9c <MX_DMA_Init>
	MX_ADC1_Init();
 8001a4e:	f000 f8db 	bl	8001c08 <MX_ADC1_Init>
	MX_TIM2_Init();
 8001a52:	f000 f9d5 	bl	8001e00 <MX_TIM2_Init>
	MX_TIM1_Init();
 8001a56:	f000 f933 	bl	8001cc0 <MX_TIM1_Init>
	MX_TIM4_Init();
 8001a5a:	f000 fa51 	bl	8001f00 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIO_PWM1, GPIO_PIN_PWM1, GPIO_PIN_RESET);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2104      	movs	r1, #4
 8001a62:	482e      	ldr	r0, [pc, #184]	@ (8001b1c <main+0xe4>)
 8001a64:	f002 fdf4 	bl	8004650 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIO_PWM2, GPIO_PIN_PWM2, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2108      	movs	r1, #8
 8001a6c:	482b      	ldr	r0, [pc, #172]	@ (8001b1c <main+0xe4>)
 8001a6e:	f002 fdef 	bl	8004650 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start_IT(&htim4); // 
 8001a72:	482b      	ldr	r0, [pc, #172]	@ (8001b20 <main+0xe8>)
 8001a74:	f005 f898 	bl	8006ba8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a78:	2100      	movs	r1, #0
 8001a7a:	482a      	ldr	r0, [pc, #168]	@ (8001b24 <main+0xec>)
 8001a7c:	f005 f94c 	bl	8006d18 <HAL_TIM_PWM_Start>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of LEDTask */
	osThreadDef(LEDTask, StartLEDTask, osPriorityNormal, 0, 128);
 8001a80:	4b29      	ldr	r3, [pc, #164]	@ (8001b28 <main+0xf0>)
 8001a82:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8001a86:	461d      	mov	r5, r3
 8001a88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a8c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a90:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	LEDTaskHandle = osThreadCreate(osThread(LEDTask), NULL);
 8001a94:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f009 ff80 	bl	800b9a0 <osThreadCreate>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	4a22      	ldr	r2, [pc, #136]	@ (8001b2c <main+0xf4>)
 8001aa4:	6013      	str	r3, [r2, #0]

	/* definition and creation of USBOutputTask */
	osThreadDef(USBOutputTask, StartUSBOutputTask, osPriorityNormal, 0, 512);
 8001aa6:	4b22      	ldr	r3, [pc, #136]	@ (8001b30 <main+0xf8>)
 8001aa8:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001aac:	461d      	mov	r5, r3
 8001aae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ab0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ab2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ab6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	USBOutputTaskHandle = osThreadCreate(osThread(USBOutputTask), NULL);
 8001aba:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001abe:	2100      	movs	r1, #0
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f009 ff6d 	bl	800b9a0 <osThreadCreate>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	4a1a      	ldr	r2, [pc, #104]	@ (8001b34 <main+0xfc>)
 8001aca:	6013      	str	r3, [r2, #0]

	/* definition and creation of SynthesizerTask */
	osThreadDef(SynthesizerTask, StartSynthesizerTask, osPriorityNormal, 0,
 8001acc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b38 <main+0x100>)
 8001ace:	f107 041c 	add.w	r4, r7, #28
 8001ad2:	461d      	mov	r5, r3
 8001ad4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ad6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ad8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001adc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					256);
	SynthesizerTaskHandle = osThreadCreate(osThread(SynthesizerTask), NULL);
 8001ae0:	f107 031c 	add.w	r3, r7, #28
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f009 ff5a 	bl	800b9a0 <osThreadCreate>
 8001aec:	4603      	mov	r3, r0
 8001aee:	4a13      	ldr	r2, [pc, #76]	@ (8001b3c <main+0x104>)
 8001af0:	6013      	str	r3, [r2, #0]

	/* definition and creation of USBInputTask */
	osThreadDef(USBInputTask, StartUSBInputTask, osPriorityNormal, 0, 512);
 8001af2:	4b13      	ldr	r3, [pc, #76]	@ (8001b40 <main+0x108>)
 8001af4:	463c      	mov	r4, r7
 8001af6:	461d      	mov	r5, r3
 8001af8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001afa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001afc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	USBInputTaskHandle = osThreadCreate(osThread(USBInputTask), NULL);
 8001b04:	463b      	mov	r3, r7
 8001b06:	2100      	movs	r1, #0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f009 ff49 	bl	800b9a0 <osThreadCreate>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4a0c      	ldr	r2, [pc, #48]	@ (8001b44 <main+0x10c>)
 8001b12:	6013      	str	r3, [r2, #0]
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8001b14:	f009 ff3d 	bl	800b992 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <main+0xe0>
 8001b1c:	40011000 	.word	0x40011000
 8001b20:	20000fe0 	.word	0x20000fe0
 8001b24:	20000f50 	.word	0x20000f50
 8001b28:	08016e28 	.word	0x08016e28
 8001b2c:	20001028 	.word	0x20001028
 8001b30:	08016e54 	.word	0x08016e54
 8001b34:	2000102c 	.word	0x2000102c
 8001b38:	08016e80 	.word	0x08016e80
 8001b3c:	20001030 	.word	0x20001030
 8001b40:	08016eac 	.word	0x08016eac
 8001b44:	20001034 	.word	0x20001034

08001b48 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b096      	sub	sp, #88	@ 0x58
 8001b4c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b4e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001b52:	2228      	movs	r2, #40	@ 0x28
 8001b54:	2100      	movs	r1, #0
 8001b56:	4618      	mov	r0, r3
 8001b58:	f010 fd5f 	bl	801261a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b5c:	f107 031c 	add.w	r3, r7, #28
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001b6c:	1d3b      	adds	r3, r7, #4
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
 8001b74:	609a      	str	r2, [r3, #8]
 8001b76:	60da      	str	r2, [r3, #12]
 8001b78:	611a      	str	r2, [r3, #16]
 8001b7a:	615a      	str	r2, [r3, #20]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b80:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b84:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b86:	2300      	movs	r3, #0
 8001b88:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b96:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b98:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001b9c:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001b9e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f004 face 	bl	8006144 <HAL_RCC_OscConfig>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <SystemClock_Config+0x6a>
		Error_Handler();
 8001bae:	f001 f863 	bl	8002c78 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001bb2:	230f      	movs	r3, #15
 8001bb4:	61fb      	str	r3, [r7, #28]
					| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001bc8:	f107 031c 	add.w	r3, r7, #28
 8001bcc:	2102      	movs	r1, #2
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f004 fd3a 	bl	8006648 <HAL_RCC_ClockConfig>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <SystemClock_Config+0x96>
		Error_Handler();
 8001bda:	f001 f84d 	bl	8002c78 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_USB;
 8001bde:	2312      	movs	r3, #18
 8001be0:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001be2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001be6:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001be8:	2300      	movs	r3, #0
 8001bea:	61bb      	str	r3, [r7, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001bec:	1d3b      	adds	r3, r7, #4
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f004 fed4 	bl	800699c <HAL_RCCEx_PeriphCLKConfig>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <SystemClock_Config+0xb6>
		Error_Handler();
 8001bfa:	f001 f83d 	bl	8002c78 <Error_Handler>
	}
}
 8001bfe:	bf00      	nop
 8001c00:	3758      	adds	r7, #88	@ 0x58
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001c0e:	1d3b      	adds	r3, r7, #4
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	605a      	str	r2, [r3, #4]
 8001c16:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001c18:	4b27      	ldr	r3, [pc, #156]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c1a:	4a28      	ldr	r2, [pc, #160]	@ (8001cbc <MX_ADC1_Init+0xb4>)
 8001c1c:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c1e:	4b26      	ldr	r3, [pc, #152]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c24:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001c26:	4b24      	ldr	r3, [pc, #144]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c28:	2201      	movs	r2, #1
 8001c2a:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c2c:	4b22      	ldr	r3, [pc, #136]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c32:	4b21      	ldr	r3, [pc, #132]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c34:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001c38:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c3a:	4b1f      	ldr	r3, [pc, #124]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 3;
 8001c40:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c42:	2203      	movs	r2, #3
 8001c44:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001c46:	481c      	ldr	r0, [pc, #112]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c48:	f001 fb7a 	bl	8003340 <HAL_ADC_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_ADC1_Init+0x4e>
		Error_Handler();
 8001c52:	f001 f811 	bl	8002c78 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001c5e:	2307      	movs	r3, #7
 8001c60:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c62:	1d3b      	adds	r3, r7, #4
 8001c64:	4619      	mov	r1, r3
 8001c66:	4814      	ldr	r0, [pc, #80]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c68:	f001 fd44 	bl	80036f4 <HAL_ADC_ConfigChannel>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_ADC1_Init+0x6e>
		Error_Handler();
 8001c72:	f001 f801 	bl	8002c78 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8001c76:	2301      	movs	r3, #1
 8001c78:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c7e:	1d3b      	adds	r3, r7, #4
 8001c80:	4619      	mov	r1, r3
 8001c82:	480d      	ldr	r0, [pc, #52]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001c84:	f001 fd36 	bl	80036f4 <HAL_ADC_ConfigChannel>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_ADC1_Init+0x8a>
		Error_Handler();
 8001c8e:	f000 fff3 	bl	8002c78 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 8001c92:	2302      	movs	r3, #2
 8001c94:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8001c96:	2303      	movs	r3, #3
 8001c98:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001c9a:	1d3b      	adds	r3, r7, #4
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4806      	ldr	r0, [pc, #24]	@ (8001cb8 <MX_ADC1_Init+0xb0>)
 8001ca0:	f001 fd28 	bl	80036f4 <HAL_ADC_ConfigChannel>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_ADC1_Init+0xa6>
		Error_Handler();
 8001caa:	f000 ffe5 	bl	8002c78 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001cae:	bf00      	nop
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000edc 	.word	0x20000edc
 8001cbc:	40012400 	.word	0x40012400

08001cc0 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b096      	sub	sp, #88	@ 0x58
 8001cc4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001cc6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
 8001cce:	605a      	str	r2, [r3, #4]
 8001cd0:	609a      	str	r2, [r3, #8]
 8001cd2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001cd4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001cde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	605a      	str	r2, [r3, #4]
 8001ce8:	609a      	str	r2, [r3, #8]
 8001cea:	60da      	str	r2, [r3, #12]
 8001cec:	611a      	str	r2, [r3, #16]
 8001cee:	615a      	str	r2, [r3, #20]
 8001cf0:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	2220      	movs	r2, #32
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f010 fc8e 	bl	801261a <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001cfe:	4b3e      	ldr	r3, [pc, #248]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d00:	4a3e      	ldr	r2, [pc, #248]	@ (8001dfc <MX_TIM1_Init+0x13c>)
 8001d02:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 72 - 1;
 8001d04:	4b3c      	ldr	r3, [pc, #240]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d06:	2247      	movs	r2, #71	@ 0x47
 8001d08:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1000 - 1;
 8001d10:	4b39      	ldr	r3, [pc, #228]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d12:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d16:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d18:	4b37      	ldr	r3, [pc, #220]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001d1e:	4b36      	ldr	r3, [pc, #216]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d24:	4b34      	ldr	r3, [pc, #208]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001d2a:	4833      	ldr	r0, [pc, #204]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d2c:	f004 feec 	bl	8006b08 <HAL_TIM_Base_Init>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM1_Init+0x7a>
		Error_Handler();
 8001d36:	f000 ff9f 	bl	8002c78 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001d40:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d44:	4619      	mov	r1, r3
 8001d46:	482c      	ldr	r0, [pc, #176]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d48:	f005 fac2 	bl	80072d0 <HAL_TIM_ConfigClockSource>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_TIM1_Init+0x96>
		Error_Handler();
 8001d52:	f000 ff91 	bl	8002c78 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001d56:	4828      	ldr	r0, [pc, #160]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d58:	f004 ff86 	bl	8006c68 <HAL_TIM_PWM_Init>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_TIM1_Init+0xa6>
		Error_Handler();
 8001d62:	f000 ff89 	bl	8002c78 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d66:	2300      	movs	r3, #0
 8001d68:	643b      	str	r3, [r7, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001d6e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d72:	4619      	mov	r1, r3
 8001d74:	4820      	ldr	r0, [pc, #128]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001d76:	f005 fe83 	bl	8007a80 <HAL_TIMEx_MasterConfigSynchronization>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_TIM1_Init+0xc4>
					!= HAL_OK) {
		Error_Handler();
 8001d80:	f000 ff7a 	bl	8002c78 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d84:	2360      	movs	r3, #96	@ 0x60
 8001d86:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigOC.Pulse = 0;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d90:	2300      	movs	r3, #0
 8001d92:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8001da0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001da4:	2200      	movs	r2, #0
 8001da6:	4619      	mov	r1, r3
 8001da8:	4813      	ldr	r0, [pc, #76]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001daa:	f005 f9cf 	bl	800714c <HAL_TIM_PWM_ConfigChannel>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM1_Init+0xf8>
					!= HAL_OK) {
		Error_Handler();
 8001db4:	f000 ff60 	bl	8002c78 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001db8:	2300      	movs	r3, #0
 8001dba:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dcc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dd0:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001dd6:	1d3b      	adds	r3, r7, #4
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4807      	ldr	r0, [pc, #28]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001ddc:	f005 febc 	bl	8007b58 <HAL_TIMEx_ConfigBreakDeadTime>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_TIM1_Init+0x12a>
					!= HAL_OK) {
		Error_Handler();
 8001de6:	f000 ff47 	bl	8002c78 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001dea:	4803      	ldr	r0, [pc, #12]	@ (8001df8 <MX_TIM1_Init+0x138>)
 8001dec:	f001 f836 	bl	8002e5c <HAL_TIM_MspPostInit>

}
 8001df0:	bf00      	nop
 8001df2:	3758      	adds	r7, #88	@ 0x58
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20000f50 	.word	0x20000f50
 8001dfc:	40012c00 	.word	0x40012c00

08001e00 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08e      	sub	sp, #56	@ 0x38
 8001e04:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001e06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	605a      	str	r2, [r3, #4]
 8001e10:	609a      	str	r2, [r3, #8]
 8001e12:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001e14:	f107 0320 	add.w	r3, r7, #32
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]
 8001e2c:	615a      	str	r2, [r3, #20]
 8001e2e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001e30:	4b32      	ldr	r3, [pc, #200]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001e32:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e36:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001e38:	4b30      	ldr	r3, [pc, #192]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e3e:	4b2f      	ldr	r3, [pc, #188]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 3000 - 1;
 8001e44:	4b2d      	ldr	r3, [pc, #180]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001e46:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001e4a:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e52:	4b2a      	ldr	r3, [pc, #168]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001e58:	4828      	ldr	r0, [pc, #160]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001e5a:	f004 fe55 	bl	8006b08 <HAL_TIM_Base_Init>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_TIM2_Init+0x68>
		Error_Handler();
 8001e64:	f000 ff08 	bl	8002c78 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001e6e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e72:	4619      	mov	r1, r3
 8001e74:	4821      	ldr	r0, [pc, #132]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001e76:	f005 fa2b 	bl	80072d0 <HAL_TIM_ConfigClockSource>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM2_Init+0x84>
		Error_Handler();
 8001e80:	f000 fefa 	bl	8002c78 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8001e84:	481d      	ldr	r0, [pc, #116]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001e86:	f004 feef 	bl	8006c68 <HAL_TIM_PWM_Init>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_TIM2_Init+0x94>
		Error_Handler();
 8001e90:	f000 fef2 	bl	8002c78 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e94:	2300      	movs	r3, #0
 8001e96:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001e9c:	f107 0320 	add.w	r3, r7, #32
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4816      	ldr	r0, [pc, #88]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001ea4:	f005 fdec 	bl	8007a80 <HAL_TIMEx_MasterConfigSynchronization>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM2_Init+0xb2>
					!= HAL_OK) {
		Error_Handler();
 8001eae:	f000 fee3 	bl	8002c78 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eb2:	2360      	movs	r3, #96	@ 0x60
 8001eb4:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 8001ec2:	1d3b      	adds	r3, r7, #4
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	480c      	ldr	r0, [pc, #48]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001eca:	f005 f93f 	bl	800714c <HAL_TIM_PWM_ConfigChannel>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_TIM2_Init+0xd8>
					!= HAL_OK) {
		Error_Handler();
 8001ed4:	f000 fed0 	bl	8002c78 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8001ed8:	1d3b      	adds	r3, r7, #4
 8001eda:	2208      	movs	r2, #8
 8001edc:	4619      	mov	r1, r3
 8001ede:	4807      	ldr	r0, [pc, #28]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001ee0:	f005 f934 	bl	800714c <HAL_TIM_PWM_ConfigChannel>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_TIM2_Init+0xee>
					!= HAL_OK) {
		Error_Handler();
 8001eea:	f000 fec5 	bl	8002c78 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001eee:	4803      	ldr	r0, [pc, #12]	@ (8001efc <MX_TIM2_Init+0xfc>)
 8001ef0:	f000 ffb4 	bl	8002e5c <HAL_TIM_MspPostInit>

}
 8001ef4:	bf00      	nop
 8001ef6:	3738      	adds	r7, #56	@ 0x38
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20000f98 	.word	0x20000f98

08001f00 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001f06:	f107 0308 	add.w	r3, r7, #8
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001f14:	463b      	mov	r3, r7
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001f94 <MX_TIM4_Init+0x94>)
 8001f1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001f98 <MX_TIM4_Init+0x98>)
 8001f20:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 7200 - 1;
 8001f22:	4b1c      	ldr	r3, [pc, #112]	@ (8001f94 <MX_TIM4_Init+0x94>)
 8001f24:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001f28:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f94 <MX_TIM4_Init+0x94>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1500 - 1;
 8001f30:	4b18      	ldr	r3, [pc, #96]	@ (8001f94 <MX_TIM4_Init+0x94>)
 8001f32:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001f36:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f38:	4b16      	ldr	r3, [pc, #88]	@ (8001f94 <MX_TIM4_Init+0x94>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f3e:	4b15      	ldr	r3, [pc, #84]	@ (8001f94 <MX_TIM4_Init+0x94>)
 8001f40:	2280      	movs	r2, #128	@ 0x80
 8001f42:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001f44:	4813      	ldr	r0, [pc, #76]	@ (8001f94 <MX_TIM4_Init+0x94>)
 8001f46:	f004 fddf 	bl	8006b08 <HAL_TIM_Base_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM4_Init+0x54>
		Error_Handler();
 8001f50:	f000 fe92 	bl	8002c78 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f58:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8001f5a:	f107 0308 	add.w	r3, r7, #8
 8001f5e:	4619      	mov	r1, r3
 8001f60:	480c      	ldr	r0, [pc, #48]	@ (8001f94 <MX_TIM4_Init+0x94>)
 8001f62:	f005 f9b5 	bl	80072d0 <HAL_TIM_ConfigClockSource>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM4_Init+0x70>
		Error_Handler();
 8001f6c:	f000 fe84 	bl	8002c78 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f70:	2300      	movs	r3, #0
 8001f72:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001f78:	463b      	mov	r3, r7
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4805      	ldr	r0, [pc, #20]	@ (8001f94 <MX_TIM4_Init+0x94>)
 8001f7e:	f005 fd7f 	bl	8007a80 <HAL_TIMEx_MasterConfigSynchronization>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_TIM4_Init+0x8c>
					!= HAL_OK) {
		Error_Handler();
 8001f88:	f000 fe76 	bl	8002c78 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8001f8c:	bf00      	nop
 8001f8e:	3718      	adds	r7, #24
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	20000fe0 	.word	0x20000fe0
 8001f98:	40000800 	.word	0x40000800

08001f9c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd4 <MX_DMA_Init+0x38>)
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	4a0b      	ldr	r2, [pc, #44]	@ (8001fd4 <MX_DMA_Init+0x38>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6153      	str	r3, [r2, #20]
 8001fae:	4b09      	ldr	r3, [pc, #36]	@ (8001fd4 <MX_DMA_Init+0x38>)
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2105      	movs	r1, #5
 8001fbe:	200b      	movs	r0, #11
 8001fc0:	f001 fe47 	bl	8003c52 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001fc4:	200b      	movs	r0, #11
 8001fc6:	f001 fe60 	bl	8003c8a <HAL_NVIC_EnableIRQ>

}
 8001fca:	bf00      	nop
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40021000 	.word	0x40021000

08001fd8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001fde:	f107 0310 	add.w	r3, r7, #16
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	605a      	str	r2, [r3, #4]
 8001fe8:	609a      	str	r2, [r3, #8]
 8001fea:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001fec:	4b43      	ldr	r3, [pc, #268]	@ (80020fc <MX_GPIO_Init+0x124>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	4a42      	ldr	r2, [pc, #264]	@ (80020fc <MX_GPIO_Init+0x124>)
 8001ff2:	f043 0310 	orr.w	r3, r3, #16
 8001ff6:	6193      	str	r3, [r2, #24]
 8001ff8:	4b40      	ldr	r3, [pc, #256]	@ (80020fc <MX_GPIO_Init+0x124>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	f003 0310 	and.w	r3, r3, #16
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002004:	4b3d      	ldr	r3, [pc, #244]	@ (80020fc <MX_GPIO_Init+0x124>)
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	4a3c      	ldr	r2, [pc, #240]	@ (80020fc <MX_GPIO_Init+0x124>)
 800200a:	f043 0320 	orr.w	r3, r3, #32
 800200e:	6193      	str	r3, [r2, #24]
 8002010:	4b3a      	ldr	r3, [pc, #232]	@ (80020fc <MX_GPIO_Init+0x124>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	f003 0320 	and.w	r3, r3, #32
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800201c:	4b37      	ldr	r3, [pc, #220]	@ (80020fc <MX_GPIO_Init+0x124>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	4a36      	ldr	r2, [pc, #216]	@ (80020fc <MX_GPIO_Init+0x124>)
 8002022:	f043 0304 	orr.w	r3, r3, #4
 8002026:	6193      	str	r3, [r2, #24]
 8002028:	4b34      	ldr	r3, [pc, #208]	@ (80020fc <MX_GPIO_Init+0x124>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f003 0304 	and.w	r3, r3, #4
 8002030:	607b      	str	r3, [r7, #4]
 8002032:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002034:	4b31      	ldr	r3, [pc, #196]	@ (80020fc <MX_GPIO_Init+0x124>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	4a30      	ldr	r2, [pc, #192]	@ (80020fc <MX_GPIO_Init+0x124>)
 800203a:	f043 0308 	orr.w	r3, r3, #8
 800203e:	6193      	str	r3, [r2, #24]
 8002040:	4b2e      	ldr	r3, [pc, #184]	@ (80020fc <MX_GPIO_Init+0x124>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f003 0308 	and.w	r3, r3, #8
 8002048:	603b      	str	r3, [r7, #0]
 800204a:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, PMM1_EN_Pin | PWM2_EN_Pin, GPIO_PIN_RESET);
 800204c:	2200      	movs	r2, #0
 800204e:	210c      	movs	r1, #12
 8002050:	482b      	ldr	r0, [pc, #172]	@ (8002100 <MX_GPIO_Init+0x128>)
 8002052:	f002 fafd 	bl	8004650 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : DECODER_A_Pin DECODER_B_Pin */
	GPIO_InitStruct.Pin = DECODER_A_Pin | DECODER_B_Pin;
 8002056:	2303      	movs	r3, #3
 8002058:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800205a:	4b2a      	ldr	r3, [pc, #168]	@ (8002104 <MX_GPIO_Init+0x12c>)
 800205c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800205e:	2301      	movs	r3, #1
 8002060:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002062:	f107 0310 	add.w	r3, r7, #16
 8002066:	4619      	mov	r1, r3
 8002068:	4825      	ldr	r0, [pc, #148]	@ (8002100 <MX_GPIO_Init+0x128>)
 800206a:	f002 f95d 	bl	8004328 <HAL_GPIO_Init>

	/*Configure GPIO pins : PMM1_EN_Pin PWM2_EN_Pin */
	GPIO_InitStruct.Pin = PMM1_EN_Pin | PWM2_EN_Pin;
 800206e:	230c      	movs	r3, #12
 8002070:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002072:	2301      	movs	r3, #1
 8002074:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002076:	2301      	movs	r3, #1
 8002078:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207a:	2302      	movs	r3, #2
 800207c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207e:	f107 0310 	add.w	r3, r7, #16
 8002082:	4619      	mov	r1, r3
 8002084:	481e      	ldr	r0, [pc, #120]	@ (8002100 <MX_GPIO_Init+0x128>)
 8002086:	f002 f94f 	bl	8004328 <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN_WPIERS_PULL_Pin SW_BLINK_LEFT_Pin SW_BLINK_RIGHT_Pin SW_LIGHT_1_Pin
	 SW_LIGHT_2_Pin */
	GPIO_InitStruct.Pin = BTN_WPIERS_PULL_Pin | SW_BLINK_LEFT_Pin
 800208a:	23f8      	movs	r3, #248	@ 0xf8
 800208c:	613b      	str	r3, [r7, #16]
					| SW_BLINK_RIGHT_Pin | SW_LIGHT_1_Pin | SW_LIGHT_2_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002092:	2301      	movs	r3, #1
 8002094:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002096:	f107 0310 	add.w	r3, r7, #16
 800209a:	4619      	mov	r1, r3
 800209c:	481a      	ldr	r0, [pc, #104]	@ (8002108 <MX_GPIO_Init+0x130>)
 800209e:	f002 f943 	bl	8004328 <HAL_GPIO_Init>

	/*Configure GPIO pins : SW_LIGHT_3_Pin SW_LIGHT_4_Pin SW_H_SHIFTER_6_Pin SW_H_SHIFTER_R_Pin */
	GPIO_InitStruct.Pin = SW_LIGHT_3_Pin | SW_LIGHT_4_Pin | SW_H_SHIFTER_6_Pin
 80020a2:	23f0      	movs	r3, #240	@ 0xf0
 80020a4:	613b      	str	r3, [r7, #16]
					| SW_H_SHIFTER_R_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a6:	2300      	movs	r3, #0
 80020a8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020aa:	2301      	movs	r3, #1
 80020ac:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ae:	f107 0310 	add.w	r3, r7, #16
 80020b2:	4619      	mov	r1, r3
 80020b4:	4812      	ldr	r0, [pc, #72]	@ (8002100 <MX_GPIO_Init+0x128>)
 80020b6:	f002 f937 	bl	8004328 <HAL_GPIO_Init>

	/*Configure GPIO pins : SW_WIPERS_1_Pin SW_WIPERS_2_Pin SW_WIPERS_3_Pin SW_H_SHIFTER_1_Pin
	 SW_H_SHIFTER_2_Pin SW_H_SHIFTER_3_Pin SW_H_SHIFTER_4_Pin SW_H_SHIFTER_5_Pin */
	GPIO_InitStruct.Pin = SW_WIPERS_1_Pin | SW_WIPERS_2_Pin | SW_WIPERS_3_Pin
 80020ba:	f64f 0307 	movw	r3, #63495	@ 0xf807
 80020be:	613b      	str	r3, [r7, #16]
					| SW_H_SHIFTER_1_Pin | SW_H_SHIFTER_2_Pin
					| SW_H_SHIFTER_3_Pin | SW_H_SHIFTER_4_Pin
					| SW_H_SHIFTER_5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020c4:	2301      	movs	r3, #1
 80020c6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c8:	f107 0310 	add.w	r3, r7, #16
 80020cc:	4619      	mov	r1, r3
 80020ce:	480f      	ldr	r0, [pc, #60]	@ (800210c <MX_GPIO_Init+0x134>)
 80020d0:	f002 f92a 	bl	8004328 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80020d4:	2200      	movs	r2, #0
 80020d6:	2105      	movs	r1, #5
 80020d8:	2006      	movs	r0, #6
 80020da:	f001 fdba 	bl	8003c52 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80020de:	2006      	movs	r0, #6
 80020e0:	f001 fdd3 	bl	8003c8a <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80020e4:	2200      	movs	r2, #0
 80020e6:	2105      	movs	r1, #5
 80020e8:	2007      	movs	r0, #7
 80020ea:	f001 fdb2 	bl	8003c52 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80020ee:	2007      	movs	r0, #7
 80020f0:	f001 fdcb 	bl	8003c8a <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80020f4:	bf00      	nop
 80020f6:	3720      	adds	r7, #32
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40021000 	.word	0x40021000
 8002100:	40011000 	.word	0x40011000
 8002104:	10310000 	.word	0x10310000
 8002108:	40010800 	.word	0x40010800
 800210c:	40010c00 	.word	0x40010c00

08002110 <StartLEDTask>:
 * @brief  Function implementing the LEDTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLEDTask */
void StartLEDTask(void const *argument) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
	/* init code for USB_DEVICE */
	MX_USB_DEVICE_Init();
 8002118:	f00c f94e 	bl	800e3b8 <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 5 */
	uint32_t duty_cycle = 0;   // 
 800211c:	2300      	movs	r3, #0
 800211e:	60fb      	str	r3, [r7, #12]
	int32_t step = 10;         // 
 8002120:	230a      	movs	r3, #10
 8002122:	60bb      	str	r3, [r7, #8]
	/* Infinite loop */
	for (;;) {
		osDelay(15);
 8002124:	200f      	movs	r0, #15
 8002126:	f009 fc87 	bl	800ba38 <osDelay>
		// 
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 800212a:	4b0a      	ldr	r3, [pc, #40]	@ (8002154 <StartLEDTask+0x44>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	635a      	str	r2, [r3, #52]	@ 0x34

		// 
		duty_cycle += step;
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	4413      	add	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]

		// 
		if (duty_cycle >= htim1.Init.Period || duty_cycle <= 0) {
 800213a:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <StartLEDTask+0x44>)
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	429a      	cmp	r2, r3
 8002142:	d202      	bcs.n	800214a <StartLEDTask+0x3a>
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1ec      	bne.n	8002124 <StartLEDTask+0x14>
			step = -step; // 
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	425b      	negs	r3, r3
 800214e:	60bb      	str	r3, [r7, #8]
		osDelay(15);
 8002150:	e7e8      	b.n	8002124 <StartLEDTask+0x14>
 8002152:	bf00      	nop
 8002154:	20000f50 	.word	0x20000f50

08002158 <StartUSBOutputTask>:
 * @brief Function implementing the USBOutputTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartUSBOutputTask */
void StartUSBOutputTask(void const *argument) {
 8002158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800215c:	b093      	sub	sp, #76	@ 0x4c
 800215e:	af06      	add	r7, sp, #24
 8002160:	61f8      	str	r0, [r7, #28]
	/* USER CODE BEGIN StartUSBOutputTask */
	/* Infinite loop */
	for (;;) {
		if (USB_Out_Flag) {
 8002162:	4ba5      	ldr	r3, [pc, #660]	@ (80023f8 <StartUSBOutputTask+0x2a0>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d0fb      	beq.n	8002162 <StartUSBOutputTask+0xa>

			switch (USB_Out_Buffer[0]) {
 800216a:	4ba4      	ldr	r3, [pc, #656]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	2b45      	cmp	r3, #69	@ 0x45
 8002170:	f300 8094 	bgt.w	800229c <StartUSBOutputTask+0x144>
 8002174:	2b00      	cmp	r3, #0
 8002176:	f340 8399 	ble.w	80028ac <StartUSBOutputTask+0x754>
 800217a:	3b01      	subs	r3, #1
 800217c:	2b44      	cmp	r3, #68	@ 0x44
 800217e:	f200 8395 	bhi.w	80028ac <StartUSBOutputTask+0x754>
 8002182:	a201      	add	r2, pc, #4	@ (adr r2, 8002188 <StartUSBOutputTask+0x30>)
 8002184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002188:	080022a5 	.word	0x080022a5
 800218c:	08002341 	.word	0x08002341
 8002190:	0800235f 	.word	0x0800235f
 8002194:	08002401 	.word	0x08002401
 8002198:	0800244f 	.word	0x0800244f
 800219c:	0800246d 	.word	0x0800246d
 80021a0:	080028ad 	.word	0x080028ad
 80021a4:	080028ad 	.word	0x080028ad
 80021a8:	080028ad 	.word	0x080028ad
 80021ac:	080024a1 	.word	0x080024a1
 80021b0:	080024eb 	.word	0x080024eb
 80021b4:	080028ad 	.word	0x080028ad
 80021b8:	080028ad 	.word	0x080028ad
 80021bc:	080028ad 	.word	0x080028ad
 80021c0:	080028ad 	.word	0x080028ad
 80021c4:	080028ad 	.word	0x080028ad
 80021c8:	080028ad 	.word	0x080028ad
 80021cc:	080028ad 	.word	0x080028ad
 80021d0:	080028ad 	.word	0x080028ad
 80021d4:	080028ad 	.word	0x080028ad
 80021d8:	080028ad 	.word	0x080028ad
 80021dc:	080028ad 	.word	0x080028ad
 80021e0:	080028ad 	.word	0x080028ad
 80021e4:	080028ad 	.word	0x080028ad
 80021e8:	080028ad 	.word	0x080028ad
 80021ec:	080028ad 	.word	0x080028ad
 80021f0:	080028ad 	.word	0x080028ad
 80021f4:	080028ad 	.word	0x080028ad
 80021f8:	080028ad 	.word	0x080028ad
 80021fc:	080028ad 	.word	0x080028ad
 8002200:	080028ad 	.word	0x080028ad
 8002204:	080028ad 	.word	0x080028ad
 8002208:	080028ad 	.word	0x080028ad
 800220c:	080028ad 	.word	0x080028ad
 8002210:	080028ad 	.word	0x080028ad
 8002214:	080028ad 	.word	0x080028ad
 8002218:	080028ad 	.word	0x080028ad
 800221c:	080028ad 	.word	0x080028ad
 8002220:	080028ad 	.word	0x080028ad
 8002224:	080028ad 	.word	0x080028ad
 8002228:	080028ad 	.word	0x080028ad
 800222c:	080028ad 	.word	0x080028ad
 8002230:	080028ad 	.word	0x080028ad
 8002234:	080028ad 	.word	0x080028ad
 8002238:	080028ad 	.word	0x080028ad
 800223c:	080028ad 	.word	0x080028ad
 8002240:	080028ad 	.word	0x080028ad
 8002244:	080028ad 	.word	0x080028ad
 8002248:	080028ad 	.word	0x080028ad
 800224c:	080028ad 	.word	0x080028ad
 8002250:	080028ad 	.word	0x080028ad
 8002254:	080028ad 	.word	0x080028ad
 8002258:	080028ad 	.word	0x080028ad
 800225c:	080028ad 	.word	0x080028ad
 8002260:	080028ad 	.word	0x080028ad
 8002264:	080028ad 	.word	0x080028ad
 8002268:	080028ad 	.word	0x080028ad
 800226c:	080028ad 	.word	0x080028ad
 8002270:	080028ad 	.word	0x080028ad
 8002274:	080028ad 	.word	0x080028ad
 8002278:	080028ad 	.word	0x080028ad
 800227c:	080028ad 	.word	0x080028ad
 8002280:	080028ad 	.word	0x080028ad
 8002284:	08002579 	.word	0x08002579
 8002288:	080028ad 	.word	0x080028ad
 800228c:	080028ad 	.word	0x080028ad
 8002290:	080028ad 	.word	0x080028ad
 8002294:	080028ad 	.word	0x080028ad
 8002298:	0800256d 	.word	0x0800256d
 800229c:	2b64      	cmp	r3, #100	@ 0x64
 800229e:	f000 8178 	beq.w	8002592 <StartUSBOutputTask+0x43a>
					break;
				}
				break;
			default:
				// Unknown report ID, handle error or ignore
				break;
 80022a2:	e303      	b.n	80028ac <StartUSBOutputTask+0x754>
				Set_Effect_Parameter((uint8_t) USB_Out_Buffer[1],
 80022a4:	4b55      	ldr	r3, [pc, #340]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80022a6:	f893 8001 	ldrb.w	r8, [r3, #1]
								(Effect_TypeDef) USB_Out_Buffer[2],
 80022aa:	4b54      	ldr	r3, [pc, #336]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80022ac:	f893 9002 	ldrb.w	r9, [r3, #2]
												(USB_Out_Buffer[3]
 80022b0:	4b52      	ldr	r3, [pc, #328]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80022b2:	78db      	ldrb	r3, [r3, #3]
 80022b4:	461a      	mov	r2, r3
																| (USB_Out_Buffer[4]
 80022b6:	4b51      	ldr	r3, [pc, #324]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80022b8:	791b      	ldrb	r3, [r3, #4]
																				<< 8)))
 80022ba:	021b      	lsls	r3, r3, #8
																| (USB_Out_Buffer[4]
 80022bc:	4313      	orrs	r3, r2
								(uint16_t) (fabs(
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe f910 	bl	80004e4 <__aeabi_i2d>
 80022c4:	4602      	mov	r2, r0
 80022c6:	460b      	mov	r3, r1
 80022c8:	4692      	mov	sl, r2
 80022ca:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
				Set_Effect_Parameter((uint8_t) USB_Out_Buffer[1],
 80022ce:	a348      	add	r3, pc, #288	@ (adr r3, 80023f0 <StartUSBOutputTask+0x298>)
 80022d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d4:	4650      	mov	r0, sl
 80022d6:	4659      	mov	r1, fp
 80022d8:	f7fe fbf4 	bl	8000ac4 <__aeabi_dcmpge>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d002      	beq.n	80022e8 <StartUSBOutputTask+0x190>
 80022e2:	f247 5531 	movw	r5, #30001	@ 0x7531
 80022e6:	e007      	b.n	80022f8 <StartUSBOutputTask+0x1a0>
												(USB_Out_Buffer[3]
 80022e8:	4b44      	ldr	r3, [pc, #272]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80022ea:	78db      	ldrb	r3, [r3, #3]
 80022ec:	461a      	mov	r2, r3
																| (USB_Out_Buffer[4]
 80022ee:	4b43      	ldr	r3, [pc, #268]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80022f0:	791b      	ldrb	r3, [r3, #4]
																				<< 8))),
 80022f2:	021b      	lsls	r3, r3, #8
																| (USB_Out_Buffer[4]
 80022f4:	4313      	orrs	r3, r2
				Set_Effect_Parameter((uint8_t) USB_Out_Buffer[1],
 80022f6:	b29d      	uxth	r5, r3
								(uint8_t) USB_Out_Buffer[5],
 80022f8:	4b40      	ldr	r3, [pc, #256]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80022fa:	f893 c005 	ldrb.w	ip, [r3, #5]
								(uint8_t) USB_Out_Buffer[6],
 80022fe:	4b3f      	ldr	r3, [pc, #252]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002300:	799e      	ldrb	r6, [r3, #6]
								(uint16_t) (USB_Out_Buffer[7]
 8002302:	4b3e      	ldr	r3, [pc, #248]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002304:	79db      	ldrb	r3, [r3, #7]
 8002306:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[8] << 8)),
 8002308:	4b3c      	ldr	r3, [pc, #240]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 800230a:	7a1b      	ldrb	r3, [r3, #8]
 800230c:	021b      	lsls	r3, r3, #8
 800230e:	b21b      	sxth	r3, r3
 8002310:	4313      	orrs	r3, r2
 8002312:	b21b      	sxth	r3, r3
				Set_Effect_Parameter((uint8_t) USB_Out_Buffer[1],
 8002314:	b29c      	uxth	r4, r3
								(uint8_t) USB_Out_Buffer[9],
 8002316:	4b39      	ldr	r3, [pc, #228]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002318:	7a58      	ldrb	r0, [r3, #9]
								(uint8_t) USB_Out_Buffer[10],
 800231a:	4b38      	ldr	r3, [pc, #224]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 800231c:	7a99      	ldrb	r1, [r3, #10]
								(uint8_t) USB_Out_Buffer[11],
 800231e:	4b37      	ldr	r3, [pc, #220]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002320:	7ada      	ldrb	r2, [r3, #11]
								(uint8_t) USB_Out_Buffer[12]);
 8002322:	4b36      	ldr	r3, [pc, #216]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002324:	7b1b      	ldrb	r3, [r3, #12]
				Set_Effect_Parameter((uint8_t) USB_Out_Buffer[1],
 8002326:	9305      	str	r3, [sp, #20]
 8002328:	9204      	str	r2, [sp, #16]
 800232a:	9103      	str	r1, [sp, #12]
 800232c:	9002      	str	r0, [sp, #8]
 800232e:	9401      	str	r4, [sp, #4]
 8002330:	9600      	str	r6, [sp, #0]
 8002332:	4663      	mov	r3, ip
 8002334:	462a      	mov	r2, r5
 8002336:	4649      	mov	r1, r9
 8002338:	4640      	mov	r0, r8
 800233a:	f00d f8d9 	bl	800f4f0 <Set_Effect_Parameter>
				break;
 800233e:	e2ba      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				Add_Envelope_PB((uint8_t) USB_Out_Buffer[1],
 8002340:	4b2e      	ldr	r3, [pc, #184]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002342:	7858      	ldrb	r0, [r3, #1]
								(uint8_t) USB_Out_Buffer[2],
 8002344:	4b2d      	ldr	r3, [pc, #180]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002346:	7899      	ldrb	r1, [r3, #2]
								(uint8_t) USB_Out_Buffer[3],
 8002348:	4b2c      	ldr	r3, [pc, #176]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 800234a:	78da      	ldrb	r2, [r3, #3]
								(uint8_t) USB_Out_Buffer[4],
 800234c:	4b2b      	ldr	r3, [pc, #172]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 800234e:	791c      	ldrb	r4, [r3, #4]
								(uint8_t) USB_Out_Buffer[5]);
 8002350:	4b2a      	ldr	r3, [pc, #168]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002352:	795b      	ldrb	r3, [r3, #5]
				Add_Envelope_PB((uint8_t) USB_Out_Buffer[1],
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	4623      	mov	r3, r4
 8002358:	f00d f9d4 	bl	800f704 <Add_Envelope_PB>
				break;
 800235c:	e2ab      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				Add_Condition_PB((uint8_t) USB_Out_Buffer[1],
 800235e:	4b27      	ldr	r3, [pc, #156]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002360:	785c      	ldrb	r4, [r3, #1]
								(int16_t) (USB_Out_Buffer[2]
 8002362:	4b26      	ldr	r3, [pc, #152]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002364:	789b      	ldrb	r3, [r3, #2]
 8002366:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[3] << 8)),
 8002368:	4b24      	ldr	r3, [pc, #144]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 800236a:	78db      	ldrb	r3, [r3, #3]
 800236c:	021b      	lsls	r3, r3, #8
				Add_Condition_PB((uint8_t) USB_Out_Buffer[1],
 800236e:	b21b      	sxth	r3, r3
 8002370:	4313      	orrs	r3, r2
 8002372:	b21d      	sxth	r5, r3
								(int16_t) (USB_Out_Buffer[4]
 8002374:	4b21      	ldr	r3, [pc, #132]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002376:	791b      	ldrb	r3, [r3, #4]
 8002378:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[5] << 8)),
 800237a:	4b20      	ldr	r3, [pc, #128]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 800237c:	795b      	ldrb	r3, [r3, #5]
 800237e:	021b      	lsls	r3, r3, #8
				Add_Condition_PB((uint8_t) USB_Out_Buffer[1],
 8002380:	b21b      	sxth	r3, r3
 8002382:	4313      	orrs	r3, r2
 8002384:	b21e      	sxth	r6, r3
								(int16_t) (USB_Out_Buffer[6]
 8002386:	4b1d      	ldr	r3, [pc, #116]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 8002388:	799b      	ldrb	r3, [r3, #6]
 800238a:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[7] << 8)),
 800238c:	4b1b      	ldr	r3, [pc, #108]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 800238e:	79db      	ldrb	r3, [r3, #7]
 8002390:	021b      	lsls	r3, r3, #8
				Add_Condition_PB((uint8_t) USB_Out_Buffer[1],
 8002392:	b21b      	sxth	r3, r3
 8002394:	4313      	orrs	r3, r2
 8002396:	fa0f fc83 	sxth.w	ip, r3
								(uint16_t) (USB_Out_Buffer[8]
 800239a:	4b18      	ldr	r3, [pc, #96]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 800239c:	7a1b      	ldrb	r3, [r3, #8]
 800239e:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[9] << 8)),
 80023a0:	4b16      	ldr	r3, [pc, #88]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80023a2:	7a5b      	ldrb	r3, [r3, #9]
 80023a4:	021b      	lsls	r3, r3, #8
 80023a6:	b21b      	sxth	r3, r3
 80023a8:	4313      	orrs	r3, r2
 80023aa:	b21b      	sxth	r3, r3
				Add_Condition_PB((uint8_t) USB_Out_Buffer[1],
 80023ac:	b298      	uxth	r0, r3
								(uint16_t) (USB_Out_Buffer[10]
 80023ae:	4b13      	ldr	r3, [pc, #76]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80023b0:	7a9b      	ldrb	r3, [r3, #10]
 80023b2:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[11] << 8)),
 80023b4:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80023b6:	7adb      	ldrb	r3, [r3, #11]
 80023b8:	021b      	lsls	r3, r3, #8
 80023ba:	b21b      	sxth	r3, r3
 80023bc:	4313      	orrs	r3, r2
 80023be:	b21b      	sxth	r3, r3
				Add_Condition_PB((uint8_t) USB_Out_Buffer[1],
 80023c0:	b299      	uxth	r1, r3
								(uint16_t) (USB_Out_Buffer[12]
 80023c2:	4b0e      	ldr	r3, [pc, #56]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80023c4:	7b1b      	ldrb	r3, [r3, #12]
 80023c6:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[13] << 8)));
 80023c8:	4b0c      	ldr	r3, [pc, #48]	@ (80023fc <StartUSBOutputTask+0x2a4>)
 80023ca:	7b5b      	ldrb	r3, [r3, #13]
 80023cc:	021b      	lsls	r3, r3, #8
 80023ce:	b21b      	sxth	r3, r3
 80023d0:	4313      	orrs	r3, r2
 80023d2:	b21b      	sxth	r3, r3
				Add_Condition_PB((uint8_t) USB_Out_Buffer[1],
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	9302      	str	r3, [sp, #8]
 80023d8:	9101      	str	r1, [sp, #4]
 80023da:	9000      	str	r0, [sp, #0]
 80023dc:	4663      	mov	r3, ip
 80023de:	4632      	mov	r2, r6
 80023e0:	4629      	mov	r1, r5
 80023e2:	4620      	mov	r0, r4
 80023e4:	f00d fa52 	bl	800f88c <Add_Condition_PB>
				break;
 80023e8:	e265      	b.n	80028b6 <StartUSBOutputTask+0x75e>
 80023ea:	bf00      	nop
 80023ec:	f3af 8000 	nop.w
 80023f0:	00000000 	.word	0x00000000
 80023f4:	40dd4c40 	.word	0x40dd4c40
 80023f8:	20003668 	.word	0x20003668
 80023fc:	2000366c 	.word	0x2000366c
				Add_Periodic_PB((uint8_t) USB_Out_Buffer[1],
 8002400:	4b9d      	ldr	r3, [pc, #628]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002402:	7858      	ldrb	r0, [r3, #1]
								(uint8_t) USB_Out_Buffer[2],
 8002404:	4b9c      	ldr	r3, [pc, #624]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002406:	7899      	ldrb	r1, [r3, #2]
								(uint16_t) (USB_Out_Buffer[3]
 8002408:	4b9b      	ldr	r3, [pc, #620]	@ (8002678 <StartUSBOutputTask+0x520>)
 800240a:	78db      	ldrb	r3, [r3, #3]
 800240c:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[4] << 8)),
 800240e:	4b9a      	ldr	r3, [pc, #616]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002410:	791b      	ldrb	r3, [r3, #4]
 8002412:	021b      	lsls	r3, r3, #8
 8002414:	b21b      	sxth	r3, r3
 8002416:	4313      	orrs	r3, r2
 8002418:	b21b      	sxth	r3, r3
				Add_Periodic_PB((uint8_t) USB_Out_Buffer[1],
 800241a:	b29c      	uxth	r4, r3
								(int16_t) (USB_Out_Buffer[5]
 800241c:	4b96      	ldr	r3, [pc, #600]	@ (8002678 <StartUSBOutputTask+0x520>)
 800241e:	795b      	ldrb	r3, [r3, #5]
 8002420:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[6] << 8)),
 8002422:	4b95      	ldr	r3, [pc, #596]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002424:	799b      	ldrb	r3, [r3, #6]
 8002426:	021b      	lsls	r3, r3, #8
				Add_Periodic_PB((uint8_t) USB_Out_Buffer[1],
 8002428:	b21b      	sxth	r3, r3
 800242a:	4313      	orrs	r3, r2
 800242c:	b21d      	sxth	r5, r3
								(uint16_t) (USB_Out_Buffer[7]
 800242e:	4b92      	ldr	r3, [pc, #584]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002430:	79db      	ldrb	r3, [r3, #7]
 8002432:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[8] << 8)));
 8002434:	4b90      	ldr	r3, [pc, #576]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002436:	7a1b      	ldrb	r3, [r3, #8]
 8002438:	021b      	lsls	r3, r3, #8
 800243a:	b21b      	sxth	r3, r3
 800243c:	4313      	orrs	r3, r2
 800243e:	b21b      	sxth	r3, r3
				Add_Periodic_PB((uint8_t) USB_Out_Buffer[1],
 8002440:	b29b      	uxth	r3, r3
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	462b      	mov	r3, r5
 8002446:	4622      	mov	r2, r4
 8002448:	f00d f9be 	bl	800f7c8 <Add_Periodic_PB>
				break;
 800244c:	e233      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				Add_Constant_Force_PB((uint8_t) USB_Out_Buffer[1],
 800244e:	4b8a      	ldr	r3, [pc, #552]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002450:	7858      	ldrb	r0, [r3, #1]
								(int16_t) (USB_Out_Buffer[2]
 8002452:	4b89      	ldr	r3, [pc, #548]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002454:	789b      	ldrb	r3, [r3, #2]
 8002456:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[3] << 8)));
 8002458:	4b87      	ldr	r3, [pc, #540]	@ (8002678 <StartUSBOutputTask+0x520>)
 800245a:	78db      	ldrb	r3, [r3, #3]
 800245c:	021b      	lsls	r3, r3, #8
				Add_Constant_Force_PB((uint8_t) USB_Out_Buffer[1],
 800245e:	b21b      	sxth	r3, r3
 8002460:	4313      	orrs	r3, r2
 8002462:	b21b      	sxth	r3, r3
 8002464:	4619      	mov	r1, r3
 8002466:	f00d f8c9 	bl	800f5fc <Add_Constant_Force_PB>
				break;
 800246a:	e224      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				Add_Ramp_Force_PB((uint8_t) USB_Out_Buffer[1], (uint16_t) (USB_Out_Buffer[2]
 800246c:	4b82      	ldr	r3, [pc, #520]	@ (8002678 <StartUSBOutputTask+0x520>)
 800246e:	7858      	ldrb	r0, [r3, #1]
 8002470:	4b81      	ldr	r3, [pc, #516]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002472:	789b      	ldrb	r3, [r3, #2]
 8002474:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[3] << 8)), (uint16_t) (USB_Out_Buffer[4]
 8002476:	4b80      	ldr	r3, [pc, #512]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002478:	78db      	ldrb	r3, [r3, #3]
 800247a:	021b      	lsls	r3, r3, #8
 800247c:	b21b      	sxth	r3, r3
 800247e:	4313      	orrs	r3, r2
 8002480:	b21b      	sxth	r3, r3
				Add_Ramp_Force_PB((uint8_t) USB_Out_Buffer[1], (uint16_t) (USB_Out_Buffer[2]
 8002482:	b299      	uxth	r1, r3
												| (USB_Out_Buffer[3] << 8)), (uint16_t) (USB_Out_Buffer[4]
 8002484:	4b7c      	ldr	r3, [pc, #496]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002486:	791b      	ldrb	r3, [r3, #4]
 8002488:	b21a      	sxth	r2, r3
												| (USB_Out_Buffer[5] << 8)));
 800248a:	4b7b      	ldr	r3, [pc, #492]	@ (8002678 <StartUSBOutputTask+0x520>)
 800248c:	795b      	ldrb	r3, [r3, #5]
 800248e:	021b      	lsls	r3, r3, #8
 8002490:	b21b      	sxth	r3, r3
 8002492:	4313      	orrs	r3, r2
 8002494:	b21b      	sxth	r3, r3
				Add_Ramp_Force_PB((uint8_t) USB_Out_Buffer[1], (uint16_t) (USB_Out_Buffer[2]
 8002496:	b29b      	uxth	r3, r3
 8002498:	461a      	mov	r2, r3
 800249a:	f00d f8eb 	bl	800f674 <Add_Ramp_Force_PB>
				break;
 800249e:	e20a      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				if (USB_Out_Buffer[2] == 1) {
 80024a0:	4b75      	ldr	r3, [pc, #468]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024a2:	789b      	ldrb	r3, [r3, #2]
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d108      	bne.n	80024ba <StartUSBOutputTask+0x362>
					OP_Effect_Start(USB_Out_Buffer[1], USB_Out_Buffer[3]);
 80024a8:	4b73      	ldr	r3, [pc, #460]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024aa:	785b      	ldrb	r3, [r3, #1]
 80024ac:	4a72      	ldr	r2, [pc, #456]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024ae:	78d2      	ldrb	r2, [r2, #3]
 80024b0:	4611      	mov	r1, r2
 80024b2:	4618      	mov	r0, r3
 80024b4:	f00c fdfa 	bl	800f0ac <OP_Effect_Start>
				break;
 80024b8:	e1fa      	b.n	80028b0 <StartUSBOutputTask+0x758>
				} else if (USB_Out_Buffer[2] == 2) {
 80024ba:	4b6f      	ldr	r3, [pc, #444]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024bc:	789b      	ldrb	r3, [r3, #2]
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d108      	bne.n	80024d4 <StartUSBOutputTask+0x37c>
					OP_Effect_Start_Solo(USB_Out_Buffer[1], USB_Out_Buffer[3]);
 80024c2:	4b6d      	ldr	r3, [pc, #436]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024c4:	785b      	ldrb	r3, [r3, #1]
 80024c6:	4a6c      	ldr	r2, [pc, #432]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024c8:	78d2      	ldrb	r2, [r2, #3]
 80024ca:	4611      	mov	r1, r2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f00c fe41 	bl	800f154 <OP_Effect_Start_Solo>
				break;
 80024d2:	e1ed      	b.n	80028b0 <StartUSBOutputTask+0x758>
				} else if (USB_Out_Buffer[2] == 3) {
 80024d4:	4b68      	ldr	r3, [pc, #416]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024d6:	789b      	ldrb	r3, [r3, #2]
 80024d8:	2b03      	cmp	r3, #3
 80024da:	f040 81e9 	bne.w	80028b0 <StartUSBOutputTask+0x758>
					OP_Effect_Stop(USB_Out_Buffer[1]);
 80024de:	4b66      	ldr	r3, [pc, #408]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024e0:	785b      	ldrb	r3, [r3, #1]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f00c fea6 	bl	800f234 <OP_Effect_Stop>
				break;
 80024e8:	e1e2      	b.n	80028b0 <StartUSBOutputTask+0x758>
				if ((USB_Out_Buffer[1] >> 0) & 1) {
 80024ea:	4b63      	ldr	r3, [pc, #396]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024ec:	785b      	ldrb	r3, [r3, #1]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d002      	beq.n	80024fc <StartUSBOutputTask+0x3a4>
					DC_Enable_Actuators();
 80024f6:	f00c fd33 	bl	800ef60 <DC_Enable_Actuators>
				break;
 80024fa:	e1db      	b.n	80028b4 <StartUSBOutputTask+0x75c>
				} else if ((USB_Out_Buffer[1] >> 1) & 1) {
 80024fc:	4b5e      	ldr	r3, [pc, #376]	@ (8002678 <StartUSBOutputTask+0x520>)
 80024fe:	785b      	ldrb	r3, [r3, #1]
 8002500:	085b      	lsrs	r3, r3, #1
 8002502:	b2db      	uxtb	r3, r3
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	2b00      	cmp	r3, #0
 800250a:	d002      	beq.n	8002512 <StartUSBOutputTask+0x3ba>
					DC_Disable_Actuators();
 800250c:	f00c fd50 	bl	800efb0 <DC_Disable_Actuators>
				break;
 8002510:	e1d0      	b.n	80028b4 <StartUSBOutputTask+0x75c>
				} else if ((USB_Out_Buffer[1] >> 2) & 1) {
 8002512:	4b59      	ldr	r3, [pc, #356]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002514:	785b      	ldrb	r3, [r3, #1]
 8002516:	089b      	lsrs	r3, r3, #2
 8002518:	b2db      	uxtb	r3, r3
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d002      	beq.n	8002528 <StartUSBOutputTask+0x3d0>
					DC_Effect_Stop_All();
 8002522:	f00c fd65 	bl	800eff0 <DC_Effect_Stop_All>
				break;
 8002526:	e1c5      	b.n	80028b4 <StartUSBOutputTask+0x75c>
				} else if ((USB_Out_Buffer[1] >> 3) & 1) {
 8002528:	4b53      	ldr	r3, [pc, #332]	@ (8002678 <StartUSBOutputTask+0x520>)
 800252a:	785b      	ldrb	r3, [r3, #1]
 800252c:	08db      	lsrs	r3, r3, #3
 800252e:	b2db      	uxtb	r3, r3
 8002530:	f003 0301 	and.w	r3, r3, #1
 8002534:	2b00      	cmp	r3, #0
 8002536:	d002      	beq.n	800253e <StartUSBOutputTask+0x3e6>
					DC_Reset();
 8002538:	f00c fd7e 	bl	800f038 <DC_Reset>
				break;
 800253c:	e1ba      	b.n	80028b4 <StartUSBOutputTask+0x75c>
				} else if ((USB_Out_Buffer[1] >> 4) & 1) {
 800253e:	4b4e      	ldr	r3, [pc, #312]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002540:	785b      	ldrb	r3, [r3, #1]
 8002542:	091b      	lsrs	r3, r3, #4
 8002544:	b2db      	uxtb	r3, r3
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	2b00      	cmp	r3, #0
 800254c:	d002      	beq.n	8002554 <StartUSBOutputTask+0x3fc>
					DC_Effect_Pause();
 800254e:	f00c fd89 	bl	800f064 <DC_Effect_Pause>
				break;
 8002552:	e1af      	b.n	80028b4 <StartUSBOutputTask+0x75c>
				} else if ((USB_Out_Buffer[1] >> 5) & 1) {
 8002554:	4b48      	ldr	r3, [pc, #288]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002556:	785b      	ldrb	r3, [r3, #1]
 8002558:	095b      	lsrs	r3, r3, #5
 800255a:	b2db      	uxtb	r3, r3
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 81a7 	beq.w	80028b4 <StartUSBOutputTask+0x75c>
					DC_Effect_Continue();
 8002566:	f00c fd8f 	bl	800f088 <DC_Effect_Continue>
				break;
 800256a:	e1a3      	b.n	80028b4 <StartUSBOutputTask+0x75c>
				Free_Effect_PB(USB_Out_Buffer[1]);
 800256c:	4b42      	ldr	r3, [pc, #264]	@ (8002678 <StartUSBOutputTask+0x520>)
 800256e:	785b      	ldrb	r3, [r3, #1]
 8002570:	4618      	mov	r0, r3
 8002572:	f00d fa01 	bl	800f978 <Free_Effect_PB>
				break;
 8002576:	e19e      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				Synthesizer_Global_Gain = (USB_Out_Buffer[2] << 8)
 8002578:	4b3f      	ldr	r3, [pc, #252]	@ (8002678 <StartUSBOutputTask+0x520>)
 800257a:	789b      	ldrb	r3, [r3, #2]
 800257c:	021b      	lsls	r3, r3, #8
								| USB_Out_Buffer[1];
 800257e:	b21a      	sxth	r2, r3
 8002580:	4b3d      	ldr	r3, [pc, #244]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002582:	785b      	ldrb	r3, [r3, #1]
 8002584:	b21b      	sxth	r3, r3
 8002586:	4313      	orrs	r3, r2
 8002588:	b21b      	sxth	r3, r3
 800258a:	b29a      	uxth	r2, r3
				Synthesizer_Global_Gain = (USB_Out_Buffer[2] << 8)
 800258c:	4b3b      	ldr	r3, [pc, #236]	@ (800267c <StartUSBOutputTask+0x524>)
 800258e:	801a      	strh	r2, [r3, #0]
				break;
 8002590:	e191      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				uint64_t Command = USB_Out_Buffer[1];
 8002592:	4b39      	ldr	r3, [pc, #228]	@ (8002678 <StartUSBOutputTask+0x520>)
 8002594:	785c      	ldrb	r4, [r3, #1]
 8002596:	b2e3      	uxtb	r3, r4
 8002598:	2200      	movs	r2, #0
 800259a:	603b      	str	r3, [r7, #0]
 800259c:	607a      	str	r2, [r7, #4]
 800259e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025a2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
				uint64_t Parameter = Get_uint64_from_buffer(USB_Out_Buffer, 2); //  USB  4 
 80025a6:	2102      	movs	r1, #2
 80025a8:	4833      	ldr	r0, [pc, #204]	@ (8002678 <StartUSBOutputTask+0x520>)
 80025aa:	f7ff fa1a 	bl	80019e2 <Get_uint64_from_buffer>
 80025ae:	4602      	mov	r2, r0
 80025b0:	460b      	mov	r3, r1
 80025b2:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80025b6:	1e63      	subs	r3, r4, #1
 80025b8:	2b14      	cmp	r3, #20
 80025ba:	f200 8175 	bhi.w	80028a8 <StartUSBOutputTask+0x750>
 80025be:	a201      	add	r2, pc, #4	@ (adr r2, 80025c4 <StartUSBOutputTask+0x46c>)
 80025c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025c4:	08002619 	.word	0x08002619
 80025c8:	08002629 	.word	0x08002629
 80025cc:	08002689 	.word	0x08002689
 80025d0:	080026e9 	.word	0x080026e9
 80025d4:	080026fb 	.word	0x080026fb
 80025d8:	0800270d 	.word	0x0800270d
 80025dc:	0800271f 	.word	0x0800271f
 80025e0:	08002731 	.word	0x08002731
 80025e4:	08002743 	.word	0x08002743
 80025e8:	08002755 	.word	0x08002755
 80025ec:	08002767 	.word	0x08002767
 80025f0:	08002779 	.word	0x08002779
 80025f4:	0800278b 	.word	0x0800278b
 80025f8:	0800279d 	.word	0x0800279d
 80025fc:	080027b1 	.word	0x080027b1
 8002600:	080027d7 	.word	0x080027d7
 8002604:	080027fd 	.word	0x080027fd
 8002608:	08002823 	.word	0x08002823
 800260c:	08002849 	.word	0x08002849
 8002610:	0800286f 	.word	0x0800286f
 8002614:	08002895 	.word	0x08002895
					Steering_Wheel.current_angle = 0;
 8002618:	4b19      	ldr	r3, [pc, #100]	@ (8002680 <StartUSBOutputTask+0x528>)
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
					Steering_Wheel.encoder.pulse_count = 0;
 8002620:	4b17      	ldr	r3, [pc, #92]	@ (8002680 <StartUSBOutputTask+0x528>)
 8002622:	2200      	movs	r2, #0
 8002624:	615a      	str	r2, [r3, #20]
					break;
 8002626:	e140      	b.n	80028aa <StartUSBOutputTask+0x752>
					Parameter = (uint16_t) Parameter < 30 ? 30U :
 8002628:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800262c:	b293      	uxth	r3, r2
 800262e:	2b1e      	cmp	r3, #30
 8002630:	bf38      	it	cc
 8002632:	231e      	movcc	r3, #30
 8002634:	b29b      	uxth	r3, r3
 8002636:	b29b      	uxth	r3, r3
 8002638:	2200      	movs	r2, #0
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	617a      	str	r2, [r7, #20]
 800263e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002642:	e9c7 3408 	strd	r3, r4, [r7, #32]
					Steering_Wheel.rotation_range = (uint16_t) Parameter;
 8002646:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800264a:	b292      	uxth	r2, r2
 800264c:	4b0c      	ldr	r3, [pc, #48]	@ (8002680 <StartUSBOutputTask+0x528>)
 800264e:	809a      	strh	r2, [r3, #4]
									(Steering_Wheel.rotation_range
 8002650:	4b0b      	ldr	r3, [pc, #44]	@ (8002680 <StartUSBOutputTask+0x528>)
 8002652:	889b      	ldrh	r3, [r3, #4]
 8002654:	b29b      	uxth	r3, r3
 8002656:	461a      	mov	r2, r3
													* Steering_Wheel.encoder.pulse)
 8002658:	4b09      	ldr	r3, [pc, #36]	@ (8002680 <StartUSBOutputTask+0x528>)
 800265a:	8a1b      	ldrh	r3, [r3, #16]
 800265c:	b29b      	uxth	r3, r3
 800265e:	fb02 f303 	mul.w	r3, r2, r3
													/ 180;
 8002662:	4a08      	ldr	r2, [pc, #32]	@ (8002684 <StartUSBOutputTask+0x52c>)
 8002664:	fb82 1203 	smull	r1, r2, r2, r3
 8002668:	441a      	add	r2, r3
 800266a:	11d2      	asrs	r2, r2, #7
 800266c:	17db      	asrs	r3, r3, #31
 800266e:	1ad3      	subs	r3, r2, r3
					Steering_Wheel.encoder.max_pulses =
 8002670:	4a03      	ldr	r2, [pc, #12]	@ (8002680 <StartUSBOutputTask+0x528>)
 8002672:	6213      	str	r3, [r2, #32]
					break;
 8002674:	e119      	b.n	80028aa <StartUSBOutputTask+0x752>
 8002676:	bf00      	nop
 8002678:	2000366c 	.word	0x2000366c
 800267c:	20003e4a 	.word	0x20003e4a
 8002680:	20000594 	.word	0x20000594
 8002684:	b60b60b7 	.word	0xb60b60b7
					Parameter = (uint16_t) Parameter <= 10 ? 10U :
 8002688:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800268c:	b293      	uxth	r3, r2
 800268e:	2b0a      	cmp	r3, #10
 8002690:	bf38      	it	cc
 8002692:	230a      	movcc	r3, #10
 8002694:	b29b      	uxth	r3, r3
 8002696:	b29b      	uxth	r3, r3
 8002698:	2200      	movs	r2, #0
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	60fa      	str	r2, [r7, #12]
 800269e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80026a2:	e9c7 3408 	strd	r3, r4, [r7, #32]
					Steering_Wheel.encoder.pulse = (uint16_t) Parameter;
 80026a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026aa:	b292      	uxth	r2, r2
 80026ac:	4b84      	ldr	r3, [pc, #528]	@ (80028c0 <StartUSBOutputTask+0x768>)
 80026ae:	821a      	strh	r2, [r3, #16]
									/ (Steering_Wheel.encoder.pulse * 4.0));
 80026b0:	4b83      	ldr	r3, [pc, #524]	@ (80028c0 <StartUSBOutputTask+0x768>)
 80026b2:	8a1b      	ldrh	r3, [r3, #16]
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fd ff14 	bl	80004e4 <__aeabi_i2d>
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	4b80      	ldr	r3, [pc, #512]	@ (80028c4 <StartUSBOutputTask+0x76c>)
 80026c2:	f7fd ff79 	bl	80005b8 <__aeabi_dmul>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	f04f 0000 	mov.w	r0, #0
 80026ce:	497e      	ldr	r1, [pc, #504]	@ (80028c8 <StartUSBOutputTask+0x770>)
 80026d0:	f7fe f89c 	bl	800080c <__aeabi_ddiv>
 80026d4:	4602      	mov	r2, r0
 80026d6:	460b      	mov	r3, r1
					angle_per_pulse = (float_t) (360.0
 80026d8:	4610      	mov	r0, r2
 80026da:	4619      	mov	r1, r3
 80026dc:	f7fe fa64 	bl	8000ba8 <__aeabi_d2f>
 80026e0:	4603      	mov	r3, r0
 80026e2:	4a7a      	ldr	r2, [pc, #488]	@ (80028cc <StartUSBOutputTask+0x774>)
 80026e4:	6013      	str	r3, [r2, #0]
					break;
 80026e6:	e0e0      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 80026e8:	f107 0020 	add.w	r0, r7, #32
 80026ec:	4b78      	ldr	r3, [pc, #480]	@ (80028d0 <StartUSBOutputTask+0x778>)
 80026ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026f2:	2100      	movs	r1, #0
 80026f4:	f7ff f92c 	bl	8001950 <CMD_Set_uint16>
					break;
 80026f8:	e0d7      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 80026fa:	f107 0020 	add.w	r0, r7, #32
 80026fe:	4b75      	ldr	r3, [pc, #468]	@ (80028d4 <StartUSBOutputTask+0x77c>)
 8002700:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002704:	2100      	movs	r1, #0
 8002706:	f7ff f923 	bl	8001950 <CMD_Set_uint16>
					break;
 800270a:	e0ce      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 800270c:	f107 0020 	add.w	r0, r7, #32
 8002710:	4b71      	ldr	r3, [pc, #452]	@ (80028d8 <StartUSBOutputTask+0x780>)
 8002712:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002716:	2100      	movs	r1, #0
 8002718:	f7ff f91a 	bl	8001950 <CMD_Set_uint16>
					break;
 800271c:	e0c5      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 800271e:	f107 0020 	add.w	r0, r7, #32
 8002722:	4b6e      	ldr	r3, [pc, #440]	@ (80028dc <StartUSBOutputTask+0x784>)
 8002724:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002728:	2100      	movs	r1, #0
 800272a:	f7ff f911 	bl	8001950 <CMD_Set_uint16>
					break;
 800272e:	e0bc      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 8002730:	f107 0020 	add.w	r0, r7, #32
 8002734:	4b6a      	ldr	r3, [pc, #424]	@ (80028e0 <StartUSBOutputTask+0x788>)
 8002736:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800273a:	2100      	movs	r1, #0
 800273c:	f7ff f908 	bl	8001950 <CMD_Set_uint16>
					break;
 8002740:	e0b3      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 8002742:	f107 0020 	add.w	r0, r7, #32
 8002746:	4b67      	ldr	r3, [pc, #412]	@ (80028e4 <StartUSBOutputTask+0x78c>)
 8002748:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800274c:	2100      	movs	r1, #0
 800274e:	f7ff f8ff 	bl	8001950 <CMD_Set_uint16>
					break;
 8002752:	e0aa      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 8002754:	f107 0020 	add.w	r0, r7, #32
 8002758:	4b63      	ldr	r3, [pc, #396]	@ (80028e8 <StartUSBOutputTask+0x790>)
 800275a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800275e:	2100      	movs	r1, #0
 8002760:	f7ff f8f6 	bl	8001950 <CMD_Set_uint16>
					break;
 8002764:	e0a1      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 8002766:	f107 0020 	add.w	r0, r7, #32
 800276a:	4b60      	ldr	r3, [pc, #384]	@ (80028ec <StartUSBOutputTask+0x794>)
 800276c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002770:	2100      	movs	r1, #0
 8002772:	f7ff f8ed 	bl	8001950 <CMD_Set_uint16>
					break;
 8002776:	e098      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 8002778:	f107 0020 	add.w	r0, r7, #32
 800277c:	4b5c      	ldr	r3, [pc, #368]	@ (80028f0 <StartUSBOutputTask+0x798>)
 800277e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002782:	2100      	movs	r1, #0
 8002784:	f7ff f8e4 	bl	8001950 <CMD_Set_uint16>
					break;
 8002788:	e08f      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_uint16((uint16_t*) &Parameter, 0U, UINT16_MAX,
 800278a:	f107 0020 	add.w	r0, r7, #32
 800278e:	4b59      	ldr	r3, [pc, #356]	@ (80028f4 <StartUSBOutputTask+0x79c>)
 8002790:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002794:	2100      	movs	r1, #0
 8002796:	f7ff f8db 	bl	8001950 <CMD_Set_uint16>
					break;
 800279a:	e086      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_float_from_buffer(USB_Out_Buffer, 2, 0.0f,
 800279c:	4b56      	ldr	r3, [pc, #344]	@ (80028f8 <StartUSBOutputTask+0x7a0>)
 800279e:	9300      	str	r3, [sp, #0]
 80027a0:	4b56      	ldr	r3, [pc, #344]	@ (80028fc <StartUSBOutputTask+0x7a4>)
 80027a2:	f04f 0200 	mov.w	r2, #0
 80027a6:	2102      	movs	r1, #2
 80027a8:	4855      	ldr	r0, [pc, #340]	@ (8002900 <StartUSBOutputTask+0x7a8>)
 80027aa:	f7ff f8f3 	bl	8001994 <CMD_Set_float_from_buffer>
					break;
 80027ae:	e07c      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_float_from_buffer(USB_Out_Buffer, 2, 0.0f,
 80027b0:	4b54      	ldr	r3, [pc, #336]	@ (8002904 <StartUSBOutputTask+0x7ac>)
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	4b51      	ldr	r3, [pc, #324]	@ (80028fc <StartUSBOutputTask+0x7a4>)
 80027b6:	f04f 0200 	mov.w	r2, #0
 80027ba:	2102      	movs	r1, #2
 80027bc:	4850      	ldr	r0, [pc, #320]	@ (8002900 <StartUSBOutputTask+0x7a8>)
 80027be:	f7ff f8e9 	bl	8001994 <CMD_Set_float_from_buffer>
					Spring_PID_Init(&spring_pid, Spring_Kp, Spring_Ki,
 80027c2:	4b50      	ldr	r3, [pc, #320]	@ (8002904 <StartUSBOutputTask+0x7ac>)
 80027c4:	6819      	ldr	r1, [r3, #0]
 80027c6:	4b50      	ldr	r3, [pc, #320]	@ (8002908 <StartUSBOutputTask+0x7b0>)
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	4b50      	ldr	r3, [pc, #320]	@ (800290c <StartUSBOutputTask+0x7b4>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4850      	ldr	r0, [pc, #320]	@ (8002910 <StartUSBOutputTask+0x7b8>)
 80027d0:	f00d f9c2 	bl	800fb58 <Spring_PID_Init>
					break;
 80027d4:	e069      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_float_from_buffer(USB_Out_Buffer, 2, 0.0f,
 80027d6:	4b4c      	ldr	r3, [pc, #304]	@ (8002908 <StartUSBOutputTask+0x7b0>)
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	4b48      	ldr	r3, [pc, #288]	@ (80028fc <StartUSBOutputTask+0x7a4>)
 80027dc:	f04f 0200 	mov.w	r2, #0
 80027e0:	2102      	movs	r1, #2
 80027e2:	4847      	ldr	r0, [pc, #284]	@ (8002900 <StartUSBOutputTask+0x7a8>)
 80027e4:	f7ff f8d6 	bl	8001994 <CMD_Set_float_from_buffer>
					Spring_PID_Init(&spring_pid, Spring_Kp, Spring_Ki,
 80027e8:	4b46      	ldr	r3, [pc, #280]	@ (8002904 <StartUSBOutputTask+0x7ac>)
 80027ea:	6819      	ldr	r1, [r3, #0]
 80027ec:	4b46      	ldr	r3, [pc, #280]	@ (8002908 <StartUSBOutputTask+0x7b0>)
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	4b46      	ldr	r3, [pc, #280]	@ (800290c <StartUSBOutputTask+0x7b4>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4846      	ldr	r0, [pc, #280]	@ (8002910 <StartUSBOutputTask+0x7b8>)
 80027f6:	f00d f9af 	bl	800fb58 <Spring_PID_Init>
					break;
 80027fa:	e056      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_float_from_buffer(USB_Out_Buffer, 2, 0.0f,
 80027fc:	4b43      	ldr	r3, [pc, #268]	@ (800290c <StartUSBOutputTask+0x7b4>)
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	4b3e      	ldr	r3, [pc, #248]	@ (80028fc <StartUSBOutputTask+0x7a4>)
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	2102      	movs	r1, #2
 8002808:	483d      	ldr	r0, [pc, #244]	@ (8002900 <StartUSBOutputTask+0x7a8>)
 800280a:	f7ff f8c3 	bl	8001994 <CMD_Set_float_from_buffer>
					Spring_PID_Init(&spring_pid, Spring_Kp, Spring_Ki,
 800280e:	4b3d      	ldr	r3, [pc, #244]	@ (8002904 <StartUSBOutputTask+0x7ac>)
 8002810:	6819      	ldr	r1, [r3, #0]
 8002812:	4b3d      	ldr	r3, [pc, #244]	@ (8002908 <StartUSBOutputTask+0x7b0>)
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	4b3d      	ldr	r3, [pc, #244]	@ (800290c <StartUSBOutputTask+0x7b4>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	483d      	ldr	r0, [pc, #244]	@ (8002910 <StartUSBOutputTask+0x7b8>)
 800281c:	f00d f99c 	bl	800fb58 <Spring_PID_Init>
					break;
 8002820:	e043      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_float_from_buffer(USB_Out_Buffer, 2, 0.0f,
 8002822:	4b3c      	ldr	r3, [pc, #240]	@ (8002914 <StartUSBOutputTask+0x7bc>)
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	4b35      	ldr	r3, [pc, #212]	@ (80028fc <StartUSBOutputTask+0x7a4>)
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	2102      	movs	r1, #2
 800282e:	4834      	ldr	r0, [pc, #208]	@ (8002900 <StartUSBOutputTask+0x7a8>)
 8002830:	f7ff f8b0 	bl	8001994 <CMD_Set_float_from_buffer>
					SL_PID_Init(&sl_pid, SL_KP, SL_KI, SL_KD);
 8002834:	4b37      	ldr	r3, [pc, #220]	@ (8002914 <StartUSBOutputTask+0x7bc>)
 8002836:	6819      	ldr	r1, [r3, #0]
 8002838:	4b37      	ldr	r3, [pc, #220]	@ (8002918 <StartUSBOutputTask+0x7c0>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4b37      	ldr	r3, [pc, #220]	@ (800291c <StartUSBOutputTask+0x7c4>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4837      	ldr	r0, [pc, #220]	@ (8002920 <StartUSBOutputTask+0x7c8>)
 8002842:	f7fe fd83 	bl	800134c <SL_PID_Init>
					break;
 8002846:	e030      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_float_from_buffer(USB_Out_Buffer, 2, 0.0f,
 8002848:	4b33      	ldr	r3, [pc, #204]	@ (8002918 <StartUSBOutputTask+0x7c0>)
 800284a:	9300      	str	r3, [sp, #0]
 800284c:	4b2b      	ldr	r3, [pc, #172]	@ (80028fc <StartUSBOutputTask+0x7a4>)
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	2102      	movs	r1, #2
 8002854:	482a      	ldr	r0, [pc, #168]	@ (8002900 <StartUSBOutputTask+0x7a8>)
 8002856:	f7ff f89d 	bl	8001994 <CMD_Set_float_from_buffer>
					SL_PID_Init(&sl_pid, SL_KP, SL_KI, SL_KD);
 800285a:	4b2e      	ldr	r3, [pc, #184]	@ (8002914 <StartUSBOutputTask+0x7bc>)
 800285c:	6819      	ldr	r1, [r3, #0]
 800285e:	4b2e      	ldr	r3, [pc, #184]	@ (8002918 <StartUSBOutputTask+0x7c0>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	4b2e      	ldr	r3, [pc, #184]	@ (800291c <StartUSBOutputTask+0x7c4>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	482e      	ldr	r0, [pc, #184]	@ (8002920 <StartUSBOutputTask+0x7c8>)
 8002868:	f7fe fd70 	bl	800134c <SL_PID_Init>
					break;
 800286c:	e01d      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_float_from_buffer(USB_Out_Buffer, 2, 0.0f,
 800286e:	4b2b      	ldr	r3, [pc, #172]	@ (800291c <StartUSBOutputTask+0x7c4>)
 8002870:	9300      	str	r3, [sp, #0]
 8002872:	4b22      	ldr	r3, [pc, #136]	@ (80028fc <StartUSBOutputTask+0x7a4>)
 8002874:	f04f 0200 	mov.w	r2, #0
 8002878:	2102      	movs	r1, #2
 800287a:	4821      	ldr	r0, [pc, #132]	@ (8002900 <StartUSBOutputTask+0x7a8>)
 800287c:	f7ff f88a 	bl	8001994 <CMD_Set_float_from_buffer>
					SL_PID_Init(&sl_pid, SL_KP, SL_KI, SL_KD);
 8002880:	4b24      	ldr	r3, [pc, #144]	@ (8002914 <StartUSBOutputTask+0x7bc>)
 8002882:	6819      	ldr	r1, [r3, #0]
 8002884:	4b24      	ldr	r3, [pc, #144]	@ (8002918 <StartUSBOutputTask+0x7c0>)
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	4b24      	ldr	r3, [pc, #144]	@ (800291c <StartUSBOutputTask+0x7c4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4824      	ldr	r0, [pc, #144]	@ (8002920 <StartUSBOutputTask+0x7c8>)
 800288e:	f7fe fd5d 	bl	800134c <SL_PID_Init>
					break;
 8002892:	e00a      	b.n	80028aa <StartUSBOutputTask+0x752>
					CMD_Set_float_from_buffer(USB_Out_Buffer, 2, 0.0f,
 8002894:	4b23      	ldr	r3, [pc, #140]	@ (8002924 <StartUSBOutputTask+0x7cc>)
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	4b18      	ldr	r3, [pc, #96]	@ (80028fc <StartUSBOutputTask+0x7a4>)
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	2102      	movs	r1, #2
 80028a0:	4817      	ldr	r0, [pc, #92]	@ (8002900 <StartUSBOutputTask+0x7a8>)
 80028a2:	f7ff f877 	bl	8001994 <CMD_Set_float_from_buffer>
					break;
 80028a6:	e000      	b.n	80028aa <StartUSBOutputTask+0x752>
					break;
 80028a8:	bf00      	nop
				break;
 80028aa:	e004      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				break;
 80028ac:	bf00      	nop
 80028ae:	e002      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				break;
 80028b0:	bf00      	nop
 80028b2:	e000      	b.n	80028b6 <StartUSBOutputTask+0x75e>
				break;
 80028b4:	bf00      	nop
			}	//End switch

			USB_Out_Flag = 0;
 80028b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002928 <StartUSBOutputTask+0x7d0>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
		if (USB_Out_Flag) {
 80028bc:	e451      	b.n	8002162 <StartUSBOutputTask+0xa>
 80028be:	bf00      	nop
 80028c0:	20000594 	.word	0x20000594
 80028c4:	40100000 	.word	0x40100000
 80028c8:	40768000 	.word	0x40768000
 80028cc:	2000105c 	.word	0x2000105c
 80028d0:	20000010 	.word	0x20000010
 80028d4:	20000012 	.word	0x20000012
 80028d8:	20000014 	.word	0x20000014
 80028dc:	20000016 	.word	0x20000016
 80028e0:	20000018 	.word	0x20000018
 80028e4:	2000001a 	.word	0x2000001a
 80028e8:	20000578 	.word	0x20000578
 80028ec:	2000057a 	.word	0x2000057a
 80028f0:	2000057c 	.word	0x2000057c
 80028f4:	2000057e 	.word	0x2000057e
 80028f8:	20000580 	.word	0x20000580
 80028fc:	7f7fffff 	.word	0x7f7fffff
 8002900:	2000366c 	.word	0x2000366c
 8002904:	20000588 	.word	0x20000588
 8002908:	2000058c 	.word	0x2000058c
 800290c:	20000590 	.word	0x20000590
 8002910:	20003e50 	.word	0x20003e50
 8002914:	20000004 	.word	0x20000004
 8002918:	20000008 	.word	0x20000008
 800291c:	2000000c 	.word	0x2000000c
 8002920:	20001044 	.word	0x20001044
 8002924:	20000584 	.word	0x20000584
 8002928:	20003668 	.word	0x20003668

0800292c <StartSynthesizerTask>:
 * @brief Function implementing the SynthesizerTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSynthesizerTask */
void StartSynthesizerTask(void const *argument) {
 800292c:	b590      	push	{r4, r7, lr}
 800292e:	b089      	sub	sp, #36	@ 0x24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartSynthesizerTask */
	uint8_t effect_running_flag = 0;
 8002934:	2300      	movs	r3, #0
 8002936:	77fb      	strb	r3, [r7, #31]
	angle_per_pulse = (float_t) (360.0
					/ ((float_t) Steering_Wheel.encoder.pulse * 4.0));
 8002938:	4b76      	ldr	r3, [pc, #472]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 800293a:	8a1b      	ldrh	r3, [r3, #16]
 800293c:	b29b      	uxth	r3, r3
 800293e:	4618      	mov	r0, r3
 8002940:	f7fe fa38 	bl	8000db4 <__aeabi_ui2f>
 8002944:	4603      	mov	r3, r0
 8002946:	4618      	mov	r0, r3
 8002948:	f7fd fdde 	bl	8000508 <__aeabi_f2d>
 800294c:	f04f 0200 	mov.w	r2, #0
 8002950:	4b71      	ldr	r3, [pc, #452]	@ (8002b18 <StartSynthesizerTask+0x1ec>)
 8002952:	f7fd fe31 	bl	80005b8 <__aeabi_dmul>
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	f04f 0000 	mov.w	r0, #0
 800295e:	496f      	ldr	r1, [pc, #444]	@ (8002b1c <StartSynthesizerTask+0x1f0>)
 8002960:	f7fd ff54 	bl	800080c <__aeabi_ddiv>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
	angle_per_pulse = (float_t) (360.0
 8002968:	4610      	mov	r0, r2
 800296a:	4619      	mov	r1, r3
 800296c:	f7fe f91c 	bl	8000ba8 <__aeabi_d2f>
 8002970:	4603      	mov	r3, r0
 8002972:	4a6b      	ldr	r2, [pc, #428]	@ (8002b20 <StartSynthesizerTask+0x1f4>)
 8002974:	6013      	str	r3, [r2, #0]
	SL_PID_Init(&sl_pid, SL_KP, SL_KI, SL_KD);
 8002976:	4b6b      	ldr	r3, [pc, #428]	@ (8002b24 <StartSynthesizerTask+0x1f8>)
 8002978:	6819      	ldr	r1, [r3, #0]
 800297a:	4b6b      	ldr	r3, [pc, #428]	@ (8002b28 <StartSynthesizerTask+0x1fc>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	4b6b      	ldr	r3, [pc, #428]	@ (8002b2c <StartSynthesizerTask+0x200>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	486b      	ldr	r0, [pc, #428]	@ (8002b30 <StartSynthesizerTask+0x204>)
 8002984:	f7fe fce2 	bl	800134c <SL_PID_Init>
	Spring_PID_Init(&spring_pid, Spring_Kp, Spring_Ki, Spring_Kd); // 
 8002988:	4b6a      	ldr	r3, [pc, #424]	@ (8002b34 <StartSynthesizerTask+0x208>)
 800298a:	6819      	ldr	r1, [r3, #0]
 800298c:	4b6a      	ldr	r3, [pc, #424]	@ (8002b38 <StartSynthesizerTask+0x20c>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	4b6a      	ldr	r3, [pc, #424]	@ (8002b3c <StartSynthesizerTask+0x210>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	486a      	ldr	r0, [pc, #424]	@ (8002b40 <StartSynthesizerTask+0x214>)
 8002996:	f00d f8df 	bl	800fb58 <Spring_PID_Init>
	/* Infinite loop */
	for (;;) {
		Steering_Wheel.current_angle =
						(float_t) (Steering_Wheel.encoder.pulse_count
 800299a:	4b5e      	ldr	r3, [pc, #376]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fe fa0c 	bl	8000dbc <__aeabi_i2f>
 80029a4:	4602      	mov	r2, r0
 80029a6:	4b5e      	ldr	r3, [pc, #376]	@ (8002b20 <StartSynthesizerTask+0x1f4>)
 80029a8:	681b      	ldr	r3, [r3, #0]
										* angle_per_pulse);
 80029aa:	4619      	mov	r1, r3
 80029ac:	4610      	mov	r0, r2
 80029ae:	f7fe fa59 	bl	8000e64 <__aeabi_fmul>
 80029b2:	4603      	mov	r3, r0
 80029b4:	461a      	mov	r2, r3
		Steering_Wheel.current_angle =
 80029b6:	4b57      	ldr	r3, [pc, #348]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 80029b8:	601a      	str	r2, [r3, #0]
		if (Actuator_Status == ACTUATOR_RUNNING) {		//
 80029ba:	4b62      	ldr	r3, [pc, #392]	@ (8002b44 <StartSynthesizerTask+0x218>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b01      	cmp	r3, #1
 80029c0:	f040 80a3 	bne.w	8002b0a <StartSynthesizerTask+0x1de>
			if ((Steering_Wheel.current_angle
 80029c4:	4b53      	ldr	r3, [pc, #332]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 80029c6:	681c      	ldr	r4, [r3, #0]
							> (Steering_Wheel.rotation_range / 2))
 80029c8:	4b52      	ldr	r3, [pc, #328]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 80029ca:	889b      	ldrh	r3, [r3, #4]
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	085b      	lsrs	r3, r3, #1
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fe f9f2 	bl	8000dbc <__aeabi_i2f>
 80029d8:	4603      	mov	r3, r0
			if ((Steering_Wheel.current_angle
 80029da:	4619      	mov	r1, r3
 80029dc:	4620      	mov	r0, r4
 80029de:	f7fe fbfd 	bl	80011dc <__aeabi_fcmpgt>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d112      	bne.n	8002a0e <StartSynthesizerTask+0xe2>
							|| ((Steering_Wheel.current_angle
 80029e8:	4b4a      	ldr	r3, [pc, #296]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 80029ea:	681c      	ldr	r4, [r3, #0]
											< -(Steering_Wheel.rotation_range
 80029ec:	4b49      	ldr	r3, [pc, #292]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 80029ee:	889b      	ldrh	r3, [r3, #4]
 80029f0:	b29b      	uxth	r3, r3
															/ 2)))) {
 80029f2:	085b      	lsrs	r3, r3, #1
 80029f4:	b29b      	uxth	r3, r3
											< -(Steering_Wheel.rotation_range
 80029f6:	425b      	negs	r3, r3
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7fe f9df 	bl	8000dbc <__aeabi_i2f>
 80029fe:	4603      	mov	r3, r0
							|| ((Steering_Wheel.current_angle
 8002a00:	4619      	mov	r1, r3
 8002a02:	4620      	mov	r0, r4
 8002a04:	f7fe fbcc 	bl	80011a0 <__aeabi_fcmplt>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d054      	beq.n	8002ab8 <StartSynthesizerTask+0x18c>
				uint32_t current_time = HAL_GetTick(); // 
 8002a0e:	f000 fc8d 	bl	800332c <HAL_GetTick>
 8002a12:	6138      	str	r0, [r7, #16]
				float_t dt = (current_time - sl_pid_last_time) / 1000.0f;
 8002a14:	4b4c      	ldr	r3, [pc, #304]	@ (8002b48 <StartSynthesizerTask+0x21c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fe f9c9 	bl	8000db4 <__aeabi_ui2f>
 8002a22:	4603      	mov	r3, r0
 8002a24:	4949      	ldr	r1, [pc, #292]	@ (8002b4c <StartSynthesizerTask+0x220>)
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fe fad0 	bl	8000fcc <__aeabi_fdiv>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	60fb      	str	r3, [r7, #12]
				// PID
				float_t pid_output = SL_PID_Compute(&sl_pid,
								Steering_Wheel.current_angle > 0 ?
 8002a30:	4b38      	ldr	r3, [pc, #224]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 8002a32:	681b      	ldr	r3, [r3, #0]
				float_t pid_output = SL_PID_Compute(&sl_pid,
 8002a34:	f04f 0100 	mov.w	r1, #0
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fe fbcf 	bl	80011dc <__aeabi_fcmpgt>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d009      	beq.n	8002a58 <StartSynthesizerTask+0x12c>
												(Steering_Wheel.rotation_range
 8002a44:	4b33      	ldr	r3, [pc, #204]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 8002a46:	889b      	ldrh	r3, [r3, #4]
 8002a48:	b29b      	uxth	r3, r3
																/ 2) :
 8002a4a:	085b      	lsrs	r3, r3, #1
 8002a4c:	b29b      	uxth	r3, r3
				float_t pid_output = SL_PID_Compute(&sl_pid,
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fe f9b4 	bl	8000dbc <__aeabi_i2f>
 8002a54:	4601      	mov	r1, r0
 8002a56:	e009      	b.n	8002a6c <StartSynthesizerTask+0x140>
												-(Steering_Wheel.rotation_range
 8002a58:	4b2e      	ldr	r3, [pc, #184]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 8002a5a:	889b      	ldrh	r3, [r3, #4]
 8002a5c:	b29b      	uxth	r3, r3
																/ 2),
 8002a5e:	085b      	lsrs	r3, r3, #1
 8002a60:	b29b      	uxth	r3, r3
												-(Steering_Wheel.rotation_range
 8002a62:	425b      	negs	r3, r3
				float_t pid_output = SL_PID_Compute(&sl_pid,
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fe f9a9 	bl	8000dbc <__aeabi_i2f>
 8002a6a:	4601      	mov	r1, r0
								(float_t) Steering_Wheel.current_angle, dt);
 8002a6c:	4b29      	ldr	r3, [pc, #164]	@ (8002b14 <StartSynthesizerTask+0x1e8>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
				float_t pid_output = SL_PID_Compute(&sl_pid,
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	482f      	ldr	r0, [pc, #188]	@ (8002b30 <StartSynthesizerTask+0x204>)
 8002a74:	f7fe fc87 	bl	8001386 <SL_PID_Compute>
 8002a78:	61b8      	str	r0, [r7, #24]
				sl_pid_last_time = current_time;
 8002a7a:	4a33      	ldr	r2, [pc, #204]	@ (8002b48 <StartSynthesizerTask+0x21c>)
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	6013      	str	r3, [r2, #0]
				if (pid_output > MAX_FORCE) {
 8002a80:	4933      	ldr	r1, [pc, #204]	@ (8002b50 <StartSynthesizerTask+0x224>)
 8002a82:	69b8      	ldr	r0, [r7, #24]
 8002a84:	f7fe fbaa 	bl	80011dc <__aeabi_fcmpgt>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d002      	beq.n	8002a94 <StartSynthesizerTask+0x168>
					pid_output =
 8002a8e:	4b30      	ldr	r3, [pc, #192]	@ (8002b50 <StartSynthesizerTask+0x224>)
 8002a90:	61bb      	str	r3, [r7, #24]
 8002a92:	e008      	b.n	8002aa6 <StartSynthesizerTask+0x17a>
					MAX_FORCE;
				} else if (pid_output < -MAX_FORCE) {
 8002a94:	492f      	ldr	r1, [pc, #188]	@ (8002b54 <StartSynthesizerTask+0x228>)
 8002a96:	69b8      	ldr	r0, [r7, #24]
 8002a98:	f7fe fb82 	bl	80011a0 <__aeabi_fcmplt>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <StartSynthesizerTask+0x17a>
					pid_output = -MAX_FORCE;
 8002aa2:	4b2c      	ldr	r3, [pc, #176]	@ (8002b54 <StartSynthesizerTask+0x228>)
 8002aa4:	61bb      	str	r3, [r7, #24]
				}
				Set_PWM_Value(pid_output);
 8002aa6:	69b8      	ldr	r0, [r7, #24]
 8002aa8:	f7fe fba2 	bl	80011f0 <__aeabi_f2iz>
 8002aac:	4603      	mov	r3, r0
 8002aae:	b21b      	sxth	r3, r3
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f00d f8e3 	bl	800fc7c <Set_PWM_Value>
															/ 2)))) {
 8002ab6:	e028      	b.n	8002b0a <StartSynthesizerTask+0x1de>

			} else {
				//sl_pid_last_time = 0;

				if (DC_Effect_Status != DC_EFFECT_PAUSED) {	//
 8002ab8:	4b27      	ldr	r3, [pc, #156]	@ (8002b58 <StartSynthesizerTask+0x22c>)
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d024      	beq.n	8002b0a <StartSynthesizerTask+0x1de>
					for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	75fb      	strb	r3, [r7, #23]
 8002ac4:	e011      	b.n	8002aea <StartSynthesizerTask+0x1be>
						if (PB_pool[i].effect_state == EFFECT_RUNNING) {//
 8002ac6:	7dfa      	ldrb	r2, [r7, #23]
 8002ac8:	4924      	ldr	r1, [pc, #144]	@ (8002b5c <StartSynthesizerTask+0x230>)
 8002aca:	4613      	mov	r3, r2
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	4413      	add	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d102      	bne.n	8002ae0 <StartSynthesizerTask+0x1b4>
							effect_running_flag = 1;
 8002ada:	2301      	movs	r3, #1
 8002adc:	77fb      	strb	r3, [r7, #31]
							break;
 8002ade:	e007      	b.n	8002af0 <StartSynthesizerTask+0x1c4>
						} else {
							effect_running_flag = 0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	77fb      	strb	r3, [r7, #31]
					for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 8002ae4:	7dfb      	ldrb	r3, [r7, #23]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	75fb      	strb	r3, [r7, #23]
 8002aea:	7dfb      	ldrb	r3, [r7, #23]
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d9ea      	bls.n	8002ac6 <StartSynthesizerTask+0x19a>
						}
					}
					if (effect_running_flag) {
 8002af0:	7ffb      	ldrb	r3, [r7, #31]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d002      	beq.n	8002afc <StartSynthesizerTask+0x1d0>

						Synthesize_Effects_To_PWM();
 8002af6:	f00d f95b 	bl	800fdb0 <Synthesize_Effects_To_PWM>
 8002afa:	e006      	b.n	8002b0a <StartSynthesizerTask+0x1de>
					} else {
						if (Is_PWM_Running()) {
 8002afc:	f00d f898 	bl	800fc30 <Is_PWM_Running>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <StartSynthesizerTask+0x1de>
							Clear_PWM();
 8002b06:	f00d f8a9 	bl	800fc5c <Clear_PWM>
					}

				}
			}
		}
		osDelay(1);
 8002b0a:	2001      	movs	r0, #1
 8002b0c:	f008 ff94 	bl	800ba38 <osDelay>
		Steering_Wheel.current_angle =
 8002b10:	e743      	b.n	800299a <StartSynthesizerTask+0x6e>
 8002b12:	bf00      	nop
 8002b14:	20000594 	.word	0x20000594
 8002b18:	40100000 	.word	0x40100000
 8002b1c:	40768000 	.word	0x40768000
 8002b20:	2000105c 	.word	0x2000105c
 8002b24:	20000004 	.word	0x20000004
 8002b28:	20000008 	.word	0x20000008
 8002b2c:	2000000c 	.word	0x2000000c
 8002b30:	20001044 	.word	0x20001044
 8002b34:	20000588 	.word	0x20000588
 8002b38:	2000058c 	.word	0x2000058c
 8002b3c:	20000590 	.word	0x20000590
 8002b40:	20003e50 	.word	0x20003e50
 8002b44:	20003be0 	.word	0x20003be0
 8002b48:	20001058 	.word	0x20001058
 8002b4c:	447a0000 	.word	0x447a0000
 8002b50:	461c4000 	.word	0x461c4000
 8002b54:	c61c4000 	.word	0xc61c4000
 8002b58:	20003be1 	.word	0x20003be1
 8002b5c:	20003be4 	.word	0x20003be4

08002b60 <StartUSBInputTask>:
 * @brief Function implementing the USBInputTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartUSBInputTask */
void StartUSBInputTask(void const *argument) {
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartUSBInputTask */
	Steering_Wheel.encoder.max_pulses = (Steering_Wheel.rotation_range
 8002b68:	4b32      	ldr	r3, [pc, #200]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002b6a:	889b      	ldrh	r3, [r3, #4]
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	461a      	mov	r2, r3
					* Steering_Wheel.encoder.pulse) / 180;		// 180=360/2
 8002b70:	4b30      	ldr	r3, [pc, #192]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002b72:	8a1b      	ldrh	r3, [r3, #16]
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	fb02 f303 	mul.w	r3, r2, r3
 8002b7a:	4a2f      	ldr	r2, [pc, #188]	@ (8002c38 <StartUSBInputTask+0xd8>)
 8002b7c:	fb82 1203 	smull	r1, r2, r2, r3
 8002b80:	441a      	add	r2, r3
 8002b82:	11d2      	asrs	r2, r2, #7
 8002b84:	17db      	asrs	r3, r3, #31
 8002b86:	1ad3      	subs	r3, r2, r3
	Steering_Wheel.encoder.max_pulses = (Steering_Wheel.rotation_range
 8002b88:	4a2a      	ldr	r2, [pc, #168]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002b8a:	6213      	str	r3, [r2, #32]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_values, 3);
 8002b8c:	2203      	movs	r2, #3
 8002b8e:	492b      	ldr	r1, [pc, #172]	@ (8002c3c <StartUSBInputTask+0xdc>)
 8002b90:	482b      	ldr	r0, [pc, #172]	@ (8002c40 <StartUSBInputTask+0xe0>)
 8002b92:	f000 fcbf 	bl	8003514 <HAL_ADC_Start_DMA>
	/* Infinite loop */
	for (;;) {
		switch (Current_Report_ID) {
 8002b96:	4b2b      	ldr	r3, [pc, #172]	@ (8002c44 <StartUSBInputTask+0xe4>)
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	2b03      	cmp	r3, #3
 8002b9c:	d002      	beq.n	8002ba4 <StartUSBInputTask+0x44>
 8002b9e:	2b65      	cmp	r3, #101	@ 0x65
 8002ba0:	d035      	beq.n	8002c0e <StartUSBInputTask+0xae>
 8002ba2:	e7f8      	b.n	8002b96 <StartUSBInputTask+0x36>
		case INPUT_REPORT_ID:
			Input_Report.buttons = Read_Keys();
 8002ba4:	f7fe fcfe 	bl	80015a4 <Read_Keys>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4a27      	ldr	r2, [pc, #156]	@ (8002c48 <StartUSBInputTask+0xe8>)
 8002bac:	f8c2 3009 	str.w	r3, [r2, #9]

//		Input_Report.steering = (int16_t) ((Steering_Wheel.encoder.pulse_count
//						* STEERING_WHEEL_AXES_MAX_VALUE)
//						/ Steering_Wheel.encoder.max_pulses);

			if (Steering_Wheel.encoder.pulse_count
 8002bb0:	4b20      	ldr	r3, [pc, #128]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bb2:	695a      	ldr	r2, [r3, #20]
							> Steering_Wheel.encoder.max_pulses) {
 8002bb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bb6:	6a1b      	ldr	r3, [r3, #32]
			if (Steering_Wheel.encoder.pulse_count
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	dd04      	ble.n	8002bc6 <StartUSBInputTask+0x66>
				Steering_Wheel.encoder.clamped_pulse_count =
								Steering_Wheel.encoder.max_pulses;
 8002bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
				Steering_Wheel.encoder.clamped_pulse_count =
 8002bc0:	4a1c      	ldr	r2, [pc, #112]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bc2:	61d3      	str	r3, [r2, #28]
 8002bc4:	e010      	b.n	8002be8 <StartUSBInputTask+0x88>
			} else if (Steering_Wheel.encoder.pulse_count
 8002bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bc8:	695a      	ldr	r2, [r3, #20]
							< -Steering_Wheel.encoder.max_pulses) {
 8002bca:	4b1a      	ldr	r3, [pc, #104]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	425b      	negs	r3, r3
			} else if (Steering_Wheel.encoder.pulse_count
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	da05      	bge.n	8002be0 <StartUSBInputTask+0x80>
				Steering_Wheel.encoder.clamped_pulse_count =
								-Steering_Wheel.encoder.max_pulses;
 8002bd4:	4b17      	ldr	r3, [pc, #92]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	425b      	negs	r3, r3
				Steering_Wheel.encoder.clamped_pulse_count =
 8002bda:	4a16      	ldr	r2, [pc, #88]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bdc:	61d3      	str	r3, [r2, #28]
 8002bde:	e003      	b.n	8002be8 <StartUSBInputTask+0x88>
			} else {
				Steering_Wheel.encoder.clamped_pulse_count =
								Steering_Wheel.encoder.pulse_count;
 8002be0:	4b14      	ldr	r3, [pc, #80]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002be2:	695b      	ldr	r3, [r3, #20]
				Steering_Wheel.encoder.clamped_pulse_count =
 8002be4:	4a13      	ldr	r2, [pc, #76]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002be6:	61d3      	str	r3, [r2, #28]
			}

			Input_Report.steering =
							(int16_t) ((Steering_Wheel.encoder.clamped_pulse_count
 8002be8:	4b12      	ldr	r3, [pc, #72]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bea:	69da      	ldr	r2, [r3, #28]
											* STEERING_WHEEL_AXES_MAX_VALUE)
 8002bec:	4613      	mov	r3, r2
 8002bee:	03db      	lsls	r3, r3, #15
 8002bf0:	1a9a      	subs	r2, r3, r2
											/ Steering_Wheel.encoder.max_pulses);
 8002bf2:	4b10      	ldr	r3, [pc, #64]	@ (8002c34 <StartUSBInputTask+0xd4>)
 8002bf4:	6a1b      	ldr	r3, [r3, #32]
 8002bf6:	fb92 f3f3 	sdiv	r3, r2, r3
							(int16_t) ((Steering_Wheel.encoder.clamped_pulse_count
 8002bfa:	b21a      	sxth	r2, r3
			Input_Report.steering =
 8002bfc:	4b12      	ldr	r3, [pc, #72]	@ (8002c48 <StartUSBInputTask+0xe8>)
 8002bfe:	f8a3 2001 	strh.w	r2, [r3, #1]

			SendReport(Input_Report);
 8002c02:	220d      	movs	r2, #13
 8002c04:	4910      	ldr	r1, [pc, #64]	@ (8002c48 <StartUSBInputTask+0xe8>)
 8002c06:	4811      	ldr	r0, [pc, #68]	@ (8002c4c <StartUSBInputTask+0xec>)
 8002c08:	f007 fd48 	bl	800a69c <USBD_CUSTOM_HID_SendReport>
			break;
 8002c0c:	e011      	b.n	8002c32 <StartUSBInputTask+0xd2>
		case VMC_RESPONDING_REPORT_ID:
			for (uint8_t i = 0; i < 10; i++) {
 8002c0e:	2300      	movs	r3, #0
 8002c10:	73fb      	strb	r3, [r7, #15]
 8002c12:	e007      	b.n	8002c24 <StartUSBInputTask+0xc4>
				SendReport(Responding_Report);
 8002c14:	2206      	movs	r2, #6
 8002c16:	490e      	ldr	r1, [pc, #56]	@ (8002c50 <StartUSBInputTask+0xf0>)
 8002c18:	480c      	ldr	r0, [pc, #48]	@ (8002c4c <StartUSBInputTask+0xec>)
 8002c1a:	f007 fd3f 	bl	800a69c <USBD_CUSTOM_HID_SendReport>
			for (uint8_t i = 0; i < 10; i++) {
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	3301      	adds	r3, #1
 8002c22:	73fb      	strb	r3, [r7, #15]
 8002c24:	7bfb      	ldrb	r3, [r7, #15]
 8002c26:	2b09      	cmp	r3, #9
 8002c28:	d9f4      	bls.n	8002c14 <StartUSBInputTask+0xb4>
			}
			// InputReport
			Current_Report_ID = INPUT_REPORT_ID;
 8002c2a:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <StartUSBInputTask+0xe4>)
 8002c2c:	2203      	movs	r2, #3
 8002c2e:	701a      	strb	r2, [r3, #0]
			break;
 8002c30:	bf00      	nop
		switch (Current_Report_ID) {
 8002c32:	e7b0      	b.n	8002b96 <StartUSBInputTask+0x36>
 8002c34:	20000594 	.word	0x20000594
 8002c38:	b60b60b7 	.word	0xb60b60b7
 8002c3c:	20001038 	.word	0x20001038
 8002c40:	20000edc 	.word	0x20000edc
 8002c44:	20000000 	.word	0x20000000
 8002c48:	20000560 	.word	0x20000560
 8002c4c:	200033a4 	.word	0x200033a4
 8002c50:	20000570 	.word	0x20000570

08002c54 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM3) {
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a04      	ldr	r2, [pc, #16]	@ (8002c74 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d101      	bne.n	8002c6a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8002c66:	f000 fb4f 	bl	8003308 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	/* USER CODE END Callback 1 */
}
 8002c6a:	bf00      	nop
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40000400 	.word	0x40000400

08002c78 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c7c:	b672      	cpsid	i
}
 8002c7e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002c80:	bf00      	nop
 8002c82:	e7fd      	b.n	8002c80 <Error_Handler+0x8>

08002c84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002c8a:	4b18      	ldr	r3, [pc, #96]	@ (8002cec <HAL_MspInit+0x68>)
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	4a17      	ldr	r2, [pc, #92]	@ (8002cec <HAL_MspInit+0x68>)
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	6193      	str	r3, [r2, #24]
 8002c96:	4b15      	ldr	r3, [pc, #84]	@ (8002cec <HAL_MspInit+0x68>)
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	60bb      	str	r3, [r7, #8]
 8002ca0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ca2:	4b12      	ldr	r3, [pc, #72]	@ (8002cec <HAL_MspInit+0x68>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	4a11      	ldr	r2, [pc, #68]	@ (8002cec <HAL_MspInit+0x68>)
 8002ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cac:	61d3      	str	r3, [r2, #28]
 8002cae:	4b0f      	ldr	r3, [pc, #60]	@ (8002cec <HAL_MspInit+0x68>)
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cb6:	607b      	str	r3, [r7, #4]
 8002cb8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002cba:	2200      	movs	r2, #0
 8002cbc:	210f      	movs	r1, #15
 8002cbe:	f06f 0001 	mvn.w	r0, #1
 8002cc2:	f000 ffc6 	bl	8003c52 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <HAL_MspInit+0x6c>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	4a04      	ldr	r2, [pc, #16]	@ (8002cf0 <HAL_MspInit+0x6c>)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ce2:	bf00      	nop
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40010000 	.word	0x40010000

08002cf4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b088      	sub	sp, #32
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfc:	f107 0310 	add.w	r3, r7, #16
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a28      	ldr	r2, [pc, #160]	@ (8002db0 <HAL_ADC_MspInit+0xbc>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d149      	bne.n	8002da8 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d14:	4b27      	ldr	r3, [pc, #156]	@ (8002db4 <HAL_ADC_MspInit+0xc0>)
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	4a26      	ldr	r2, [pc, #152]	@ (8002db4 <HAL_ADC_MspInit+0xc0>)
 8002d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d1e:	6193      	str	r3, [r2, #24]
 8002d20:	4b24      	ldr	r3, [pc, #144]	@ (8002db4 <HAL_ADC_MspInit+0xc0>)
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d28:	60fb      	str	r3, [r7, #12]
 8002d2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d2c:	4b21      	ldr	r3, [pc, #132]	@ (8002db4 <HAL_ADC_MspInit+0xc0>)
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	4a20      	ldr	r2, [pc, #128]	@ (8002db4 <HAL_ADC_MspInit+0xc0>)
 8002d32:	f043 0304 	orr.w	r3, r3, #4
 8002d36:	6193      	str	r3, [r2, #24]
 8002d38:	4b1e      	ldr	r3, [pc, #120]	@ (8002db4 <HAL_ADC_MspInit+0xc0>)
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	60bb      	str	r3, [r7, #8]
 8002d42:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = ADC_ACCELERATOR_Pin|ADC_BRAKE_Pin|ADC_CLUTCH_Pin;
 8002d44:	2307      	movs	r3, #7
 8002d46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d4c:	f107 0310 	add.w	r3, r7, #16
 8002d50:	4619      	mov	r1, r3
 8002d52:	4819      	ldr	r0, [pc, #100]	@ (8002db8 <HAL_ADC_MspInit+0xc4>)
 8002d54:	f001 fae8 	bl	8004328 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002d58:	4b18      	ldr	r3, [pc, #96]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002d5a:	4a19      	ldr	r2, [pc, #100]	@ (8002dc0 <HAL_ADC_MspInit+0xcc>)
 8002d5c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d5e:	4b17      	ldr	r3, [pc, #92]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d64:	4b15      	ldr	r3, [pc, #84]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002d6a:	4b14      	ldr	r3, [pc, #80]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002d6c:	2280      	movs	r2, #128	@ 0x80
 8002d6e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002d70:	4b12      	ldr	r3, [pc, #72]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002d72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d76:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002d78:	4b10      	ldr	r3, [pc, #64]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002d7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d7e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d80:	4b0e      	ldr	r3, [pc, #56]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002d82:	2220      	movs	r2, #32
 8002d84:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002d86:	4b0d      	ldr	r3, [pc, #52]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002d8c:	480b      	ldr	r0, [pc, #44]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002d8e:	f000 ff8b 	bl	8003ca8 <HAL_DMA_Init>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002d98:	f7ff ff6e 	bl	8002c78 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4a07      	ldr	r2, [pc, #28]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002da0:	621a      	str	r2, [r3, #32]
 8002da2:	4a06      	ldr	r2, [pc, #24]	@ (8002dbc <HAL_ADC_MspInit+0xc8>)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002da8:	bf00      	nop
 8002daa:	3720      	adds	r7, #32
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40012400 	.word	0x40012400
 8002db4:	40021000 	.word	0x40021000
 8002db8:	40010800 	.word	0x40010800
 8002dbc:	20000f0c 	.word	0x20000f0c
 8002dc0:	40020008 	.word	0x40020008

08002dc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a1f      	ldr	r2, [pc, #124]	@ (8002e50 <HAL_TIM_Base_MspInit+0x8c>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d10c      	bne.n	8002df0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8002e54 <HAL_TIM_Base_MspInit+0x90>)
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	4a1e      	ldr	r2, [pc, #120]	@ (8002e54 <HAL_TIM_Base_MspInit+0x90>)
 8002ddc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002de0:	6193      	str	r3, [r2, #24]
 8002de2:	4b1c      	ldr	r3, [pc, #112]	@ (8002e54 <HAL_TIM_Base_MspInit+0x90>)
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dea:	617b      	str	r3, [r7, #20]
 8002dec:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002dee:	e02a      	b.n	8002e46 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002df8:	d10c      	bne.n	8002e14 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002dfa:	4b16      	ldr	r3, [pc, #88]	@ (8002e54 <HAL_TIM_Base_MspInit+0x90>)
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	4a15      	ldr	r2, [pc, #84]	@ (8002e54 <HAL_TIM_Base_MspInit+0x90>)
 8002e00:	f043 0301 	orr.w	r3, r3, #1
 8002e04:	61d3      	str	r3, [r2, #28]
 8002e06:	4b13      	ldr	r3, [pc, #76]	@ (8002e54 <HAL_TIM_Base_MspInit+0x90>)
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	613b      	str	r3, [r7, #16]
 8002e10:	693b      	ldr	r3, [r7, #16]
}
 8002e12:	e018      	b.n	8002e46 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a0f      	ldr	r2, [pc, #60]	@ (8002e58 <HAL_TIM_Base_MspInit+0x94>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d113      	bne.n	8002e46 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e54 <HAL_TIM_Base_MspInit+0x90>)
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	4a0c      	ldr	r2, [pc, #48]	@ (8002e54 <HAL_TIM_Base_MspInit+0x90>)
 8002e24:	f043 0304 	orr.w	r3, r3, #4
 8002e28:	61d3      	str	r3, [r2, #28]
 8002e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e54 <HAL_TIM_Base_MspInit+0x90>)
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	f003 0304 	and.w	r3, r3, #4
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002e36:	2200      	movs	r2, #0
 8002e38:	2105      	movs	r1, #5
 8002e3a:	201e      	movs	r0, #30
 8002e3c:	f000 ff09 	bl	8003c52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002e40:	201e      	movs	r0, #30
 8002e42:	f000 ff22 	bl	8003c8a <HAL_NVIC_EnableIRQ>
}
 8002e46:	bf00      	nop
 8002e48:	3718      	adds	r7, #24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40012c00 	.word	0x40012c00
 8002e54:	40021000 	.word	0x40021000
 8002e58:	40000800 	.word	0x40000800

08002e5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b08a      	sub	sp, #40	@ 0x28
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e64:	f107 0314 	add.w	r3, r7, #20
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	605a      	str	r2, [r3, #4]
 8002e6e:	609a      	str	r2, [r3, #8]
 8002e70:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a35      	ldr	r2, [pc, #212]	@ (8002f4c <HAL_TIM_MspPostInit+0xf0>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d119      	bne.n	8002eb0 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e7c:	4b34      	ldr	r3, [pc, #208]	@ (8002f50 <HAL_TIM_MspPostInit+0xf4>)
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	4a33      	ldr	r2, [pc, #204]	@ (8002f50 <HAL_TIM_MspPostInit+0xf4>)
 8002e82:	f043 0304 	orr.w	r3, r3, #4
 8002e86:	6193      	str	r3, [r2, #24]
 8002e88:	4b31      	ldr	r3, [pc, #196]	@ (8002f50 <HAL_TIM_MspPostInit+0xf4>)
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	f003 0304 	and.w	r3, r3, #4
 8002e90:	613b      	str	r3, [r7, #16]
 8002e92:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea2:	f107 0314 	add.w	r3, r7, #20
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	482a      	ldr	r0, [pc, #168]	@ (8002f54 <HAL_TIM_MspPostInit+0xf8>)
 8002eaa:	f001 fa3d 	bl	8004328 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002eae:	e048      	b.n	8002f42 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM2)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eb8:	d143      	bne.n	8002f42 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eba:	4b25      	ldr	r3, [pc, #148]	@ (8002f50 <HAL_TIM_MspPostInit+0xf4>)
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	4a24      	ldr	r2, [pc, #144]	@ (8002f50 <HAL_TIM_MspPostInit+0xf4>)
 8002ec0:	f043 0308 	orr.w	r3, r3, #8
 8002ec4:	6193      	str	r3, [r2, #24]
 8002ec6:	4b22      	ldr	r3, [pc, #136]	@ (8002f50 <HAL_TIM_MspPostInit+0xf4>)
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	f003 0308 	and.w	r3, r3, #8
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8002f50 <HAL_TIM_MspPostInit+0xf4>)
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	4a1e      	ldr	r2, [pc, #120]	@ (8002f50 <HAL_TIM_MspPostInit+0xf4>)
 8002ed8:	f043 0304 	orr.w	r3, r3, #4
 8002edc:	6193      	str	r3, [r2, #24]
 8002ede:	4b1c      	ldr	r3, [pc, #112]	@ (8002f50 <HAL_TIM_MspPostInit+0xf4>)
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	f003 0304 	and.w	r3, r3, #4
 8002ee6:	60bb      	str	r3, [r7, #8]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM2_Pin;
 8002eea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002eee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PWM2_GPIO_Port, &GPIO_InitStruct);
 8002ef8:	f107 0314 	add.w	r3, r7, #20
 8002efc:	4619      	mov	r1, r3
 8002efe:	4816      	ldr	r0, [pc, #88]	@ (8002f58 <HAL_TIM_MspPostInit+0xfc>)
 8002f00:	f001 fa12 	bl	8004328 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM1_Pin;
 8002f04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0e:	2302      	movs	r3, #2
 8002f10:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);
 8002f12:	f107 0314 	add.w	r3, r7, #20
 8002f16:	4619      	mov	r1, r3
 8002f18:	480e      	ldr	r0, [pc, #56]	@ (8002f54 <HAL_TIM_MspPostInit+0xf8>)
 8002f1a:	f001 fa05 	bl	8004328 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_ENABLE();
 8002f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f5c <HAL_TIM_MspPostInit+0x100>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002f32:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f36:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f3c:	4a07      	ldr	r2, [pc, #28]	@ (8002f5c <HAL_TIM_MspPostInit+0x100>)
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f40:	6053      	str	r3, [r2, #4]
}
 8002f42:	bf00      	nop
 8002f44:	3728      	adds	r7, #40	@ 0x28
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40012c00 	.word	0x40012c00
 8002f50:	40021000 	.word	0x40021000
 8002f54:	40010800 	.word	0x40010800
 8002f58:	40010c00 	.word	0x40010c00
 8002f5c:	40010000 	.word	0x40010000

08002f60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08e      	sub	sp, #56	@ 0x38
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002f70:	2300      	movs	r3, #0
 8002f72:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002f76:	4b34      	ldr	r3, [pc, #208]	@ (8003048 <HAL_InitTick+0xe8>)
 8002f78:	69db      	ldr	r3, [r3, #28]
 8002f7a:	4a33      	ldr	r2, [pc, #204]	@ (8003048 <HAL_InitTick+0xe8>)
 8002f7c:	f043 0302 	orr.w	r3, r3, #2
 8002f80:	61d3      	str	r3, [r2, #28]
 8002f82:	4b31      	ldr	r3, [pc, #196]	@ (8003048 <HAL_InitTick+0xe8>)
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	60fb      	str	r3, [r7, #12]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f8e:	f107 0210 	add.w	r2, r7, #16
 8002f92:	f107 0314 	add.w	r3, r7, #20
 8002f96:	4611      	mov	r1, r2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f003 fcb1 	bl	8006900 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002f9e:	6a3b      	ldr	r3, [r7, #32]
 8002fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d103      	bne.n	8002fb0 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002fa8:	f003 fc96 	bl	80068d8 <HAL_RCC_GetPCLK1Freq>
 8002fac:	6378      	str	r0, [r7, #52]	@ 0x34
 8002fae:	e004      	b.n	8002fba <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002fb0:	f003 fc92 	bl	80068d8 <HAL_RCC_GetPCLK1Freq>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fbc:	4a23      	ldr	r2, [pc, #140]	@ (800304c <HAL_InitTick+0xec>)
 8002fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc2:	0c9b      	lsrs	r3, r3, #18
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002fc8:	4b21      	ldr	r3, [pc, #132]	@ (8003050 <HAL_InitTick+0xf0>)
 8002fca:	4a22      	ldr	r2, [pc, #136]	@ (8003054 <HAL_InitTick+0xf4>)
 8002fcc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002fce:	4b20      	ldr	r3, [pc, #128]	@ (8003050 <HAL_InitTick+0xf0>)
 8002fd0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002fd4:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002fd6:	4a1e      	ldr	r2, [pc, #120]	@ (8003050 <HAL_InitTick+0xf0>)
 8002fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fda:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8003050 <HAL_InitTick+0xf0>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8003050 <HAL_InitTick+0xf0>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fe8:	4b19      	ldr	r3, [pc, #100]	@ (8003050 <HAL_InitTick+0xf0>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8002fee:	4818      	ldr	r0, [pc, #96]	@ (8003050 <HAL_InitTick+0xf0>)
 8002ff0:	f003 fd8a 	bl	8006b08 <HAL_TIM_Base_Init>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002ffa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d11b      	bne.n	800303a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8003002:	4813      	ldr	r0, [pc, #76]	@ (8003050 <HAL_InitTick+0xf0>)
 8003004:	f003 fdd0 	bl	8006ba8 <HAL_TIM_Base_Start_IT>
 8003008:	4603      	mov	r3, r0
 800300a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800300e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003012:	2b00      	cmp	r3, #0
 8003014:	d111      	bne.n	800303a <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003016:	201d      	movs	r0, #29
 8003018:	f000 fe37 	bl	8003c8a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b0f      	cmp	r3, #15
 8003020:	d808      	bhi.n	8003034 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8003022:	2200      	movs	r2, #0
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	201d      	movs	r0, #29
 8003028:	f000 fe13 	bl	8003c52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800302c:	4a0a      	ldr	r2, [pc, #40]	@ (8003058 <HAL_InitTick+0xf8>)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	e002      	b.n	800303a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800303a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800303e:	4618      	mov	r0, r3
 8003040:	3738      	adds	r7, #56	@ 0x38
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	40021000 	.word	0x40021000
 800304c:	431bde83 	.word	0x431bde83
 8003050:	20001060 	.word	0x20001060
 8003054:	40000400 	.word	0x40000400
 8003058:	20000020 	.word	0x20000020

0800305c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003060:	bf00      	nop
 8003062:	e7fd      	b.n	8003060 <NMI_Handler+0x4>

08003064 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003068:	bf00      	nop
 800306a:	e7fd      	b.n	8003068 <HardFault_Handler+0x4>

0800306c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003070:	bf00      	nop
 8003072:	e7fd      	b.n	8003070 <MemManage_Handler+0x4>

08003074 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003078:	bf00      	nop
 800307a:	e7fd      	b.n	8003078 <BusFault_Handler+0x4>

0800307c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003080:	bf00      	nop
 8003082:	e7fd      	b.n	8003080 <UsageFault_Handler+0x4>

08003084 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003088:	bf00      	nop
 800308a:	46bd      	mov	sp, r7
 800308c:	bc80      	pop	{r7}
 800308e:	4770      	bx	lr

08003090 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DECODER_A_Pin);
 8003094:	2001      	movs	r0, #1
 8003096:	f001 faf3 	bl	8004680 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800309a:	bf00      	nop
 800309c:	bd80      	pop	{r7, pc}

0800309e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DECODER_B_Pin);
 80030a2:	2002      	movs	r0, #2
 80030a4:	f001 faec 	bl	8004680 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80030a8:	bf00      	nop
 80030aa:	bd80      	pop	{r7, pc}

080030ac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030b0:	4802      	ldr	r0, [pc, #8]	@ (80030bc <DMA1_Channel1_IRQHandler+0x10>)
 80030b2:	f000 fecf 	bl	8003e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000f0c 	.word	0x20000f0c

080030c0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80030c4:	4802      	ldr	r0, [pc, #8]	@ (80030d0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80030c6:	f001 fc0f 	bl	80048e8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	200038b0 	.word	0x200038b0

080030d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030d8:	4802      	ldr	r0, [pc, #8]	@ (80030e4 <TIM3_IRQHandler+0x10>)
 80030da:	f003 ff47 	bl	8006f6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20001060 	.word	0x20001060

080030e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80030ec:	4803      	ldr	r0, [pc, #12]	@ (80030fc <TIM4_IRQHandler+0x14>)
 80030ee:	f003 ff3d 	bl	8006f6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
  Calculate_Steering_Wheel_Mechanical_Parameters();
 80030f2:	f00d fe45 	bl	8010d80 <Calculate_Steering_Wheel_Mechanical_Parameters>

  /* USER CODE END TIM4_IRQn 1 */
}
 80030f6:	bf00      	nop
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20000fe0 	.word	0x20000fe0

08003100 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  return 1;
 8003104:	2301      	movs	r3, #1
}
 8003106:	4618      	mov	r0, r3
 8003108:	46bd      	mov	sp, r7
 800310a:	bc80      	pop	{r7}
 800310c:	4770      	bx	lr

0800310e <_kill>:

int _kill(int pid, int sig)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b082      	sub	sp, #8
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
 8003116:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003118:	f00f fb28 	bl	801276c <__errno>
 800311c:	4603      	mov	r3, r0
 800311e:	2216      	movs	r2, #22
 8003120:	601a      	str	r2, [r3, #0]
  return -1;
 8003122:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003126:	4618      	mov	r0, r3
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}

0800312e <_exit>:

void _exit (int status)
{
 800312e:	b580      	push	{r7, lr}
 8003130:	b082      	sub	sp, #8
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003136:	f04f 31ff 	mov.w	r1, #4294967295
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff ffe7 	bl	800310e <_kill>
  while (1) {}    /* Make sure we hang here */
 8003140:	bf00      	nop
 8003142:	e7fd      	b.n	8003140 <_exit+0x12>

08003144 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	e00a      	b.n	800316c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003156:	f3af 8000 	nop.w
 800315a:	4601      	mov	r1, r0
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	60ba      	str	r2, [r7, #8]
 8003162:	b2ca      	uxtb	r2, r1
 8003164:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	3301      	adds	r3, #1
 800316a:	617b      	str	r3, [r7, #20]
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	429a      	cmp	r2, r3
 8003172:	dbf0      	blt.n	8003156 <_read+0x12>
  }

  return len;
 8003174:	687b      	ldr	r3, [r7, #4]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b086      	sub	sp, #24
 8003182:	af00      	add	r7, sp, #0
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	e009      	b.n	80031a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	60ba      	str	r2, [r7, #8]
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	3301      	adds	r3, #1
 80031a2:	617b      	str	r3, [r7, #20]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	dbf1      	blt.n	8003190 <_write+0x12>
  }
  return len;
 80031ac:	687b      	ldr	r3, [r7, #4]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <_close>:

int _close(int file)
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr

080031cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031dc:	605a      	str	r2, [r3, #4]
  return 0;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr

080031ea <_isatty>:

int _isatty(int file)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b083      	sub	sp, #12
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031f2:	2301      	movs	r3, #1
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr

080031fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031fe:	b480      	push	{r7}
 8003200:	b085      	sub	sp, #20
 8003202:	af00      	add	r7, sp, #0
 8003204:	60f8      	str	r0, [r7, #12]
 8003206:	60b9      	str	r1, [r7, #8]
 8003208:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3714      	adds	r7, #20
 8003210:	46bd      	mov	sp, r7
 8003212:	bc80      	pop	{r7}
 8003214:	4770      	bx	lr
	...

08003218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003220:	4a14      	ldr	r2, [pc, #80]	@ (8003274 <_sbrk+0x5c>)
 8003222:	4b15      	ldr	r3, [pc, #84]	@ (8003278 <_sbrk+0x60>)
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800322c:	4b13      	ldr	r3, [pc, #76]	@ (800327c <_sbrk+0x64>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d102      	bne.n	800323a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003234:	4b11      	ldr	r3, [pc, #68]	@ (800327c <_sbrk+0x64>)
 8003236:	4a12      	ldr	r2, [pc, #72]	@ (8003280 <_sbrk+0x68>)
 8003238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800323a:	4b10      	ldr	r3, [pc, #64]	@ (800327c <_sbrk+0x64>)
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4413      	add	r3, r2
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	429a      	cmp	r2, r3
 8003246:	d207      	bcs.n	8003258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003248:	f00f fa90 	bl	801276c <__errno>
 800324c:	4603      	mov	r3, r0
 800324e:	220c      	movs	r2, #12
 8003250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003252:	f04f 33ff 	mov.w	r3, #4294967295
 8003256:	e009      	b.n	800326c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003258:	4b08      	ldr	r3, [pc, #32]	@ (800327c <_sbrk+0x64>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800325e:	4b07      	ldr	r3, [pc, #28]	@ (800327c <_sbrk+0x64>)
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4413      	add	r3, r2
 8003266:	4a05      	ldr	r2, [pc, #20]	@ (800327c <_sbrk+0x64>)
 8003268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800326a:	68fb      	ldr	r3, [r7, #12]
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	2000c000 	.word	0x2000c000
 8003278:	00004000 	.word	0x00004000
 800327c:	200010a8 	.word	0x200010a8
 8003280:	20003fb8 	.word	0x20003fb8

08003284 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003288:	bf00      	nop
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr

08003290 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003290:	f7ff fff8 	bl	8003284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003294:	480b      	ldr	r0, [pc, #44]	@ (80032c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003296:	490c      	ldr	r1, [pc, #48]	@ (80032c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003298:	4a0c      	ldr	r2, [pc, #48]	@ (80032cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800329a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800329c:	e002      	b.n	80032a4 <LoopCopyDataInit>

0800329e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800329e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032a2:	3304      	adds	r3, #4

080032a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032a8:	d3f9      	bcc.n	800329e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032aa:	4a09      	ldr	r2, [pc, #36]	@ (80032d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80032ac:	4c09      	ldr	r4, [pc, #36]	@ (80032d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80032ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032b0:	e001      	b.n	80032b6 <LoopFillZerobss>

080032b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032b4:	3204      	adds	r2, #4

080032b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032b8:	d3fb      	bcc.n	80032b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032ba:	f00f fa5d 	bl	8012778 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032be:	f7fe fbbb 	bl	8001a38 <main>
  bx lr
 80032c2:	4770      	bx	lr
  ldr r0, =_sdata
 80032c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032c8:	20000780 	.word	0x20000780
  ldr r2, =_sidata
 80032cc:	08017588 	.word	0x08017588
  ldr r2, =_sbss
 80032d0:	20000780 	.word	0x20000780
  ldr r4, =_ebss
 80032d4:	20003fb4 	.word	0x20003fb4

080032d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80032d8:	e7fe      	b.n	80032d8 <ADC1_2_IRQHandler>
	...

080032dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032e0:	4b08      	ldr	r3, [pc, #32]	@ (8003304 <HAL_Init+0x28>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a07      	ldr	r2, [pc, #28]	@ (8003304 <HAL_Init+0x28>)
 80032e6:	f043 0310 	orr.w	r3, r3, #16
 80032ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032ec:	2003      	movs	r0, #3
 80032ee:	f000 fca5 	bl	8003c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032f2:	200f      	movs	r0, #15
 80032f4:	f7ff fe34 	bl	8002f60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032f8:	f7ff fcc4 	bl	8002c84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40022000 	.word	0x40022000

08003308 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800330c:	4b05      	ldr	r3, [pc, #20]	@ (8003324 <HAL_IncTick+0x1c>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	461a      	mov	r2, r3
 8003312:	4b05      	ldr	r3, [pc, #20]	@ (8003328 <HAL_IncTick+0x20>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4413      	add	r3, r2
 8003318:	4a03      	ldr	r2, [pc, #12]	@ (8003328 <HAL_IncTick+0x20>)
 800331a:	6013      	str	r3, [r2, #0]
}
 800331c:	bf00      	nop
 800331e:	46bd      	mov	sp, r7
 8003320:	bc80      	pop	{r7}
 8003322:	4770      	bx	lr
 8003324:	20000024 	.word	0x20000024
 8003328:	200010ac 	.word	0x200010ac

0800332c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  return uwTick;
 8003330:	4b02      	ldr	r3, [pc, #8]	@ (800333c <HAL_GetTick+0x10>)
 8003332:	681b      	ldr	r3, [r3, #0]
}
 8003334:	4618      	mov	r0, r3
 8003336:	46bd      	mov	sp, r7
 8003338:	bc80      	pop	{r7}
 800333a:	4770      	bx	lr
 800333c:	200010ac 	.word	0x200010ac

08003340 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003348:	2300      	movs	r3, #0
 800334a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e0ce      	b.n	8003500 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336c:	2b00      	cmp	r3, #0
 800336e:	d109      	bne.n	8003384 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f7ff fcb8 	bl	8002cf4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f000 fb07 	bl	8003998 <ADC_ConversionStop_Disable>
 800338a:	4603      	mov	r3, r0
 800338c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003392:	f003 0310 	and.w	r3, r3, #16
 8003396:	2b00      	cmp	r3, #0
 8003398:	f040 80a9 	bne.w	80034ee <HAL_ADC_Init+0x1ae>
 800339c:	7dfb      	ldrb	r3, [r7, #23]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f040 80a5 	bne.w	80034ee <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80033ac:	f023 0302 	bic.w	r3, r3, #2
 80033b0:	f043 0202 	orr.w	r2, r3, #2
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4951      	ldr	r1, [pc, #324]	@ (8003508 <HAL_ADC_Init+0x1c8>)
 80033c2:	428b      	cmp	r3, r1
 80033c4:	d10a      	bne.n	80033dc <HAL_ADC_Init+0x9c>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80033ce:	d002      	beq.n	80033d6 <HAL_ADC_Init+0x96>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	69db      	ldr	r3, [r3, #28]
 80033d4:	e004      	b.n	80033e0 <HAL_ADC_Init+0xa0>
 80033d6:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80033da:	e001      	b.n	80033e0 <HAL_ADC_Init+0xa0>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033e0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	7b1b      	ldrb	r3, [r3, #12]
 80033e6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80033e8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033f8:	d003      	beq.n	8003402 <HAL_ADC_Init+0xc2>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d102      	bne.n	8003408 <HAL_ADC_Init+0xc8>
 8003402:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003406:	e000      	b.n	800340a <HAL_ADC_Init+0xca>
 8003408:	2300      	movs	r3, #0
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	7d1b      	ldrb	r3, [r3, #20]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d119      	bne.n	800344c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	7b1b      	ldrb	r3, [r3, #12]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d109      	bne.n	8003434 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	3b01      	subs	r3, #1
 8003426:	035a      	lsls	r2, r3, #13
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	4313      	orrs	r3, r2
 800342c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	e00b      	b.n	800344c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003438:	f043 0220 	orr.w	r2, r3, #32
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003444:	f043 0201 	orr.w	r2, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	430a      	orrs	r2, r1
 800345e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	4b29      	ldr	r3, [pc, #164]	@ (800350c <HAL_ADC_Init+0x1cc>)
 8003468:	4013      	ands	r3, r2
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	68b9      	ldr	r1, [r7, #8]
 8003470:	430b      	orrs	r3, r1
 8003472:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800347c:	d003      	beq.n	8003486 <HAL_ADC_Init+0x146>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d104      	bne.n	8003490 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	3b01      	subs	r3, #1
 800348c:	051b      	lsls	r3, r3, #20
 800348e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003496:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	4b19      	ldr	r3, [pc, #100]	@ (8003510 <HAL_ADC_Init+0x1d0>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d10b      	bne.n	80034cc <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034be:	f023 0303 	bic.w	r3, r3, #3
 80034c2:	f043 0201 	orr.w	r2, r3, #1
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034ca:	e018      	b.n	80034fe <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d0:	f023 0312 	bic.w	r3, r3, #18
 80034d4:	f043 0210 	orr.w	r2, r3, #16
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e0:	f043 0201 	orr.w	r2, r3, #1
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034ec:	e007      	b.n	80034fe <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f2:	f043 0210 	orr.w	r2, r3, #16
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80034fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003500:	4618      	mov	r0, r3
 8003502:	3718      	adds	r7, #24
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40013c00 	.word	0x40013c00
 800350c:	ffe1f7fd 	.word	0xffe1f7fd
 8003510:	ff1f0efe 	.word	0xff1f0efe

08003514 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003520:	2300      	movs	r3, #0
 8003522:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a64      	ldr	r2, [pc, #400]	@ (80036bc <HAL_ADC_Start_DMA+0x1a8>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d004      	beq.n	8003538 <HAL_ADC_Start_DMA+0x24>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a63      	ldr	r2, [pc, #396]	@ (80036c0 <HAL_ADC_Start_DMA+0x1ac>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d106      	bne.n	8003546 <HAL_ADC_Start_DMA+0x32>
 8003538:	4b60      	ldr	r3, [pc, #384]	@ (80036bc <HAL_ADC_Start_DMA+0x1a8>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003540:	2b00      	cmp	r3, #0
 8003542:	f040 80b3 	bne.w	80036ac <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800354c:	2b01      	cmp	r3, #1
 800354e:	d101      	bne.n	8003554 <HAL_ADC_Start_DMA+0x40>
 8003550:	2302      	movs	r3, #2
 8003552:	e0ae      	b.n	80036b2 <HAL_ADC_Start_DMA+0x19e>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800355c:	68f8      	ldr	r0, [r7, #12]
 800355e:	f000 f9c1 	bl	80038e4 <ADC_Enable>
 8003562:	4603      	mov	r3, r0
 8003564:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003566:	7dfb      	ldrb	r3, [r7, #23]
 8003568:	2b00      	cmp	r3, #0
 800356a:	f040 809a 	bne.w	80036a2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003572:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003576:	f023 0301 	bic.w	r3, r3, #1
 800357a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a4e      	ldr	r2, [pc, #312]	@ (80036c0 <HAL_ADC_Start_DMA+0x1ac>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d105      	bne.n	8003598 <HAL_ADC_Start_DMA+0x84>
 800358c:	4b4b      	ldr	r3, [pc, #300]	@ (80036bc <HAL_ADC_Start_DMA+0x1a8>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d115      	bne.n	80035c4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d026      	beq.n	8003600 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80035ba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80035c2:	e01d      	b.n	8003600 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a39      	ldr	r2, [pc, #228]	@ (80036bc <HAL_ADC_Start_DMA+0x1a8>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d004      	beq.n	80035e4 <HAL_ADC_Start_DMA+0xd0>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a38      	ldr	r2, [pc, #224]	@ (80036c0 <HAL_ADC_Start_DMA+0x1ac>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d10d      	bne.n	8003600 <HAL_ADC_Start_DMA+0xec>
 80035e4:	4b35      	ldr	r3, [pc, #212]	@ (80036bc <HAL_ADC_Start_DMA+0x1a8>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d007      	beq.n	8003600 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80035f8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003604:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d006      	beq.n	800361a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003610:	f023 0206 	bic.w	r2, r3, #6
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003618:	e002      	b.n	8003620 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	4a25      	ldr	r2, [pc, #148]	@ (80036c4 <HAL_ADC_Start_DMA+0x1b0>)
 800362e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	4a24      	ldr	r2, [pc, #144]	@ (80036c8 <HAL_ADC_Start_DMA+0x1b4>)
 8003636:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6a1b      	ldr	r3, [r3, #32]
 800363c:	4a23      	ldr	r2, [pc, #140]	@ (80036cc <HAL_ADC_Start_DMA+0x1b8>)
 800363e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f06f 0202 	mvn.w	r2, #2
 8003648:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003658:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a18      	ldr	r0, [r3, #32]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	334c      	adds	r3, #76	@ 0x4c
 8003664:	4619      	mov	r1, r3
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f000 fb93 	bl	8003d94 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003678:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800367c:	d108      	bne.n	8003690 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800368c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800368e:	e00f      	b.n	80036b0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800369e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80036a0:	e006      	b.n	80036b0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80036aa:	e001      	b.n	80036b0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80036b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3718      	adds	r7, #24
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	40012400 	.word	0x40012400
 80036c0:	40012800 	.word	0x40012800
 80036c4:	08003a1b 	.word	0x08003a1b
 80036c8:	08003a97 	.word	0x08003a97
 80036cc:	08003ab3 	.word	0x08003ab3

080036d0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr

080036e2 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80036ea:	bf00      	nop
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr

080036f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036fe:	2300      	movs	r3, #0
 8003700:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800370c:	2b01      	cmp	r3, #1
 800370e:	d101      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x20>
 8003710:	2302      	movs	r3, #2
 8003712:	e0dc      	b.n	80038ce <HAL_ADC_ConfigChannel+0x1da>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	2b06      	cmp	r3, #6
 8003722:	d81c      	bhi.n	800375e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	4613      	mov	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	4413      	add	r3, r2
 8003734:	3b05      	subs	r3, #5
 8003736:	221f      	movs	r2, #31
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	43db      	mvns	r3, r3
 800373e:	4019      	ands	r1, r3
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	6818      	ldr	r0, [r3, #0]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	4613      	mov	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	4413      	add	r3, r2
 800374e:	3b05      	subs	r3, #5
 8003750:	fa00 f203 	lsl.w	r2, r0, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	430a      	orrs	r2, r1
 800375a:	635a      	str	r2, [r3, #52]	@ 0x34
 800375c:	e03c      	b.n	80037d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2b0c      	cmp	r3, #12
 8003764:	d81c      	bhi.n	80037a0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685a      	ldr	r2, [r3, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	3b23      	subs	r3, #35	@ 0x23
 8003778:	221f      	movs	r2, #31
 800377a:	fa02 f303 	lsl.w	r3, r2, r3
 800377e:	43db      	mvns	r3, r3
 8003780:	4019      	ands	r1, r3
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	6818      	ldr	r0, [r3, #0]
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4413      	add	r3, r2
 8003790:	3b23      	subs	r3, #35	@ 0x23
 8003792:	fa00 f203 	lsl.w	r2, r0, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	631a      	str	r2, [r3, #48]	@ 0x30
 800379e:	e01b      	b.n	80037d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	4613      	mov	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	4413      	add	r3, r2
 80037b0:	3b41      	subs	r3, #65	@ 0x41
 80037b2:	221f      	movs	r2, #31
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	43db      	mvns	r3, r3
 80037ba:	4019      	ands	r1, r3
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	6818      	ldr	r0, [r3, #0]
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	4613      	mov	r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	4413      	add	r3, r2
 80037ca:	3b41      	subs	r3, #65	@ 0x41
 80037cc:	fa00 f203 	lsl.w	r2, r0, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	430a      	orrs	r2, r1
 80037d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b09      	cmp	r3, #9
 80037de:	d91c      	bls.n	800381a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68d9      	ldr	r1, [r3, #12]
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	4613      	mov	r3, r2
 80037ec:	005b      	lsls	r3, r3, #1
 80037ee:	4413      	add	r3, r2
 80037f0:	3b1e      	subs	r3, #30
 80037f2:	2207      	movs	r2, #7
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	43db      	mvns	r3, r3
 80037fa:	4019      	ands	r1, r3
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	6898      	ldr	r0, [r3, #8]
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	4613      	mov	r3, r2
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	4413      	add	r3, r2
 800380a:	3b1e      	subs	r3, #30
 800380c:	fa00 f203 	lsl.w	r2, r0, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	60da      	str	r2, [r3, #12]
 8003818:	e019      	b.n	800384e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6919      	ldr	r1, [r3, #16]
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	4613      	mov	r3, r2
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	4413      	add	r3, r2
 800382a:	2207      	movs	r2, #7
 800382c:	fa02 f303 	lsl.w	r3, r2, r3
 8003830:	43db      	mvns	r3, r3
 8003832:	4019      	ands	r1, r3
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	6898      	ldr	r0, [r3, #8]
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	4613      	mov	r3, r2
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	4413      	add	r3, r2
 8003842:	fa00 f203 	lsl.w	r2, r0, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	430a      	orrs	r2, r1
 800384c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2b10      	cmp	r3, #16
 8003854:	d003      	beq.n	800385e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800385a:	2b11      	cmp	r3, #17
 800385c:	d132      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a1d      	ldr	r2, [pc, #116]	@ (80038d8 <HAL_ADC_ConfigChannel+0x1e4>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d125      	bne.n	80038b4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d126      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003884:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2b10      	cmp	r3, #16
 800388c:	d11a      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800388e:	4b13      	ldr	r3, [pc, #76]	@ (80038dc <HAL_ADC_ConfigChannel+0x1e8>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a13      	ldr	r2, [pc, #76]	@ (80038e0 <HAL_ADC_ConfigChannel+0x1ec>)
 8003894:	fba2 2303 	umull	r2, r3, r2, r3
 8003898:	0c9a      	lsrs	r2, r3, #18
 800389a:	4613      	mov	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	4413      	add	r3, r2
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038a4:	e002      	b.n	80038ac <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	3b01      	subs	r3, #1
 80038aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1f9      	bne.n	80038a6 <HAL_ADC_ConfigChannel+0x1b2>
 80038b2:	e007      	b.n	80038c4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038b8:	f043 0220 	orr.w	r2, r3, #32
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3714      	adds	r7, #20
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bc80      	pop	{r7}
 80038d6:	4770      	bx	lr
 80038d8:	40012400 	.word	0x40012400
 80038dc:	2000001c 	.word	0x2000001c
 80038e0:	431bde83 	.word	0x431bde83

080038e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038ec:	2300      	movs	r3, #0
 80038ee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80038f0:	2300      	movs	r3, #0
 80038f2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d040      	beq.n	8003984 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	689a      	ldr	r2, [r3, #8]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f042 0201 	orr.w	r2, r2, #1
 8003910:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003912:	4b1f      	ldr	r3, [pc, #124]	@ (8003990 <ADC_Enable+0xac>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a1f      	ldr	r2, [pc, #124]	@ (8003994 <ADC_Enable+0xb0>)
 8003918:	fba2 2303 	umull	r2, r3, r2, r3
 800391c:	0c9b      	lsrs	r3, r3, #18
 800391e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003920:	e002      	b.n	8003928 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	3b01      	subs	r3, #1
 8003926:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f9      	bne.n	8003922 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800392e:	f7ff fcfd 	bl	800332c <HAL_GetTick>
 8003932:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003934:	e01f      	b.n	8003976 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003936:	f7ff fcf9 	bl	800332c <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d918      	bls.n	8003976 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b01      	cmp	r3, #1
 8003950:	d011      	beq.n	8003976 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003956:	f043 0210 	orr.w	r2, r3, #16
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003962:	f043 0201 	orr.w	r2, r3, #1
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e007      	b.n	8003986 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	2b01      	cmp	r3, #1
 8003982:	d1d8      	bne.n	8003936 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	2000001c 	.word	0x2000001c
 8003994:	431bde83 	.word	0x431bde83

08003998 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039a0:	2300      	movs	r3, #0
 80039a2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d12e      	bne.n	8003a10 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0201 	bic.w	r2, r2, #1
 80039c0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039c2:	f7ff fcb3 	bl	800332c <HAL_GetTick>
 80039c6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80039c8:	e01b      	b.n	8003a02 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039ca:	f7ff fcaf 	bl	800332c <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d914      	bls.n	8003a02 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d10d      	bne.n	8003a02 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ea:	f043 0210 	orr.w	r2, r3, #16
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f6:	f043 0201 	orr.w	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e007      	b.n	8003a12 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f003 0301 	and.w	r3, r3, #1
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d0dc      	beq.n	80039ca <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b084      	sub	sp, #16
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a26:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d127      	bne.n	8003a84 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a38:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003a4a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003a4e:	d115      	bne.n	8003a7c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d111      	bne.n	8003a7c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d105      	bne.n	8003a7c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a74:	f043 0201 	orr.w	r2, r3, #1
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	f7fd fcd1 	bl	8001424 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003a82:	e004      	b.n	8003a8e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	4798      	blx	r3
}
 8003a8e:	bf00      	nop
 8003a90:	3710      	adds	r7, #16
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b084      	sub	sp, #16
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f7ff fe13 	bl	80036d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003aaa:	bf00      	nop
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b084      	sub	sp, #16
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abe:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad0:	f043 0204 	orr.w	r2, r3, #4
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f7ff fe02 	bl	80036e2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ade:	bf00      	nop
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f003 0307 	and.w	r3, r3, #7
 8003af6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003af8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b2c <__NVIC_SetPriorityGrouping+0x44>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b04:	4013      	ands	r3, r2
 8003b06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b1a:	4a04      	ldr	r2, [pc, #16]	@ (8003b2c <__NVIC_SetPriorityGrouping+0x44>)
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	60d3      	str	r3, [r2, #12]
}
 8003b20:	bf00      	nop
 8003b22:	3714      	adds	r7, #20
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bc80      	pop	{r7}
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	e000ed00 	.word	0xe000ed00

08003b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b34:	4b04      	ldr	r3, [pc, #16]	@ (8003b48 <__NVIC_GetPriorityGrouping+0x18>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	0a1b      	lsrs	r3, r3, #8
 8003b3a:	f003 0307 	and.w	r3, r3, #7
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bc80      	pop	{r7}
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	e000ed00 	.word	0xe000ed00

08003b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	4603      	mov	r3, r0
 8003b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	db0b      	blt.n	8003b76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b5e:	79fb      	ldrb	r3, [r7, #7]
 8003b60:	f003 021f 	and.w	r2, r3, #31
 8003b64:	4906      	ldr	r1, [pc, #24]	@ (8003b80 <__NVIC_EnableIRQ+0x34>)
 8003b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6a:	095b      	lsrs	r3, r3, #5
 8003b6c:	2001      	movs	r0, #1
 8003b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr
 8003b80:	e000e100 	.word	0xe000e100

08003b84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	6039      	str	r1, [r7, #0]
 8003b8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	db0a      	blt.n	8003bae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	b2da      	uxtb	r2, r3
 8003b9c:	490c      	ldr	r1, [pc, #48]	@ (8003bd0 <__NVIC_SetPriority+0x4c>)
 8003b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba2:	0112      	lsls	r2, r2, #4
 8003ba4:	b2d2      	uxtb	r2, r2
 8003ba6:	440b      	add	r3, r1
 8003ba8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bac:	e00a      	b.n	8003bc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	b2da      	uxtb	r2, r3
 8003bb2:	4908      	ldr	r1, [pc, #32]	@ (8003bd4 <__NVIC_SetPriority+0x50>)
 8003bb4:	79fb      	ldrb	r3, [r7, #7]
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	3b04      	subs	r3, #4
 8003bbc:	0112      	lsls	r2, r2, #4
 8003bbe:	b2d2      	uxtb	r2, r2
 8003bc0:	440b      	add	r3, r1
 8003bc2:	761a      	strb	r2, [r3, #24]
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	e000e100 	.word	0xe000e100
 8003bd4:	e000ed00 	.word	0xe000ed00

08003bd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b089      	sub	sp, #36	@ 0x24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f003 0307 	and.w	r3, r3, #7
 8003bea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	f1c3 0307 	rsb	r3, r3, #7
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	bf28      	it	cs
 8003bf6:	2304      	movcs	r3, #4
 8003bf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	3304      	adds	r3, #4
 8003bfe:	2b06      	cmp	r3, #6
 8003c00:	d902      	bls.n	8003c08 <NVIC_EncodePriority+0x30>
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	3b03      	subs	r3, #3
 8003c06:	e000      	b.n	8003c0a <NVIC_EncodePriority+0x32>
 8003c08:	2300      	movs	r3, #0
 8003c0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	fa02 f303 	lsl.w	r3, r2, r3
 8003c16:	43da      	mvns	r2, r3
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	401a      	ands	r2, r3
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c20:	f04f 31ff 	mov.w	r1, #4294967295
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2a:	43d9      	mvns	r1, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c30:	4313      	orrs	r3, r2
         );
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3724      	adds	r7, #36	@ 0x24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bc80      	pop	{r7}
 8003c3a:	4770      	bx	lr

08003c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7ff ff4f 	bl	8003ae8 <__NVIC_SetPriorityGrouping>
}
 8003c4a:	bf00      	nop
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b086      	sub	sp, #24
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	4603      	mov	r3, r0
 8003c5a:	60b9      	str	r1, [r7, #8]
 8003c5c:	607a      	str	r2, [r7, #4]
 8003c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c64:	f7ff ff64 	bl	8003b30 <__NVIC_GetPriorityGrouping>
 8003c68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	68b9      	ldr	r1, [r7, #8]
 8003c6e:	6978      	ldr	r0, [r7, #20]
 8003c70:	f7ff ffb2 	bl	8003bd8 <NVIC_EncodePriority>
 8003c74:	4602      	mov	r2, r0
 8003c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c7a:	4611      	mov	r1, r2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7ff ff81 	bl	8003b84 <__NVIC_SetPriority>
}
 8003c82:	bf00      	nop
 8003c84:	3718      	adds	r7, #24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b082      	sub	sp, #8
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	4603      	mov	r3, r0
 8003c92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff ff57 	bl	8003b4c <__NVIC_EnableIRQ>
}
 8003c9e:	bf00      	nop
 8003ca0:	3708      	adds	r7, #8
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
	...

08003ca8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e059      	b.n	8003d72 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	4b2d      	ldr	r3, [pc, #180]	@ (8003d7c <HAL_DMA_Init+0xd4>)
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d80f      	bhi.n	8003cea <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	461a      	mov	r2, r3
 8003cd0:	4b2b      	ldr	r3, [pc, #172]	@ (8003d80 <HAL_DMA_Init+0xd8>)
 8003cd2:	4413      	add	r3, r2
 8003cd4:	4a2b      	ldr	r2, [pc, #172]	@ (8003d84 <HAL_DMA_Init+0xdc>)
 8003cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cda:	091b      	lsrs	r3, r3, #4
 8003cdc:	009a      	lsls	r2, r3, #2
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a28      	ldr	r2, [pc, #160]	@ (8003d88 <HAL_DMA_Init+0xe0>)
 8003ce6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ce8:	e00e      	b.n	8003d08 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	4b26      	ldr	r3, [pc, #152]	@ (8003d8c <HAL_DMA_Init+0xe4>)
 8003cf2:	4413      	add	r3, r2
 8003cf4:	4a23      	ldr	r2, [pc, #140]	@ (8003d84 <HAL_DMA_Init+0xdc>)
 8003cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfa:	091b      	lsrs	r3, r3, #4
 8003cfc:	009a      	lsls	r2, r3, #2
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a22      	ldr	r2, [pc, #136]	@ (8003d90 <HAL_DMA_Init+0xe8>)
 8003d06:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003d1e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003d22:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003d2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3714      	adds	r7, #20
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bc80      	pop	{r7}
 8003d7a:	4770      	bx	lr
 8003d7c:	40020407 	.word	0x40020407
 8003d80:	bffdfff8 	.word	0xbffdfff8
 8003d84:	cccccccd 	.word	0xcccccccd
 8003d88:	40020000 	.word	0x40020000
 8003d8c:	bffdfbf8 	.word	0xbffdfbf8
 8003d90:	40020400 	.word	0x40020400

08003d94 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
 8003da0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <HAL_DMA_Start_IT+0x20>
 8003db0:	2302      	movs	r3, #2
 8003db2:	e04b      	b.n	8003e4c <HAL_DMA_Start_IT+0xb8>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d13a      	bne.n	8003e3e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2202      	movs	r2, #2
 8003dcc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0201 	bic.w	r2, r2, #1
 8003de4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	68b9      	ldr	r1, [r7, #8]
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 fa6d 	bl	80042cc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d008      	beq.n	8003e0c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f042 020e 	orr.w	r2, r2, #14
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	e00f      	b.n	8003e2c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0204 	bic.w	r2, r2, #4
 8003e1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f042 020a 	orr.w	r2, r2, #10
 8003e2a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f042 0201 	orr.w	r2, r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
 8003e3c:	e005      	b.n	8003e4a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003e46:	2302      	movs	r3, #2
 8003e48:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003e4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e70:	2204      	movs	r2, #4
 8003e72:	409a      	lsls	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	4013      	ands	r3, r2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f000 80f1 	beq.w	8004060 <HAL_DMA_IRQHandler+0x20c>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f000 80eb 	beq.w	8004060 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0320 	and.w	r3, r3, #32
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d107      	bne.n	8003ea8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 0204 	bic.w	r2, r2, #4
 8003ea6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	461a      	mov	r2, r3
 8003eae:	4b5f      	ldr	r3, [pc, #380]	@ (800402c <HAL_DMA_IRQHandler+0x1d8>)
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d958      	bls.n	8003f66 <HAL_DMA_IRQHandler+0x112>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a5d      	ldr	r2, [pc, #372]	@ (8004030 <HAL_DMA_IRQHandler+0x1dc>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d04f      	beq.n	8003f5e <HAL_DMA_IRQHandler+0x10a>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a5c      	ldr	r2, [pc, #368]	@ (8004034 <HAL_DMA_IRQHandler+0x1e0>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d048      	beq.n	8003f5a <HAL_DMA_IRQHandler+0x106>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a5a      	ldr	r2, [pc, #360]	@ (8004038 <HAL_DMA_IRQHandler+0x1e4>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d040      	beq.n	8003f54 <HAL_DMA_IRQHandler+0x100>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a59      	ldr	r2, [pc, #356]	@ (800403c <HAL_DMA_IRQHandler+0x1e8>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d038      	beq.n	8003f4e <HAL_DMA_IRQHandler+0xfa>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a57      	ldr	r2, [pc, #348]	@ (8004040 <HAL_DMA_IRQHandler+0x1ec>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d030      	beq.n	8003f48 <HAL_DMA_IRQHandler+0xf4>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a56      	ldr	r2, [pc, #344]	@ (8004044 <HAL_DMA_IRQHandler+0x1f0>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d028      	beq.n	8003f42 <HAL_DMA_IRQHandler+0xee>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a4d      	ldr	r2, [pc, #308]	@ (800402c <HAL_DMA_IRQHandler+0x1d8>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d020      	beq.n	8003f3c <HAL_DMA_IRQHandler+0xe8>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a52      	ldr	r2, [pc, #328]	@ (8004048 <HAL_DMA_IRQHandler+0x1f4>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d019      	beq.n	8003f38 <HAL_DMA_IRQHandler+0xe4>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a50      	ldr	r2, [pc, #320]	@ (800404c <HAL_DMA_IRQHandler+0x1f8>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d012      	beq.n	8003f34 <HAL_DMA_IRQHandler+0xe0>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a4f      	ldr	r2, [pc, #316]	@ (8004050 <HAL_DMA_IRQHandler+0x1fc>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d00a      	beq.n	8003f2e <HAL_DMA_IRQHandler+0xda>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a4d      	ldr	r2, [pc, #308]	@ (8004054 <HAL_DMA_IRQHandler+0x200>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d102      	bne.n	8003f28 <HAL_DMA_IRQHandler+0xd4>
 8003f22:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003f26:	e01b      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f28:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003f2c:	e018      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f32:	e015      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f34:	2340      	movs	r3, #64	@ 0x40
 8003f36:	e013      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f38:	2304      	movs	r3, #4
 8003f3a:	e011      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f3c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003f40:	e00e      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003f46:	e00b      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f48:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003f4c:	e008      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f4e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003f52:	e005      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f58:	e002      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f5a:	2340      	movs	r3, #64	@ 0x40
 8003f5c:	e000      	b.n	8003f60 <HAL_DMA_IRQHandler+0x10c>
 8003f5e:	2304      	movs	r3, #4
 8003f60:	4a3d      	ldr	r2, [pc, #244]	@ (8004058 <HAL_DMA_IRQHandler+0x204>)
 8003f62:	6053      	str	r3, [r2, #4]
 8003f64:	e057      	b.n	8004016 <HAL_DMA_IRQHandler+0x1c2>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a31      	ldr	r2, [pc, #196]	@ (8004030 <HAL_DMA_IRQHandler+0x1dc>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d04f      	beq.n	8004010 <HAL_DMA_IRQHandler+0x1bc>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a2f      	ldr	r2, [pc, #188]	@ (8004034 <HAL_DMA_IRQHandler+0x1e0>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d048      	beq.n	800400c <HAL_DMA_IRQHandler+0x1b8>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a2e      	ldr	r2, [pc, #184]	@ (8004038 <HAL_DMA_IRQHandler+0x1e4>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d040      	beq.n	8004006 <HAL_DMA_IRQHandler+0x1b2>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a2c      	ldr	r2, [pc, #176]	@ (800403c <HAL_DMA_IRQHandler+0x1e8>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d038      	beq.n	8004000 <HAL_DMA_IRQHandler+0x1ac>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a2b      	ldr	r2, [pc, #172]	@ (8004040 <HAL_DMA_IRQHandler+0x1ec>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d030      	beq.n	8003ffa <HAL_DMA_IRQHandler+0x1a6>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a29      	ldr	r2, [pc, #164]	@ (8004044 <HAL_DMA_IRQHandler+0x1f0>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d028      	beq.n	8003ff4 <HAL_DMA_IRQHandler+0x1a0>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a21      	ldr	r2, [pc, #132]	@ (800402c <HAL_DMA_IRQHandler+0x1d8>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d020      	beq.n	8003fee <HAL_DMA_IRQHandler+0x19a>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a25      	ldr	r2, [pc, #148]	@ (8004048 <HAL_DMA_IRQHandler+0x1f4>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d019      	beq.n	8003fea <HAL_DMA_IRQHandler+0x196>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a24      	ldr	r2, [pc, #144]	@ (800404c <HAL_DMA_IRQHandler+0x1f8>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d012      	beq.n	8003fe6 <HAL_DMA_IRQHandler+0x192>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a22      	ldr	r2, [pc, #136]	@ (8004050 <HAL_DMA_IRQHandler+0x1fc>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d00a      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0x18c>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a21      	ldr	r2, [pc, #132]	@ (8004054 <HAL_DMA_IRQHandler+0x200>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d102      	bne.n	8003fda <HAL_DMA_IRQHandler+0x186>
 8003fd4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003fd8:	e01b      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8003fda:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003fde:	e018      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8003fe0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fe4:	e015      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8003fe6:	2340      	movs	r3, #64	@ 0x40
 8003fe8:	e013      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8003fea:	2304      	movs	r3, #4
 8003fec:	e011      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8003fee:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003ff2:	e00e      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8003ff4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003ff8:	e00b      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8003ffa:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003ffe:	e008      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8004000:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004004:	e005      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8004006:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800400a:	e002      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 800400c:	2340      	movs	r3, #64	@ 0x40
 800400e:	e000      	b.n	8004012 <HAL_DMA_IRQHandler+0x1be>
 8004010:	2304      	movs	r3, #4
 8004012:	4a12      	ldr	r2, [pc, #72]	@ (800405c <HAL_DMA_IRQHandler+0x208>)
 8004014:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 8136 	beq.w	800428c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004028:	e130      	b.n	800428c <HAL_DMA_IRQHandler+0x438>
 800402a:	bf00      	nop
 800402c:	40020080 	.word	0x40020080
 8004030:	40020008 	.word	0x40020008
 8004034:	4002001c 	.word	0x4002001c
 8004038:	40020030 	.word	0x40020030
 800403c:	40020044 	.word	0x40020044
 8004040:	40020058 	.word	0x40020058
 8004044:	4002006c 	.word	0x4002006c
 8004048:	40020408 	.word	0x40020408
 800404c:	4002041c 	.word	0x4002041c
 8004050:	40020430 	.word	0x40020430
 8004054:	40020444 	.word	0x40020444
 8004058:	40020400 	.word	0x40020400
 800405c:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004064:	2202      	movs	r2, #2
 8004066:	409a      	lsls	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	4013      	ands	r3, r2
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80dd 	beq.w	800422c <HAL_DMA_IRQHandler+0x3d8>
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 80d7 	beq.w	800422c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0320 	and.w	r3, r3, #32
 8004088:	2b00      	cmp	r3, #0
 800408a:	d10b      	bne.n	80040a4 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 020a 	bic.w	r2, r2, #10
 800409a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	461a      	mov	r2, r3
 80040aa:	4b7b      	ldr	r3, [pc, #492]	@ (8004298 <HAL_DMA_IRQHandler+0x444>)
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d958      	bls.n	8004162 <HAL_DMA_IRQHandler+0x30e>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a79      	ldr	r2, [pc, #484]	@ (800429c <HAL_DMA_IRQHandler+0x448>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d04f      	beq.n	800415a <HAL_DMA_IRQHandler+0x306>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a78      	ldr	r2, [pc, #480]	@ (80042a0 <HAL_DMA_IRQHandler+0x44c>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d048      	beq.n	8004156 <HAL_DMA_IRQHandler+0x302>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a76      	ldr	r2, [pc, #472]	@ (80042a4 <HAL_DMA_IRQHandler+0x450>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d040      	beq.n	8004150 <HAL_DMA_IRQHandler+0x2fc>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a75      	ldr	r2, [pc, #468]	@ (80042a8 <HAL_DMA_IRQHandler+0x454>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d038      	beq.n	800414a <HAL_DMA_IRQHandler+0x2f6>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a73      	ldr	r2, [pc, #460]	@ (80042ac <HAL_DMA_IRQHandler+0x458>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d030      	beq.n	8004144 <HAL_DMA_IRQHandler+0x2f0>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a72      	ldr	r2, [pc, #456]	@ (80042b0 <HAL_DMA_IRQHandler+0x45c>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d028      	beq.n	800413e <HAL_DMA_IRQHandler+0x2ea>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a69      	ldr	r2, [pc, #420]	@ (8004298 <HAL_DMA_IRQHandler+0x444>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d020      	beq.n	8004138 <HAL_DMA_IRQHandler+0x2e4>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a6e      	ldr	r2, [pc, #440]	@ (80042b4 <HAL_DMA_IRQHandler+0x460>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d019      	beq.n	8004134 <HAL_DMA_IRQHandler+0x2e0>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a6c      	ldr	r2, [pc, #432]	@ (80042b8 <HAL_DMA_IRQHandler+0x464>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d012      	beq.n	8004130 <HAL_DMA_IRQHandler+0x2dc>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a6b      	ldr	r2, [pc, #428]	@ (80042bc <HAL_DMA_IRQHandler+0x468>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d00a      	beq.n	800412a <HAL_DMA_IRQHandler+0x2d6>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a69      	ldr	r2, [pc, #420]	@ (80042c0 <HAL_DMA_IRQHandler+0x46c>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d102      	bne.n	8004124 <HAL_DMA_IRQHandler+0x2d0>
 800411e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004122:	e01b      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 8004124:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004128:	e018      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 800412a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800412e:	e015      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 8004130:	2320      	movs	r3, #32
 8004132:	e013      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 8004134:	2302      	movs	r3, #2
 8004136:	e011      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 8004138:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800413c:	e00e      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 800413e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004142:	e00b      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 8004144:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004148:	e008      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 800414a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800414e:	e005      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 8004150:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004154:	e002      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 8004156:	2320      	movs	r3, #32
 8004158:	e000      	b.n	800415c <HAL_DMA_IRQHandler+0x308>
 800415a:	2302      	movs	r3, #2
 800415c:	4a59      	ldr	r2, [pc, #356]	@ (80042c4 <HAL_DMA_IRQHandler+0x470>)
 800415e:	6053      	str	r3, [r2, #4]
 8004160:	e057      	b.n	8004212 <HAL_DMA_IRQHandler+0x3be>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a4d      	ldr	r2, [pc, #308]	@ (800429c <HAL_DMA_IRQHandler+0x448>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d04f      	beq.n	800420c <HAL_DMA_IRQHandler+0x3b8>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a4b      	ldr	r2, [pc, #300]	@ (80042a0 <HAL_DMA_IRQHandler+0x44c>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d048      	beq.n	8004208 <HAL_DMA_IRQHandler+0x3b4>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a4a      	ldr	r2, [pc, #296]	@ (80042a4 <HAL_DMA_IRQHandler+0x450>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d040      	beq.n	8004202 <HAL_DMA_IRQHandler+0x3ae>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a48      	ldr	r2, [pc, #288]	@ (80042a8 <HAL_DMA_IRQHandler+0x454>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d038      	beq.n	80041fc <HAL_DMA_IRQHandler+0x3a8>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a47      	ldr	r2, [pc, #284]	@ (80042ac <HAL_DMA_IRQHandler+0x458>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d030      	beq.n	80041f6 <HAL_DMA_IRQHandler+0x3a2>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a45      	ldr	r2, [pc, #276]	@ (80042b0 <HAL_DMA_IRQHandler+0x45c>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d028      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x39c>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a3d      	ldr	r2, [pc, #244]	@ (8004298 <HAL_DMA_IRQHandler+0x444>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d020      	beq.n	80041ea <HAL_DMA_IRQHandler+0x396>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a41      	ldr	r2, [pc, #260]	@ (80042b4 <HAL_DMA_IRQHandler+0x460>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d019      	beq.n	80041e6 <HAL_DMA_IRQHandler+0x392>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a40      	ldr	r2, [pc, #256]	@ (80042b8 <HAL_DMA_IRQHandler+0x464>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d012      	beq.n	80041e2 <HAL_DMA_IRQHandler+0x38e>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a3e      	ldr	r2, [pc, #248]	@ (80042bc <HAL_DMA_IRQHandler+0x468>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d00a      	beq.n	80041dc <HAL_DMA_IRQHandler+0x388>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a3d      	ldr	r2, [pc, #244]	@ (80042c0 <HAL_DMA_IRQHandler+0x46c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d102      	bne.n	80041d6 <HAL_DMA_IRQHandler+0x382>
 80041d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80041d4:	e01b      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 80041d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80041da:	e018      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 80041dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80041e0:	e015      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 80041e2:	2320      	movs	r3, #32
 80041e4:	e013      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 80041e6:	2302      	movs	r3, #2
 80041e8:	e011      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 80041ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041ee:	e00e      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 80041f0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80041f4:	e00b      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 80041f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80041fa:	e008      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 80041fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004200:	e005      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 8004202:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004206:	e002      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 8004208:	2320      	movs	r3, #32
 800420a:	e000      	b.n	800420e <HAL_DMA_IRQHandler+0x3ba>
 800420c:	2302      	movs	r3, #2
 800420e:	4a2e      	ldr	r2, [pc, #184]	@ (80042c8 <HAL_DMA_IRQHandler+0x474>)
 8004210:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800421e:	2b00      	cmp	r3, #0
 8004220:	d034      	beq.n	800428c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800422a:	e02f      	b.n	800428c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	2208      	movs	r2, #8
 8004232:	409a      	lsls	r2, r3
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	4013      	ands	r3, r2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d028      	beq.n	800428e <HAL_DMA_IRQHandler+0x43a>
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	2b00      	cmp	r3, #0
 8004244:	d023      	beq.n	800428e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f022 020e 	bic.w	r2, r2, #14
 8004254:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800425e:	2101      	movs	r1, #1
 8004260:	fa01 f202 	lsl.w	r2, r1, r2
 8004264:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2201      	movs	r2, #1
 800426a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004280:	2b00      	cmp	r3, #0
 8004282:	d004      	beq.n	800428e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	4798      	blx	r3
    }
  }
  return;
 800428c:	bf00      	nop
 800428e:	bf00      	nop
}
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	40020080 	.word	0x40020080
 800429c:	40020008 	.word	0x40020008
 80042a0:	4002001c 	.word	0x4002001c
 80042a4:	40020030 	.word	0x40020030
 80042a8:	40020044 	.word	0x40020044
 80042ac:	40020058 	.word	0x40020058
 80042b0:	4002006c 	.word	0x4002006c
 80042b4:	40020408 	.word	0x40020408
 80042b8:	4002041c 	.word	0x4002041c
 80042bc:	40020430 	.word	0x40020430
 80042c0:	40020444 	.word	0x40020444
 80042c4:	40020400 	.word	0x40020400
 80042c8:	40020000 	.word	0x40020000

080042cc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
 80042d8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e2:	2101      	movs	r1, #1
 80042e4:	fa01 f202 	lsl.w	r2, r1, r2
 80042e8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	683a      	ldr	r2, [r7, #0]
 80042f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b10      	cmp	r3, #16
 80042f8:	d108      	bne.n	800430c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	68ba      	ldr	r2, [r7, #8]
 8004308:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800430a:	e007      	b.n	800431c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68ba      	ldr	r2, [r7, #8]
 8004312:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	60da      	str	r2, [r3, #12]
}
 800431c:	bf00      	nop
 800431e:	3714      	adds	r7, #20
 8004320:	46bd      	mov	sp, r7
 8004322:	bc80      	pop	{r7}
 8004324:	4770      	bx	lr
	...

08004328 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004328:	b480      	push	{r7}
 800432a:	b08b      	sub	sp, #44	@ 0x2c
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004332:	2300      	movs	r3, #0
 8004334:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004336:	2300      	movs	r3, #0
 8004338:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800433a:	e179      	b.n	8004630 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800433c:	2201      	movs	r2, #1
 800433e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004340:	fa02 f303 	lsl.w	r3, r2, r3
 8004344:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	69fa      	ldr	r2, [r7, #28]
 800434c:	4013      	ands	r3, r2
 800434e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	429a      	cmp	r2, r3
 8004356:	f040 8168 	bne.w	800462a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	4a96      	ldr	r2, [pc, #600]	@ (80045b8 <HAL_GPIO_Init+0x290>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d05e      	beq.n	8004422 <HAL_GPIO_Init+0xfa>
 8004364:	4a94      	ldr	r2, [pc, #592]	@ (80045b8 <HAL_GPIO_Init+0x290>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d875      	bhi.n	8004456 <HAL_GPIO_Init+0x12e>
 800436a:	4a94      	ldr	r2, [pc, #592]	@ (80045bc <HAL_GPIO_Init+0x294>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d058      	beq.n	8004422 <HAL_GPIO_Init+0xfa>
 8004370:	4a92      	ldr	r2, [pc, #584]	@ (80045bc <HAL_GPIO_Init+0x294>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d86f      	bhi.n	8004456 <HAL_GPIO_Init+0x12e>
 8004376:	4a92      	ldr	r2, [pc, #584]	@ (80045c0 <HAL_GPIO_Init+0x298>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d052      	beq.n	8004422 <HAL_GPIO_Init+0xfa>
 800437c:	4a90      	ldr	r2, [pc, #576]	@ (80045c0 <HAL_GPIO_Init+0x298>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d869      	bhi.n	8004456 <HAL_GPIO_Init+0x12e>
 8004382:	4a90      	ldr	r2, [pc, #576]	@ (80045c4 <HAL_GPIO_Init+0x29c>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d04c      	beq.n	8004422 <HAL_GPIO_Init+0xfa>
 8004388:	4a8e      	ldr	r2, [pc, #568]	@ (80045c4 <HAL_GPIO_Init+0x29c>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d863      	bhi.n	8004456 <HAL_GPIO_Init+0x12e>
 800438e:	4a8e      	ldr	r2, [pc, #568]	@ (80045c8 <HAL_GPIO_Init+0x2a0>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d046      	beq.n	8004422 <HAL_GPIO_Init+0xfa>
 8004394:	4a8c      	ldr	r2, [pc, #560]	@ (80045c8 <HAL_GPIO_Init+0x2a0>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d85d      	bhi.n	8004456 <HAL_GPIO_Init+0x12e>
 800439a:	2b12      	cmp	r3, #18
 800439c:	d82a      	bhi.n	80043f4 <HAL_GPIO_Init+0xcc>
 800439e:	2b12      	cmp	r3, #18
 80043a0:	d859      	bhi.n	8004456 <HAL_GPIO_Init+0x12e>
 80043a2:	a201      	add	r2, pc, #4	@ (adr r2, 80043a8 <HAL_GPIO_Init+0x80>)
 80043a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a8:	08004423 	.word	0x08004423
 80043ac:	080043fd 	.word	0x080043fd
 80043b0:	0800440f 	.word	0x0800440f
 80043b4:	08004451 	.word	0x08004451
 80043b8:	08004457 	.word	0x08004457
 80043bc:	08004457 	.word	0x08004457
 80043c0:	08004457 	.word	0x08004457
 80043c4:	08004457 	.word	0x08004457
 80043c8:	08004457 	.word	0x08004457
 80043cc:	08004457 	.word	0x08004457
 80043d0:	08004457 	.word	0x08004457
 80043d4:	08004457 	.word	0x08004457
 80043d8:	08004457 	.word	0x08004457
 80043dc:	08004457 	.word	0x08004457
 80043e0:	08004457 	.word	0x08004457
 80043e4:	08004457 	.word	0x08004457
 80043e8:	08004457 	.word	0x08004457
 80043ec:	08004405 	.word	0x08004405
 80043f0:	08004419 	.word	0x08004419
 80043f4:	4a75      	ldr	r2, [pc, #468]	@ (80045cc <HAL_GPIO_Init+0x2a4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d013      	beq.n	8004422 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80043fa:	e02c      	b.n	8004456 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	623b      	str	r3, [r7, #32]
          break;
 8004402:	e029      	b.n	8004458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	3304      	adds	r3, #4
 800440a:	623b      	str	r3, [r7, #32]
          break;
 800440c:	e024      	b.n	8004458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	3308      	adds	r3, #8
 8004414:	623b      	str	r3, [r7, #32]
          break;
 8004416:	e01f      	b.n	8004458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	330c      	adds	r3, #12
 800441e:	623b      	str	r3, [r7, #32]
          break;
 8004420:	e01a      	b.n	8004458 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d102      	bne.n	8004430 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800442a:	2304      	movs	r3, #4
 800442c:	623b      	str	r3, [r7, #32]
          break;
 800442e:	e013      	b.n	8004458 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d105      	bne.n	8004444 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004438:	2308      	movs	r3, #8
 800443a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69fa      	ldr	r2, [r7, #28]
 8004440:	611a      	str	r2, [r3, #16]
          break;
 8004442:	e009      	b.n	8004458 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004444:	2308      	movs	r3, #8
 8004446:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	69fa      	ldr	r2, [r7, #28]
 800444c:	615a      	str	r2, [r3, #20]
          break;
 800444e:	e003      	b.n	8004458 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004450:	2300      	movs	r3, #0
 8004452:	623b      	str	r3, [r7, #32]
          break;
 8004454:	e000      	b.n	8004458 <HAL_GPIO_Init+0x130>
          break;
 8004456:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	2bff      	cmp	r3, #255	@ 0xff
 800445c:	d801      	bhi.n	8004462 <HAL_GPIO_Init+0x13a>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	e001      	b.n	8004466 <HAL_GPIO_Init+0x13e>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	3304      	adds	r3, #4
 8004466:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	2bff      	cmp	r3, #255	@ 0xff
 800446c:	d802      	bhi.n	8004474 <HAL_GPIO_Init+0x14c>
 800446e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	e002      	b.n	800447a <HAL_GPIO_Init+0x152>
 8004474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004476:	3b08      	subs	r3, #8
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	210f      	movs	r1, #15
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	fa01 f303 	lsl.w	r3, r1, r3
 8004488:	43db      	mvns	r3, r3
 800448a:	401a      	ands	r2, r3
 800448c:	6a39      	ldr	r1, [r7, #32]
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	fa01 f303 	lsl.w	r3, r1, r3
 8004494:	431a      	orrs	r2, r3
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	f000 80c1 	beq.w	800462a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80044a8:	4b49      	ldr	r3, [pc, #292]	@ (80045d0 <HAL_GPIO_Init+0x2a8>)
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	4a48      	ldr	r2, [pc, #288]	@ (80045d0 <HAL_GPIO_Init+0x2a8>)
 80044ae:	f043 0301 	orr.w	r3, r3, #1
 80044b2:	6193      	str	r3, [r2, #24]
 80044b4:	4b46      	ldr	r3, [pc, #280]	@ (80045d0 <HAL_GPIO_Init+0x2a8>)
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	f003 0301 	and.w	r3, r3, #1
 80044bc:	60bb      	str	r3, [r7, #8]
 80044be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80044c0:	4a44      	ldr	r2, [pc, #272]	@ (80045d4 <HAL_GPIO_Init+0x2ac>)
 80044c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c4:	089b      	lsrs	r3, r3, #2
 80044c6:	3302      	adds	r3, #2
 80044c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80044ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d0:	f003 0303 	and.w	r3, r3, #3
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	220f      	movs	r2, #15
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	43db      	mvns	r3, r3
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	4013      	ands	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a3c      	ldr	r2, [pc, #240]	@ (80045d8 <HAL_GPIO_Init+0x2b0>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d01f      	beq.n	800452c <HAL_GPIO_Init+0x204>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a3b      	ldr	r2, [pc, #236]	@ (80045dc <HAL_GPIO_Init+0x2b4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d019      	beq.n	8004528 <HAL_GPIO_Init+0x200>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a3a      	ldr	r2, [pc, #232]	@ (80045e0 <HAL_GPIO_Init+0x2b8>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d013      	beq.n	8004524 <HAL_GPIO_Init+0x1fc>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a39      	ldr	r2, [pc, #228]	@ (80045e4 <HAL_GPIO_Init+0x2bc>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d00d      	beq.n	8004520 <HAL_GPIO_Init+0x1f8>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a38      	ldr	r2, [pc, #224]	@ (80045e8 <HAL_GPIO_Init+0x2c0>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d007      	beq.n	800451c <HAL_GPIO_Init+0x1f4>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a37      	ldr	r2, [pc, #220]	@ (80045ec <HAL_GPIO_Init+0x2c4>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d101      	bne.n	8004518 <HAL_GPIO_Init+0x1f0>
 8004514:	2305      	movs	r3, #5
 8004516:	e00a      	b.n	800452e <HAL_GPIO_Init+0x206>
 8004518:	2306      	movs	r3, #6
 800451a:	e008      	b.n	800452e <HAL_GPIO_Init+0x206>
 800451c:	2304      	movs	r3, #4
 800451e:	e006      	b.n	800452e <HAL_GPIO_Init+0x206>
 8004520:	2303      	movs	r3, #3
 8004522:	e004      	b.n	800452e <HAL_GPIO_Init+0x206>
 8004524:	2302      	movs	r3, #2
 8004526:	e002      	b.n	800452e <HAL_GPIO_Init+0x206>
 8004528:	2301      	movs	r3, #1
 800452a:	e000      	b.n	800452e <HAL_GPIO_Init+0x206>
 800452c:	2300      	movs	r3, #0
 800452e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004530:	f002 0203 	and.w	r2, r2, #3
 8004534:	0092      	lsls	r2, r2, #2
 8004536:	4093      	lsls	r3, r2
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	4313      	orrs	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800453e:	4925      	ldr	r1, [pc, #148]	@ (80045d4 <HAL_GPIO_Init+0x2ac>)
 8004540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004542:	089b      	lsrs	r3, r3, #2
 8004544:	3302      	adds	r3, #2
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d006      	beq.n	8004566 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004558:	4b25      	ldr	r3, [pc, #148]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 800455a:	689a      	ldr	r2, [r3, #8]
 800455c:	4924      	ldr	r1, [pc, #144]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	4313      	orrs	r3, r2
 8004562:	608b      	str	r3, [r1, #8]
 8004564:	e006      	b.n	8004574 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004566:	4b22      	ldr	r3, [pc, #136]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 8004568:	689a      	ldr	r2, [r3, #8]
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	43db      	mvns	r3, r3
 800456e:	4920      	ldr	r1, [pc, #128]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 8004570:	4013      	ands	r3, r2
 8004572:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d006      	beq.n	800458e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004580:	4b1b      	ldr	r3, [pc, #108]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 8004582:	68da      	ldr	r2, [r3, #12]
 8004584:	491a      	ldr	r1, [pc, #104]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	4313      	orrs	r3, r2
 800458a:	60cb      	str	r3, [r1, #12]
 800458c:	e006      	b.n	800459c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800458e:	4b18      	ldr	r3, [pc, #96]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 8004590:	68da      	ldr	r2, [r3, #12]
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	43db      	mvns	r3, r3
 8004596:	4916      	ldr	r1, [pc, #88]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 8004598:	4013      	ands	r3, r2
 800459a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d025      	beq.n	80045f4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80045a8:	4b11      	ldr	r3, [pc, #68]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 80045aa:	685a      	ldr	r2, [r3, #4]
 80045ac:	4910      	ldr	r1, [pc, #64]	@ (80045f0 <HAL_GPIO_Init+0x2c8>)
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	604b      	str	r3, [r1, #4]
 80045b4:	e025      	b.n	8004602 <HAL_GPIO_Init+0x2da>
 80045b6:	bf00      	nop
 80045b8:	10320000 	.word	0x10320000
 80045bc:	10310000 	.word	0x10310000
 80045c0:	10220000 	.word	0x10220000
 80045c4:	10210000 	.word	0x10210000
 80045c8:	10120000 	.word	0x10120000
 80045cc:	10110000 	.word	0x10110000
 80045d0:	40021000 	.word	0x40021000
 80045d4:	40010000 	.word	0x40010000
 80045d8:	40010800 	.word	0x40010800
 80045dc:	40010c00 	.word	0x40010c00
 80045e0:	40011000 	.word	0x40011000
 80045e4:	40011400 	.word	0x40011400
 80045e8:	40011800 	.word	0x40011800
 80045ec:	40011c00 	.word	0x40011c00
 80045f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80045f4:	4b15      	ldr	r3, [pc, #84]	@ (800464c <HAL_GPIO_Init+0x324>)
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	43db      	mvns	r3, r3
 80045fc:	4913      	ldr	r1, [pc, #76]	@ (800464c <HAL_GPIO_Init+0x324>)
 80045fe:	4013      	ands	r3, r2
 8004600:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d006      	beq.n	800461c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800460e:	4b0f      	ldr	r3, [pc, #60]	@ (800464c <HAL_GPIO_Init+0x324>)
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	490e      	ldr	r1, [pc, #56]	@ (800464c <HAL_GPIO_Init+0x324>)
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	4313      	orrs	r3, r2
 8004618:	600b      	str	r3, [r1, #0]
 800461a:	e006      	b.n	800462a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800461c:	4b0b      	ldr	r3, [pc, #44]	@ (800464c <HAL_GPIO_Init+0x324>)
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	43db      	mvns	r3, r3
 8004624:	4909      	ldr	r1, [pc, #36]	@ (800464c <HAL_GPIO_Init+0x324>)
 8004626:	4013      	ands	r3, r2
 8004628:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800462a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462c:	3301      	adds	r3, #1
 800462e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004636:	fa22 f303 	lsr.w	r3, r2, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	f47f ae7e 	bne.w	800433c <HAL_GPIO_Init+0x14>
  }
}
 8004640:	bf00      	nop
 8004642:	bf00      	nop
 8004644:	372c      	adds	r7, #44	@ 0x2c
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr
 800464c:	40010400 	.word	0x40010400

08004650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	460b      	mov	r3, r1
 800465a:	807b      	strh	r3, [r7, #2]
 800465c:	4613      	mov	r3, r2
 800465e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004660:	787b      	ldrb	r3, [r7, #1]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004666:	887a      	ldrh	r2, [r7, #2]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800466c:	e003      	b.n	8004676 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800466e:	887b      	ldrh	r3, [r7, #2]
 8004670:	041a      	lsls	r2, r3, #16
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	611a      	str	r2, [r3, #16]
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	bc80      	pop	{r7}
 800467e:	4770      	bx	lr

08004680 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	4603      	mov	r3, r0
 8004688:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800468a:	4b08      	ldr	r3, [pc, #32]	@ (80046ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800468c:	695a      	ldr	r2, [r3, #20]
 800468e:	88fb      	ldrh	r3, [r7, #6]
 8004690:	4013      	ands	r3, r2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d006      	beq.n	80046a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004696:	4a05      	ldr	r2, [pc, #20]	@ (80046ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004698:	88fb      	ldrh	r3, [r7, #6]
 800469a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800469c:	88fb      	ldrh	r3, [r7, #6]
 800469e:	4618      	mov	r0, r3
 80046a0:	f7fd f8c8 	bl	8001834 <HAL_GPIO_EXTI_Callback>
  }
}
 80046a4:	bf00      	nop
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	40010400 	.word	0x40010400

080046b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e0e8      	b.n	8004894 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d106      	bne.n	80046dc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f00a f9b6 	bl	800ea48 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2203      	movs	r2, #3
 80046e0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4618      	mov	r0, r3
 80046f0:	f003 fab8 	bl	8007c64 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6818      	ldr	r0, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	3304      	adds	r3, #4
 80046fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046fe:	f003 fa8e 	bl	8007c1e <USB_CoreInit>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d005      	beq.n	8004714 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2202      	movs	r2, #2
 800470c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e0bf      	b.n	8004894 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2100      	movs	r1, #0
 800471a:	4618      	mov	r0, r3
 800471c:	f003 fabc 	bl	8007c98 <USB_SetCurrentMode>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d005      	beq.n	8004732 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2202      	movs	r2, #2
 800472a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e0b0      	b.n	8004894 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004732:	2300      	movs	r3, #0
 8004734:	73fb      	strb	r3, [r7, #15]
 8004736:	e03e      	b.n	80047b6 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004738:	7bfa      	ldrb	r2, [r7, #15]
 800473a:	6879      	ldr	r1, [r7, #4]
 800473c:	4613      	mov	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	4413      	add	r3, r2
 8004742:	00db      	lsls	r3, r3, #3
 8004744:	440b      	add	r3, r1
 8004746:	3311      	adds	r3, #17
 8004748:	2201      	movs	r2, #1
 800474a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800474c:	7bfa      	ldrb	r2, [r7, #15]
 800474e:	6879      	ldr	r1, [r7, #4]
 8004750:	4613      	mov	r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	4413      	add	r3, r2
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	440b      	add	r3, r1
 800475a:	3310      	adds	r3, #16
 800475c:	7bfa      	ldrb	r2, [r7, #15]
 800475e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004760:	7bfa      	ldrb	r2, [r7, #15]
 8004762:	6879      	ldr	r1, [r7, #4]
 8004764:	4613      	mov	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	4413      	add	r3, r2
 800476a:	00db      	lsls	r3, r3, #3
 800476c:	440b      	add	r3, r1
 800476e:	3313      	adds	r3, #19
 8004770:	2200      	movs	r2, #0
 8004772:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004774:	7bfa      	ldrb	r2, [r7, #15]
 8004776:	6879      	ldr	r1, [r7, #4]
 8004778:	4613      	mov	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	4413      	add	r3, r2
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	440b      	add	r3, r1
 8004782:	3320      	adds	r3, #32
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004788:	7bfa      	ldrb	r2, [r7, #15]
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4413      	add	r3, r2
 8004792:	00db      	lsls	r3, r3, #3
 8004794:	440b      	add	r3, r1
 8004796:	3324      	adds	r3, #36	@ 0x24
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800479c:	7bfb      	ldrb	r3, [r7, #15]
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	1c5a      	adds	r2, r3, #1
 80047a2:	4613      	mov	r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	00db      	lsls	r3, r3, #3
 80047aa:	440b      	add	r3, r1
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047b0:	7bfb      	ldrb	r3, [r7, #15]
 80047b2:	3301      	adds	r3, #1
 80047b4:	73fb      	strb	r3, [r7, #15]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	791b      	ldrb	r3, [r3, #4]
 80047ba:	7bfa      	ldrb	r2, [r7, #15]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d3bb      	bcc.n	8004738 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047c0:	2300      	movs	r3, #0
 80047c2:	73fb      	strb	r3, [r7, #15]
 80047c4:	e044      	b.n	8004850 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80047c6:	7bfa      	ldrb	r2, [r7, #15]
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	4613      	mov	r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	4413      	add	r3, r2
 80047d0:	00db      	lsls	r3, r3, #3
 80047d2:	440b      	add	r3, r1
 80047d4:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80047d8:	2200      	movs	r2, #0
 80047da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80047dc:	7bfa      	ldrb	r2, [r7, #15]
 80047de:	6879      	ldr	r1, [r7, #4]
 80047e0:	4613      	mov	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	4413      	add	r3, r2
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	440b      	add	r3, r1
 80047ea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80047ee:	7bfa      	ldrb	r2, [r7, #15]
 80047f0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80047f2:	7bfa      	ldrb	r2, [r7, #15]
 80047f4:	6879      	ldr	r1, [r7, #4]
 80047f6:	4613      	mov	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	4413      	add	r3, r2
 80047fc:	00db      	lsls	r3, r3, #3
 80047fe:	440b      	add	r3, r1
 8004800:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8004804:	2200      	movs	r2, #0
 8004806:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004808:	7bfa      	ldrb	r2, [r7, #15]
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	4613      	mov	r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	4413      	add	r3, r2
 8004812:	00db      	lsls	r3, r3, #3
 8004814:	440b      	add	r3, r1
 8004816:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800481a:	2200      	movs	r2, #0
 800481c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800481e:	7bfa      	ldrb	r2, [r7, #15]
 8004820:	6879      	ldr	r1, [r7, #4]
 8004822:	4613      	mov	r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	4413      	add	r3, r2
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	440b      	add	r3, r1
 800482c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004834:	7bfa      	ldrb	r2, [r7, #15]
 8004836:	6879      	ldr	r1, [r7, #4]
 8004838:	4613      	mov	r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4413      	add	r3, r2
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	440b      	add	r3, r1
 8004842:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004846:	2200      	movs	r2, #0
 8004848:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800484a:	7bfb      	ldrb	r3, [r7, #15]
 800484c:	3301      	adds	r3, #1
 800484e:	73fb      	strb	r3, [r7, #15]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	791b      	ldrb	r3, [r3, #4]
 8004854:	7bfa      	ldrb	r2, [r7, #15]
 8004856:	429a      	cmp	r2, r3
 8004858:	d3b5      	bcc.n	80047c6 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6818      	ldr	r0, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	3304      	adds	r3, #4
 8004862:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004864:	f003 fa24 	bl	8007cb0 <USB_DevInit>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d005      	beq.n	800487a <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2202      	movs	r2, #2
 8004872:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e00c      	b.n	8004894 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4618      	mov	r0, r3
 800488e:	f005 fca4 	bl	800a1da <USB_DevDisconnect>

  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d101      	bne.n	80048b2 <HAL_PCD_Start+0x16>
 80048ae:	2302      	movs	r3, #2
 80048b0:	e016      	b.n	80048e0 <HAL_PCD_Start+0x44>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4618      	mov	r0, r3
 80048c0:	f003 f9ba 	bl	8007c38 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80048c4:	2101      	movs	r1, #1
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f00a fb13 	bl	800eef2 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f005 fc78 	bl	800a1c6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3708      	adds	r7, #8
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f005 fc7a 	bl	800a1ee <USB_ReadInterrupts>
 80048fa:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 fb03 	bl	8004f12 <PCD_EP_ISR_Handler>

    return;
 800490c:	e119      	b.n	8004b42 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004914:	2b00      	cmp	r3, #0
 8004916:	d013      	beq.n	8004940 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004920:	b29a      	uxth	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800492a:	b292      	uxth	r2, r2
 800492c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f00a f904 	bl	800eb3e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004936:	2100      	movs	r1, #0
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f905 	bl	8004b48 <HAL_PCD_SetAddress>

    return;
 800493e:	e100      	b.n	8004b42 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00c      	beq.n	8004964 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004952:	b29a      	uxth	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800495c:	b292      	uxth	r2, r2
 800495e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8004962:	e0ee      	b.n	8004b42 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00c      	beq.n	8004988 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004976:	b29a      	uxth	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004980:	b292      	uxth	r2, r2
 8004982:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8004986:	e0dc      	b.n	8004b42 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d027      	beq.n	80049e2 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800499a:	b29a      	uxth	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 0204 	bic.w	r2, r2, #4
 80049a4:	b292      	uxth	r2, r2
 80049a6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f022 0208 	bic.w	r2, r2, #8
 80049bc:	b292      	uxth	r2, r2
 80049be:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f00a f8f4 	bl	800ebb0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80049da:	b292      	uxth	r2, r2
 80049dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80049e0:	e0af      	b.n	8004b42 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 8083 	beq.w	8004af4 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80049ee:	2300      	movs	r3, #0
 80049f0:	77fb      	strb	r3, [r7, #31]
 80049f2:	e010      	b.n	8004a16 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	461a      	mov	r2, r3
 80049fa:	7ffb      	ldrb	r3, [r7, #31]
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	441a      	add	r2, r3
 8004a00:	7ffb      	ldrb	r3, [r7, #31]
 8004a02:	8812      	ldrh	r2, [r2, #0]
 8004a04:	b292      	uxth	r2, r2
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	3320      	adds	r3, #32
 8004a0a:	443b      	add	r3, r7
 8004a0c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8004a10:	7ffb      	ldrb	r3, [r7, #31]
 8004a12:	3301      	adds	r3, #1
 8004a14:	77fb      	strb	r3, [r7, #31]
 8004a16:	7ffb      	ldrb	r3, [r7, #31]
 8004a18:	2b07      	cmp	r3, #7
 8004a1a:	d9eb      	bls.n	80049f4 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0201 	orr.w	r2, r2, #1
 8004a2e:	b292      	uxth	r2, r2
 8004a30:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f022 0201 	bic.w	r2, r2, #1
 8004a46:	b292      	uxth	r2, r2
 8004a48:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8004a4c:	bf00      	nop
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d0f6      	beq.n	8004a4e <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a72:	b292      	uxth	r2, r2
 8004a74:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8004a78:	2300      	movs	r3, #0
 8004a7a:	77fb      	strb	r3, [r7, #31]
 8004a7c:	e00f      	b.n	8004a9e <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8004a7e:	7ffb      	ldrb	r3, [r7, #31]
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	6812      	ldr	r2, [r2, #0]
 8004a84:	4611      	mov	r1, r2
 8004a86:	7ffa      	ldrb	r2, [r7, #31]
 8004a88:	0092      	lsls	r2, r2, #2
 8004a8a:	440a      	add	r2, r1
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	3320      	adds	r3, #32
 8004a90:	443b      	add	r3, r7
 8004a92:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8004a96:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8004a98:	7ffb      	ldrb	r3, [r7, #31]
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	77fb      	strb	r3, [r7, #31]
 8004a9e:	7ffb      	ldrb	r3, [r7, #31]
 8004aa0:	2b07      	cmp	r3, #7
 8004aa2:	d9ec      	bls.n	8004a7e <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004aac:	b29a      	uxth	r2, r3
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 0208 	orr.w	r2, r2, #8
 8004ab6:	b292      	uxth	r2, r2
 8004ab8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ace:	b292      	uxth	r2, r2
 8004ad0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f042 0204 	orr.w	r2, r2, #4
 8004ae6:	b292      	uxth	r2, r2
 8004ae8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f00a f845 	bl	800eb7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004af2:	e026      	b.n	8004b42 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00f      	beq.n	8004b1e <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004b10:	b292      	uxth	r2, r2
 8004b12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f00a f803 	bl	800eb22 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004b1c:	e011      	b.n	8004b42 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00c      	beq.n	8004b42 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b3a:	b292      	uxth	r2, r2
 8004b3c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8004b40:	bf00      	nop
  }
}
 8004b42:	3720      	adds	r7, #32
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	460b      	mov	r3, r1
 8004b52:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d101      	bne.n	8004b62 <HAL_PCD_SetAddress+0x1a>
 8004b5e:	2302      	movs	r3, #2
 8004b60:	e012      	b.n	8004b88 <HAL_PCD_SetAddress+0x40>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	78fa      	ldrb	r2, [r7, #3]
 8004b6e:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	78fa      	ldrb	r2, [r7, #3]
 8004b76:	4611      	mov	r1, r2
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f005 fb11 	bl	800a1a0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3708      	adds	r7, #8
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	4608      	mov	r0, r1
 8004b9a:	4611      	mov	r1, r2
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	70fb      	strb	r3, [r7, #3]
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	803b      	strh	r3, [r7, #0]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004baa:	2300      	movs	r3, #0
 8004bac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004bae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	da0e      	bge.n	8004bd4 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bb6:	78fb      	ldrb	r3, [r7, #3]
 8004bb8:	f003 0207 	and.w	r2, r3, #7
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	4413      	add	r3, r2
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	3310      	adds	r3, #16
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	4413      	add	r3, r2
 8004bca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	705a      	strb	r2, [r3, #1]
 8004bd2:	e00e      	b.n	8004bf2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bd4:	78fb      	ldrb	r3, [r7, #3]
 8004bd6:	f003 0207 	and.w	r2, r3, #7
 8004bda:	4613      	mov	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4413      	add	r3, r2
 8004be0:	00db      	lsls	r3, r3, #3
 8004be2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	4413      	add	r3, r2
 8004bea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004bf2:	78fb      	ldrb	r3, [r7, #3]
 8004bf4:	f003 0307 	and.w	r3, r3, #7
 8004bf8:	b2da      	uxtb	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004bfe:	883a      	ldrh	r2, [r7, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	78ba      	ldrb	r2, [r7, #2]
 8004c08:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004c0a:	78bb      	ldrb	r3, [r7, #2]
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d102      	bne.n	8004c16 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d101      	bne.n	8004c24 <HAL_PCD_EP_Open+0x94>
 8004c20:	2302      	movs	r3, #2
 8004c22:	e00e      	b.n	8004c42 <HAL_PCD_EP_Open+0xb2>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68f9      	ldr	r1, [r7, #12]
 8004c32:	4618      	mov	r0, r3
 8004c34:	f003 f85a 	bl	8007cec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8004c40:	7afb      	ldrb	r3, [r7, #11]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
 8004c52:	460b      	mov	r3, r1
 8004c54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	da0e      	bge.n	8004c7c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c5e:	78fb      	ldrb	r3, [r7, #3]
 8004c60:	f003 0207 	and.w	r2, r3, #7
 8004c64:	4613      	mov	r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	4413      	add	r3, r2
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	3310      	adds	r3, #16
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	4413      	add	r3, r2
 8004c72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2201      	movs	r2, #1
 8004c78:	705a      	strb	r2, [r3, #1]
 8004c7a:	e00e      	b.n	8004c9a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c7c:	78fb      	ldrb	r3, [r7, #3]
 8004c7e:	f003 0207 	and.w	r2, r3, #7
 8004c82:	4613      	mov	r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	4413      	add	r3, r2
 8004c88:	00db      	lsls	r3, r3, #3
 8004c8a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	4413      	add	r3, r2
 8004c92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c9a:	78fb      	ldrb	r3, [r7, #3]
 8004c9c:	f003 0307 	and.w	r3, r3, #7
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d101      	bne.n	8004cb4 <HAL_PCD_EP_Close+0x6a>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e00e      	b.n	8004cd2 <HAL_PCD_EP_Close+0x88>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68f9      	ldr	r1, [r7, #12]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f003 fbd2 	bl	800846c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3710      	adds	r7, #16
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b086      	sub	sp, #24
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	60f8      	str	r0, [r7, #12]
 8004ce2:	607a      	str	r2, [r7, #4]
 8004ce4:	603b      	str	r3, [r7, #0]
 8004ce6:	460b      	mov	r3, r1
 8004ce8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cea:	7afb      	ldrb	r3, [r7, #11]
 8004cec:	f003 0207 	and.w	r2, r3, #7
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004cfc:	68fa      	ldr	r2, [r7, #12]
 8004cfe:	4413      	add	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	2200      	movs	r2, #0
 8004d12:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	2200      	movs	r2, #0
 8004d18:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d1a:	7afb      	ldrb	r3, [r7, #11]
 8004d1c:	f003 0307 	and.w	r3, r3, #7
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	6979      	ldr	r1, [r7, #20]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f003 fd89 	bl	8008844 <USB_EPStartXfer>

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3718      	adds	r7, #24
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	607a      	str	r2, [r7, #4]
 8004d46:	603b      	str	r3, [r7, #0]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d4c:	7afb      	ldrb	r3, [r7, #11]
 8004d4e:	f003 0207 	and.w	r2, r3, #7
 8004d52:	4613      	mov	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4413      	add	r3, r2
 8004d58:	00db      	lsls	r3, r3, #3
 8004d5a:	3310      	adds	r3, #16
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	4413      	add	r3, r2
 8004d60:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	683a      	ldr	r2, [r7, #0]
 8004d6c:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	2201      	movs	r2, #1
 8004d86:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d88:	7afb      	ldrb	r3, [r7, #11]
 8004d8a:	f003 0307 	and.w	r3, r3, #7
 8004d8e:	b2da      	uxtb	r2, r3
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	6979      	ldr	r1, [r7, #20]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f003 fd52 	bl	8008844 <USB_EPStartXfer>

  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b084      	sub	sp, #16
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	460b      	mov	r3, r1
 8004db4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004db6:	78fb      	ldrb	r3, [r7, #3]
 8004db8:	f003 0307 	and.w	r3, r3, #7
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	7912      	ldrb	r2, [r2, #4]
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d901      	bls.n	8004dc8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e04c      	b.n	8004e62 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004dc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	da0e      	bge.n	8004dee <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dd0:	78fb      	ldrb	r3, [r7, #3]
 8004dd2:	f003 0207 	and.w	r2, r3, #7
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	4413      	add	r3, r2
 8004ddc:	00db      	lsls	r3, r3, #3
 8004dde:	3310      	adds	r3, #16
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	4413      	add	r3, r2
 8004de4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2201      	movs	r2, #1
 8004dea:	705a      	strb	r2, [r3, #1]
 8004dec:	e00c      	b.n	8004e08 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004dee:	78fa      	ldrb	r2, [r7, #3]
 8004df0:	4613      	mov	r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4413      	add	r3, r2
 8004df6:	00db      	lsls	r3, r3, #3
 8004df8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	4413      	add	r3, r2
 8004e00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e0e:	78fb      	ldrb	r3, [r7, #3]
 8004e10:	f003 0307 	and.w	r3, r3, #7
 8004e14:	b2da      	uxtb	r2, r3
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d101      	bne.n	8004e28 <HAL_PCD_EP_SetStall+0x7e>
 8004e24:	2302      	movs	r3, #2
 8004e26:	e01c      	b.n	8004e62 <HAL_PCD_EP_SetStall+0xb8>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68f9      	ldr	r1, [r7, #12]
 8004e36:	4618      	mov	r0, r3
 8004e38:	f005 f8b5 	bl	8009fa6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004e3c:	78fb      	ldrb	r3, [r7, #3]
 8004e3e:	f003 0307 	and.w	r3, r3, #7
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d108      	bne.n	8004e58 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8004e50:	4619      	mov	r1, r3
 8004e52:	4610      	mov	r0, r2
 8004e54:	f005 f9da 	bl	800a20c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b084      	sub	sp, #16
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
 8004e72:	460b      	mov	r3, r1
 8004e74:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004e76:	78fb      	ldrb	r3, [r7, #3]
 8004e78:	f003 030f 	and.w	r3, r3, #15
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	7912      	ldrb	r2, [r2, #4]
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d901      	bls.n	8004e88 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e040      	b.n	8004f0a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	da0e      	bge.n	8004eae <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e90:	78fb      	ldrb	r3, [r7, #3]
 8004e92:	f003 0207 	and.w	r2, r3, #7
 8004e96:	4613      	mov	r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	4413      	add	r3, r2
 8004e9c:	00db      	lsls	r3, r3, #3
 8004e9e:	3310      	adds	r3, #16
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	705a      	strb	r2, [r3, #1]
 8004eac:	e00e      	b.n	8004ecc <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004eae:	78fb      	ldrb	r3, [r7, #3]
 8004eb0:	f003 0207 	and.w	r2, r3, #7
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	4413      	add	r3, r2
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ed2:	78fb      	ldrb	r3, [r7, #3]
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	b2da      	uxtb	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d101      	bne.n	8004eec <HAL_PCD_EP_ClrStall+0x82>
 8004ee8:	2302      	movs	r3, #2
 8004eea:	e00e      	b.n	8004f0a <HAL_PCD_EP_ClrStall+0xa0>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	68f9      	ldr	r1, [r7, #12]
 8004efa:	4618      	mov	r0, r3
 8004efc:	f005 f8a3 	bl	800a046 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b096      	sub	sp, #88	@ 0x58
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004f1a:	e3bb      	b.n	8005694 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004f24:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004f28:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	f003 030f 	and.w	r3, r3, #15
 8004f32:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8004f36:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	f040 8175 	bne.w	800522a <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004f40:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004f44:	f003 0310 	and.w	r3, r3, #16
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d14e      	bne.n	8004fea <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	881b      	ldrh	r3, [r3, #0]
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004f58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f5c:	81fb      	strh	r3, [r7, #14]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	89fb      	ldrh	r3, [r7, #14]
 8004f64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	3310      	adds	r3, #16
 8004f74:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	461a      	mov	r2, r3
 8004f82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f84:	781b      	ldrb	r3, [r3, #0]
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	4413      	add	r3, r2
 8004f8a:	3302      	adds	r3, #2
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	6812      	ldr	r2, [r2, #0]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004f98:	881b      	ldrh	r3, [r3, #0]
 8004f9a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004f9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fa0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004fa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fa4:	695a      	ldr	r2, [r3, #20]
 8004fa6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	441a      	add	r2, r3
 8004fac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fae:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004fb0:	2100      	movs	r1, #0
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f009 fd9b 	bl	800eaee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	7b5b      	ldrb	r3, [r3, #13]
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f000 8368 	beq.w	8005694 <PCD_EP_ISR_Handler+0x782>
 8004fc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f040 8363 	bne.w	8005694 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	7b5b      	ldrb	r3, [r3, #13]
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	735a      	strb	r2, [r3, #13]
 8004fe8:	e354      	b.n	8005694 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004ff0:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	881b      	ldrh	r3, [r3, #0]
 8004ff8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004ffc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005000:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005004:	2b00      	cmp	r3, #0
 8005006:	d034      	beq.n	8005072 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005010:	b29b      	uxth	r3, r3
 8005012:	461a      	mov	r2, r3
 8005014:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	4413      	add	r3, r2
 800501c:	3306      	adds	r3, #6
 800501e:	005b      	lsls	r3, r3, #1
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	6812      	ldr	r2, [r2, #0]
 8005024:	4413      	add	r3, r2
 8005026:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800502a:	881b      	ldrh	r3, [r3, #0]
 800502c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005030:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005032:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6818      	ldr	r0, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800503e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005040:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005042:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005044:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005046:	b29b      	uxth	r3, r3
 8005048:	f005 f930 	bl	800a2ac <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	881b      	ldrh	r3, [r3, #0]
 8005052:	b29a      	uxth	r2, r3
 8005054:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005058:	4013      	ands	r3, r2
 800505a:	823b      	strh	r3, [r7, #16]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	8a3a      	ldrh	r2, [r7, #16]
 8005062:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005066:	b292      	uxth	r2, r2
 8005068:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f009 fd12 	bl	800ea94 <HAL_PCD_SetupStageCallback>
 8005070:	e310      	b.n	8005694 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005072:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8005076:	2b00      	cmp	r3, #0
 8005078:	f280 830c 	bge.w	8005694 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	881b      	ldrh	r3, [r3, #0]
 8005082:	b29a      	uxth	r2, r3
 8005084:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005088:	4013      	ands	r3, r2
 800508a:	83fb      	strh	r3, [r7, #30]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	8bfa      	ldrh	r2, [r7, #30]
 8005092:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005096:	b292      	uxth	r2, r2
 8005098:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	461a      	mov	r2, r3
 80050a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	4413      	add	r3, r2
 80050ae:	3306      	adds	r3, #6
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	6812      	ldr	r2, [r2, #0]
 80050b6:	4413      	add	r3, r2
 80050b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80050bc:	881b      	ldrh	r3, [r3, #0]
 80050be:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80050c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050c4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80050c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d019      	beq.n	8005102 <PCD_EP_ISR_Handler+0x1f0>
 80050ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d015      	beq.n	8005102 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6818      	ldr	r0, [r3, #0]
 80050da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050dc:	6959      	ldr	r1, [r3, #20]
 80050de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050e0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80050e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050e4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	f005 f8e0 	bl	800a2ac <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80050ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050ee:	695a      	ldr	r2, [r3, #20]
 80050f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050f2:	69db      	ldr	r3, [r3, #28]
 80050f4:	441a      	add	r2, r3
 80050f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050f8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80050fa:	2100      	movs	r1, #0
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f009 fcdb 	bl	800eab8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	881b      	ldrh	r3, [r3, #0]
 8005108:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800510c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005110:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005114:	2b00      	cmp	r3, #0
 8005116:	f040 82bd 	bne.w	8005694 <PCD_EP_ISR_Handler+0x782>
 800511a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800511e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005122:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005126:	f000 82b5 	beq.w	8005694 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	61bb      	str	r3, [r7, #24]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005138:	b29b      	uxth	r3, r3
 800513a:	461a      	mov	r2, r3
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	4413      	add	r3, r2
 8005140:	61bb      	str	r3, [r7, #24]
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005148:	617b      	str	r3, [r7, #20]
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	881b      	ldrh	r3, [r3, #0]
 800514e:	b29b      	uxth	r3, r3
 8005150:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005154:	b29a      	uxth	r2, r3
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	801a      	strh	r2, [r3, #0]
 800515a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005160:	d91d      	bls.n	800519e <PCD_EP_ISR_Handler+0x28c>
 8005162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	095b      	lsrs	r3, r3, #5
 8005168:	647b      	str	r3, [r7, #68]	@ 0x44
 800516a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	f003 031f 	and.w	r3, r3, #31
 8005172:	2b00      	cmp	r3, #0
 8005174:	d102      	bne.n	800517c <PCD_EP_ISR_Handler+0x26a>
 8005176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005178:	3b01      	subs	r3, #1
 800517a:	647b      	str	r3, [r7, #68]	@ 0x44
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	881b      	ldrh	r3, [r3, #0]
 8005180:	b29a      	uxth	r2, r3
 8005182:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005184:	b29b      	uxth	r3, r3
 8005186:	029b      	lsls	r3, r3, #10
 8005188:	b29b      	uxth	r3, r3
 800518a:	4313      	orrs	r3, r2
 800518c:	b29b      	uxth	r3, r3
 800518e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005192:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005196:	b29a      	uxth	r2, r3
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	801a      	strh	r2, [r3, #0]
 800519c:	e026      	b.n	80051ec <PCD_EP_ISR_Handler+0x2da>
 800519e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10a      	bne.n	80051bc <PCD_EP_ISR_Handler+0x2aa>
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	881b      	ldrh	r3, [r3, #0]
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	801a      	strh	r2, [r3, #0]
 80051ba:	e017      	b.n	80051ec <PCD_EP_ISR_Handler+0x2da>
 80051bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	085b      	lsrs	r3, r3, #1
 80051c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80051c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d002      	beq.n	80051d6 <PCD_EP_ISR_Handler+0x2c4>
 80051d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051d2:	3301      	adds	r3, #1
 80051d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	881b      	ldrh	r3, [r3, #0]
 80051da:	b29a      	uxth	r2, r3
 80051dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051de:	b29b      	uxth	r3, r3
 80051e0:	029b      	lsls	r3, r3, #10
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	4313      	orrs	r3, r2
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	881b      	ldrh	r3, [r3, #0]
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051fc:	827b      	strh	r3, [r7, #18]
 80051fe:	8a7b      	ldrh	r3, [r7, #18]
 8005200:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005204:	827b      	strh	r3, [r7, #18]
 8005206:	8a7b      	ldrh	r3, [r7, #18]
 8005208:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800520c:	827b      	strh	r3, [r7, #18]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	8a7b      	ldrh	r3, [r7, #18]
 8005214:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005218:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800521c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005220:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005224:	b29b      	uxth	r3, r3
 8005226:	8013      	strh	r3, [r2, #0]
 8005228:	e234      	b.n	8005694 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	461a      	mov	r2, r3
 8005230:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	4413      	add	r3, r2
 8005238:	881b      	ldrh	r3, [r3, #0]
 800523a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800523e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8005242:	2b00      	cmp	r3, #0
 8005244:	f280 80fc 	bge.w	8005440 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	461a      	mov	r2, r3
 800524e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	4413      	add	r3, r2
 8005256:	881b      	ldrh	r3, [r3, #0]
 8005258:	b29a      	uxth	r2, r3
 800525a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800525e:	4013      	ands	r3, r2
 8005260:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	461a      	mov	r2, r3
 800526a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4413      	add	r3, r2
 8005272:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8005276:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800527a:	b292      	uxth	r2, r2
 800527c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800527e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8005282:	4613      	mov	r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4413      	add	r3, r2
 8005288:	00db      	lsls	r3, r3, #3
 800528a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	4413      	add	r3, r2
 8005292:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005294:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005296:	7b1b      	ldrb	r3, [r3, #12]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d125      	bne.n	80052e8 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	461a      	mov	r2, r3
 80052a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	4413      	add	r3, r2
 80052b0:	3306      	adds	r3, #6
 80052b2:	005b      	lsls	r3, r3, #1
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	6812      	ldr	r2, [r2, #0]
 80052b8:	4413      	add	r3, r2
 80052ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80052be:	881b      	ldrh	r3, [r3, #0]
 80052c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80052c4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 80052c8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	f000 8092 	beq.w	80053f6 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6818      	ldr	r0, [r3, #0]
 80052d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052d8:	6959      	ldr	r1, [r3, #20]
 80052da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052dc:	88da      	ldrh	r2, [r3, #6]
 80052de:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80052e2:	f004 ffe3 	bl	800a2ac <USB_ReadPMA>
 80052e6:	e086      	b.n	80053f6 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80052e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052ea:	78db      	ldrb	r3, [r3, #3]
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d10a      	bne.n	8005306 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80052f0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80052f4:	461a      	mov	r2, r3
 80052f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f000 f9d9 	bl	80056b0 <HAL_PCD_EP_DB_Receive>
 80052fe:	4603      	mov	r3, r0
 8005300:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8005304:	e077      	b.n	80053f6 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	461a      	mov	r2, r3
 800530c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	4413      	add	r3, r2
 8005314:	881b      	ldrh	r3, [r3, #0]
 8005316:	b29b      	uxth	r3, r3
 8005318:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800531c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005320:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	461a      	mov	r2, r3
 800532a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	441a      	add	r2, r3
 8005332:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8005336:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800533a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800533e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005342:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005346:	b29b      	uxth	r3, r3
 8005348:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	461a      	mov	r2, r3
 8005350:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	4413      	add	r3, r2
 8005358:	881b      	ldrh	r3, [r3, #0]
 800535a:	b29b      	uxth	r3, r3
 800535c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d024      	beq.n	80053ae <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800536c:	b29b      	uxth	r3, r3
 800536e:	461a      	mov	r2, r3
 8005370:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	00db      	lsls	r3, r3, #3
 8005376:	4413      	add	r3, r2
 8005378:	3302      	adds	r3, #2
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	6812      	ldr	r2, [r2, #0]
 8005380:	4413      	add	r3, r2
 8005382:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005386:	881b      	ldrh	r3, [r3, #0]
 8005388:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800538c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8005390:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005394:	2b00      	cmp	r3, #0
 8005396:	d02e      	beq.n	80053f6 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6818      	ldr	r0, [r3, #0]
 800539c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800539e:	6959      	ldr	r1, [r3, #20]
 80053a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053a2:	891a      	ldrh	r2, [r3, #8]
 80053a4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80053a8:	f004 ff80 	bl	800a2ac <USB_ReadPMA>
 80053ac:	e023      	b.n	80053f6 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	461a      	mov	r2, r3
 80053ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	00db      	lsls	r3, r3, #3
 80053c0:	4413      	add	r3, r2
 80053c2:	3306      	adds	r3, #6
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	6812      	ldr	r2, [r2, #0]
 80053ca:	4413      	add	r3, r2
 80053cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80053d0:	881b      	ldrh	r3, [r3, #0]
 80053d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053d6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80053da:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d009      	beq.n	80053f6 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6818      	ldr	r0, [r3, #0]
 80053e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053e8:	6959      	ldr	r1, [r3, #20]
 80053ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053ec:	895a      	ldrh	r2, [r3, #10]
 80053ee:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80053f2:	f004 ff5b 	bl	800a2ac <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80053f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053f8:	69da      	ldr	r2, [r3, #28]
 80053fa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80053fe:	441a      	add	r2, r3
 8005400:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005402:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005404:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005406:	695a      	ldr	r2, [r3, #20]
 8005408:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800540c:	441a      	add	r2, r3
 800540e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005410:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005414:	699b      	ldr	r3, [r3, #24]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d005      	beq.n	8005426 <PCD_EP_ISR_Handler+0x514>
 800541a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800541e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	429a      	cmp	r2, r3
 8005424:	d206      	bcs.n	8005434 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	4619      	mov	r1, r3
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f009 fb43 	bl	800eab8 <HAL_PCD_DataOutStageCallback>
 8005432:	e005      	b.n	8005440 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800543a:	4618      	mov	r0, r3
 800543c:	f003 fa02 	bl	8008844 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005440:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005444:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 8123 	beq.w	8005694 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 800544e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8005452:	4613      	mov	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4413      	add	r3, r2
 8005458:	00db      	lsls	r3, r3, #3
 800545a:	3310      	adds	r3, #16
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	4413      	add	r3, r2
 8005460:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	4413      	add	r3, r2
 8005470:	881b      	ldrh	r3, [r3, #0]
 8005472:	b29b      	uxth	r3, r3
 8005474:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005478:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800547c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	461a      	mov	r2, r3
 8005486:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	441a      	add	r2, r3
 800548e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005492:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005496:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800549a:	b29b      	uxth	r3, r3
 800549c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800549e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054a0:	78db      	ldrb	r3, [r3, #3]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	f040 80a2 	bne.w	80055ec <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 80054a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054aa:	2200      	movs	r2, #0
 80054ac:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80054ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054b0:	7b1b      	ldrb	r3, [r3, #12]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	f000 8093 	beq.w	80055de <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80054b8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80054bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d046      	beq.n	8005552 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80054c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054c6:	785b      	ldrb	r3, [r3, #1]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d126      	bne.n	800551a <PCD_EP_ISR_Handler+0x608>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054da:	b29b      	uxth	r3, r3
 80054dc:	461a      	mov	r2, r3
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	4413      	add	r3, r2
 80054e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80054e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054e6:	781b      	ldrb	r3, [r3, #0]
 80054e8:	011a      	lsls	r2, r3, #4
 80054ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ec:	4413      	add	r3, r2
 80054ee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80054f2:	623b      	str	r3, [r7, #32]
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	881b      	ldrh	r3, [r3, #0]
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054fe:	b29a      	uxth	r2, r3
 8005500:	6a3b      	ldr	r3, [r7, #32]
 8005502:	801a      	strh	r2, [r3, #0]
 8005504:	6a3b      	ldr	r3, [r7, #32]
 8005506:	881b      	ldrh	r3, [r3, #0]
 8005508:	b29b      	uxth	r3, r3
 800550a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800550e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005512:	b29a      	uxth	r2, r3
 8005514:	6a3b      	ldr	r3, [r7, #32]
 8005516:	801a      	strh	r2, [r3, #0]
 8005518:	e061      	b.n	80055de <PCD_EP_ISR_Handler+0x6cc>
 800551a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800551c:	785b      	ldrb	r3, [r3, #1]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d15d      	bne.n	80055de <PCD_EP_ISR_Handler+0x6cc>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005530:	b29b      	uxth	r3, r3
 8005532:	461a      	mov	r2, r3
 8005534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005536:	4413      	add	r3, r2
 8005538:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800553a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	011a      	lsls	r2, r3, #4
 8005540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005542:	4413      	add	r3, r2
 8005544:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005548:	62bb      	str	r3, [r7, #40]	@ 0x28
 800554a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800554c:	2200      	movs	r2, #0
 800554e:	801a      	strh	r2, [r3, #0]
 8005550:	e045      	b.n	80055de <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800555a:	785b      	ldrb	r3, [r3, #1]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d126      	bne.n	80055ae <PCD_EP_ISR_Handler+0x69c>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	637b      	str	r3, [r7, #52]	@ 0x34
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800556e:	b29b      	uxth	r3, r3
 8005570:	461a      	mov	r2, r3
 8005572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005574:	4413      	add	r3, r2
 8005576:	637b      	str	r3, [r7, #52]	@ 0x34
 8005578:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	011a      	lsls	r2, r3, #4
 800557e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005580:	4413      	add	r3, r2
 8005582:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005586:	633b      	str	r3, [r7, #48]	@ 0x30
 8005588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558a:	881b      	ldrh	r3, [r3, #0]
 800558c:	b29b      	uxth	r3, r3
 800558e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005592:	b29a      	uxth	r2, r3
 8005594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005596:	801a      	strh	r2, [r3, #0]
 8005598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559a:	881b      	ldrh	r3, [r3, #0]
 800559c:	b29b      	uxth	r3, r3
 800559e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055aa:	801a      	strh	r2, [r3, #0]
 80055ac:	e017      	b.n	80055de <PCD_EP_ISR_Handler+0x6cc>
 80055ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055b0:	785b      	ldrb	r3, [r3, #1]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d113      	bne.n	80055de <PCD_EP_ISR_Handler+0x6cc>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80055be:	b29b      	uxth	r3, r3
 80055c0:	461a      	mov	r2, r3
 80055c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c4:	4413      	add	r3, r2
 80055c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	011a      	lsls	r2, r3, #4
 80055ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d0:	4413      	add	r3, r2
 80055d2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80055d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055da:	2200      	movs	r2, #0
 80055dc:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80055de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	4619      	mov	r1, r3
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f009 fa82 	bl	800eaee <HAL_PCD_DataInStageCallback>
 80055ea:	e053      	b.n	8005694 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80055ec:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80055f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d146      	bne.n	8005686 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005600:	b29b      	uxth	r3, r3
 8005602:	461a      	mov	r2, r3
 8005604:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	4413      	add	r3, r2
 800560c:	3302      	adds	r3, #2
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	6812      	ldr	r2, [r2, #0]
 8005614:	4413      	add	r3, r2
 8005616:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800561a:	881b      	ldrh	r3, [r3, #0]
 800561c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005620:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8005624:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005626:	699a      	ldr	r2, [r3, #24]
 8005628:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800562c:	429a      	cmp	r2, r3
 800562e:	d907      	bls.n	8005640 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8005630:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005632:	699a      	ldr	r2, [r3, #24]
 8005634:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005638:	1ad2      	subs	r2, r2, r3
 800563a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800563c:	619a      	str	r2, [r3, #24]
 800563e:	e002      	b.n	8005646 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8005640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005642:	2200      	movs	r2, #0
 8005644:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8005646:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005648:	699b      	ldr	r3, [r3, #24]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d106      	bne.n	800565c <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800564e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	4619      	mov	r1, r3
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f009 fa4a 	bl	800eaee <HAL_PCD_DataInStageCallback>
 800565a:	e01b      	b.n	8005694 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800565c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800565e:	695a      	ldr	r2, [r3, #20]
 8005660:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005664:	441a      	add	r2, r3
 8005666:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005668:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800566a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800566c:	69da      	ldr	r2, [r3, #28]
 800566e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005672:	441a      	add	r2, r3
 8005674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005676:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800567e:	4618      	mov	r0, r3
 8005680:	f003 f8e0 	bl	8008844 <USB_EPStartXfer>
 8005684:	e006      	b.n	8005694 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005686:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800568a:	461a      	mov	r2, r3
 800568c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f91b 	bl	80058ca <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800569c:	b29b      	uxth	r3, r3
 800569e:	b21b      	sxth	r3, r3
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f6ff ac3b 	blt.w	8004f1c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3758      	adds	r7, #88	@ 0x58
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b088      	sub	sp, #32
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	4613      	mov	r3, r2
 80056bc:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80056be:	88fb      	ldrh	r3, [r7, #6]
 80056c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d07e      	beq.n	80057c6 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	461a      	mov	r2, r3
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	00db      	lsls	r3, r3, #3
 80056da:	4413      	add	r3, r2
 80056dc:	3302      	adds	r3, #2
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	6812      	ldr	r2, [r2, #0]
 80056e4:	4413      	add	r3, r2
 80056e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80056ea:	881b      	ldrh	r3, [r3, #0]
 80056ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056f0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	699a      	ldr	r2, [r3, #24]
 80056f6:	8b7b      	ldrh	r3, [r7, #26]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d306      	bcc.n	800570a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	699a      	ldr	r2, [r3, #24]
 8005700:	8b7b      	ldrh	r3, [r7, #26]
 8005702:	1ad2      	subs	r2, r2, r3
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	619a      	str	r2, [r3, #24]
 8005708:	e002      	b.n	8005710 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	2200      	movs	r2, #0
 800570e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d123      	bne.n	8005760 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	461a      	mov	r2, r3
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	4413      	add	r3, r2
 8005726:	881b      	ldrh	r3, [r3, #0]
 8005728:	b29b      	uxth	r3, r3
 800572a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800572e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005732:	833b      	strh	r3, [r7, #24]
 8005734:	8b3b      	ldrh	r3, [r7, #24]
 8005736:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800573a:	833b      	strh	r3, [r7, #24]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	461a      	mov	r2, r3
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	781b      	ldrb	r3, [r3, #0]
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	441a      	add	r2, r3
 800574a:	8b3b      	ldrh	r3, [r7, #24]
 800574c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005750:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005754:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005758:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800575c:	b29b      	uxth	r3, r3
 800575e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005760:	88fb      	ldrh	r3, [r7, #6]
 8005762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005766:	2b00      	cmp	r3, #0
 8005768:	d01f      	beq.n	80057aa <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	781b      	ldrb	r3, [r3, #0]
 8005774:	009b      	lsls	r3, r3, #2
 8005776:	4413      	add	r3, r2
 8005778:	881b      	ldrh	r3, [r3, #0]
 800577a:	b29b      	uxth	r3, r3
 800577c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005780:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005784:	82fb      	strh	r3, [r7, #22]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	461a      	mov	r2, r3
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	441a      	add	r2, r3
 8005794:	8afb      	ldrh	r3, [r7, #22]
 8005796:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800579a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800579e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057a2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80057aa:	8b7b      	ldrh	r3, [r7, #26]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f000 8087 	beq.w	80058c0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	6818      	ldr	r0, [r3, #0]
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	6959      	ldr	r1, [r3, #20]
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	891a      	ldrh	r2, [r3, #8]
 80057be:	8b7b      	ldrh	r3, [r7, #26]
 80057c0:	f004 fd74 	bl	800a2ac <USB_ReadPMA>
 80057c4:	e07c      	b.n	80058c0 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	461a      	mov	r2, r3
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	00db      	lsls	r3, r3, #3
 80057d8:	4413      	add	r3, r2
 80057da:	3306      	adds	r3, #6
 80057dc:	005b      	lsls	r3, r3, #1
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	6812      	ldr	r2, [r2, #0]
 80057e2:	4413      	add	r3, r2
 80057e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057e8:	881b      	ldrh	r3, [r3, #0]
 80057ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057ee:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	699a      	ldr	r2, [r3, #24]
 80057f4:	8b7b      	ldrh	r3, [r7, #26]
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d306      	bcc.n	8005808 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	699a      	ldr	r2, [r3, #24]
 80057fe:	8b7b      	ldrh	r3, [r7, #26]
 8005800:	1ad2      	subs	r2, r2, r3
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	619a      	str	r2, [r3, #24]
 8005806:	e002      	b.n	800580e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	2200      	movs	r2, #0
 800580c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d123      	bne.n	800585e <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	461a      	mov	r2, r3
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	4413      	add	r3, r2
 8005824:	881b      	ldrh	r3, [r3, #0]
 8005826:	b29b      	uxth	r3, r3
 8005828:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800582c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005830:	83fb      	strh	r3, [r7, #30]
 8005832:	8bfb      	ldrh	r3, [r7, #30]
 8005834:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005838:	83fb      	strh	r3, [r7, #30]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	461a      	mov	r2, r3
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	441a      	add	r2, r3
 8005848:	8bfb      	ldrh	r3, [r7, #30]
 800584a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800584e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005852:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005856:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800585a:	b29b      	uxth	r3, r3
 800585c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800585e:	88fb      	ldrh	r3, [r7, #6]
 8005860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005864:	2b00      	cmp	r3, #0
 8005866:	d11f      	bne.n	80058a8 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	461a      	mov	r2, r3
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4413      	add	r3, r2
 8005876:	881b      	ldrh	r3, [r3, #0]
 8005878:	b29b      	uxth	r3, r3
 800587a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800587e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005882:	83bb      	strh	r3, [r7, #28]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	461a      	mov	r2, r3
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	781b      	ldrb	r3, [r3, #0]
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	441a      	add	r2, r3
 8005892:	8bbb      	ldrh	r3, [r7, #28]
 8005894:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005898:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800589c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80058a8:	8b7b      	ldrh	r3, [r7, #26]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d008      	beq.n	80058c0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6818      	ldr	r0, [r3, #0]
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	6959      	ldr	r1, [r3, #20]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	895a      	ldrh	r2, [r3, #10]
 80058ba:	8b7b      	ldrh	r3, [r7, #26]
 80058bc:	f004 fcf6 	bl	800a2ac <USB_ReadPMA>
    }
  }

  return count;
 80058c0:	8b7b      	ldrh	r3, [r7, #26]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3720      	adds	r7, #32
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b0a4      	sub	sp, #144	@ 0x90
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	4613      	mov	r3, r2
 80058d6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80058d8:	88fb      	ldrh	r3, [r7, #6]
 80058da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f000 81dd 	beq.w	8005c9e <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	461a      	mov	r2, r3
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	00db      	lsls	r3, r3, #3
 80058f6:	4413      	add	r3, r2
 80058f8:	3302      	adds	r3, #2
 80058fa:	005b      	lsls	r3, r3, #1
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	6812      	ldr	r2, [r2, #0]
 8005900:	4413      	add	r3, r2
 8005902:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005906:	881b      	ldrh	r3, [r3, #0]
 8005908:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800590c:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	699a      	ldr	r2, [r3, #24]
 8005914:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005918:	429a      	cmp	r2, r3
 800591a:	d907      	bls.n	800592c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	699a      	ldr	r2, [r3, #24]
 8005920:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005924:	1ad2      	subs	r2, r2, r3
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	619a      	str	r2, [r3, #24]
 800592a:	e002      	b.n	8005932 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2200      	movs	r2, #0
 8005930:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	699b      	ldr	r3, [r3, #24]
 8005936:	2b00      	cmp	r3, #0
 8005938:	f040 80b9 	bne.w	8005aae <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	785b      	ldrb	r3, [r3, #1]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d126      	bne.n	8005992 <HAL_PCD_EP_DB_Transmit+0xc8>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005952:	b29b      	uxth	r3, r3
 8005954:	461a      	mov	r2, r3
 8005956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005958:	4413      	add	r3, r2
 800595a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	011a      	lsls	r2, r3, #4
 8005962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005964:	4413      	add	r3, r2
 8005966:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800596a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800596c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800596e:	881b      	ldrh	r3, [r3, #0]
 8005970:	b29b      	uxth	r3, r3
 8005972:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005976:	b29a      	uxth	r2, r3
 8005978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597a:	801a      	strh	r2, [r3, #0]
 800597c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597e:	881b      	ldrh	r3, [r3, #0]
 8005980:	b29b      	uxth	r3, r3
 8005982:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005986:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800598a:	b29a      	uxth	r2, r3
 800598c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800598e:	801a      	strh	r2, [r3, #0]
 8005990:	e01a      	b.n	80059c8 <HAL_PCD_EP_DB_Transmit+0xfe>
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	785b      	ldrb	r3, [r3, #1]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d116      	bne.n	80059c8 <HAL_PCD_EP_DB_Transmit+0xfe>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	637b      	str	r3, [r7, #52]	@ 0x34
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	461a      	mov	r2, r3
 80059ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ae:	4413      	add	r3, r2
 80059b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	781b      	ldrb	r3, [r3, #0]
 80059b6:	011a      	lsls	r2, r3, #4
 80059b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ba:	4413      	add	r3, r2
 80059bc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80059c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80059c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c4:	2200      	movs	r2, #0
 80059c6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	785b      	ldrb	r3, [r3, #1]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d126      	bne.n	8005a24 <HAL_PCD_EP_DB_Transmit+0x15a>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	61fb      	str	r3, [r7, #28]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	461a      	mov	r2, r3
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	4413      	add	r3, r2
 80059ec:	61fb      	str	r3, [r7, #28]
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	011a      	lsls	r2, r3, #4
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	4413      	add	r3, r2
 80059f8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80059fc:	61bb      	str	r3, [r7, #24]
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	881b      	ldrh	r3, [r3, #0]
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	801a      	strh	r2, [r3, #0]
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	881b      	ldrh	r3, [r3, #0]
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	801a      	strh	r2, [r3, #0]
 8005a22:	e017      	b.n	8005a54 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	785b      	ldrb	r3, [r3, #1]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d113      	bne.n	8005a54 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	461a      	mov	r2, r3
 8005a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3a:	4413      	add	r3, r2
 8005a3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	011a      	lsls	r2, r3, #4
 8005a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a46:	4413      	add	r3, r2
 8005a48:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005a4c:	623b      	str	r3, [r7, #32]
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	2200      	movs	r2, #0
 8005a52:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	4619      	mov	r1, r3
 8005a5a:	68f8      	ldr	r0, [r7, #12]
 8005a5c:	f009 f847 	bl	800eaee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005a60:	88fb      	ldrh	r3, [r7, #6]
 8005a62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f000 82fc 	beq.w	8006064 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	461a      	mov	r2, r3
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	4413      	add	r3, r2
 8005a7a:	881b      	ldrh	r3, [r3, #0]
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a86:	82fb      	strh	r3, [r7, #22]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	441a      	add	r2, r3
 8005a96:	8afb      	ldrh	r3, [r7, #22]
 8005a98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005aa0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	8013      	strh	r3, [r2, #0]
 8005aac:	e2da      	b.n	8006064 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005aae:	88fb      	ldrh	r3, [r7, #6]
 8005ab0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d021      	beq.n	8005afc <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	461a      	mov	r2, r3
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	4413      	add	r3, r2
 8005ac6:	881b      	ldrh	r3, [r3, #0]
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ace:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ad2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	461a      	mov	r2, r3
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	781b      	ldrb	r3, [r3, #0]
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	441a      	add	r2, r3
 8005ae4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005ae8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005aec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005af0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	f040 82ae 	bne.w	8006064 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	695a      	ldr	r2, [r3, #20]
 8005b0c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005b10:	441a      	add	r2, r3
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	69da      	ldr	r2, [r3, #28]
 8005b1a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005b1e:	441a      	add	r2, r3
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	6a1a      	ldr	r2, [r3, #32]
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d30b      	bcc.n	8005b48 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	6a1a      	ldr	r2, [r3, #32]
 8005b3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b40:	1ad2      	subs	r2, r2, r3
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	621a      	str	r2, [r3, #32]
 8005b46:	e017      	b.n	8005b78 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	6a1b      	ldr	r3, [r3, #32]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d108      	bne.n	8005b62 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8005b50:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005b54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8005b60:	e00a      	b.n	8005b78 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	2200      	movs	r2, #0
 8005b76:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	785b      	ldrb	r3, [r3, #1]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d165      	bne.n	8005c4c <HAL_PCD_EP_DB_Transmit+0x382>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	461a      	mov	r2, r3
 8005b92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b94:	4413      	add	r3, r2
 8005b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	011a      	lsls	r2, r3, #4
 8005b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ba0:	4413      	add	r3, r2
 8005ba2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005baa:	881b      	ldrh	r3, [r3, #0]
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb6:	801a      	strh	r2, [r3, #0]
 8005bb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bbc:	2b3e      	cmp	r3, #62	@ 0x3e
 8005bbe:	d91d      	bls.n	8005bfc <HAL_PCD_EP_DB_Transmit+0x332>
 8005bc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bc4:	095b      	lsrs	r3, r3, #5
 8005bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bcc:	f003 031f 	and.w	r3, r3, #31
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d102      	bne.n	8005bda <HAL_PCD_EP_DB_Transmit+0x310>
 8005bd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bdc:	881b      	ldrh	r3, [r3, #0]
 8005bde:	b29a      	uxth	r2, r3
 8005be0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	029b      	lsls	r3, r3, #10
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	4313      	orrs	r3, r2
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bf4:	b29a      	uxth	r2, r3
 8005bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf8:	801a      	strh	r2, [r3, #0]
 8005bfa:	e044      	b.n	8005c86 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005bfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d10a      	bne.n	8005c1a <HAL_PCD_EP_DB_Transmit+0x350>
 8005c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c06:	881b      	ldrh	r3, [r3, #0]
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c16:	801a      	strh	r2, [r3, #0]
 8005c18:	e035      	b.n	8005c86 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005c1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c1e:	085b      	lsrs	r3, r3, #1
 8005c20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d002      	beq.n	8005c34 <HAL_PCD_EP_DB_Transmit+0x36a>
 8005c2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c30:	3301      	adds	r3, #1
 8005c32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c36:	881b      	ldrh	r3, [r3, #0]
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	029b      	lsls	r3, r3, #10
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	4313      	orrs	r3, r2
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c48:	801a      	strh	r2, [r3, #0]
 8005c4a:	e01c      	b.n	8005c86 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	785b      	ldrb	r3, [r3, #1]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d118      	bne.n	8005c86 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	461a      	mov	r2, r3
 8005c66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c68:	4413      	add	r3, r2
 8005c6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	011a      	lsls	r2, r3, #4
 8005c72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c74:	4413      	add	r3, r2
 8005c76:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005c7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c80:	b29a      	uxth	r2, r3
 8005c82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c84:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6818      	ldr	r0, [r3, #0]
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	6959      	ldr	r1, [r3, #20]
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	891a      	ldrh	r2, [r3, #8]
 8005c92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	f004 fac3 	bl	800a222 <USB_WritePMA>
 8005c9c:	e1e2      	b.n	8006064 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	461a      	mov	r2, r3
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	00db      	lsls	r3, r3, #3
 8005cb0:	4413      	add	r3, r2
 8005cb2:	3306      	adds	r3, #6
 8005cb4:	005b      	lsls	r3, r3, #1
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	6812      	ldr	r2, [r2, #0]
 8005cba:	4413      	add	r3, r2
 8005cbc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cc0:	881b      	ldrh	r3, [r3, #0]
 8005cc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005cc6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	699a      	ldr	r2, [r3, #24]
 8005cce:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d307      	bcc.n	8005ce6 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	699a      	ldr	r2, [r3, #24]
 8005cda:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005cde:	1ad2      	subs	r2, r2, r3
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	619a      	str	r2, [r3, #24]
 8005ce4:	e002      	b.n	8005cec <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f040 80c0 	bne.w	8005e76 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	785b      	ldrb	r3, [r3, #1]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d126      	bne.n	8005d4c <HAL_PCD_EP_DB_Transmit+0x482>
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	461a      	mov	r2, r3
 8005d10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005d12:	4413      	add	r3, r2
 8005d14:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	011a      	lsls	r2, r3, #4
 8005d1c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005d1e:	4413      	add	r3, r2
 8005d20:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005d24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d28:	881b      	ldrh	r3, [r3, #0]
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d34:	801a      	strh	r2, [r3, #0]
 8005d36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d38:	881b      	ldrh	r3, [r3, #0]
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d48:	801a      	strh	r2, [r3, #0]
 8005d4a:	e01a      	b.n	8005d82 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	785b      	ldrb	r3, [r3, #1]
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d116      	bne.n	8005d82 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	461a      	mov	r2, r3
 8005d66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d68:	4413      	add	r3, r2
 8005d6a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	011a      	lsls	r2, r3, #4
 8005d72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d74:	4413      	add	r3, r2
 8005d76:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005d7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d7e:	2200      	movs	r2, #0
 8005d80:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	677b      	str	r3, [r7, #116]	@ 0x74
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	785b      	ldrb	r3, [r3, #1]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d12b      	bne.n	8005de8 <HAL_PCD_EP_DB_Transmit+0x51e>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	461a      	mov	r2, r3
 8005da2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005da4:	4413      	add	r3, r2
 8005da6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	011a      	lsls	r2, r3, #4
 8005dae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005db0:	4413      	add	r3, r2
 8005db2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005db6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005dba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005dbe:	881b      	ldrh	r3, [r3, #0]
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005dcc:	801a      	strh	r2, [r3, #0]
 8005dce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005dd2:	881b      	ldrh	r3, [r3, #0]
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dde:	b29a      	uxth	r2, r3
 8005de0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005de4:	801a      	strh	r2, [r3, #0]
 8005de6:	e017      	b.n	8005e18 <HAL_PCD_EP_DB_Transmit+0x54e>
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	785b      	ldrb	r3, [r3, #1]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d113      	bne.n	8005e18 <HAL_PCD_EP_DB_Transmit+0x54e>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005dfe:	4413      	add	r3, r2
 8005e00:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	011a      	lsls	r2, r3, #4
 8005e08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005e10:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e14:	2200      	movs	r2, #0
 8005e16:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f008 fe65 	bl	800eaee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005e24:	88fb      	ldrh	r3, [r7, #6]
 8005e26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f040 811a 	bne.w	8006064 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	461a      	mov	r2, r3
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	4413      	add	r3, r2
 8005e3e:	881b      	ldrh	r3, [r3, #0]
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e4a:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	461a      	mov	r2, r3
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	441a      	add	r2, r3
 8005e5c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005e60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005e6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	8013      	strh	r3, [r2, #0]
 8005e74:	e0f6      	b.n	8006064 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005e76:	88fb      	ldrh	r3, [r7, #6]
 8005e78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d121      	bne.n	8005ec4 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	461a      	mov	r2, r3
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	4413      	add	r3, r2
 8005e8e:	881b      	ldrh	r3, [r3, #0]
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e9a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	441a      	add	r2, r3
 8005eac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005eb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005eb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005eb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	f040 80ca 	bne.w	8006064 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	695a      	ldr	r2, [r3, #20]
 8005ed4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005ed8:	441a      	add	r2, r3
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	69da      	ldr	r2, [r3, #28]
 8005ee2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005ee6:	441a      	add	r2, r3
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	6a1a      	ldr	r2, [r3, #32]
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	691b      	ldr	r3, [r3, #16]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d30b      	bcc.n	8005f10 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	6a1a      	ldr	r2, [r3, #32]
 8005f04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f08:	1ad2      	subs	r2, r2, r3
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	621a      	str	r2, [r3, #32]
 8005f0e:	e017      	b.n	8005f40 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d108      	bne.n	8005f2a <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8005f18:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005f1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8005f28:	e00a      	b.n	8005f40 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	6a1b      	ldr	r3, [r3, #32]
 8005f2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2200      	movs	r2, #0
 8005f36:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	785b      	ldrb	r3, [r3, #1]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d165      	bne.n	800601a <HAL_PCD_EP_DB_Transmit+0x750>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	461a      	mov	r2, r3
 8005f60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f62:	4413      	add	r3, r2
 8005f64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	011a      	lsls	r2, r3, #4
 8005f6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f6e:	4413      	add	r3, r2
 8005f70:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005f74:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005f78:	881b      	ldrh	r3, [r3, #0]
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f80:	b29a      	uxth	r2, r3
 8005f82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005f84:	801a      	strh	r2, [r3, #0]
 8005f86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f8a:	2b3e      	cmp	r3, #62	@ 0x3e
 8005f8c:	d91d      	bls.n	8005fca <HAL_PCD_EP_DB_Transmit+0x700>
 8005f8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f92:	095b      	lsrs	r3, r3, #5
 8005f94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f9a:	f003 031f 	and.w	r3, r3, #31
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d102      	bne.n	8005fa8 <HAL_PCD_EP_DB_Transmit+0x6de>
 8005fa2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fa8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005faa:	881b      	ldrh	r3, [r3, #0]
 8005fac:	b29a      	uxth	r2, r3
 8005fae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	029b      	lsls	r3, r3, #10
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fc2:	b29a      	uxth	r2, r3
 8005fc4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005fc6:	801a      	strh	r2, [r3, #0]
 8005fc8:	e041      	b.n	800604e <HAL_PCD_EP_DB_Transmit+0x784>
 8005fca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10a      	bne.n	8005fe8 <HAL_PCD_EP_DB_Transmit+0x71e>
 8005fd2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005fd4:	881b      	ldrh	r3, [r3, #0]
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005fe4:	801a      	strh	r2, [r3, #0]
 8005fe6:	e032      	b.n	800604e <HAL_PCD_EP_DB_Transmit+0x784>
 8005fe8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fec:	085b      	lsrs	r3, r3, #1
 8005fee:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ff0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ff4:	f003 0301 	and.w	r3, r3, #1
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d002      	beq.n	8006002 <HAL_PCD_EP_DB_Transmit+0x738>
 8005ffc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ffe:	3301      	adds	r3, #1
 8006000:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006002:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006004:	881b      	ldrh	r3, [r3, #0]
 8006006:	b29a      	uxth	r2, r3
 8006008:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800600a:	b29b      	uxth	r3, r3
 800600c:	029b      	lsls	r3, r3, #10
 800600e:	b29b      	uxth	r3, r3
 8006010:	4313      	orrs	r3, r2
 8006012:	b29a      	uxth	r2, r3
 8006014:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006016:	801a      	strh	r2, [r3, #0]
 8006018:	e019      	b.n	800604e <HAL_PCD_EP_DB_Transmit+0x784>
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	785b      	ldrb	r3, [r3, #1]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d115      	bne.n	800604e <HAL_PCD_EP_DB_Transmit+0x784>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800602a:	b29b      	uxth	r3, r3
 800602c:	461a      	mov	r2, r3
 800602e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006030:	4413      	add	r3, r2
 8006032:	657b      	str	r3, [r7, #84]	@ 0x54
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	011a      	lsls	r2, r3, #4
 800603a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800603c:	4413      	add	r3, r2
 800603e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006042:	653b      	str	r3, [r7, #80]	@ 0x50
 8006044:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006048:	b29a      	uxth	r2, r3
 800604a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800604c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6818      	ldr	r0, [r3, #0]
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	6959      	ldr	r1, [r3, #20]
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	895a      	ldrh	r2, [r3, #10]
 800605a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800605e:	b29b      	uxth	r3, r3
 8006060:	f004 f8df 	bl	800a222 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	461a      	mov	r2, r3
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	4413      	add	r3, r2
 8006072:	881b      	ldrh	r3, [r3, #0]
 8006074:	b29b      	uxth	r3, r3
 8006076:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800607a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800607e:	82bb      	strh	r3, [r7, #20]
 8006080:	8abb      	ldrh	r3, [r7, #20]
 8006082:	f083 0310 	eor.w	r3, r3, #16
 8006086:	82bb      	strh	r3, [r7, #20]
 8006088:	8abb      	ldrh	r3, [r7, #20]
 800608a:	f083 0320 	eor.w	r3, r3, #32
 800608e:	82bb      	strh	r3, [r7, #20]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	461a      	mov	r2, r3
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	441a      	add	r2, r3
 800609e:	8abb      	ldrh	r3, [r7, #20]
 80060a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80060b4:	2300      	movs	r3, #0
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3790      	adds	r7, #144	@ 0x90
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}

080060be <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80060be:	b480      	push	{r7}
 80060c0:	b087      	sub	sp, #28
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	60f8      	str	r0, [r7, #12]
 80060c6:	607b      	str	r3, [r7, #4]
 80060c8:	460b      	mov	r3, r1
 80060ca:	817b      	strh	r3, [r7, #10]
 80060cc:	4613      	mov	r3, r2
 80060ce:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80060d0:	897b      	ldrh	r3, [r7, #10]
 80060d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d00b      	beq.n	80060f4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060dc:	897b      	ldrh	r3, [r7, #10]
 80060de:	f003 0207 	and.w	r2, r3, #7
 80060e2:	4613      	mov	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	4413      	add	r3, r2
 80060e8:	00db      	lsls	r3, r3, #3
 80060ea:	3310      	adds	r3, #16
 80060ec:	68fa      	ldr	r2, [r7, #12]
 80060ee:	4413      	add	r3, r2
 80060f0:	617b      	str	r3, [r7, #20]
 80060f2:	e009      	b.n	8006108 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80060f4:	897a      	ldrh	r2, [r7, #10]
 80060f6:	4613      	mov	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	4413      	add	r3, r2
 80060fc:	00db      	lsls	r3, r3, #3
 80060fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4413      	add	r3, r2
 8006106:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006108:	893b      	ldrh	r3, [r7, #8]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d107      	bne.n	800611e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	2200      	movs	r2, #0
 8006112:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	b29a      	uxth	r2, r3
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	80da      	strh	r2, [r3, #6]
 800611c:	e00b      	b.n	8006136 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	2201      	movs	r2, #1
 8006122:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	b29a      	uxth	r2, r3
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	0c1b      	lsrs	r3, r3, #16
 8006130:	b29a      	uxth	r2, r3
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	371c      	adds	r7, #28
 800613c:	46bd      	mov	sp, r7
 800613e:	bc80      	pop	{r7}
 8006140:	4770      	bx	lr
	...

08006144 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b086      	sub	sp, #24
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d101      	bne.n	8006156 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e272      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	2b00      	cmp	r3, #0
 8006160:	f000 8087 	beq.w	8006272 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006164:	4b92      	ldr	r3, [pc, #584]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f003 030c 	and.w	r3, r3, #12
 800616c:	2b04      	cmp	r3, #4
 800616e:	d00c      	beq.n	800618a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006170:	4b8f      	ldr	r3, [pc, #572]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f003 030c 	and.w	r3, r3, #12
 8006178:	2b08      	cmp	r3, #8
 800617a:	d112      	bne.n	80061a2 <HAL_RCC_OscConfig+0x5e>
 800617c:	4b8c      	ldr	r3, [pc, #560]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006188:	d10b      	bne.n	80061a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800618a:	4b89      	ldr	r3, [pc, #548]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d06c      	beq.n	8006270 <HAL_RCC_OscConfig+0x12c>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d168      	bne.n	8006270 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e24c      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061aa:	d106      	bne.n	80061ba <HAL_RCC_OscConfig+0x76>
 80061ac:	4b80      	ldr	r3, [pc, #512]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a7f      	ldr	r2, [pc, #508]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061b6:	6013      	str	r3, [r2, #0]
 80061b8:	e02e      	b.n	8006218 <HAL_RCC_OscConfig+0xd4>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d10c      	bne.n	80061dc <HAL_RCC_OscConfig+0x98>
 80061c2:	4b7b      	ldr	r3, [pc, #492]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a7a      	ldr	r2, [pc, #488]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061cc:	6013      	str	r3, [r2, #0]
 80061ce:	4b78      	ldr	r3, [pc, #480]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a77      	ldr	r2, [pc, #476]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061d8:	6013      	str	r3, [r2, #0]
 80061da:	e01d      	b.n	8006218 <HAL_RCC_OscConfig+0xd4>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80061e4:	d10c      	bne.n	8006200 <HAL_RCC_OscConfig+0xbc>
 80061e6:	4b72      	ldr	r3, [pc, #456]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a71      	ldr	r2, [pc, #452]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	4b6f      	ldr	r3, [pc, #444]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a6e      	ldr	r2, [pc, #440]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061fc:	6013      	str	r3, [r2, #0]
 80061fe:	e00b      	b.n	8006218 <HAL_RCC_OscConfig+0xd4>
 8006200:	4b6b      	ldr	r3, [pc, #428]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a6a      	ldr	r2, [pc, #424]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006206:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800620a:	6013      	str	r3, [r2, #0]
 800620c:	4b68      	ldr	r3, [pc, #416]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a67      	ldr	r2, [pc, #412]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006212:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006216:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d013      	beq.n	8006248 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006220:	f7fd f884 	bl	800332c <HAL_GetTick>
 8006224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006226:	e008      	b.n	800623a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006228:	f7fd f880 	bl	800332c <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	2b64      	cmp	r3, #100	@ 0x64
 8006234:	d901      	bls.n	800623a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006236:	2303      	movs	r3, #3
 8006238:	e200      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800623a:	4b5d      	ldr	r3, [pc, #372]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d0f0      	beq.n	8006228 <HAL_RCC_OscConfig+0xe4>
 8006246:	e014      	b.n	8006272 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006248:	f7fd f870 	bl	800332c <HAL_GetTick>
 800624c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800624e:	e008      	b.n	8006262 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006250:	f7fd f86c 	bl	800332c <HAL_GetTick>
 8006254:	4602      	mov	r2, r0
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	1ad3      	subs	r3, r2, r3
 800625a:	2b64      	cmp	r3, #100	@ 0x64
 800625c:	d901      	bls.n	8006262 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800625e:	2303      	movs	r3, #3
 8006260:	e1ec      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006262:	4b53      	ldr	r3, [pc, #332]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800626a:	2b00      	cmp	r3, #0
 800626c:	d1f0      	bne.n	8006250 <HAL_RCC_OscConfig+0x10c>
 800626e:	e000      	b.n	8006272 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006270:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 0302 	and.w	r3, r3, #2
 800627a:	2b00      	cmp	r3, #0
 800627c:	d063      	beq.n	8006346 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800627e:	4b4c      	ldr	r3, [pc, #304]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	f003 030c 	and.w	r3, r3, #12
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00b      	beq.n	80062a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800628a:	4b49      	ldr	r3, [pc, #292]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f003 030c 	and.w	r3, r3, #12
 8006292:	2b08      	cmp	r3, #8
 8006294:	d11c      	bne.n	80062d0 <HAL_RCC_OscConfig+0x18c>
 8006296:	4b46      	ldr	r3, [pc, #280]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d116      	bne.n	80062d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062a2:	4b43      	ldr	r3, [pc, #268]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 0302 	and.w	r3, r3, #2
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d005      	beq.n	80062ba <HAL_RCC_OscConfig+0x176>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d001      	beq.n	80062ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e1c0      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062ba:	4b3d      	ldr	r3, [pc, #244]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	00db      	lsls	r3, r3, #3
 80062c8:	4939      	ldr	r1, [pc, #228]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80062ca:	4313      	orrs	r3, r2
 80062cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062ce:	e03a      	b.n	8006346 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d020      	beq.n	800631a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062d8:	4b36      	ldr	r3, [pc, #216]	@ (80063b4 <HAL_RCC_OscConfig+0x270>)
 80062da:	2201      	movs	r2, #1
 80062dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062de:	f7fd f825 	bl	800332c <HAL_GetTick>
 80062e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062e4:	e008      	b.n	80062f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062e6:	f7fd f821 	bl	800332c <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d901      	bls.n	80062f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80062f4:	2303      	movs	r3, #3
 80062f6:	e1a1      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062f8:	4b2d      	ldr	r3, [pc, #180]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b00      	cmp	r3, #0
 8006302:	d0f0      	beq.n	80062e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006304:	4b2a      	ldr	r3, [pc, #168]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	695b      	ldr	r3, [r3, #20]
 8006310:	00db      	lsls	r3, r3, #3
 8006312:	4927      	ldr	r1, [pc, #156]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006314:	4313      	orrs	r3, r2
 8006316:	600b      	str	r3, [r1, #0]
 8006318:	e015      	b.n	8006346 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800631a:	4b26      	ldr	r3, [pc, #152]	@ (80063b4 <HAL_RCC_OscConfig+0x270>)
 800631c:	2200      	movs	r2, #0
 800631e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006320:	f7fd f804 	bl	800332c <HAL_GetTick>
 8006324:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006326:	e008      	b.n	800633a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006328:	f7fd f800 	bl	800332c <HAL_GetTick>
 800632c:	4602      	mov	r2, r0
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	2b02      	cmp	r3, #2
 8006334:	d901      	bls.n	800633a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	e180      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800633a:	4b1d      	ldr	r3, [pc, #116]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f003 0302 	and.w	r3, r3, #2
 8006342:	2b00      	cmp	r3, #0
 8006344:	d1f0      	bne.n	8006328 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 0308 	and.w	r3, r3, #8
 800634e:	2b00      	cmp	r3, #0
 8006350:	d03a      	beq.n	80063c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	699b      	ldr	r3, [r3, #24]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d019      	beq.n	800638e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800635a:	4b17      	ldr	r3, [pc, #92]	@ (80063b8 <HAL_RCC_OscConfig+0x274>)
 800635c:	2201      	movs	r2, #1
 800635e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006360:	f7fc ffe4 	bl	800332c <HAL_GetTick>
 8006364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006366:	e008      	b.n	800637a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006368:	f7fc ffe0 	bl	800332c <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	2b02      	cmp	r3, #2
 8006374:	d901      	bls.n	800637a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	e160      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800637a:	4b0d      	ldr	r3, [pc, #52]	@ (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800637c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637e:	f003 0302 	and.w	r3, r3, #2
 8006382:	2b00      	cmp	r3, #0
 8006384:	d0f0      	beq.n	8006368 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006386:	2001      	movs	r0, #1
 8006388:	f000 faea 	bl	8006960 <RCC_Delay>
 800638c:	e01c      	b.n	80063c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800638e:	4b0a      	ldr	r3, [pc, #40]	@ (80063b8 <HAL_RCC_OscConfig+0x274>)
 8006390:	2200      	movs	r2, #0
 8006392:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006394:	f7fc ffca 	bl	800332c <HAL_GetTick>
 8006398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800639a:	e00f      	b.n	80063bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800639c:	f7fc ffc6 	bl	800332c <HAL_GetTick>
 80063a0:	4602      	mov	r2, r0
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d908      	bls.n	80063bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	e146      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
 80063ae:	bf00      	nop
 80063b0:	40021000 	.word	0x40021000
 80063b4:	42420000 	.word	0x42420000
 80063b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063bc:	4b92      	ldr	r3, [pc, #584]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80063be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c0:	f003 0302 	and.w	r3, r3, #2
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1e9      	bne.n	800639c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0304 	and.w	r3, r3, #4
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f000 80a6 	beq.w	8006522 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063d6:	2300      	movs	r3, #0
 80063d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063da:	4b8b      	ldr	r3, [pc, #556]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10d      	bne.n	8006402 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063e6:	4b88      	ldr	r3, [pc, #544]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80063e8:	69db      	ldr	r3, [r3, #28]
 80063ea:	4a87      	ldr	r2, [pc, #540]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80063ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063f0:	61d3      	str	r3, [r2, #28]
 80063f2:	4b85      	ldr	r3, [pc, #532]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063fa:	60bb      	str	r3, [r7, #8]
 80063fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063fe:	2301      	movs	r3, #1
 8006400:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006402:	4b82      	ldr	r3, [pc, #520]	@ (800660c <HAL_RCC_OscConfig+0x4c8>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800640a:	2b00      	cmp	r3, #0
 800640c:	d118      	bne.n	8006440 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800640e:	4b7f      	ldr	r3, [pc, #508]	@ (800660c <HAL_RCC_OscConfig+0x4c8>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a7e      	ldr	r2, [pc, #504]	@ (800660c <HAL_RCC_OscConfig+0x4c8>)
 8006414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006418:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800641a:	f7fc ff87 	bl	800332c <HAL_GetTick>
 800641e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006420:	e008      	b.n	8006434 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006422:	f7fc ff83 	bl	800332c <HAL_GetTick>
 8006426:	4602      	mov	r2, r0
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	2b64      	cmp	r3, #100	@ 0x64
 800642e:	d901      	bls.n	8006434 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006430:	2303      	movs	r3, #3
 8006432:	e103      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006434:	4b75      	ldr	r3, [pc, #468]	@ (800660c <HAL_RCC_OscConfig+0x4c8>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800643c:	2b00      	cmp	r3, #0
 800643e:	d0f0      	beq.n	8006422 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d106      	bne.n	8006456 <HAL_RCC_OscConfig+0x312>
 8006448:	4b6f      	ldr	r3, [pc, #444]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 800644a:	6a1b      	ldr	r3, [r3, #32]
 800644c:	4a6e      	ldr	r2, [pc, #440]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 800644e:	f043 0301 	orr.w	r3, r3, #1
 8006452:	6213      	str	r3, [r2, #32]
 8006454:	e02d      	b.n	80064b2 <HAL_RCC_OscConfig+0x36e>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d10c      	bne.n	8006478 <HAL_RCC_OscConfig+0x334>
 800645e:	4b6a      	ldr	r3, [pc, #424]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	4a69      	ldr	r2, [pc, #420]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006464:	f023 0301 	bic.w	r3, r3, #1
 8006468:	6213      	str	r3, [r2, #32]
 800646a:	4b67      	ldr	r3, [pc, #412]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	4a66      	ldr	r2, [pc, #408]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006470:	f023 0304 	bic.w	r3, r3, #4
 8006474:	6213      	str	r3, [r2, #32]
 8006476:	e01c      	b.n	80064b2 <HAL_RCC_OscConfig+0x36e>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	2b05      	cmp	r3, #5
 800647e:	d10c      	bne.n	800649a <HAL_RCC_OscConfig+0x356>
 8006480:	4b61      	ldr	r3, [pc, #388]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	4a60      	ldr	r2, [pc, #384]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006486:	f043 0304 	orr.w	r3, r3, #4
 800648a:	6213      	str	r3, [r2, #32]
 800648c:	4b5e      	ldr	r3, [pc, #376]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 800648e:	6a1b      	ldr	r3, [r3, #32]
 8006490:	4a5d      	ldr	r2, [pc, #372]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006492:	f043 0301 	orr.w	r3, r3, #1
 8006496:	6213      	str	r3, [r2, #32]
 8006498:	e00b      	b.n	80064b2 <HAL_RCC_OscConfig+0x36e>
 800649a:	4b5b      	ldr	r3, [pc, #364]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	4a5a      	ldr	r2, [pc, #360]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80064a0:	f023 0301 	bic.w	r3, r3, #1
 80064a4:	6213      	str	r3, [r2, #32]
 80064a6:	4b58      	ldr	r3, [pc, #352]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80064a8:	6a1b      	ldr	r3, [r3, #32]
 80064aa:	4a57      	ldr	r2, [pc, #348]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80064ac:	f023 0304 	bic.w	r3, r3, #4
 80064b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d015      	beq.n	80064e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064ba:	f7fc ff37 	bl	800332c <HAL_GetTick>
 80064be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064c0:	e00a      	b.n	80064d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064c2:	f7fc ff33 	bl	800332c <HAL_GetTick>
 80064c6:	4602      	mov	r2, r0
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d901      	bls.n	80064d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e0b1      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064d8:	4b4b      	ldr	r3, [pc, #300]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80064da:	6a1b      	ldr	r3, [r3, #32]
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d0ee      	beq.n	80064c2 <HAL_RCC_OscConfig+0x37e>
 80064e4:	e014      	b.n	8006510 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064e6:	f7fc ff21 	bl	800332c <HAL_GetTick>
 80064ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064ec:	e00a      	b.n	8006504 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064ee:	f7fc ff1d 	bl	800332c <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d901      	bls.n	8006504 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	e09b      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006504:	4b40      	ldr	r3, [pc, #256]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006506:	6a1b      	ldr	r3, [r3, #32]
 8006508:	f003 0302 	and.w	r3, r3, #2
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1ee      	bne.n	80064ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006510:	7dfb      	ldrb	r3, [r7, #23]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d105      	bne.n	8006522 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006516:	4b3c      	ldr	r3, [pc, #240]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006518:	69db      	ldr	r3, [r3, #28]
 800651a:	4a3b      	ldr	r2, [pc, #236]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 800651c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006520:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	69db      	ldr	r3, [r3, #28]
 8006526:	2b00      	cmp	r3, #0
 8006528:	f000 8087 	beq.w	800663a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800652c:	4b36      	ldr	r3, [pc, #216]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f003 030c 	and.w	r3, r3, #12
 8006534:	2b08      	cmp	r3, #8
 8006536:	d061      	beq.n	80065fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	69db      	ldr	r3, [r3, #28]
 800653c:	2b02      	cmp	r3, #2
 800653e:	d146      	bne.n	80065ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006540:	4b33      	ldr	r3, [pc, #204]	@ (8006610 <HAL_RCC_OscConfig+0x4cc>)
 8006542:	2200      	movs	r2, #0
 8006544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006546:	f7fc fef1 	bl	800332c <HAL_GetTick>
 800654a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800654c:	e008      	b.n	8006560 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800654e:	f7fc feed 	bl	800332c <HAL_GetTick>
 8006552:	4602      	mov	r2, r0
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	2b02      	cmp	r3, #2
 800655a:	d901      	bls.n	8006560 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800655c:	2303      	movs	r3, #3
 800655e:	e06d      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006560:	4b29      	ldr	r3, [pc, #164]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1f0      	bne.n	800654e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a1b      	ldr	r3, [r3, #32]
 8006570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006574:	d108      	bne.n	8006588 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006576:	4b24      	ldr	r3, [pc, #144]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	4921      	ldr	r1, [pc, #132]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 8006584:	4313      	orrs	r3, r2
 8006586:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006588:	4b1f      	ldr	r3, [pc, #124]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a19      	ldr	r1, [r3, #32]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006598:	430b      	orrs	r3, r1
 800659a:	491b      	ldr	r1, [pc, #108]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 800659c:	4313      	orrs	r3, r2
 800659e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006610 <HAL_RCC_OscConfig+0x4cc>)
 80065a2:	2201      	movs	r2, #1
 80065a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065a6:	f7fc fec1 	bl	800332c <HAL_GetTick>
 80065aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80065ac:	e008      	b.n	80065c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065ae:	f7fc febd 	bl	800332c <HAL_GetTick>
 80065b2:	4602      	mov	r2, r0
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	2b02      	cmp	r3, #2
 80065ba:	d901      	bls.n	80065c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80065bc:	2303      	movs	r3, #3
 80065be:	e03d      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80065c0:	4b11      	ldr	r3, [pc, #68]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d0f0      	beq.n	80065ae <HAL_RCC_OscConfig+0x46a>
 80065cc:	e035      	b.n	800663a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065ce:	4b10      	ldr	r3, [pc, #64]	@ (8006610 <HAL_RCC_OscConfig+0x4cc>)
 80065d0:	2200      	movs	r2, #0
 80065d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065d4:	f7fc feaa 	bl	800332c <HAL_GetTick>
 80065d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065da:	e008      	b.n	80065ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065dc:	f7fc fea6 	bl	800332c <HAL_GetTick>
 80065e0:	4602      	mov	r2, r0
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d901      	bls.n	80065ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80065ea:	2303      	movs	r3, #3
 80065ec:	e026      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065ee:	4b06      	ldr	r3, [pc, #24]	@ (8006608 <HAL_RCC_OscConfig+0x4c4>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1f0      	bne.n	80065dc <HAL_RCC_OscConfig+0x498>
 80065fa:	e01e      	b.n	800663a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	69db      	ldr	r3, [r3, #28]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d107      	bne.n	8006614 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	e019      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
 8006608:	40021000 	.word	0x40021000
 800660c:	40007000 	.word	0x40007000
 8006610:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006614:	4b0b      	ldr	r3, [pc, #44]	@ (8006644 <HAL_RCC_OscConfig+0x500>)
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a1b      	ldr	r3, [r3, #32]
 8006624:	429a      	cmp	r2, r3
 8006626:	d106      	bne.n	8006636 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006632:	429a      	cmp	r2, r3
 8006634:	d001      	beq.n	800663a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e000      	b.n	800663c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3718      	adds	r7, #24
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	40021000 	.word	0x40021000

08006648 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d101      	bne.n	800665c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	e0d0      	b.n	80067fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800665c:	4b6a      	ldr	r3, [pc, #424]	@ (8006808 <HAL_RCC_ClockConfig+0x1c0>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 0307 	and.w	r3, r3, #7
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	429a      	cmp	r2, r3
 8006668:	d910      	bls.n	800668c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800666a:	4b67      	ldr	r3, [pc, #412]	@ (8006808 <HAL_RCC_ClockConfig+0x1c0>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f023 0207 	bic.w	r2, r3, #7
 8006672:	4965      	ldr	r1, [pc, #404]	@ (8006808 <HAL_RCC_ClockConfig+0x1c0>)
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	4313      	orrs	r3, r2
 8006678:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800667a:	4b63      	ldr	r3, [pc, #396]	@ (8006808 <HAL_RCC_ClockConfig+0x1c0>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0307 	and.w	r3, r3, #7
 8006682:	683a      	ldr	r2, [r7, #0]
 8006684:	429a      	cmp	r2, r3
 8006686:	d001      	beq.n	800668c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e0b8      	b.n	80067fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0302 	and.w	r3, r3, #2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d020      	beq.n	80066da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0304 	and.w	r3, r3, #4
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d005      	beq.n	80066b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066a4:	4b59      	ldr	r3, [pc, #356]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	4a58      	ldr	r2, [pc, #352]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80066aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80066ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0308 	and.w	r3, r3, #8
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d005      	beq.n	80066c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066bc:	4b53      	ldr	r3, [pc, #332]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	4a52      	ldr	r2, [pc, #328]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80066c2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80066c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066c8:	4b50      	ldr	r3, [pc, #320]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	494d      	ldr	r1, [pc, #308]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80066d6:	4313      	orrs	r3, r2
 80066d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f003 0301 	and.w	r3, r3, #1
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d040      	beq.n	8006768 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d107      	bne.n	80066fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066ee:	4b47      	ldr	r3, [pc, #284]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d115      	bne.n	8006726 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e07f      	b.n	80067fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	2b02      	cmp	r3, #2
 8006704:	d107      	bne.n	8006716 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006706:	4b41      	ldr	r3, [pc, #260]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d109      	bne.n	8006726 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e073      	b.n	80067fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006716:	4b3d      	ldr	r3, [pc, #244]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 0302 	and.w	r3, r3, #2
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e06b      	b.n	80067fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006726:	4b39      	ldr	r3, [pc, #228]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f023 0203 	bic.w	r2, r3, #3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	4936      	ldr	r1, [pc, #216]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 8006734:	4313      	orrs	r3, r2
 8006736:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006738:	f7fc fdf8 	bl	800332c <HAL_GetTick>
 800673c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800673e:	e00a      	b.n	8006756 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006740:	f7fc fdf4 	bl	800332c <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800674e:	4293      	cmp	r3, r2
 8006750:	d901      	bls.n	8006756 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e053      	b.n	80067fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006756:	4b2d      	ldr	r3, [pc, #180]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	f003 020c 	and.w	r2, r3, #12
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	429a      	cmp	r2, r3
 8006766:	d1eb      	bne.n	8006740 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006768:	4b27      	ldr	r3, [pc, #156]	@ (8006808 <HAL_RCC_ClockConfig+0x1c0>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0307 	and.w	r3, r3, #7
 8006770:	683a      	ldr	r2, [r7, #0]
 8006772:	429a      	cmp	r2, r3
 8006774:	d210      	bcs.n	8006798 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006776:	4b24      	ldr	r3, [pc, #144]	@ (8006808 <HAL_RCC_ClockConfig+0x1c0>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f023 0207 	bic.w	r2, r3, #7
 800677e:	4922      	ldr	r1, [pc, #136]	@ (8006808 <HAL_RCC_ClockConfig+0x1c0>)
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	4313      	orrs	r3, r2
 8006784:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006786:	4b20      	ldr	r3, [pc, #128]	@ (8006808 <HAL_RCC_ClockConfig+0x1c0>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0307 	and.w	r3, r3, #7
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	429a      	cmp	r2, r3
 8006792:	d001      	beq.n	8006798 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e032      	b.n	80067fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0304 	and.w	r3, r3, #4
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d008      	beq.n	80067b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067a4:	4b19      	ldr	r3, [pc, #100]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	4916      	ldr	r1, [pc, #88]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80067b2:	4313      	orrs	r3, r2
 80067b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0308 	and.w	r3, r3, #8
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d009      	beq.n	80067d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80067c2:	4b12      	ldr	r3, [pc, #72]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	00db      	lsls	r3, r3, #3
 80067d0:	490e      	ldr	r1, [pc, #56]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80067d2:	4313      	orrs	r3, r2
 80067d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80067d6:	f000 f821 	bl	800681c <HAL_RCC_GetSysClockFreq>
 80067da:	4602      	mov	r2, r0
 80067dc:	4b0b      	ldr	r3, [pc, #44]	@ (800680c <HAL_RCC_ClockConfig+0x1c4>)
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	091b      	lsrs	r3, r3, #4
 80067e2:	f003 030f 	and.w	r3, r3, #15
 80067e6:	490a      	ldr	r1, [pc, #40]	@ (8006810 <HAL_RCC_ClockConfig+0x1c8>)
 80067e8:	5ccb      	ldrb	r3, [r1, r3]
 80067ea:	fa22 f303 	lsr.w	r3, r2, r3
 80067ee:	4a09      	ldr	r2, [pc, #36]	@ (8006814 <HAL_RCC_ClockConfig+0x1cc>)
 80067f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80067f2:	4b09      	ldr	r3, [pc, #36]	@ (8006818 <HAL_RCC_ClockConfig+0x1d0>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4618      	mov	r0, r3
 80067f8:	f7fc fbb2 	bl	8002f60 <HAL_InitTick>

  return HAL_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
 8006806:	bf00      	nop
 8006808:	40022000 	.word	0x40022000
 800680c:	40021000 	.word	0x40021000
 8006810:	08016f44 	.word	0x08016f44
 8006814:	2000001c 	.word	0x2000001c
 8006818:	20000020 	.word	0x20000020

0800681c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800681c:	b480      	push	{r7}
 800681e:	b087      	sub	sp, #28
 8006820:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006822:	2300      	movs	r3, #0
 8006824:	60fb      	str	r3, [r7, #12]
 8006826:	2300      	movs	r3, #0
 8006828:	60bb      	str	r3, [r7, #8]
 800682a:	2300      	movs	r3, #0
 800682c:	617b      	str	r3, [r7, #20]
 800682e:	2300      	movs	r3, #0
 8006830:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006832:	2300      	movs	r3, #0
 8006834:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006836:	4b1e      	ldr	r3, [pc, #120]	@ (80068b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f003 030c 	and.w	r3, r3, #12
 8006842:	2b04      	cmp	r3, #4
 8006844:	d002      	beq.n	800684c <HAL_RCC_GetSysClockFreq+0x30>
 8006846:	2b08      	cmp	r3, #8
 8006848:	d003      	beq.n	8006852 <HAL_RCC_GetSysClockFreq+0x36>
 800684a:	e027      	b.n	800689c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800684c:	4b19      	ldr	r3, [pc, #100]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800684e:	613b      	str	r3, [r7, #16]
      break;
 8006850:	e027      	b.n	80068a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	0c9b      	lsrs	r3, r3, #18
 8006856:	f003 030f 	and.w	r3, r3, #15
 800685a:	4a17      	ldr	r2, [pc, #92]	@ (80068b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800685c:	5cd3      	ldrb	r3, [r2, r3]
 800685e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006866:	2b00      	cmp	r3, #0
 8006868:	d010      	beq.n	800688c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800686a:	4b11      	ldr	r3, [pc, #68]	@ (80068b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	0c5b      	lsrs	r3, r3, #17
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	4a11      	ldr	r2, [pc, #68]	@ (80068bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8006876:	5cd3      	ldrb	r3, [r2, r3]
 8006878:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a0d      	ldr	r2, [pc, #52]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800687e:	fb03 f202 	mul.w	r2, r3, r2
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	fbb2 f3f3 	udiv	r3, r2, r3
 8006888:	617b      	str	r3, [r7, #20]
 800688a:	e004      	b.n	8006896 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a0c      	ldr	r2, [pc, #48]	@ (80068c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006890:	fb02 f303 	mul.w	r3, r2, r3
 8006894:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	613b      	str	r3, [r7, #16]
      break;
 800689a:	e002      	b.n	80068a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800689c:	4b05      	ldr	r3, [pc, #20]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800689e:	613b      	str	r3, [r7, #16]
      break;
 80068a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068a2:	693b      	ldr	r3, [r7, #16]
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	371c      	adds	r7, #28
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bc80      	pop	{r7}
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop
 80068b0:	40021000 	.word	0x40021000
 80068b4:	007a1200 	.word	0x007a1200
 80068b8:	08016f5c 	.word	0x08016f5c
 80068bc:	08016f6c 	.word	0x08016f6c
 80068c0:	003d0900 	.word	0x003d0900

080068c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068c4:	b480      	push	{r7}
 80068c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80068c8:	4b02      	ldr	r3, [pc, #8]	@ (80068d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80068ca:	681b      	ldr	r3, [r3, #0]
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bc80      	pop	{r7}
 80068d2:	4770      	bx	lr
 80068d4:	2000001c 	.word	0x2000001c

080068d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80068dc:	f7ff fff2 	bl	80068c4 <HAL_RCC_GetHCLKFreq>
 80068e0:	4602      	mov	r2, r0
 80068e2:	4b05      	ldr	r3, [pc, #20]	@ (80068f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	0a1b      	lsrs	r3, r3, #8
 80068e8:	f003 0307 	and.w	r3, r3, #7
 80068ec:	4903      	ldr	r1, [pc, #12]	@ (80068fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80068ee:	5ccb      	ldrb	r3, [r1, r3]
 80068f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	40021000 	.word	0x40021000
 80068fc:	08016f54 	.word	0x08016f54

08006900 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006900:	b480      	push	{r7}
 8006902:	b083      	sub	sp, #12
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	220f      	movs	r2, #15
 800690e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006910:	4b11      	ldr	r3, [pc, #68]	@ (8006958 <HAL_RCC_GetClockConfig+0x58>)
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	f003 0203 	and.w	r2, r3, #3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800691c:	4b0e      	ldr	r3, [pc, #56]	@ (8006958 <HAL_RCC_GetClockConfig+0x58>)
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006928:	4b0b      	ldr	r3, [pc, #44]	@ (8006958 <HAL_RCC_GetClockConfig+0x58>)
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006934:	4b08      	ldr	r3, [pc, #32]	@ (8006958 <HAL_RCC_GetClockConfig+0x58>)
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	08db      	lsrs	r3, r3, #3
 800693a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006942:	4b06      	ldr	r3, [pc, #24]	@ (800695c <HAL_RCC_GetClockConfig+0x5c>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0207 	and.w	r2, r3, #7
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800694e:	bf00      	nop
 8006950:	370c      	adds	r7, #12
 8006952:	46bd      	mov	sp, r7
 8006954:	bc80      	pop	{r7}
 8006956:	4770      	bx	lr
 8006958:	40021000 	.word	0x40021000
 800695c:	40022000 	.word	0x40022000

08006960 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006968:	4b0a      	ldr	r3, [pc, #40]	@ (8006994 <RCC_Delay+0x34>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a0a      	ldr	r2, [pc, #40]	@ (8006998 <RCC_Delay+0x38>)
 800696e:	fba2 2303 	umull	r2, r3, r2, r3
 8006972:	0a5b      	lsrs	r3, r3, #9
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	fb02 f303 	mul.w	r3, r2, r3
 800697a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800697c:	bf00      	nop
  }
  while (Delay --);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	1e5a      	subs	r2, r3, #1
 8006982:	60fa      	str	r2, [r7, #12]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1f9      	bne.n	800697c <RCC_Delay+0x1c>
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	3714      	adds	r7, #20
 800698e:	46bd      	mov	sp, r7
 8006990:	bc80      	pop	{r7}
 8006992:	4770      	bx	lr
 8006994:	2000001c 	.word	0x2000001c
 8006998:	10624dd3 	.word	0x10624dd3

0800699c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b086      	sub	sp, #24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80069a4:	2300      	movs	r3, #0
 80069a6:	613b      	str	r3, [r7, #16]
 80069a8:	2300      	movs	r3, #0
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 0301 	and.w	r3, r3, #1
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d07d      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80069b8:	2300      	movs	r3, #0
 80069ba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069bc:	4b4f      	ldr	r3, [pc, #316]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069be:	69db      	ldr	r3, [r3, #28]
 80069c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d10d      	bne.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069c8:	4b4c      	ldr	r3, [pc, #304]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069ca:	69db      	ldr	r3, [r3, #28]
 80069cc:	4a4b      	ldr	r2, [pc, #300]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069d2:	61d3      	str	r3, [r2, #28]
 80069d4:	4b49      	ldr	r3, [pc, #292]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80069d6:	69db      	ldr	r3, [r3, #28]
 80069d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069dc:	60bb      	str	r3, [r7, #8]
 80069de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069e0:	2301      	movs	r3, #1
 80069e2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069e4:	4b46      	ldr	r3, [pc, #280]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d118      	bne.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069f0:	4b43      	ldr	r3, [pc, #268]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a42      	ldr	r2, [pc, #264]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80069f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069fc:	f7fc fc96 	bl	800332c <HAL_GetTick>
 8006a00:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a02:	e008      	b.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a04:	f7fc fc92 	bl	800332c <HAL_GetTick>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	2b64      	cmp	r3, #100	@ 0x64
 8006a10:	d901      	bls.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006a12:	2303      	movs	r3, #3
 8006a14:	e06d      	b.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a16:	4b3a      	ldr	r3, [pc, #232]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0f0      	beq.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006a22:	4b36      	ldr	r3, [pc, #216]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a24:	6a1b      	ldr	r3, [r3, #32]
 8006a26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a2a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d02e      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d027      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a40:	4b2e      	ldr	r3, [pc, #184]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a42:	6a1b      	ldr	r3, [r3, #32]
 8006a44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a48:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a4a:	4b2e      	ldr	r3, [pc, #184]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a50:	4b2c      	ldr	r3, [pc, #176]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006a56:	4a29      	ldr	r2, [pc, #164]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f003 0301 	and.w	r3, r3, #1
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d014      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a66:	f7fc fc61 	bl	800332c <HAL_GetTick>
 8006a6a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a6c:	e00a      	b.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a6e:	f7fc fc5d 	bl	800332c <HAL_GetTick>
 8006a72:	4602      	mov	r2, r0
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d901      	bls.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e036      	b.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a84:	4b1d      	ldr	r3, [pc, #116]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a86:	6a1b      	ldr	r3, [r3, #32]
 8006a88:	f003 0302 	and.w	r3, r3, #2
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d0ee      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a90:	4b1a      	ldr	r3, [pc, #104]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a92:	6a1b      	ldr	r3, [r3, #32]
 8006a94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	4917      	ldr	r1, [pc, #92]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006aa2:	7dfb      	ldrb	r3, [r7, #23]
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d105      	bne.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006aa8:	4b14      	ldr	r3, [pc, #80]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aaa:	69db      	ldr	r3, [r3, #28]
 8006aac:	4a13      	ldr	r2, [pc, #76]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ab2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0302 	and.w	r3, r3, #2
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d008      	beq.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	490b      	ldr	r1, [pc, #44]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f003 0310 	and.w	r3, r3, #16
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d008      	beq.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ade:	4b07      	ldr	r3, [pc, #28]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	4904      	ldr	r1, [pc, #16]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3718      	adds	r7, #24
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop
 8006afc:	40021000 	.word	0x40021000
 8006b00:	40007000 	.word	0x40007000
 8006b04:	42420440 	.word	0x42420440

08006b08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b082      	sub	sp, #8
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d101      	bne.n	8006b1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	e041      	b.n	8006b9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d106      	bne.n	8006b34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f7fc f948 	bl	8002dc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2202      	movs	r2, #2
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	3304      	adds	r3, #4
 8006b44:	4619      	mov	r1, r3
 8006b46:	4610      	mov	r0, r2
 8006b48:	f000 fcae 	bl	80074a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2201      	movs	r2, #1
 8006b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b9c:	2300      	movs	r3, #0
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3708      	adds	r7, #8
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
	...

08006ba8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d001      	beq.n	8006bc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e044      	b.n	8006c4a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2202      	movs	r2, #2
 8006bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68da      	ldr	r2, [r3, #12]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f042 0201 	orr.w	r2, r2, #1
 8006bd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8006c54 <HAL_TIM_Base_Start_IT+0xac>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d018      	beq.n	8006c14 <HAL_TIM_Base_Start_IT+0x6c>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a1c      	ldr	r2, [pc, #112]	@ (8006c58 <HAL_TIM_Base_Start_IT+0xb0>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d013      	beq.n	8006c14 <HAL_TIM_Base_Start_IT+0x6c>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bf4:	d00e      	beq.n	8006c14 <HAL_TIM_Base_Start_IT+0x6c>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a18      	ldr	r2, [pc, #96]	@ (8006c5c <HAL_TIM_Base_Start_IT+0xb4>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d009      	beq.n	8006c14 <HAL_TIM_Base_Start_IT+0x6c>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a16      	ldr	r2, [pc, #88]	@ (8006c60 <HAL_TIM_Base_Start_IT+0xb8>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d004      	beq.n	8006c14 <HAL_TIM_Base_Start_IT+0x6c>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a15      	ldr	r2, [pc, #84]	@ (8006c64 <HAL_TIM_Base_Start_IT+0xbc>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d111      	bne.n	8006c38 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f003 0307 	and.w	r3, r3, #7
 8006c1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2b06      	cmp	r3, #6
 8006c24:	d010      	beq.n	8006c48 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f042 0201 	orr.w	r2, r2, #1
 8006c34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c36:	e007      	b.n	8006c48 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f042 0201 	orr.w	r2, r2, #1
 8006c46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3714      	adds	r7, #20
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bc80      	pop	{r7}
 8006c52:	4770      	bx	lr
 8006c54:	40012c00 	.word	0x40012c00
 8006c58:	40013400 	.word	0x40013400
 8006c5c:	40000400 	.word	0x40000400
 8006c60:	40000800 	.word	0x40000800
 8006c64:	40000c00 	.word	0x40000c00

08006c68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d101      	bne.n	8006c7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e041      	b.n	8006cfe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d106      	bne.n	8006c94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 f839 	bl	8006d06 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2202      	movs	r2, #2
 8006c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	3304      	adds	r3, #4
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	4610      	mov	r0, r2
 8006ca8:	f000 fbfe 	bl	80074a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3708      	adds	r7, #8
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006d06:	b480      	push	{r7}
 8006d08:	b083      	sub	sp, #12
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006d0e:	bf00      	nop
 8006d10:	370c      	adds	r7, #12
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bc80      	pop	{r7}
 8006d16:	4770      	bx	lr

08006d18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d109      	bne.n	8006d3c <HAL_TIM_PWM_Start+0x24>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	bf14      	ite	ne
 8006d34:	2301      	movne	r3, #1
 8006d36:	2300      	moveq	r3, #0
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	e022      	b.n	8006d82 <HAL_TIM_PWM_Start+0x6a>
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	2b04      	cmp	r3, #4
 8006d40:	d109      	bne.n	8006d56 <HAL_TIM_PWM_Start+0x3e>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	bf14      	ite	ne
 8006d4e:	2301      	movne	r3, #1
 8006d50:	2300      	moveq	r3, #0
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	e015      	b.n	8006d82 <HAL_TIM_PWM_Start+0x6a>
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	2b08      	cmp	r3, #8
 8006d5a:	d109      	bne.n	8006d70 <HAL_TIM_PWM_Start+0x58>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	bf14      	ite	ne
 8006d68:	2301      	movne	r3, #1
 8006d6a:	2300      	moveq	r3, #0
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	e008      	b.n	8006d82 <HAL_TIM_PWM_Start+0x6a>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	bf14      	ite	ne
 8006d7c:	2301      	movne	r3, #1
 8006d7e:	2300      	moveq	r3, #0
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d001      	beq.n	8006d8a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e072      	b.n	8006e70 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d104      	bne.n	8006d9a <HAL_TIM_PWM_Start+0x82>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2202      	movs	r2, #2
 8006d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d98:	e013      	b.n	8006dc2 <HAL_TIM_PWM_Start+0xaa>
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	2b04      	cmp	r3, #4
 8006d9e:	d104      	bne.n	8006daa <HAL_TIM_PWM_Start+0x92>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2202      	movs	r2, #2
 8006da4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006da8:	e00b      	b.n	8006dc2 <HAL_TIM_PWM_Start+0xaa>
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	2b08      	cmp	r3, #8
 8006dae:	d104      	bne.n	8006dba <HAL_TIM_PWM_Start+0xa2>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2202      	movs	r2, #2
 8006db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006db8:	e003      	b.n	8006dc2 <HAL_TIM_PWM_Start+0xaa>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2202      	movs	r2, #2
 8006dbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	6839      	ldr	r1, [r7, #0]
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f000 fe34 	bl	8007a38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a28      	ldr	r2, [pc, #160]	@ (8006e78 <HAL_TIM_PWM_Start+0x160>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d004      	beq.n	8006de4 <HAL_TIM_PWM_Start+0xcc>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a27      	ldr	r2, [pc, #156]	@ (8006e7c <HAL_TIM_PWM_Start+0x164>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d101      	bne.n	8006de8 <HAL_TIM_PWM_Start+0xd0>
 8006de4:	2301      	movs	r3, #1
 8006de6:	e000      	b.n	8006dea <HAL_TIM_PWM_Start+0xd2>
 8006de8:	2300      	movs	r3, #0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d007      	beq.n	8006dfe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006dfc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a1d      	ldr	r2, [pc, #116]	@ (8006e78 <HAL_TIM_PWM_Start+0x160>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d018      	beq.n	8006e3a <HAL_TIM_PWM_Start+0x122>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8006e7c <HAL_TIM_PWM_Start+0x164>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d013      	beq.n	8006e3a <HAL_TIM_PWM_Start+0x122>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e1a:	d00e      	beq.n	8006e3a <HAL_TIM_PWM_Start+0x122>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a17      	ldr	r2, [pc, #92]	@ (8006e80 <HAL_TIM_PWM_Start+0x168>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d009      	beq.n	8006e3a <HAL_TIM_PWM_Start+0x122>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a16      	ldr	r2, [pc, #88]	@ (8006e84 <HAL_TIM_PWM_Start+0x16c>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d004      	beq.n	8006e3a <HAL_TIM_PWM_Start+0x122>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a14      	ldr	r2, [pc, #80]	@ (8006e88 <HAL_TIM_PWM_Start+0x170>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d111      	bne.n	8006e5e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	f003 0307 	and.w	r3, r3, #7
 8006e44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2b06      	cmp	r3, #6
 8006e4a:	d010      	beq.n	8006e6e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f042 0201 	orr.w	r2, r2, #1
 8006e5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e5c:	e007      	b.n	8006e6e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f042 0201 	orr.w	r2, r2, #1
 8006e6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	40012c00 	.word	0x40012c00
 8006e7c:	40013400 	.word	0x40013400
 8006e80:	40000400 	.word	0x40000400
 8006e84:	40000800 	.word	0x40000800
 8006e88:	40000c00 	.word	0x40000c00

08006e8c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	6839      	ldr	r1, [r7, #0]
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f000 fdca 	bl	8007a38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a2e      	ldr	r2, [pc, #184]	@ (8006f64 <HAL_TIM_PWM_Stop+0xd8>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d004      	beq.n	8006eb8 <HAL_TIM_PWM_Stop+0x2c>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a2d      	ldr	r2, [pc, #180]	@ (8006f68 <HAL_TIM_PWM_Stop+0xdc>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d101      	bne.n	8006ebc <HAL_TIM_PWM_Stop+0x30>
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e000      	b.n	8006ebe <HAL_TIM_PWM_Stop+0x32>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d017      	beq.n	8006ef2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	6a1a      	ldr	r2, [r3, #32]
 8006ec8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006ecc:	4013      	ands	r3, r2
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d10f      	bne.n	8006ef2 <HAL_TIM_PWM_Stop+0x66>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	6a1a      	ldr	r2, [r3, #32]
 8006ed8:	f240 4344 	movw	r3, #1092	@ 0x444
 8006edc:	4013      	ands	r3, r2
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d107      	bne.n	8006ef2 <HAL_TIM_PWM_Stop+0x66>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ef0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	6a1a      	ldr	r2, [r3, #32]
 8006ef8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006efc:	4013      	ands	r3, r2
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d10f      	bne.n	8006f22 <HAL_TIM_PWM_Stop+0x96>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	6a1a      	ldr	r2, [r3, #32]
 8006f08:	f240 4344 	movw	r3, #1092	@ 0x444
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d107      	bne.n	8006f22 <HAL_TIM_PWM_Stop+0x96>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f022 0201 	bic.w	r2, r2, #1
 8006f20:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d104      	bne.n	8006f32 <HAL_TIM_PWM_Stop+0xa6>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f30:	e013      	b.n	8006f5a <HAL_TIM_PWM_Stop+0xce>
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	2b04      	cmp	r3, #4
 8006f36:	d104      	bne.n	8006f42 <HAL_TIM_PWM_Stop+0xb6>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f40:	e00b      	b.n	8006f5a <HAL_TIM_PWM_Stop+0xce>
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	2b08      	cmp	r3, #8
 8006f46:	d104      	bne.n	8006f52 <HAL_TIM_PWM_Stop+0xc6>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f50:	e003      	b.n	8006f5a <HAL_TIM_PWM_Stop+0xce>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2201      	movs	r2, #1
 8006f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3708      	adds	r7, #8
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	40012c00 	.word	0x40012c00
 8006f68:	40013400 	.word	0x40013400

08006f6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	f003 0302 	and.w	r3, r3, #2
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d020      	beq.n	8006fd0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	f003 0302 	and.w	r3, r3, #2
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d01b      	beq.n	8006fd0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f06f 0202 	mvn.w	r2, #2
 8006fa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	699b      	ldr	r3, [r3, #24]
 8006fae:	f003 0303 	and.w	r3, r3, #3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d003      	beq.n	8006fbe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f000 fa5a 	bl	8007470 <HAL_TIM_IC_CaptureCallback>
 8006fbc:	e005      	b.n	8006fca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 fa4d 	bl	800745e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f000 fa5c 	bl	8007482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	f003 0304 	and.w	r3, r3, #4
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d020      	beq.n	800701c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f003 0304 	and.w	r3, r3, #4
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d01b      	beq.n	800701c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f06f 0204 	mvn.w	r2, #4
 8006fec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2202      	movs	r2, #2
 8006ff2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	699b      	ldr	r3, [r3, #24]
 8006ffa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d003      	beq.n	800700a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 fa34 	bl	8007470 <HAL_TIM_IC_CaptureCallback>
 8007008:	e005      	b.n	8007016 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 fa27 	bl	800745e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 fa36 	bl	8007482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2200      	movs	r2, #0
 800701a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	f003 0308 	and.w	r3, r3, #8
 8007022:	2b00      	cmp	r3, #0
 8007024:	d020      	beq.n	8007068 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	f003 0308 	and.w	r3, r3, #8
 800702c:	2b00      	cmp	r3, #0
 800702e:	d01b      	beq.n	8007068 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f06f 0208 	mvn.w	r2, #8
 8007038:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2204      	movs	r2, #4
 800703e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	69db      	ldr	r3, [r3, #28]
 8007046:	f003 0303 	and.w	r3, r3, #3
 800704a:	2b00      	cmp	r3, #0
 800704c:	d003      	beq.n	8007056 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 fa0e 	bl	8007470 <HAL_TIM_IC_CaptureCallback>
 8007054:	e005      	b.n	8007062 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 fa01 	bl	800745e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 fa10 	bl	8007482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	f003 0310 	and.w	r3, r3, #16
 800706e:	2b00      	cmp	r3, #0
 8007070:	d020      	beq.n	80070b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f003 0310 	and.w	r3, r3, #16
 8007078:	2b00      	cmp	r3, #0
 800707a:	d01b      	beq.n	80070b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f06f 0210 	mvn.w	r2, #16
 8007084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2208      	movs	r2, #8
 800708a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	69db      	ldr	r3, [r3, #28]
 8007092:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007096:	2b00      	cmp	r3, #0
 8007098:	d003      	beq.n	80070a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f9e8 	bl	8007470 <HAL_TIM_IC_CaptureCallback>
 80070a0:	e005      	b.n	80070ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f9db 	bl	800745e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 f9ea 	bl	8007482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d00c      	beq.n	80070d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d007      	beq.n	80070d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f06f 0201 	mvn.w	r2, #1
 80070d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f7fb fdbe 	bl	8002c54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00c      	beq.n	80070fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d007      	beq.n	80070fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80070f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 fd88 	bl	8007c0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00c      	beq.n	8007120 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800710c:	2b00      	cmp	r3, #0
 800710e:	d007      	beq.n	8007120 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f9ba 	bl	8007494 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	f003 0320 	and.w	r3, r3, #32
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00c      	beq.n	8007144 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f003 0320 	and.w	r3, r3, #32
 8007130:	2b00      	cmp	r3, #0
 8007132:	d007      	beq.n	8007144 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f06f 0220 	mvn.w	r2, #32
 800713c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f000 fd5b 	bl	8007bfa <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007144:	bf00      	nop
 8007146:	3710      	adds	r7, #16
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}

0800714c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b086      	sub	sp, #24
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007158:	2300      	movs	r3, #0
 800715a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007162:	2b01      	cmp	r3, #1
 8007164:	d101      	bne.n	800716a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007166:	2302      	movs	r3, #2
 8007168:	e0ae      	b.n	80072c8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2201      	movs	r2, #1
 800716e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2b0c      	cmp	r3, #12
 8007176:	f200 809f 	bhi.w	80072b8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800717a:	a201      	add	r2, pc, #4	@ (adr r2, 8007180 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800717c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007180:	080071b5 	.word	0x080071b5
 8007184:	080072b9 	.word	0x080072b9
 8007188:	080072b9 	.word	0x080072b9
 800718c:	080072b9 	.word	0x080072b9
 8007190:	080071f5 	.word	0x080071f5
 8007194:	080072b9 	.word	0x080072b9
 8007198:	080072b9 	.word	0x080072b9
 800719c:	080072b9 	.word	0x080072b9
 80071a0:	08007237 	.word	0x08007237
 80071a4:	080072b9 	.word	0x080072b9
 80071a8:	080072b9 	.word	0x080072b9
 80071ac:	080072b9 	.word	0x080072b9
 80071b0:	08007277 	.word	0x08007277
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68b9      	ldr	r1, [r7, #8]
 80071ba:	4618      	mov	r0, r3
 80071bc:	f000 f9fa 	bl	80075b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	699a      	ldr	r2, [r3, #24]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f042 0208 	orr.w	r2, r2, #8
 80071ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	699a      	ldr	r2, [r3, #24]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f022 0204 	bic.w	r2, r2, #4
 80071de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	6999      	ldr	r1, [r3, #24]
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	691a      	ldr	r2, [r3, #16]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	430a      	orrs	r2, r1
 80071f0:	619a      	str	r2, [r3, #24]
      break;
 80071f2:	e064      	b.n	80072be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68b9      	ldr	r1, [r7, #8]
 80071fa:	4618      	mov	r0, r3
 80071fc:	f000 fa4a 	bl	8007694 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	699a      	ldr	r2, [r3, #24]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800720e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	699a      	ldr	r2, [r3, #24]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800721e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	6999      	ldr	r1, [r3, #24]
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	021a      	lsls	r2, r3, #8
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	619a      	str	r2, [r3, #24]
      break;
 8007234:	e043      	b.n	80072be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	68b9      	ldr	r1, [r7, #8]
 800723c:	4618      	mov	r0, r3
 800723e:	f000 fa9d 	bl	800777c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	69da      	ldr	r2, [r3, #28]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f042 0208 	orr.w	r2, r2, #8
 8007250:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	69da      	ldr	r2, [r3, #28]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f022 0204 	bic.w	r2, r2, #4
 8007260:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	69d9      	ldr	r1, [r3, #28]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	691a      	ldr	r2, [r3, #16]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	430a      	orrs	r2, r1
 8007272:	61da      	str	r2, [r3, #28]
      break;
 8007274:	e023      	b.n	80072be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	68b9      	ldr	r1, [r7, #8]
 800727c:	4618      	mov	r0, r3
 800727e:	f000 faf1 	bl	8007864 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	69da      	ldr	r2, [r3, #28]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007290:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	69da      	ldr	r2, [r3, #28]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	69d9      	ldr	r1, [r3, #28]
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	691b      	ldr	r3, [r3, #16]
 80072ac:	021a      	lsls	r2, r3, #8
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	430a      	orrs	r2, r1
 80072b4:	61da      	str	r2, [r3, #28]
      break;
 80072b6:	e002      	b.n	80072be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	75fb      	strb	r3, [r7, #23]
      break;
 80072bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80072c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3718      	adds	r7, #24
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072da:	2300      	movs	r3, #0
 80072dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d101      	bne.n	80072ec <HAL_TIM_ConfigClockSource+0x1c>
 80072e8:	2302      	movs	r3, #2
 80072ea:	e0b4      	b.n	8007456 <HAL_TIM_ConfigClockSource+0x186>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2202      	movs	r2, #2
 80072f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800730a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007312:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007324:	d03e      	beq.n	80073a4 <HAL_TIM_ConfigClockSource+0xd4>
 8007326:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800732a:	f200 8087 	bhi.w	800743c <HAL_TIM_ConfigClockSource+0x16c>
 800732e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007332:	f000 8086 	beq.w	8007442 <HAL_TIM_ConfigClockSource+0x172>
 8007336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800733a:	d87f      	bhi.n	800743c <HAL_TIM_ConfigClockSource+0x16c>
 800733c:	2b70      	cmp	r3, #112	@ 0x70
 800733e:	d01a      	beq.n	8007376 <HAL_TIM_ConfigClockSource+0xa6>
 8007340:	2b70      	cmp	r3, #112	@ 0x70
 8007342:	d87b      	bhi.n	800743c <HAL_TIM_ConfigClockSource+0x16c>
 8007344:	2b60      	cmp	r3, #96	@ 0x60
 8007346:	d050      	beq.n	80073ea <HAL_TIM_ConfigClockSource+0x11a>
 8007348:	2b60      	cmp	r3, #96	@ 0x60
 800734a:	d877      	bhi.n	800743c <HAL_TIM_ConfigClockSource+0x16c>
 800734c:	2b50      	cmp	r3, #80	@ 0x50
 800734e:	d03c      	beq.n	80073ca <HAL_TIM_ConfigClockSource+0xfa>
 8007350:	2b50      	cmp	r3, #80	@ 0x50
 8007352:	d873      	bhi.n	800743c <HAL_TIM_ConfigClockSource+0x16c>
 8007354:	2b40      	cmp	r3, #64	@ 0x40
 8007356:	d058      	beq.n	800740a <HAL_TIM_ConfigClockSource+0x13a>
 8007358:	2b40      	cmp	r3, #64	@ 0x40
 800735a:	d86f      	bhi.n	800743c <HAL_TIM_ConfigClockSource+0x16c>
 800735c:	2b30      	cmp	r3, #48	@ 0x30
 800735e:	d064      	beq.n	800742a <HAL_TIM_ConfigClockSource+0x15a>
 8007360:	2b30      	cmp	r3, #48	@ 0x30
 8007362:	d86b      	bhi.n	800743c <HAL_TIM_ConfigClockSource+0x16c>
 8007364:	2b20      	cmp	r3, #32
 8007366:	d060      	beq.n	800742a <HAL_TIM_ConfigClockSource+0x15a>
 8007368:	2b20      	cmp	r3, #32
 800736a:	d867      	bhi.n	800743c <HAL_TIM_ConfigClockSource+0x16c>
 800736c:	2b00      	cmp	r3, #0
 800736e:	d05c      	beq.n	800742a <HAL_TIM_ConfigClockSource+0x15a>
 8007370:	2b10      	cmp	r3, #16
 8007372:	d05a      	beq.n	800742a <HAL_TIM_ConfigClockSource+0x15a>
 8007374:	e062      	b.n	800743c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007386:	f000 fb38 	bl	80079fa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007398:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	609a      	str	r2, [r3, #8]
      break;
 80073a2:	e04f      	b.n	8007444 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80073b4:	f000 fb21 	bl	80079fa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689a      	ldr	r2, [r3, #8]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073c6:	609a      	str	r2, [r3, #8]
      break;
 80073c8:	e03c      	b.n	8007444 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073d6:	461a      	mov	r2, r3
 80073d8:	f000 fa98 	bl	800790c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2150      	movs	r1, #80	@ 0x50
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 faef 	bl	80079c6 <TIM_ITRx_SetConfig>
      break;
 80073e8:	e02c      	b.n	8007444 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073f6:	461a      	mov	r2, r3
 80073f8:	f000 fab6 	bl	8007968 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2160      	movs	r1, #96	@ 0x60
 8007402:	4618      	mov	r0, r3
 8007404:	f000 fadf 	bl	80079c6 <TIM_ITRx_SetConfig>
      break;
 8007408:	e01c      	b.n	8007444 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007416:	461a      	mov	r2, r3
 8007418:	f000 fa78 	bl	800790c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2140      	movs	r1, #64	@ 0x40
 8007422:	4618      	mov	r0, r3
 8007424:	f000 facf 	bl	80079c6 <TIM_ITRx_SetConfig>
      break;
 8007428:	e00c      	b.n	8007444 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4619      	mov	r1, r3
 8007434:	4610      	mov	r0, r2
 8007436:	f000 fac6 	bl	80079c6 <TIM_ITRx_SetConfig>
      break;
 800743a:	e003      	b.n	8007444 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	73fb      	strb	r3, [r7, #15]
      break;
 8007440:	e000      	b.n	8007444 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007442:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007454:	7bfb      	ldrb	r3, [r7, #15]
}
 8007456:	4618      	mov	r0, r3
 8007458:	3710      	adds	r7, #16
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800745e:	b480      	push	{r7}
 8007460:	b083      	sub	sp, #12
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007466:	bf00      	nop
 8007468:	370c      	adds	r7, #12
 800746a:	46bd      	mov	sp, r7
 800746c:	bc80      	pop	{r7}
 800746e:	4770      	bx	lr

08007470 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	bc80      	pop	{r7}
 8007480:	4770      	bx	lr

08007482 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007482:	b480      	push	{r7}
 8007484:	b083      	sub	sp, #12
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800748a:	bf00      	nop
 800748c:	370c      	adds	r7, #12
 800748e:	46bd      	mov	sp, r7
 8007490:	bc80      	pop	{r7}
 8007492:	4770      	bx	lr

08007494 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bc80      	pop	{r7}
 80074a4:	4770      	bx	lr
	...

080074a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	4a39      	ldr	r2, [pc, #228]	@ (80075a0 <TIM_Base_SetConfig+0xf8>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d013      	beq.n	80074e8 <TIM_Base_SetConfig+0x40>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	4a38      	ldr	r2, [pc, #224]	@ (80075a4 <TIM_Base_SetConfig+0xfc>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d00f      	beq.n	80074e8 <TIM_Base_SetConfig+0x40>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074ce:	d00b      	beq.n	80074e8 <TIM_Base_SetConfig+0x40>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	4a35      	ldr	r2, [pc, #212]	@ (80075a8 <TIM_Base_SetConfig+0x100>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d007      	beq.n	80074e8 <TIM_Base_SetConfig+0x40>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a34      	ldr	r2, [pc, #208]	@ (80075ac <TIM_Base_SetConfig+0x104>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d003      	beq.n	80074e8 <TIM_Base_SetConfig+0x40>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	4a33      	ldr	r2, [pc, #204]	@ (80075b0 <TIM_Base_SetConfig+0x108>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d108      	bne.n	80074fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	68fa      	ldr	r2, [r7, #12]
 80074f6:	4313      	orrs	r3, r2
 80074f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a28      	ldr	r2, [pc, #160]	@ (80075a0 <TIM_Base_SetConfig+0xf8>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d013      	beq.n	800752a <TIM_Base_SetConfig+0x82>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a27      	ldr	r2, [pc, #156]	@ (80075a4 <TIM_Base_SetConfig+0xfc>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d00f      	beq.n	800752a <TIM_Base_SetConfig+0x82>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007510:	d00b      	beq.n	800752a <TIM_Base_SetConfig+0x82>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a24      	ldr	r2, [pc, #144]	@ (80075a8 <TIM_Base_SetConfig+0x100>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d007      	beq.n	800752a <TIM_Base_SetConfig+0x82>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a23      	ldr	r2, [pc, #140]	@ (80075ac <TIM_Base_SetConfig+0x104>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d003      	beq.n	800752a <TIM_Base_SetConfig+0x82>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a22      	ldr	r2, [pc, #136]	@ (80075b0 <TIM_Base_SetConfig+0x108>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d108      	bne.n	800753c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	68fa      	ldr	r2, [r7, #12]
 8007538:	4313      	orrs	r3, r2
 800753a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	695b      	ldr	r3, [r3, #20]
 8007546:	4313      	orrs	r3, r2
 8007548:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	68fa      	ldr	r2, [r7, #12]
 800754e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	689a      	ldr	r2, [r3, #8]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	4a0f      	ldr	r2, [pc, #60]	@ (80075a0 <TIM_Base_SetConfig+0xf8>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d003      	beq.n	8007570 <TIM_Base_SetConfig+0xc8>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	4a0e      	ldr	r2, [pc, #56]	@ (80075a4 <TIM_Base_SetConfig+0xfc>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d103      	bne.n	8007578 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	691a      	ldr	r2, [r3, #16]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	691b      	ldr	r3, [r3, #16]
 8007582:	f003 0301 	and.w	r3, r3, #1
 8007586:	2b00      	cmp	r3, #0
 8007588:	d005      	beq.n	8007596 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	f023 0201 	bic.w	r2, r3, #1
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	611a      	str	r2, [r3, #16]
  }
}
 8007596:	bf00      	nop
 8007598:	3714      	adds	r7, #20
 800759a:	46bd      	mov	sp, r7
 800759c:	bc80      	pop	{r7}
 800759e:	4770      	bx	lr
 80075a0:	40012c00 	.word	0x40012c00
 80075a4:	40013400 	.word	0x40013400
 80075a8:	40000400 	.word	0x40000400
 80075ac:	40000800 	.word	0x40000800
 80075b0:	40000c00 	.word	0x40000c00

080075b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b087      	sub	sp, #28
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a1b      	ldr	r3, [r3, #32]
 80075c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6a1b      	ldr	r3, [r3, #32]
 80075c8:	f023 0201 	bic.w	r2, r3, #1
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	699b      	ldr	r3, [r3, #24]
 80075da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f023 0303 	bic.w	r3, r3, #3
 80075ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	f023 0302 	bic.w	r3, r3, #2
 80075fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	4313      	orrs	r3, r2
 8007606:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a20      	ldr	r2, [pc, #128]	@ (800768c <TIM_OC1_SetConfig+0xd8>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d003      	beq.n	8007618 <TIM_OC1_SetConfig+0x64>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a1f      	ldr	r2, [pc, #124]	@ (8007690 <TIM_OC1_SetConfig+0xdc>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d10c      	bne.n	8007632 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	f023 0308 	bic.w	r3, r3, #8
 800761e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	697a      	ldr	r2, [r7, #20]
 8007626:	4313      	orrs	r3, r2
 8007628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	f023 0304 	bic.w	r3, r3, #4
 8007630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a15      	ldr	r2, [pc, #84]	@ (800768c <TIM_OC1_SetConfig+0xd8>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d003      	beq.n	8007642 <TIM_OC1_SetConfig+0x8e>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4a14      	ldr	r2, [pc, #80]	@ (8007690 <TIM_OC1_SetConfig+0xdc>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d111      	bne.n	8007666 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007648:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007650:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	693a      	ldr	r2, [r7, #16]
 8007658:	4313      	orrs	r3, r2
 800765a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	693a      	ldr	r2, [r7, #16]
 8007662:	4313      	orrs	r3, r2
 8007664:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	693a      	ldr	r2, [r7, #16]
 800766a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	68fa      	ldr	r2, [r7, #12]
 8007670:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	685a      	ldr	r2, [r3, #4]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	697a      	ldr	r2, [r7, #20]
 800767e:	621a      	str	r2, [r3, #32]
}
 8007680:	bf00      	nop
 8007682:	371c      	adds	r7, #28
 8007684:	46bd      	mov	sp, r7
 8007686:	bc80      	pop	{r7}
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	40012c00 	.word	0x40012c00
 8007690:	40013400 	.word	0x40013400

08007694 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007694:	b480      	push	{r7}
 8007696:	b087      	sub	sp, #28
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a1b      	ldr	r3, [r3, #32]
 80076a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6a1b      	ldr	r3, [r3, #32]
 80076a8:	f023 0210 	bic.w	r2, r3, #16
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	021b      	lsls	r3, r3, #8
 80076d2:	68fa      	ldr	r2, [r7, #12]
 80076d4:	4313      	orrs	r3, r2
 80076d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	f023 0320 	bic.w	r3, r3, #32
 80076de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	011b      	lsls	r3, r3, #4
 80076e6:	697a      	ldr	r2, [r7, #20]
 80076e8:	4313      	orrs	r3, r2
 80076ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a21      	ldr	r2, [pc, #132]	@ (8007774 <TIM_OC2_SetConfig+0xe0>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d003      	beq.n	80076fc <TIM_OC2_SetConfig+0x68>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a20      	ldr	r2, [pc, #128]	@ (8007778 <TIM_OC2_SetConfig+0xe4>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d10d      	bne.n	8007718 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007702:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	011b      	lsls	r3, r3, #4
 800770a:	697a      	ldr	r2, [r7, #20]
 800770c:	4313      	orrs	r3, r2
 800770e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007716:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a16      	ldr	r2, [pc, #88]	@ (8007774 <TIM_OC2_SetConfig+0xe0>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d003      	beq.n	8007728 <TIM_OC2_SetConfig+0x94>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a15      	ldr	r2, [pc, #84]	@ (8007778 <TIM_OC2_SetConfig+0xe4>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d113      	bne.n	8007750 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800772e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007736:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	695b      	ldr	r3, [r3, #20]
 800773c:	009b      	lsls	r3, r3, #2
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	4313      	orrs	r3, r2
 8007742:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	699b      	ldr	r3, [r3, #24]
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	693a      	ldr	r2, [r7, #16]
 800774c:	4313      	orrs	r3, r2
 800774e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	693a      	ldr	r2, [r7, #16]
 8007754:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	68fa      	ldr	r2, [r7, #12]
 800775a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	685a      	ldr	r2, [r3, #4]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	697a      	ldr	r2, [r7, #20]
 8007768:	621a      	str	r2, [r3, #32]
}
 800776a:	bf00      	nop
 800776c:	371c      	adds	r7, #28
 800776e:	46bd      	mov	sp, r7
 8007770:	bc80      	pop	{r7}
 8007772:	4770      	bx	lr
 8007774:	40012c00 	.word	0x40012c00
 8007778:	40013400 	.word	0x40013400

0800777c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800777c:	b480      	push	{r7}
 800777e:	b087      	sub	sp, #28
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6a1b      	ldr	r3, [r3, #32]
 8007790:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	69db      	ldr	r3, [r3, #28]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f023 0303 	bic.w	r3, r3, #3
 80077b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80077c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	021b      	lsls	r3, r3, #8
 80077cc:	697a      	ldr	r2, [r7, #20]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4a21      	ldr	r2, [pc, #132]	@ (800785c <TIM_OC3_SetConfig+0xe0>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d003      	beq.n	80077e2 <TIM_OC3_SetConfig+0x66>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a20      	ldr	r2, [pc, #128]	@ (8007860 <TIM_OC3_SetConfig+0xe4>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d10d      	bne.n	80077fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80077e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	021b      	lsls	r3, r3, #8
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80077fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a16      	ldr	r2, [pc, #88]	@ (800785c <TIM_OC3_SetConfig+0xe0>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d003      	beq.n	800780e <TIM_OC3_SetConfig+0x92>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a15      	ldr	r2, [pc, #84]	@ (8007860 <TIM_OC3_SetConfig+0xe4>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d113      	bne.n	8007836 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800781c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	011b      	lsls	r3, r3, #4
 8007824:	693a      	ldr	r2, [r7, #16]
 8007826:	4313      	orrs	r3, r2
 8007828:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	011b      	lsls	r3, r3, #4
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	4313      	orrs	r3, r2
 8007834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	621a      	str	r2, [r3, #32]
}
 8007850:	bf00      	nop
 8007852:	371c      	adds	r7, #28
 8007854:	46bd      	mov	sp, r7
 8007856:	bc80      	pop	{r7}
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	40012c00 	.word	0x40012c00
 8007860:	40013400 	.word	0x40013400

08007864 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6a1b      	ldr	r3, [r3, #32]
 8007878:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	69db      	ldr	r3, [r3, #28]
 800788a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800789a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	021b      	lsls	r3, r3, #8
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80078ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	031b      	lsls	r3, r3, #12
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a11      	ldr	r2, [pc, #68]	@ (8007904 <TIM_OC4_SetConfig+0xa0>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d003      	beq.n	80078cc <TIM_OC4_SetConfig+0x68>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a10      	ldr	r2, [pc, #64]	@ (8007908 <TIM_OC4_SetConfig+0xa4>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d109      	bne.n	80078e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	019b      	lsls	r3, r3, #6
 80078da:	697a      	ldr	r2, [r7, #20]
 80078dc:	4313      	orrs	r3, r2
 80078de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	685a      	ldr	r2, [r3, #4]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	621a      	str	r2, [r3, #32]
}
 80078fa:	bf00      	nop
 80078fc:	371c      	adds	r7, #28
 80078fe:	46bd      	mov	sp, r7
 8007900:	bc80      	pop	{r7}
 8007902:	4770      	bx	lr
 8007904:	40012c00 	.word	0x40012c00
 8007908:	40013400 	.word	0x40013400

0800790c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800790c:	b480      	push	{r7}
 800790e:	b087      	sub	sp, #28
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	6a1b      	ldr	r3, [r3, #32]
 800791c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6a1b      	ldr	r3, [r3, #32]
 8007922:	f023 0201 	bic.w	r2, r3, #1
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	699b      	ldr	r3, [r3, #24]
 800792e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007936:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	011b      	lsls	r3, r3, #4
 800793c:	693a      	ldr	r2, [r7, #16]
 800793e:	4313      	orrs	r3, r2
 8007940:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	f023 030a 	bic.w	r3, r3, #10
 8007948:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	4313      	orrs	r3, r2
 8007950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	693a      	ldr	r2, [r7, #16]
 8007956:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	621a      	str	r2, [r3, #32]
}
 800795e:	bf00      	nop
 8007960:	371c      	adds	r7, #28
 8007962:	46bd      	mov	sp, r7
 8007964:	bc80      	pop	{r7}
 8007966:	4770      	bx	lr

08007968 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007968:	b480      	push	{r7}
 800796a:	b087      	sub	sp, #28
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6a1b      	ldr	r3, [r3, #32]
 8007978:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	f023 0210 	bic.w	r2, r3, #16
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	699b      	ldr	r3, [r3, #24]
 800798a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007992:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	031b      	lsls	r3, r3, #12
 8007998:	693a      	ldr	r2, [r7, #16]
 800799a:	4313      	orrs	r3, r2
 800799c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80079a4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	011b      	lsls	r3, r3, #4
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	697a      	ldr	r2, [r7, #20]
 80079ba:	621a      	str	r2, [r3, #32]
}
 80079bc:	bf00      	nop
 80079be:	371c      	adds	r7, #28
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bc80      	pop	{r7}
 80079c4:	4770      	bx	lr

080079c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079c6:	b480      	push	{r7}
 80079c8:	b085      	sub	sp, #20
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	6078      	str	r0, [r7, #4]
 80079ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079de:	683a      	ldr	r2, [r7, #0]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	f043 0307 	orr.w	r3, r3, #7
 80079e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	609a      	str	r2, [r3, #8]
}
 80079f0:	bf00      	nop
 80079f2:	3714      	adds	r7, #20
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bc80      	pop	{r7}
 80079f8:	4770      	bx	lr

080079fa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079fa:	b480      	push	{r7}
 80079fc:	b087      	sub	sp, #28
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	60f8      	str	r0, [r7, #12]
 8007a02:	60b9      	str	r1, [r7, #8]
 8007a04:	607a      	str	r2, [r7, #4]
 8007a06:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007a14:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	021a      	lsls	r2, r3, #8
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	431a      	orrs	r2, r3
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	4313      	orrs	r3, r2
 8007a22:	697a      	ldr	r2, [r7, #20]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	697a      	ldr	r2, [r7, #20]
 8007a2c:	609a      	str	r2, [r3, #8]
}
 8007a2e:	bf00      	nop
 8007a30:	371c      	adds	r7, #28
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bc80      	pop	{r7}
 8007a36:	4770      	bx	lr

08007a38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b087      	sub	sp, #28
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	f003 031f 	and.w	r3, r3, #31
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6a1a      	ldr	r2, [r3, #32]
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	43db      	mvns	r3, r3
 8007a5a:	401a      	ands	r2, r3
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6a1a      	ldr	r2, [r3, #32]
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	f003 031f 	and.w	r3, r3, #31
 8007a6a:	6879      	ldr	r1, [r7, #4]
 8007a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8007a70:	431a      	orrs	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	621a      	str	r2, [r3, #32]
}
 8007a76:	bf00      	nop
 8007a78:	371c      	adds	r7, #28
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bc80      	pop	{r7}
 8007a7e:	4770      	bx	lr

08007a80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b085      	sub	sp, #20
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d101      	bne.n	8007a98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a94:	2302      	movs	r3, #2
 8007a96:	e050      	b.n	8007b3a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007abe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68fa      	ldr	r2, [r7, #12]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	68fa      	ldr	r2, [r7, #12]
 8007ad0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a1b      	ldr	r2, [pc, #108]	@ (8007b44 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d018      	beq.n	8007b0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a19      	ldr	r2, [pc, #100]	@ (8007b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d013      	beq.n	8007b0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aee:	d00e      	beq.n	8007b0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a15      	ldr	r2, [pc, #84]	@ (8007b4c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d009      	beq.n	8007b0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a14      	ldr	r2, [pc, #80]	@ (8007b50 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d004      	beq.n	8007b0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a12      	ldr	r2, [pc, #72]	@ (8007b54 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d10c      	bne.n	8007b28 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	68ba      	ldr	r2, [r7, #8]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68ba      	ldr	r2, [r7, #8]
 8007b26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3714      	adds	r7, #20
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bc80      	pop	{r7}
 8007b42:	4770      	bx	lr
 8007b44:	40012c00 	.word	0x40012c00
 8007b48:	40013400 	.word	0x40013400
 8007b4c:	40000400 	.word	0x40000400
 8007b50:	40000800 	.word	0x40000800
 8007b54:	40000c00 	.word	0x40000c00

08007b58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b085      	sub	sp, #20
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b62:	2300      	movs	r3, #0
 8007b64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d101      	bne.n	8007b74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007b70:	2302      	movs	r3, #2
 8007b72:	e03d      	b.n	8007bf0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	68db      	ldr	r3, [r3, #12]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	4313      	orrs	r3, r2
 8007b96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	691b      	ldr	r3, [r3, #16]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	695b      	ldr	r3, [r3, #20]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	69db      	ldr	r3, [r3, #28]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007bee:	2300      	movs	r3, #0
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3714      	adds	r7, #20
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bc80      	pop	{r7}
 8007bf8:	4770      	bx	lr

08007bfa <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	b083      	sub	sp, #12
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c02:	bf00      	nop
 8007c04:	370c      	adds	r7, #12
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bc80      	pop	{r7}
 8007c0a:	4770      	bx	lr

08007c0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b083      	sub	sp, #12
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bc80      	pop	{r7}
 8007c1c:	4770      	bx	lr

08007c1e <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007c1e:	b480      	push	{r7}
 8007c20:	b085      	sub	sp, #20
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	60f8      	str	r0, [r7, #12]
 8007c26:	4638      	mov	r0, r7
 8007c28:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007c2c:	2300      	movs	r3, #0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3714      	adds	r7, #20
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bc80      	pop	{r7}
 8007c36:	4770      	bx	lr

08007c38 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b085      	sub	sp, #20
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c48:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8007c4c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3714      	adds	r7, #20
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bc80      	pop	{r7}
 8007c62:	4770      	bx	lr

08007c64 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c6c:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8007c70:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	43db      	mvns	r3, r3
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	4013      	ands	r3, r2
 8007c84:	b29a      	uxth	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3714      	adds	r7, #20
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bc80      	pop	{r7}
 8007c96:	4770      	bx	lr

08007c98 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	370c      	adds	r7, #12
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bc80      	pop	{r7}
 8007cae:	4770      	bx	lr

08007cb0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	60f8      	str	r0, [r7, #12]
 8007cb8:	4638      	mov	r0, r7
 8007cba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007cde:	2300      	movs	r3, #0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3714      	adds	r7, #20
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bc80      	pop	{r7}
 8007ce8:	4770      	bx	lr
	...

08007cec <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b09d      	sub	sp, #116	@ 0x74
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	4413      	add	r3, r2
 8007d06:	881b      	ldrh	r3, [r3, #0]
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d12:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	78db      	ldrb	r3, [r3, #3]
 8007d1a:	2b03      	cmp	r3, #3
 8007d1c:	d81f      	bhi.n	8007d5e <USB_ActivateEndpoint+0x72>
 8007d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d24 <USB_ActivateEndpoint+0x38>)
 8007d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d24:	08007d35 	.word	0x08007d35
 8007d28:	08007d51 	.word	0x08007d51
 8007d2c:	08007d67 	.word	0x08007d67
 8007d30:	08007d43 	.word	0x08007d43
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007d34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007d38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007d3c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007d40:	e012      	b.n	8007d68 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007d42:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007d46:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007d4a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007d4e:	e00b      	b.n	8007d68 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007d50:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007d54:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007d58:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007d5c:	e004      	b.n	8007d68 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8007d64:	e000      	b.n	8007d68 <USB_ActivateEndpoint+0x7c>
      break;
 8007d66:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007d68:	687a      	ldr	r2, [r7, #4]
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	009b      	lsls	r3, r3, #2
 8007d70:	441a      	add	r2, r3
 8007d72:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007d76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	4413      	add	r3, r2
 8007d94:	881b      	ldrh	r3, [r3, #0]
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	683a      	ldr	r2, [r7, #0]
 8007da4:	7812      	ldrb	r2, [r2, #0]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	781b      	ldrb	r3, [r3, #0]
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	441a      	add	r2, r3
 8007db6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007dba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	7b1b      	ldrb	r3, [r3, #12]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f040 8178 	bne.w	80080c8 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	785b      	ldrb	r3, [r3, #1]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f000 8084 	beq.w	8007eea <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	61bb      	str	r3, [r7, #24]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	461a      	mov	r2, r3
 8007df0:	69bb      	ldr	r3, [r7, #24]
 8007df2:	4413      	add	r3, r2
 8007df4:	61bb      	str	r3, [r7, #24]
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	011a      	lsls	r2, r3, #4
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	4413      	add	r3, r2
 8007e00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e04:	617b      	str	r3, [r7, #20]
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	88db      	ldrh	r3, [r3, #6]
 8007e0a:	085b      	lsrs	r3, r3, #1
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	005b      	lsls	r3, r3, #1
 8007e10:	b29a      	uxth	r2, r3
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	4413      	add	r3, r2
 8007e20:	881b      	ldrh	r3, [r3, #0]
 8007e22:	827b      	strh	r3, [r7, #18]
 8007e24:	8a7b      	ldrh	r3, [r7, #18]
 8007e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d01b      	beq.n	8007e66 <USB_ActivateEndpoint+0x17a>
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	4413      	add	r3, r2
 8007e38:	881b      	ldrh	r3, [r3, #0]
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e44:	823b      	strh	r3, [r7, #16]
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	781b      	ldrb	r3, [r3, #0]
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	441a      	add	r2, r3
 8007e50:	8a3b      	ldrh	r3, [r7, #16]
 8007e52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e5e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	78db      	ldrb	r3, [r3, #3]
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d020      	beq.n	8007eb0 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	009b      	lsls	r3, r3, #2
 8007e76:	4413      	add	r3, r2
 8007e78:	881b      	ldrh	r3, [r3, #0]
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e84:	81bb      	strh	r3, [r7, #12]
 8007e86:	89bb      	ldrh	r3, [r7, #12]
 8007e88:	f083 0320 	eor.w	r3, r3, #32
 8007e8c:	81bb      	strh	r3, [r7, #12]
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	441a      	add	r2, r3
 8007e98:	89bb      	ldrh	r3, [r7, #12]
 8007e9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ea2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ea6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	8013      	strh	r3, [r2, #0]
 8007eae:	e2d5      	b.n	800845c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007eb0:	687a      	ldr	r2, [r7, #4]
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	781b      	ldrb	r3, [r3, #0]
 8007eb6:	009b      	lsls	r3, r3, #2
 8007eb8:	4413      	add	r3, r2
 8007eba:	881b      	ldrh	r3, [r3, #0]
 8007ebc:	b29b      	uxth	r3, r3
 8007ebe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ec2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ec6:	81fb      	strh	r3, [r7, #14]
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	441a      	add	r2, r3
 8007ed2:	89fb      	ldrh	r3, [r7, #14]
 8007ed4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ed8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007edc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ee0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	8013      	strh	r3, [r2, #0]
 8007ee8:	e2b8      	b.n	800845c <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	633b      	str	r3, [r7, #48]	@ 0x30
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007efa:	4413      	add	r3, r2
 8007efc:	633b      	str	r3, [r7, #48]	@ 0x30
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	011a      	lsls	r2, r3, #4
 8007f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f06:	4413      	add	r3, r2
 8007f08:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	88db      	ldrh	r3, [r3, #6]
 8007f12:	085b      	lsrs	r3, r3, #1
 8007f14:	b29b      	uxth	r3, r3
 8007f16:	005b      	lsls	r3, r3, #1
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f1c:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2e:	4413      	add	r3, r2
 8007f30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	781b      	ldrb	r3, [r3, #0]
 8007f36:	011a      	lsls	r2, r3, #4
 8007f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007f40:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f44:	881b      	ldrh	r3, [r3, #0]
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f4c:	b29a      	uxth	r2, r3
 8007f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f50:	801a      	strh	r2, [r3, #0]
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	2b3e      	cmp	r3, #62	@ 0x3e
 8007f58:	d91d      	bls.n	8007f96 <USB_ActivateEndpoint+0x2aa>
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	691b      	ldr	r3, [r3, #16]
 8007f5e:	095b      	lsrs	r3, r3, #5
 8007f60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	f003 031f 	and.w	r3, r3, #31
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d102      	bne.n	8007f74 <USB_ActivateEndpoint+0x288>
 8007f6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007f70:	3b01      	subs	r3, #1
 8007f72:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f76:	881b      	ldrh	r3, [r3, #0]
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	029b      	lsls	r3, r3, #10
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	4313      	orrs	r3, r2
 8007f84:	b29b      	uxth	r3, r3
 8007f86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f8e:	b29a      	uxth	r2, r3
 8007f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f92:	801a      	strh	r2, [r3, #0]
 8007f94:	e026      	b.n	8007fe4 <USB_ActivateEndpoint+0x2f8>
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	691b      	ldr	r3, [r3, #16]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10a      	bne.n	8007fb4 <USB_ActivateEndpoint+0x2c8>
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa0:	881b      	ldrh	r3, [r3, #0]
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fac:	b29a      	uxth	r2, r3
 8007fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb0:	801a      	strh	r2, [r3, #0]
 8007fb2:	e017      	b.n	8007fe4 <USB_ActivateEndpoint+0x2f8>
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	691b      	ldr	r3, [r3, #16]
 8007fb8:	085b      	lsrs	r3, r3, #1
 8007fba:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	691b      	ldr	r3, [r3, #16]
 8007fc0:	f003 0301 	and.w	r3, r3, #1
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d002      	beq.n	8007fce <USB_ActivateEndpoint+0x2e2>
 8007fc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007fca:	3301      	adds	r3, #1
 8007fcc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd0:	881b      	ldrh	r3, [r3, #0]
 8007fd2:	b29a      	uxth	r2, r3
 8007fd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	029b      	lsls	r3, r3, #10
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	4413      	add	r3, r2
 8007fee:	881b      	ldrh	r3, [r3, #0]
 8007ff0:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007ff2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007ff4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d01b      	beq.n	8008034 <USB_ActivateEndpoint+0x348>
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4413      	add	r3, r2
 8008006:	881b      	ldrh	r3, [r3, #0]
 8008008:	b29b      	uxth	r3, r3
 800800a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800800e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008012:	843b      	strh	r3, [r7, #32]
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	441a      	add	r2, r3
 800801e:	8c3b      	ldrh	r3, [r7, #32]
 8008020:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008024:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008028:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800802c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008030:	b29b      	uxth	r3, r3
 8008032:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d124      	bne.n	8008086 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	4413      	add	r3, r2
 8008046:	881b      	ldrh	r3, [r3, #0]
 8008048:	b29b      	uxth	r3, r3
 800804a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800804e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008052:	83bb      	strh	r3, [r7, #28]
 8008054:	8bbb      	ldrh	r3, [r7, #28]
 8008056:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800805a:	83bb      	strh	r3, [r7, #28]
 800805c:	8bbb      	ldrh	r3, [r7, #28]
 800805e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008062:	83bb      	strh	r3, [r7, #28]
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	441a      	add	r2, r3
 800806e:	8bbb      	ldrh	r3, [r7, #28]
 8008070:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008074:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008078:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800807c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008080:	b29b      	uxth	r3, r3
 8008082:	8013      	strh	r3, [r2, #0]
 8008084:	e1ea      	b.n	800845c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4413      	add	r3, r2
 8008090:	881b      	ldrh	r3, [r3, #0]
 8008092:	b29b      	uxth	r3, r3
 8008094:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008098:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800809c:	83fb      	strh	r3, [r7, #30]
 800809e:	8bfb      	ldrh	r3, [r7, #30]
 80080a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80080a4:	83fb      	strh	r3, [r7, #30]
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	781b      	ldrb	r3, [r3, #0]
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	441a      	add	r2, r3
 80080b0:	8bfb      	ldrh	r3, [r7, #30]
 80080b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	8013      	strh	r3, [r2, #0]
 80080c6:	e1c9      	b.n	800845c <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	78db      	ldrb	r3, [r3, #3]
 80080cc:	2b02      	cmp	r3, #2
 80080ce:	d11e      	bne.n	800810e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	4413      	add	r3, r2
 80080da:	881b      	ldrh	r3, [r3, #0]
 80080dc:	b29b      	uxth	r3, r3
 80080de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80080ea:	687a      	ldr	r2, [r7, #4]
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	781b      	ldrb	r3, [r3, #0]
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	441a      	add	r2, r3
 80080f4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80080f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008100:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008108:	b29b      	uxth	r3, r3
 800810a:	8013      	strh	r3, [r2, #0]
 800810c:	e01d      	b.n	800814a <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	4413      	add	r3, r2
 8008118:	881b      	ldrh	r3, [r3, #0]
 800811a:	b29b      	uxth	r3, r3
 800811c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008120:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008124:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	441a      	add	r2, r3
 8008132:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8008136:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800813a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800813e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008142:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008146:	b29b      	uxth	r3, r3
 8008148:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008154:	b29b      	uxth	r3, r3
 8008156:	461a      	mov	r2, r3
 8008158:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800815a:	4413      	add	r3, r2
 800815c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	011a      	lsls	r2, r3, #4
 8008164:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008166:	4413      	add	r3, r2
 8008168:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800816c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	891b      	ldrh	r3, [r3, #8]
 8008172:	085b      	lsrs	r3, r3, #1
 8008174:	b29b      	uxth	r3, r3
 8008176:	005b      	lsls	r3, r3, #1
 8008178:	b29a      	uxth	r2, r3
 800817a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800817c:	801a      	strh	r2, [r3, #0]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	657b      	str	r3, [r7, #84]	@ 0x54
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008188:	b29b      	uxth	r3, r3
 800818a:	461a      	mov	r2, r3
 800818c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800818e:	4413      	add	r3, r2
 8008190:	657b      	str	r3, [r7, #84]	@ 0x54
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	011a      	lsls	r2, r3, #4
 8008198:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800819a:	4413      	add	r3, r2
 800819c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80081a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	895b      	ldrh	r3, [r3, #10]
 80081a6:	085b      	lsrs	r3, r3, #1
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	005b      	lsls	r3, r3, #1
 80081ac:	b29a      	uxth	r2, r3
 80081ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081b0:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	785b      	ldrb	r3, [r3, #1]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f040 8093 	bne.w	80082e2 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	4413      	add	r3, r2
 80081c6:	881b      	ldrh	r3, [r3, #0]
 80081c8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80081cc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80081d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d01b      	beq.n	8008210 <USB_ActivateEndpoint+0x524>
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	4413      	add	r3, r2
 80081e2:	881b      	ldrh	r3, [r3, #0]
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	781b      	ldrb	r3, [r3, #0]
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	441a      	add	r2, r3
 80081fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80081fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008200:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008204:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008208:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800820c:	b29b      	uxth	r3, r3
 800820e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	009b      	lsls	r3, r3, #2
 8008218:	4413      	add	r3, r2
 800821a:	881b      	ldrh	r3, [r3, #0]
 800821c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800821e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008224:	2b00      	cmp	r3, #0
 8008226:	d01b      	beq.n	8008260 <USB_ActivateEndpoint+0x574>
 8008228:	687a      	ldr	r2, [r7, #4]
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	4413      	add	r3, r2
 8008232:	881b      	ldrh	r3, [r3, #0]
 8008234:	b29b      	uxth	r3, r3
 8008236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800823a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800823e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	441a      	add	r2, r3
 800824a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800824c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008250:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008254:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008258:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800825c:	b29b      	uxth	r3, r3
 800825e:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	4413      	add	r3, r2
 800826a:	881b      	ldrh	r3, [r3, #0]
 800826c:	b29b      	uxth	r3, r3
 800826e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008276:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008278:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800827a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800827e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008280:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008282:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008286:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	441a      	add	r2, r3
 8008292:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008294:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008298:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800829c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	009b      	lsls	r3, r3, #2
 80082b0:	4413      	add	r3, r2
 80082b2:	881b      	ldrh	r3, [r3, #0]
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082be:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	441a      	add	r2, r3
 80082ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80082cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082dc:	b29b      	uxth	r3, r3
 80082de:	8013      	strh	r3, [r2, #0]
 80082e0:	e0bc      	b.n	800845c <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4413      	add	r3, r2
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80082f2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80082f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d01d      	beq.n	800833a <USB_ActivateEndpoint+0x64e>
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	4413      	add	r3, r2
 8008308:	881b      	ldrh	r3, [r3, #0]
 800830a:	b29b      	uxth	r3, r3
 800830c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008310:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008314:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8008318:	687a      	ldr	r2, [r7, #4]
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	441a      	add	r2, r3
 8008322:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008326:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800832a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800832e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008336:	b29b      	uxth	r3, r3
 8008338:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800833a:	687a      	ldr	r2, [r7, #4]
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	781b      	ldrb	r3, [r3, #0]
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	4413      	add	r3, r2
 8008344:	881b      	ldrh	r3, [r3, #0]
 8008346:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800834a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800834e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008352:	2b00      	cmp	r3, #0
 8008354:	d01d      	beq.n	8008392 <USB_ActivateEndpoint+0x6a6>
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	4413      	add	r3, r2
 8008360:	881b      	ldrh	r3, [r3, #0]
 8008362:	b29b      	uxth	r3, r3
 8008364:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008368:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800836c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8008370:	687a      	ldr	r2, [r7, #4]
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	009b      	lsls	r3, r3, #2
 8008378:	441a      	add	r2, r3
 800837a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800837e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008382:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008386:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800838a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800838e:	b29b      	uxth	r3, r3
 8008390:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	78db      	ldrb	r3, [r3, #3]
 8008396:	2b01      	cmp	r3, #1
 8008398:	d024      	beq.n	80083e4 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	881b      	ldrh	r3, [r3, #0]
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083b0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80083b4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80083b8:	f083 0320 	eor.w	r3, r3, #32
 80083bc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	009b      	lsls	r3, r3, #2
 80083c8:	441a      	add	r2, r3
 80083ca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80083ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083de:	b29b      	uxth	r3, r3
 80083e0:	8013      	strh	r3, [r2, #0]
 80083e2:	e01d      	b.n	8008420 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	4413      	add	r3, r2
 80083ee:	881b      	ldrh	r3, [r3, #0]
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	441a      	add	r2, r3
 8008408:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800840c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008410:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008414:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800841c:	b29b      	uxth	r3, r3
 800841e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	009b      	lsls	r3, r3, #2
 8008428:	4413      	add	r3, r2
 800842a:	881b      	ldrh	r3, [r3, #0]
 800842c:	b29b      	uxth	r3, r3
 800842e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008436:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	441a      	add	r2, r3
 8008444:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008448:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800844c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008450:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008454:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008458:	b29b      	uxth	r3, r3
 800845a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800845c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8008460:	4618      	mov	r0, r3
 8008462:	3774      	adds	r7, #116	@ 0x74
 8008464:	46bd      	mov	sp, r7
 8008466:	bc80      	pop	{r7}
 8008468:	4770      	bx	lr
 800846a:	bf00      	nop

0800846c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800846c:	b480      	push	{r7}
 800846e:	b08d      	sub	sp, #52	@ 0x34
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	7b1b      	ldrb	r3, [r3, #12]
 800847a:	2b00      	cmp	r3, #0
 800847c:	f040 808e 	bne.w	800859c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	785b      	ldrb	r3, [r3, #1]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d044      	beq.n	8008512 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	009b      	lsls	r3, r3, #2
 8008490:	4413      	add	r3, r2
 8008492:	881b      	ldrh	r3, [r3, #0]
 8008494:	81bb      	strh	r3, [r7, #12]
 8008496:	89bb      	ldrh	r3, [r7, #12]
 8008498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800849c:	2b00      	cmp	r3, #0
 800849e:	d01b      	beq.n	80084d8 <USB_DeactivateEndpoint+0x6c>
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	009b      	lsls	r3, r3, #2
 80084a8:	4413      	add	r3, r2
 80084aa:	881b      	ldrh	r3, [r3, #0]
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084b6:	817b      	strh	r3, [r7, #10]
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	441a      	add	r2, r3
 80084c2:	897b      	ldrh	r3, [r7, #10]
 80084c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	4413      	add	r3, r2
 80084e2:	881b      	ldrh	r3, [r3, #0]
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084ee:	813b      	strh	r3, [r7, #8]
 80084f0:	687a      	ldr	r2, [r7, #4]
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	441a      	add	r2, r3
 80084fa:	893b      	ldrh	r3, [r7, #8]
 80084fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008500:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008504:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008508:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800850c:	b29b      	uxth	r3, r3
 800850e:	8013      	strh	r3, [r2, #0]
 8008510:	e192      	b.n	8008838 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	009b      	lsls	r3, r3, #2
 800851a:	4413      	add	r3, r2
 800851c:	881b      	ldrh	r3, [r3, #0]
 800851e:	827b      	strh	r3, [r7, #18]
 8008520:	8a7b      	ldrh	r3, [r7, #18]
 8008522:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008526:	2b00      	cmp	r3, #0
 8008528:	d01b      	beq.n	8008562 <USB_DeactivateEndpoint+0xf6>
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	881b      	ldrh	r3, [r3, #0]
 8008536:	b29b      	uxth	r3, r3
 8008538:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800853c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008540:	823b      	strh	r3, [r7, #16]
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	781b      	ldrb	r3, [r3, #0]
 8008548:	009b      	lsls	r3, r3, #2
 800854a:	441a      	add	r2, r3
 800854c:	8a3b      	ldrh	r3, [r7, #16]
 800854e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008552:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008556:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800855a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800855e:	b29b      	uxth	r3, r3
 8008560:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	4413      	add	r3, r2
 800856c:	881b      	ldrh	r3, [r3, #0]
 800856e:	b29b      	uxth	r3, r3
 8008570:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008574:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008578:	81fb      	strh	r3, [r7, #14]
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	441a      	add	r2, r3
 8008584:	89fb      	ldrh	r3, [r7, #14]
 8008586:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800858a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800858e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008596:	b29b      	uxth	r3, r3
 8008598:	8013      	strh	r3, [r2, #0]
 800859a:	e14d      	b.n	8008838 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	785b      	ldrb	r3, [r3, #1]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f040 80a5 	bne.w	80086f0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	4413      	add	r3, r2
 80085b0:	881b      	ldrh	r3, [r3, #0]
 80085b2:	843b      	strh	r3, [r7, #32]
 80085b4:	8c3b      	ldrh	r3, [r7, #32]
 80085b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d01b      	beq.n	80085f6 <USB_DeactivateEndpoint+0x18a>
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	781b      	ldrb	r3, [r3, #0]
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	4413      	add	r3, r2
 80085c8:	881b      	ldrh	r3, [r3, #0]
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085d4:	83fb      	strh	r3, [r7, #30]
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	441a      	add	r2, r3
 80085e0:	8bfb      	ldrh	r3, [r7, #30]
 80085e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80085ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	009b      	lsls	r3, r3, #2
 80085fe:	4413      	add	r3, r2
 8008600:	881b      	ldrh	r3, [r3, #0]
 8008602:	83bb      	strh	r3, [r7, #28]
 8008604:	8bbb      	ldrh	r3, [r7, #28]
 8008606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800860a:	2b00      	cmp	r3, #0
 800860c:	d01b      	beq.n	8008646 <USB_DeactivateEndpoint+0x1da>
 800860e:	687a      	ldr	r2, [r7, #4]
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	781b      	ldrb	r3, [r3, #0]
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	4413      	add	r3, r2
 8008618:	881b      	ldrh	r3, [r3, #0]
 800861a:	b29b      	uxth	r3, r3
 800861c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008620:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008624:	837b      	strh	r3, [r7, #26]
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	441a      	add	r2, r3
 8008630:	8b7b      	ldrh	r3, [r7, #26]
 8008632:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008636:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800863a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800863e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008642:	b29b      	uxth	r3, r3
 8008644:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	4413      	add	r3, r2
 8008650:	881b      	ldrh	r3, [r3, #0]
 8008652:	b29b      	uxth	r3, r3
 8008654:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008658:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800865c:	833b      	strh	r3, [r7, #24]
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	441a      	add	r2, r3
 8008668:	8b3b      	ldrh	r3, [r7, #24]
 800866a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800866e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008672:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008676:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800867a:	b29b      	uxth	r3, r3
 800867c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	781b      	ldrb	r3, [r3, #0]
 8008684:	009b      	lsls	r3, r3, #2
 8008686:	4413      	add	r3, r2
 8008688:	881b      	ldrh	r3, [r3, #0]
 800868a:	b29b      	uxth	r3, r3
 800868c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008694:	82fb      	strh	r3, [r7, #22]
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	441a      	add	r2, r3
 80086a0:	8afb      	ldrh	r3, [r7, #22]
 80086a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	781b      	ldrb	r3, [r3, #0]
 80086bc:	009b      	lsls	r3, r3, #2
 80086be:	4413      	add	r3, r2
 80086c0:	881b      	ldrh	r3, [r3, #0]
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086cc:	82bb      	strh	r3, [r7, #20]
 80086ce:	687a      	ldr	r2, [r7, #4]
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	441a      	add	r2, r3
 80086d8:	8abb      	ldrh	r3, [r7, #20]
 80086da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	8013      	strh	r3, [r2, #0]
 80086ee:	e0a3      	b.n	8008838 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	4413      	add	r3, r2
 80086fa:	881b      	ldrh	r3, [r3, #0]
 80086fc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80086fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008704:	2b00      	cmp	r3, #0
 8008706:	d01b      	beq.n	8008740 <USB_DeactivateEndpoint+0x2d4>
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	4413      	add	r3, r2
 8008712:	881b      	ldrh	r3, [r3, #0]
 8008714:	b29b      	uxth	r3, r3
 8008716:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800871a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800871e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	781b      	ldrb	r3, [r3, #0]
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	441a      	add	r2, r3
 800872a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800872c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008730:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008734:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800873c:	b29b      	uxth	r3, r3
 800873e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	009b      	lsls	r3, r3, #2
 8008748:	4413      	add	r3, r2
 800874a:	881b      	ldrh	r3, [r3, #0]
 800874c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800874e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008754:	2b00      	cmp	r3, #0
 8008756:	d01b      	beq.n	8008790 <USB_DeactivateEndpoint+0x324>
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	4413      	add	r3, r2
 8008762:	881b      	ldrh	r3, [r3, #0]
 8008764:	b29b      	uxth	r3, r3
 8008766:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800876a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800876e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	781b      	ldrb	r3, [r3, #0]
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	441a      	add	r2, r3
 800877a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800877c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008780:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008784:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008788:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800878c:	b29b      	uxth	r3, r3
 800878e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	4413      	add	r3, r2
 800879a:	881b      	ldrh	r3, [r3, #0]
 800879c:	b29b      	uxth	r3, r3
 800879e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087a6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	441a      	add	r2, r3
 80087b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80087b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80087c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	4413      	add	r3, r2
 80087d2:	881b      	ldrh	r3, [r3, #0]
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087de:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	441a      	add	r2, r3
 80087ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80087ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	4413      	add	r3, r2
 800880a:	881b      	ldrh	r3, [r3, #0]
 800880c:	b29b      	uxth	r3, r3
 800880e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008816:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008818:	687a      	ldr	r2, [r7, #4]
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	781b      	ldrb	r3, [r3, #0]
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	441a      	add	r2, r3
 8008822:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008824:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008828:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800882c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008834:	b29b      	uxth	r3, r3
 8008836:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008838:	2300      	movs	r3, #0
}
 800883a:	4618      	mov	r0, r3
 800883c:	3734      	adds	r7, #52	@ 0x34
 800883e:	46bd      	mov	sp, r7
 8008840:	bc80      	pop	{r7}
 8008842:	4770      	bx	lr

08008844 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b0c2      	sub	sp, #264	@ 0x108
 8008848:	af00      	add	r7, sp, #0
 800884a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800884e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008852:	6018      	str	r0, [r3, #0]
 8008854:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008858:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800885c:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800885e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008862:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	785b      	ldrb	r3, [r3, #1]
 800886a:	2b01      	cmp	r3, #1
 800886c:	f040 86b7 	bne.w	80095de <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008870:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008874:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	699a      	ldr	r2, [r3, #24]
 800887c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008880:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	429a      	cmp	r2, r3
 800888a:	d908      	bls.n	800889e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800888c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008890:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	691b      	ldr	r3, [r3, #16]
 8008898:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800889c:	e007      	b.n	80088ae <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800889e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	699b      	ldr	r3, [r3, #24]
 80088aa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80088ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	7b1b      	ldrb	r3, [r3, #12]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d13a      	bne.n	8008934 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80088be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	6959      	ldr	r1, [r3, #20]
 80088ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	88da      	ldrh	r2, [r3, #6]
 80088d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088da:	b29b      	uxth	r3, r3
 80088dc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80088e0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80088e4:	6800      	ldr	r0, [r0, #0]
 80088e6:	f001 fc9c 	bl	800a222 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80088ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	613b      	str	r3, [r7, #16]
 80088f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008904:	b29b      	uxth	r3, r3
 8008906:	461a      	mov	r2, r3
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	4413      	add	r3, r2
 800890c:	613b      	str	r3, [r7, #16]
 800890e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008912:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	011a      	lsls	r2, r3, #4
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	4413      	add	r3, r2
 8008920:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008924:	60fb      	str	r3, [r7, #12]
 8008926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800892a:	b29a      	uxth	r2, r3
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	801a      	strh	r2, [r3, #0]
 8008930:	f000 be1f 	b.w	8009572 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008934:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008938:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	78db      	ldrb	r3, [r3, #3]
 8008940:	2b02      	cmp	r3, #2
 8008942:	f040 8462 	bne.w	800920a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008946:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800894a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	6a1a      	ldr	r2, [r3, #32]
 8008952:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008956:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	691b      	ldr	r3, [r3, #16]
 800895e:	429a      	cmp	r2, r3
 8008960:	f240 83df 	bls.w	8009122 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008964:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008968:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008972:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	009b      	lsls	r3, r3, #2
 800897c:	4413      	add	r3, r2
 800897e:	881b      	ldrh	r3, [r3, #0]
 8008980:	b29b      	uxth	r3, r3
 8008982:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800898a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800898e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008992:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800899c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	009b      	lsls	r3, r3, #2
 80089a6:	441a      	add	r2, r3
 80089a8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80089ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089b4:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80089b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089bc:	b29b      	uxth	r3, r3
 80089be:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80089c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	6a1a      	ldr	r2, [r3, #32]
 80089cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089d0:	1ad2      	subs	r2, r2, r3
 80089d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80089de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	781b      	ldrb	r3, [r3, #0]
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	4413      	add	r3, r2
 80089f8:	881b      	ldrh	r3, [r3, #0]
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	f000 81c7 	beq.w	8008d94 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008a06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	785b      	ldrb	r3, [r3, #1]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d177      	bne.n	8008b12 <USB_EPStartXfer+0x2ce>
 8008a22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	461a      	mov	r2, r3
 8008a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a42:	4413      	add	r3, r2
 8008a44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	781b      	ldrb	r3, [r3, #0]
 8008a52:	011a      	lsls	r2, r3, #4
 8008a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a56:	4413      	add	r3, r2
 8008a58:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008a5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a60:	881b      	ldrh	r3, [r3, #0]
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a68:	b29a      	uxth	r2, r3
 8008a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a6c:	801a      	strh	r2, [r3, #0]
 8008a6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a72:	2b3e      	cmp	r3, #62	@ 0x3e
 8008a74:	d921      	bls.n	8008aba <USB_EPStartXfer+0x276>
 8008a76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a7a:	095b      	lsrs	r3, r3, #5
 8008a7c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a84:	f003 031f 	and.w	r3, r3, #31
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d104      	bne.n	8008a96 <USB_EPStartXfer+0x252>
 8008a8c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008a90:	3b01      	subs	r3, #1
 8008a92:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a98:	881b      	ldrh	r3, [r3, #0]
 8008a9a:	b29a      	uxth	r2, r3
 8008a9c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	029b      	lsls	r3, r3, #10
 8008aa4:	b29b      	uxth	r3, r3
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008aae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ab2:	b29a      	uxth	r2, r3
 8008ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab6:	801a      	strh	r2, [r3, #0]
 8008ab8:	e050      	b.n	8008b5c <USB_EPStartXfer+0x318>
 8008aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d10a      	bne.n	8008ad8 <USB_EPStartXfer+0x294>
 8008ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac4:	881b      	ldrh	r3, [r3, #0]
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008acc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad4:	801a      	strh	r2, [r3, #0]
 8008ad6:	e041      	b.n	8008b5c <USB_EPStartXfer+0x318>
 8008ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008adc:	085b      	lsrs	r3, r3, #1
 8008ade:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008ae2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ae6:	f003 0301 	and.w	r3, r3, #1
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d004      	beq.n	8008af8 <USB_EPStartXfer+0x2b4>
 8008aee:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008af2:	3301      	adds	r3, #1
 8008af4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008afa:	881b      	ldrh	r3, [r3, #0]
 8008afc:	b29a      	uxth	r2, r3
 8008afe:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	029b      	lsls	r3, r3, #10
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	b29a      	uxth	r2, r3
 8008b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b0e:	801a      	strh	r2, [r3, #0]
 8008b10:	e024      	b.n	8008b5c <USB_EPStartXfer+0x318>
 8008b12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	785b      	ldrb	r3, [r3, #1]
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	d11c      	bne.n	8008b5c <USB_EPStartXfer+0x318>
 8008b22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	461a      	mov	r2, r3
 8008b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b36:	4413      	add	r3, r2
 8008b38:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	011a      	lsls	r2, r3, #4
 8008b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4a:	4413      	add	r3, r2
 8008b4c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b56:	b29a      	uxth	r2, r3
 8008b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b5a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008b5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	895b      	ldrh	r3, [r3, #10]
 8008b68:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	6959      	ldr	r1, [r3, #20]
 8008b78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008b82:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008b86:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008b8a:	6800      	ldr	r0, [r0, #0]
 8008b8c:	f001 fb49 	bl	800a222 <USB_WritePMA>
            ep->xfer_buff += len;
 8008b90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	695a      	ldr	r2, [r3, #20]
 8008b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ba0:	441a      	add	r2, r3
 8008ba2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ba6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008bae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	6a1a      	ldr	r2, [r3, #32]
 8008bba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	691b      	ldr	r3, [r3, #16]
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d90f      	bls.n	8008bea <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8008bca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	6a1a      	ldr	r2, [r3, #32]
 8008bd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bda:	1ad2      	subs	r2, r2, r3
 8008bdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008be0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	621a      	str	r2, [r3, #32]
 8008be8:	e00e      	b.n	8008c08 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8008bea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	6a1b      	ldr	r3, [r3, #32]
 8008bf6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008bfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bfe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	2200      	movs	r2, #0
 8008c06:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008c08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	785b      	ldrb	r3, [r3, #1]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d177      	bne.n	8008d08 <USB_EPStartXfer+0x4c4>
 8008c18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c1c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	61bb      	str	r3, [r7, #24]
 8008c24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	461a      	mov	r2, r3
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	4413      	add	r3, r2
 8008c3a:	61bb      	str	r3, [r7, #24]
 8008c3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	011a      	lsls	r2, r3, #4
 8008c4a:	69bb      	ldr	r3, [r7, #24]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008c52:	617b      	str	r3, [r7, #20]
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	881b      	ldrh	r3, [r3, #0]
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c5e:	b29a      	uxth	r2, r3
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	801a      	strh	r2, [r3, #0]
 8008c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c68:	2b3e      	cmp	r3, #62	@ 0x3e
 8008c6a:	d921      	bls.n	8008cb0 <USB_EPStartXfer+0x46c>
 8008c6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c70:	095b      	lsrs	r3, r3, #5
 8008c72:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008c76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c7a:	f003 031f 	and.w	r3, r3, #31
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d104      	bne.n	8008c8c <USB_EPStartXfer+0x448>
 8008c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c86:	3b01      	subs	r3, #1
 8008c88:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	881b      	ldrh	r3, [r3, #0]
 8008c90:	b29a      	uxth	r2, r3
 8008c92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	029b      	lsls	r3, r3, #10
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ca4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ca8:	b29a      	uxth	r2, r3
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	801a      	strh	r2, [r3, #0]
 8008cae:	e056      	b.n	8008d5e <USB_EPStartXfer+0x51a>
 8008cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d10a      	bne.n	8008cce <USB_EPStartXfer+0x48a>
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	881b      	ldrh	r3, [r3, #0]
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cc6:	b29a      	uxth	r2, r3
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	801a      	strh	r2, [r3, #0]
 8008ccc:	e047      	b.n	8008d5e <USB_EPStartXfer+0x51a>
 8008cce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cd2:	085b      	lsrs	r3, r3, #1
 8008cd4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008cd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cdc:	f003 0301 	and.w	r3, r3, #1
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d004      	beq.n	8008cee <USB_EPStartXfer+0x4aa>
 8008ce4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ce8:	3301      	adds	r3, #1
 8008cea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	881b      	ldrh	r3, [r3, #0]
 8008cf2:	b29a      	uxth	r2, r3
 8008cf4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	029b      	lsls	r3, r3, #10
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	b29a      	uxth	r2, r3
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	801a      	strh	r2, [r3, #0]
 8008d06:	e02a      	b.n	8008d5e <USB_EPStartXfer+0x51a>
 8008d08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	785b      	ldrb	r3, [r3, #1]
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d122      	bne.n	8008d5e <USB_EPStartXfer+0x51a>
 8008d18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d1c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	623b      	str	r3, [r7, #32]
 8008d24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d32:	b29b      	uxth	r3, r3
 8008d34:	461a      	mov	r2, r3
 8008d36:	6a3b      	ldr	r3, [r7, #32]
 8008d38:	4413      	add	r3, r2
 8008d3a:	623b      	str	r3, [r7, #32]
 8008d3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	011a      	lsls	r2, r3, #4
 8008d4a:	6a3b      	ldr	r3, [r7, #32]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008d52:	61fb      	str	r3, [r7, #28]
 8008d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d58:	b29a      	uxth	r2, r3
 8008d5a:	69fb      	ldr	r3, [r7, #28]
 8008d5c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008d5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	891b      	ldrh	r3, [r3, #8]
 8008d6a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008d6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	6959      	ldr	r1, [r3, #20]
 8008d7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008d84:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008d88:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008d8c:	6800      	ldr	r0, [r0, #0]
 8008d8e:	f001 fa48 	bl	800a222 <USB_WritePMA>
 8008d92:	e3ee      	b.n	8009572 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008d94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	785b      	ldrb	r3, [r3, #1]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d177      	bne.n	8008e94 <USB_EPStartXfer+0x650>
 8008da4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008da8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008db0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008db4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dc4:	4413      	add	r3, r2
 8008dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008dc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	781b      	ldrb	r3, [r3, #0]
 8008dd4:	011a      	lsls	r2, r3, #4
 8008dd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dd8:	4413      	add	r3, r2
 8008dda:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008dde:	647b      	str	r3, [r7, #68]	@ 0x44
 8008de0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008de2:	881b      	ldrh	r3, [r3, #0]
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dea:	b29a      	uxth	r2, r3
 8008dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dee:	801a      	strh	r2, [r3, #0]
 8008df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008df4:	2b3e      	cmp	r3, #62	@ 0x3e
 8008df6:	d921      	bls.n	8008e3c <USB_EPStartXfer+0x5f8>
 8008df8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dfc:	095b      	lsrs	r3, r3, #5
 8008dfe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008e02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e06:	f003 031f 	and.w	r3, r3, #31
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d104      	bne.n	8008e18 <USB_EPStartXfer+0x5d4>
 8008e0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008e12:	3b01      	subs	r3, #1
 8008e14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e1a:	881b      	ldrh	r3, [r3, #0]
 8008e1c:	b29a      	uxth	r2, r3
 8008e1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	029b      	lsls	r3, r3, #10
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e34:	b29a      	uxth	r2, r3
 8008e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e38:	801a      	strh	r2, [r3, #0]
 8008e3a:	e056      	b.n	8008eea <USB_EPStartXfer+0x6a6>
 8008e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d10a      	bne.n	8008e5a <USB_EPStartXfer+0x616>
 8008e44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e46:	881b      	ldrh	r3, [r3, #0]
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e52:	b29a      	uxth	r2, r3
 8008e54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e56:	801a      	strh	r2, [r3, #0]
 8008e58:	e047      	b.n	8008eea <USB_EPStartXfer+0x6a6>
 8008e5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e5e:	085b      	lsrs	r3, r3, #1
 8008e60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e68:	f003 0301 	and.w	r3, r3, #1
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d004      	beq.n	8008e7a <USB_EPStartXfer+0x636>
 8008e70:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008e74:	3301      	adds	r3, #1
 8008e76:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008e7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e7c:	881b      	ldrh	r3, [r3, #0]
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	029b      	lsls	r3, r3, #10
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	b29a      	uxth	r2, r3
 8008e8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e90:	801a      	strh	r2, [r3, #0]
 8008e92:	e02a      	b.n	8008eea <USB_EPStartXfer+0x6a6>
 8008e94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	785b      	ldrb	r3, [r3, #1]
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d122      	bne.n	8008eea <USB_EPStartXfer+0x6a6>
 8008ea4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ea8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	653b      	str	r3, [r7, #80]	@ 0x50
 8008eb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eb4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ec4:	4413      	add	r3, r2
 8008ec6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008ec8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ecc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	781b      	ldrb	r3, [r3, #0]
 8008ed4:	011a      	lsls	r2, r3, #4
 8008ed6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ed8:	4413      	add	r3, r2
 8008eda:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ee4:	b29a      	uxth	r2, r3
 8008ee6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ee8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008eea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	891b      	ldrh	r3, [r3, #8]
 8008ef6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008efa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008efe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	6959      	ldr	r1, [r3, #20]
 8008f06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008f10:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008f14:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008f18:	6800      	ldr	r0, [r0, #0]
 8008f1a:	f001 f982 	bl	800a222 <USB_WritePMA>
            ep->xfer_buff += len;
 8008f1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	695a      	ldr	r2, [r3, #20]
 8008f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f2e:	441a      	add	r2, r3
 8008f30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008f3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	6a1a      	ldr	r2, [r3, #32]
 8008f48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	691b      	ldr	r3, [r3, #16]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d90f      	bls.n	8008f78 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8008f58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	6a1a      	ldr	r2, [r3, #32]
 8008f64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f68:	1ad2      	subs	r2, r2, r3
 8008f6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	621a      	str	r2, [r3, #32]
 8008f76:	e00e      	b.n	8008f96 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8008f78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	6a1b      	ldr	r3, [r3, #32]
 8008f84:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008f88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	2200      	movs	r2, #0
 8008f94:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008f96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008fa2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fa6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	785b      	ldrb	r3, [r3, #1]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d177      	bne.n	80090a2 <USB_EPStartXfer+0x85e>
 8008fb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008fbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	461a      	mov	r2, r3
 8008fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fd2:	4413      	add	r3, r2
 8008fd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008fd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	011a      	lsls	r2, r3, #4
 8008fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe6:	4413      	add	r3, r2
 8008fe8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008fec:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ff0:	881b      	ldrh	r3, [r3, #0]
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ff8:	b29a      	uxth	r2, r3
 8008ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ffc:	801a      	strh	r2, [r3, #0]
 8008ffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009002:	2b3e      	cmp	r3, #62	@ 0x3e
 8009004:	d921      	bls.n	800904a <USB_EPStartXfer+0x806>
 8009006:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800900a:	095b      	lsrs	r3, r3, #5
 800900c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009010:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009014:	f003 031f 	and.w	r3, r3, #31
 8009018:	2b00      	cmp	r3, #0
 800901a:	d104      	bne.n	8009026 <USB_EPStartXfer+0x7e2>
 800901c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009020:	3b01      	subs	r3, #1
 8009022:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009028:	881b      	ldrh	r3, [r3, #0]
 800902a:	b29a      	uxth	r2, r3
 800902c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009030:	b29b      	uxth	r3, r3
 8009032:	029b      	lsls	r3, r3, #10
 8009034:	b29b      	uxth	r3, r3
 8009036:	4313      	orrs	r3, r2
 8009038:	b29b      	uxth	r3, r3
 800903a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800903e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009042:	b29a      	uxth	r2, r3
 8009044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009046:	801a      	strh	r2, [r3, #0]
 8009048:	e050      	b.n	80090ec <USB_EPStartXfer+0x8a8>
 800904a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800904e:	2b00      	cmp	r3, #0
 8009050:	d10a      	bne.n	8009068 <USB_EPStartXfer+0x824>
 8009052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009054:	881b      	ldrh	r3, [r3, #0]
 8009056:	b29b      	uxth	r3, r3
 8009058:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800905c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009060:	b29a      	uxth	r2, r3
 8009062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009064:	801a      	strh	r2, [r3, #0]
 8009066:	e041      	b.n	80090ec <USB_EPStartXfer+0x8a8>
 8009068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800906c:	085b      	lsrs	r3, r3, #1
 800906e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009072:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009076:	f003 0301 	and.w	r3, r3, #1
 800907a:	2b00      	cmp	r3, #0
 800907c:	d004      	beq.n	8009088 <USB_EPStartXfer+0x844>
 800907e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009082:	3301      	adds	r3, #1
 8009084:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800908a:	881b      	ldrh	r3, [r3, #0]
 800908c:	b29a      	uxth	r2, r3
 800908e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009092:	b29b      	uxth	r3, r3
 8009094:	029b      	lsls	r3, r3, #10
 8009096:	b29b      	uxth	r3, r3
 8009098:	4313      	orrs	r3, r2
 800909a:	b29a      	uxth	r2, r3
 800909c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800909e:	801a      	strh	r2, [r3, #0]
 80090a0:	e024      	b.n	80090ec <USB_EPStartXfer+0x8a8>
 80090a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	785b      	ldrb	r3, [r3, #1]
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d11c      	bne.n	80090ec <USB_EPStartXfer+0x8a8>
 80090b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	461a      	mov	r2, r3
 80090c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090c6:	4413      	add	r3, r2
 80090c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80090ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	011a      	lsls	r2, r3, #4
 80090d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090da:	4413      	add	r3, r2
 80090dc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80090e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090ea:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80090ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	895b      	ldrh	r3, [r3, #10]
 80090f8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80090fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009100:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	6959      	ldr	r1, [r3, #20]
 8009108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800910c:	b29b      	uxth	r3, r3
 800910e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009112:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8009116:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800911a:	6800      	ldr	r0, [r0, #0]
 800911c:	f001 f881 	bl	800a222 <USB_WritePMA>
 8009120:	e227      	b.n	8009572 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009122:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009126:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	6a1b      	ldr	r3, [r3, #32]
 800912e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009132:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009136:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800913a:	681a      	ldr	r2, [r3, #0]
 800913c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009140:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	4413      	add	r3, r2
 800914c:	881b      	ldrh	r3, [r3, #0]
 800914e:	b29b      	uxth	r3, r3
 8009150:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009154:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009158:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800915c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009160:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009164:	681a      	ldr	r2, [r3, #0]
 8009166:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800916a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	441a      	add	r2, r3
 8009176:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800917a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800917e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009182:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009186:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800918a:	b29b      	uxth	r3, r3
 800918c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800918e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009192:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800919a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800919e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	461a      	mov	r2, r3
 80091ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091ae:	4413      	add	r3, r2
 80091b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80091b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	011a      	lsls	r2, r3, #4
 80091c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091c2:	4413      	add	r3, r2
 80091c4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80091c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80091ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091ce:	b29a      	uxth	r2, r3
 80091d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091d2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80091d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	891b      	ldrh	r3, [r3, #8]
 80091e0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80091e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	6959      	ldr	r1, [r3, #20]
 80091f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80091fa:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80091fe:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8009202:	6800      	ldr	r0, [r0, #0]
 8009204:	f001 f80d 	bl	800a222 <USB_WritePMA>
 8009208:	e1b3      	b.n	8009572 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800920a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800920e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	6a1a      	ldr	r2, [r3, #32]
 8009216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800921a:	1ad2      	subs	r2, r2, r3
 800921c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009220:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009228:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800922c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009236:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	781b      	ldrb	r3, [r3, #0]
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	4413      	add	r3, r2
 8009242:	881b      	ldrh	r3, [r3, #0]
 8009244:	b29b      	uxth	r3, r3
 8009246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800924a:	2b00      	cmp	r3, #0
 800924c:	f000 80c6 	beq.w	80093dc <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009250:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009254:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	673b      	str	r3, [r7, #112]	@ 0x70
 800925c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009260:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	785b      	ldrb	r3, [r3, #1]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d177      	bne.n	800935c <USB_EPStartXfer+0xb18>
 800926c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009270:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009278:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800927c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009286:	b29b      	uxth	r3, r3
 8009288:	461a      	mov	r2, r3
 800928a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800928c:	4413      	add	r3, r2
 800928e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009290:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009294:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	011a      	lsls	r2, r3, #4
 800929e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80092a0:	4413      	add	r3, r2
 80092a2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80092a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80092a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092aa:	881b      	ldrh	r3, [r3, #0]
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092b2:	b29a      	uxth	r2, r3
 80092b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092b6:	801a      	strh	r2, [r3, #0]
 80092b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80092be:	d921      	bls.n	8009304 <USB_EPStartXfer+0xac0>
 80092c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092c4:	095b      	lsrs	r3, r3, #5
 80092c6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80092ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092ce:	f003 031f 	and.w	r3, r3, #31
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d104      	bne.n	80092e0 <USB_EPStartXfer+0xa9c>
 80092d6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80092da:	3b01      	subs	r3, #1
 80092dc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80092e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092e2:	881b      	ldrh	r3, [r3, #0]
 80092e4:	b29a      	uxth	r2, r3
 80092e6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	029b      	lsls	r3, r3, #10
 80092ee:	b29b      	uxth	r3, r3
 80092f0:	4313      	orrs	r3, r2
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092fc:	b29a      	uxth	r2, r3
 80092fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009300:	801a      	strh	r2, [r3, #0]
 8009302:	e050      	b.n	80093a6 <USB_EPStartXfer+0xb62>
 8009304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009308:	2b00      	cmp	r3, #0
 800930a:	d10a      	bne.n	8009322 <USB_EPStartXfer+0xade>
 800930c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800930e:	881b      	ldrh	r3, [r3, #0]
 8009310:	b29b      	uxth	r3, r3
 8009312:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009316:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800931a:	b29a      	uxth	r2, r3
 800931c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800931e:	801a      	strh	r2, [r3, #0]
 8009320:	e041      	b.n	80093a6 <USB_EPStartXfer+0xb62>
 8009322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009326:	085b      	lsrs	r3, r3, #1
 8009328:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800932c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009330:	f003 0301 	and.w	r3, r3, #1
 8009334:	2b00      	cmp	r3, #0
 8009336:	d004      	beq.n	8009342 <USB_EPStartXfer+0xafe>
 8009338:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800933c:	3301      	adds	r3, #1
 800933e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009342:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009344:	881b      	ldrh	r3, [r3, #0]
 8009346:	b29a      	uxth	r2, r3
 8009348:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800934c:	b29b      	uxth	r3, r3
 800934e:	029b      	lsls	r3, r3, #10
 8009350:	b29b      	uxth	r3, r3
 8009352:	4313      	orrs	r3, r2
 8009354:	b29a      	uxth	r2, r3
 8009356:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009358:	801a      	strh	r2, [r3, #0]
 800935a:	e024      	b.n	80093a6 <USB_EPStartXfer+0xb62>
 800935c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009360:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	785b      	ldrb	r3, [r3, #1]
 8009368:	2b01      	cmp	r3, #1
 800936a:	d11c      	bne.n	80093a6 <USB_EPStartXfer+0xb62>
 800936c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009370:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800937a:	b29b      	uxth	r3, r3
 800937c:	461a      	mov	r2, r3
 800937e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009380:	4413      	add	r3, r2
 8009382:	673b      	str	r3, [r7, #112]	@ 0x70
 8009384:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009388:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	781b      	ldrb	r3, [r3, #0]
 8009390:	011a      	lsls	r2, r3, #4
 8009392:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009394:	4413      	add	r3, r2
 8009396:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800939a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800939c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093a4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80093a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	895b      	ldrh	r3, [r3, #10]
 80093b2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80093b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	6959      	ldr	r1, [r3, #20]
 80093c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80093cc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80093d0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80093d4:	6800      	ldr	r0, [r0, #0]
 80093d6:	f000 ff24 	bl	800a222 <USB_WritePMA>
 80093da:	e0ca      	b.n	8009572 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80093dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	785b      	ldrb	r3, [r3, #1]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d177      	bne.n	80094dc <USB_EPStartXfer+0xc98>
 80093ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80093f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009406:	b29b      	uxth	r3, r3
 8009408:	461a      	mov	r2, r3
 800940a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800940c:	4413      	add	r3, r2
 800940e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009410:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009414:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	011a      	lsls	r2, r3, #4
 800941e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009420:	4413      	add	r3, r2
 8009422:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009426:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009428:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800942a:	881b      	ldrh	r3, [r3, #0]
 800942c:	b29b      	uxth	r3, r3
 800942e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009432:	b29a      	uxth	r2, r3
 8009434:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009436:	801a      	strh	r2, [r3, #0]
 8009438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800943c:	2b3e      	cmp	r3, #62	@ 0x3e
 800943e:	d921      	bls.n	8009484 <USB_EPStartXfer+0xc40>
 8009440:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009444:	095b      	lsrs	r3, r3, #5
 8009446:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800944a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800944e:	f003 031f 	and.w	r3, r3, #31
 8009452:	2b00      	cmp	r3, #0
 8009454:	d104      	bne.n	8009460 <USB_EPStartXfer+0xc1c>
 8009456:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800945a:	3b01      	subs	r3, #1
 800945c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009460:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009462:	881b      	ldrh	r3, [r3, #0]
 8009464:	b29a      	uxth	r2, r3
 8009466:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800946a:	b29b      	uxth	r3, r3
 800946c:	029b      	lsls	r3, r3, #10
 800946e:	b29b      	uxth	r3, r3
 8009470:	4313      	orrs	r3, r2
 8009472:	b29b      	uxth	r3, r3
 8009474:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009478:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800947c:	b29a      	uxth	r2, r3
 800947e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009480:	801a      	strh	r2, [r3, #0]
 8009482:	e05c      	b.n	800953e <USB_EPStartXfer+0xcfa>
 8009484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10a      	bne.n	80094a2 <USB_EPStartXfer+0xc5e>
 800948c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800948e:	881b      	ldrh	r3, [r3, #0]
 8009490:	b29b      	uxth	r3, r3
 8009492:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009496:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800949a:	b29a      	uxth	r2, r3
 800949c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800949e:	801a      	strh	r2, [r3, #0]
 80094a0:	e04d      	b.n	800953e <USB_EPStartXfer+0xcfa>
 80094a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094a6:	085b      	lsrs	r3, r3, #1
 80094a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80094ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094b0:	f003 0301 	and.w	r3, r3, #1
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d004      	beq.n	80094c2 <USB_EPStartXfer+0xc7e>
 80094b8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80094bc:	3301      	adds	r3, #1
 80094be:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80094c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094c4:	881b      	ldrh	r3, [r3, #0]
 80094c6:	b29a      	uxth	r2, r3
 80094c8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80094cc:	b29b      	uxth	r3, r3
 80094ce:	029b      	lsls	r3, r3, #10
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	4313      	orrs	r3, r2
 80094d4:	b29a      	uxth	r2, r3
 80094d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094d8:	801a      	strh	r2, [r3, #0]
 80094da:	e030      	b.n	800953e <USB_EPStartXfer+0xcfa>
 80094dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	785b      	ldrb	r3, [r3, #1]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d128      	bne.n	800953e <USB_EPStartXfer+0xcfa>
 80094ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80094fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009508:	b29b      	uxth	r3, r3
 800950a:	461a      	mov	r2, r3
 800950c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009510:	4413      	add	r3, r2
 8009512:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009516:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800951a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	011a      	lsls	r2, r3, #4
 8009524:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009528:	4413      	add	r3, r2
 800952a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800952e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009536:	b29a      	uxth	r2, r3
 8009538:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800953c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800953e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009542:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	891b      	ldrh	r3, [r3, #8]
 800954a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800954e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009552:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	6959      	ldr	r1, [r3, #20]
 800955a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800955e:	b29b      	uxth	r3, r3
 8009560:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009564:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8009568:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800956c:	6800      	ldr	r0, [r0, #0]
 800956e:	f000 fe58 	bl	800a222 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009572:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009576:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009580:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	781b      	ldrb	r3, [r3, #0]
 8009588:	009b      	lsls	r3, r3, #2
 800958a:	4413      	add	r3, r2
 800958c:	881b      	ldrh	r3, [r3, #0]
 800958e:	b29b      	uxth	r3, r3
 8009590:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009594:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009598:	817b      	strh	r3, [r7, #10]
 800959a:	897b      	ldrh	r3, [r7, #10]
 800959c:	f083 0310 	eor.w	r3, r3, #16
 80095a0:	817b      	strh	r3, [r7, #10]
 80095a2:	897b      	ldrh	r3, [r7, #10]
 80095a4:	f083 0320 	eor.w	r3, r3, #32
 80095a8:	817b      	strh	r3, [r7, #10]
 80095aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	441a      	add	r2, r3
 80095c4:	897b      	ldrh	r3, [r7, #10]
 80095c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	8013      	strh	r3, [r2, #0]
 80095da:	f000 bcde 	b.w	8009f9a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80095de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	7b1b      	ldrb	r3, [r3, #12]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f040 80bb 	bne.w	8009766 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80095f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	699a      	ldr	r2, [r3, #24]
 80095fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009600:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	691b      	ldr	r3, [r3, #16]
 8009608:	429a      	cmp	r2, r3
 800960a:	d917      	bls.n	800963c <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800960c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009610:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	691b      	ldr	r3, [r3, #16]
 8009618:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800961c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009620:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	699a      	ldr	r2, [r3, #24]
 8009628:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800962c:	1ad2      	subs	r2, r2, r3
 800962e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009632:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	619a      	str	r2, [r3, #24]
 800963a:	e00e      	b.n	800965a <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800963c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009640:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	699b      	ldr	r3, [r3, #24]
 8009648:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800964c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009650:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	2200      	movs	r2, #0
 8009658:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800965a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800965e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009668:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800966c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009676:	b29b      	uxth	r3, r3
 8009678:	461a      	mov	r2, r3
 800967a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800967e:	4413      	add	r3, r2
 8009680:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009684:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009688:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	781b      	ldrb	r3, [r3, #0]
 8009690:	011a      	lsls	r2, r3, #4
 8009692:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009696:	4413      	add	r3, r2
 8009698:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800969c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80096a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80096a4:	881b      	ldrh	r3, [r3, #0]
 80096a6:	b29b      	uxth	r3, r3
 80096a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096ac:	b29a      	uxth	r2, r3
 80096ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80096b2:	801a      	strh	r2, [r3, #0]
 80096b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80096ba:	d924      	bls.n	8009706 <USB_EPStartXfer+0xec2>
 80096bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096c0:	095b      	lsrs	r3, r3, #5
 80096c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80096c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096ca:	f003 031f 	and.w	r3, r3, #31
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d104      	bne.n	80096dc <USB_EPStartXfer+0xe98>
 80096d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80096d6:	3b01      	subs	r3, #1
 80096d8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80096dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80096e0:	881b      	ldrh	r3, [r3, #0]
 80096e2:	b29a      	uxth	r2, r3
 80096e4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	029b      	lsls	r3, r3, #10
 80096ec:	b29b      	uxth	r3, r3
 80096ee:	4313      	orrs	r3, r2
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096fa:	b29a      	uxth	r2, r3
 80096fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009700:	801a      	strh	r2, [r3, #0]
 8009702:	f000 bc10 	b.w	8009f26 <USB_EPStartXfer+0x16e2>
 8009706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800970a:	2b00      	cmp	r3, #0
 800970c:	d10c      	bne.n	8009728 <USB_EPStartXfer+0xee4>
 800970e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009712:	881b      	ldrh	r3, [r3, #0]
 8009714:	b29b      	uxth	r3, r3
 8009716:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800971a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800971e:	b29a      	uxth	r2, r3
 8009720:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009724:	801a      	strh	r2, [r3, #0]
 8009726:	e3fe      	b.n	8009f26 <USB_EPStartXfer+0x16e2>
 8009728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800972c:	085b      	lsrs	r3, r3, #1
 800972e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009732:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009736:	f003 0301 	and.w	r3, r3, #1
 800973a:	2b00      	cmp	r3, #0
 800973c:	d004      	beq.n	8009748 <USB_EPStartXfer+0xf04>
 800973e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009742:	3301      	adds	r3, #1
 8009744:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009748:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800974c:	881b      	ldrh	r3, [r3, #0]
 800974e:	b29a      	uxth	r2, r3
 8009750:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009754:	b29b      	uxth	r3, r3
 8009756:	029b      	lsls	r3, r3, #10
 8009758:	b29b      	uxth	r3, r3
 800975a:	4313      	orrs	r3, r2
 800975c:	b29a      	uxth	r2, r3
 800975e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009762:	801a      	strh	r2, [r3, #0]
 8009764:	e3df      	b.n	8009f26 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009766:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800976a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	78db      	ldrb	r3, [r3, #3]
 8009772:	2b02      	cmp	r3, #2
 8009774:	f040 8218 	bne.w	8009ba8 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009778:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800977c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	785b      	ldrb	r3, [r3, #1]
 8009784:	2b00      	cmp	r3, #0
 8009786:	f040 809d 	bne.w	80098c4 <USB_EPStartXfer+0x1080>
 800978a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800978e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009798:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800979c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	461a      	mov	r2, r3
 80097aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097ae:	4413      	add	r3, r2
 80097b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80097b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	781b      	ldrb	r3, [r3, #0]
 80097c0:	011a      	lsls	r2, r3, #4
 80097c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097c6:	4413      	add	r3, r2
 80097c8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80097cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80097d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80097d4:	881b      	ldrh	r3, [r3, #0]
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097dc:	b29a      	uxth	r2, r3
 80097de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80097e2:	801a      	strh	r2, [r3, #0]
 80097e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	691b      	ldr	r3, [r3, #16]
 80097f0:	2b3e      	cmp	r3, #62	@ 0x3e
 80097f2:	d92b      	bls.n	800984c <USB_EPStartXfer+0x1008>
 80097f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	691b      	ldr	r3, [r3, #16]
 8009800:	095b      	lsrs	r3, r3, #5
 8009802:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009806:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800980a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	691b      	ldr	r3, [r3, #16]
 8009812:	f003 031f 	and.w	r3, r3, #31
 8009816:	2b00      	cmp	r3, #0
 8009818:	d104      	bne.n	8009824 <USB_EPStartXfer+0xfe0>
 800981a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800981e:	3b01      	subs	r3, #1
 8009820:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009824:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009828:	881b      	ldrh	r3, [r3, #0]
 800982a:	b29a      	uxth	r2, r3
 800982c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009830:	b29b      	uxth	r3, r3
 8009832:	029b      	lsls	r3, r3, #10
 8009834:	b29b      	uxth	r3, r3
 8009836:	4313      	orrs	r3, r2
 8009838:	b29b      	uxth	r3, r3
 800983a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800983e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009842:	b29a      	uxth	r2, r3
 8009844:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009848:	801a      	strh	r2, [r3, #0]
 800984a:	e070      	b.n	800992e <USB_EPStartXfer+0x10ea>
 800984c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009850:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	691b      	ldr	r3, [r3, #16]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d10c      	bne.n	8009876 <USB_EPStartXfer+0x1032>
 800985c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009860:	881b      	ldrh	r3, [r3, #0]
 8009862:	b29b      	uxth	r3, r3
 8009864:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009868:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800986c:	b29a      	uxth	r2, r3
 800986e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009872:	801a      	strh	r2, [r3, #0]
 8009874:	e05b      	b.n	800992e <USB_EPStartXfer+0x10ea>
 8009876:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800987a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	691b      	ldr	r3, [r3, #16]
 8009882:	085b      	lsrs	r3, r3, #1
 8009884:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009888:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800988c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	691b      	ldr	r3, [r3, #16]
 8009894:	f003 0301 	and.w	r3, r3, #1
 8009898:	2b00      	cmp	r3, #0
 800989a:	d004      	beq.n	80098a6 <USB_EPStartXfer+0x1062>
 800989c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098a0:	3301      	adds	r3, #1
 80098a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80098a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80098aa:	881b      	ldrh	r3, [r3, #0]
 80098ac:	b29a      	uxth	r2, r3
 80098ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098b2:	b29b      	uxth	r3, r3
 80098b4:	029b      	lsls	r3, r3, #10
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	4313      	orrs	r3, r2
 80098ba:	b29a      	uxth	r2, r3
 80098bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80098c0:	801a      	strh	r2, [r3, #0]
 80098c2:	e034      	b.n	800992e <USB_EPStartXfer+0x10ea>
 80098c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	785b      	ldrb	r3, [r3, #1]
 80098d0:	2b01      	cmp	r3, #1
 80098d2:	d12c      	bne.n	800992e <USB_EPStartXfer+0x10ea>
 80098d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80098e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80098f0:	b29b      	uxth	r3, r3
 80098f2:	461a      	mov	r2, r3
 80098f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80098f8:	4413      	add	r3, r2
 80098fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80098fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009902:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	781b      	ldrb	r3, [r3, #0]
 800990a:	011a      	lsls	r2, r3, #4
 800990c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009910:	4413      	add	r3, r2
 8009912:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009916:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800991a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800991e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	691b      	ldr	r3, [r3, #16]
 8009926:	b29a      	uxth	r2, r3
 8009928:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800992c:	801a      	strh	r2, [r3, #0]
 800992e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009932:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800993c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009940:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	785b      	ldrb	r3, [r3, #1]
 8009948:	2b00      	cmp	r3, #0
 800994a:	f040 809d 	bne.w	8009a88 <USB_EPStartXfer+0x1244>
 800994e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009952:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800995c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009960:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800996a:	b29b      	uxth	r3, r3
 800996c:	461a      	mov	r2, r3
 800996e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009972:	4413      	add	r3, r2
 8009974:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009978:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800997c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	011a      	lsls	r2, r3, #4
 8009986:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800998a:	4413      	add	r3, r2
 800998c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009990:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009994:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009998:	881b      	ldrh	r3, [r3, #0]
 800999a:	b29b      	uxth	r3, r3
 800999c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80099a0:	b29a      	uxth	r2, r3
 80099a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80099a6:	801a      	strh	r2, [r3, #0]
 80099a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	691b      	ldr	r3, [r3, #16]
 80099b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80099b6:	d92b      	bls.n	8009a10 <USB_EPStartXfer+0x11cc>
 80099b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	095b      	lsrs	r3, r3, #5
 80099c6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80099ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	691b      	ldr	r3, [r3, #16]
 80099d6:	f003 031f 	and.w	r3, r3, #31
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d104      	bne.n	80099e8 <USB_EPStartXfer+0x11a4>
 80099de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099e2:	3b01      	subs	r3, #1
 80099e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80099e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80099ec:	881b      	ldrh	r3, [r3, #0]
 80099ee:	b29a      	uxth	r2, r3
 80099f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	029b      	lsls	r3, r3, #10
 80099f8:	b29b      	uxth	r3, r3
 80099fa:	4313      	orrs	r3, r2
 80099fc:	b29b      	uxth	r3, r3
 80099fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a06:	b29a      	uxth	r2, r3
 8009a08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a0c:	801a      	strh	r2, [r3, #0]
 8009a0e:	e069      	b.n	8009ae4 <USB_EPStartXfer+0x12a0>
 8009a10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	691b      	ldr	r3, [r3, #16]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d10c      	bne.n	8009a3a <USB_EPStartXfer+0x11f6>
 8009a20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a24:	881b      	ldrh	r3, [r3, #0]
 8009a26:	b29b      	uxth	r3, r3
 8009a28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a30:	b29a      	uxth	r2, r3
 8009a32:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a36:	801a      	strh	r2, [r3, #0]
 8009a38:	e054      	b.n	8009ae4 <USB_EPStartXfer+0x12a0>
 8009a3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	691b      	ldr	r3, [r3, #16]
 8009a46:	085b      	lsrs	r3, r3, #1
 8009a48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009a4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	691b      	ldr	r3, [r3, #16]
 8009a58:	f003 0301 	and.w	r3, r3, #1
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d004      	beq.n	8009a6a <USB_EPStartXfer+0x1226>
 8009a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a64:	3301      	adds	r3, #1
 8009a66:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009a6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a6e:	881b      	ldrh	r3, [r3, #0]
 8009a70:	b29a      	uxth	r2, r3
 8009a72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	029b      	lsls	r3, r3, #10
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	b29a      	uxth	r2, r3
 8009a80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a84:	801a      	strh	r2, [r3, #0]
 8009a86:	e02d      	b.n	8009ae4 <USB_EPStartXfer+0x12a0>
 8009a88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	785b      	ldrb	r3, [r3, #1]
 8009a94:	2b01      	cmp	r3, #1
 8009a96:	d125      	bne.n	8009ae4 <USB_EPStartXfer+0x12a0>
 8009a98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009aa6:	b29b      	uxth	r3, r3
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009aae:	4413      	add	r3, r2
 8009ab0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009ab4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ab8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	781b      	ldrb	r3, [r3, #0]
 8009ac0:	011a      	lsls	r2, r3, #4
 8009ac2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009ac6:	4413      	add	r3, r2
 8009ac8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009acc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009ad0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ad4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	691b      	ldr	r3, [r3, #16]
 8009adc:	b29a      	uxth	r2, r3
 8009ade:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009ae2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009ae4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ae8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	69db      	ldr	r3, [r3, #28]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	f000 8218 	beq.w	8009f26 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009af6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009afa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009afe:	681a      	ldr	r2, [r3, #0]
 8009b00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	4413      	add	r3, r2
 8009b10:	881b      	ldrh	r3, [r3, #0]
 8009b12:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009b16:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009b1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d005      	beq.n	8009b2e <USB_EPStartXfer+0x12ea>
 8009b22:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d10d      	bne.n	8009b4a <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009b2e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009b32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	f040 81f5 	bne.w	8009f26 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009b3c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f040 81ee 	bne.w	8009f26 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009b4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b4e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	781b      	ldrb	r3, [r3, #0]
 8009b60:	009b      	lsls	r3, r3, #2
 8009b62:	4413      	add	r3, r2
 8009b64:	881b      	ldrh	r3, [r3, #0]
 8009b66:	b29b      	uxth	r3, r3
 8009b68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b70:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009b74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	781b      	ldrb	r3, [r3, #0]
 8009b8a:	009b      	lsls	r3, r3, #2
 8009b8c:	441a      	add	r2, r3
 8009b8e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009b92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b9e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009ba2:	b29b      	uxth	r3, r3
 8009ba4:	8013      	strh	r3, [r2, #0]
 8009ba6:	e1be      	b.n	8009f26 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009ba8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	78db      	ldrb	r3, [r3, #3]
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	f040 81b4 	bne.w	8009f22 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009bba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	699a      	ldr	r2, [r3, #24]
 8009bc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	691b      	ldr	r3, [r3, #16]
 8009bd2:	429a      	cmp	r2, r3
 8009bd4:	d917      	bls.n	8009c06 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8009bd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	691b      	ldr	r3, [r3, #16]
 8009be2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8009be6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	699a      	ldr	r2, [r3, #24]
 8009bf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bf6:	1ad2      	subs	r2, r2, r3
 8009bf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	619a      	str	r2, [r3, #24]
 8009c04:	e00e      	b.n	8009c24 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8009c06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	699b      	ldr	r3, [r3, #24]
 8009c12:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8009c16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	2200      	movs	r2, #0
 8009c22:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009c24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	785b      	ldrb	r3, [r3, #1]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	f040 8085 	bne.w	8009d40 <USB_EPStartXfer+0x14fc>
 8009c36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c52:	b29b      	uxth	r3, r3
 8009c54:	461a      	mov	r2, r3
 8009c56:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009c5a:	4413      	add	r3, r2
 8009c5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	781b      	ldrb	r3, [r3, #0]
 8009c6c:	011a      	lsls	r2, r3, #4
 8009c6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009c72:	4413      	add	r3, r2
 8009c74:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009c78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009c80:	881b      	ldrh	r3, [r3, #0]
 8009c82:	b29b      	uxth	r3, r3
 8009c84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c88:	b29a      	uxth	r2, r3
 8009c8a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009c8e:	801a      	strh	r2, [r3, #0]
 8009c90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c94:	2b3e      	cmp	r3, #62	@ 0x3e
 8009c96:	d923      	bls.n	8009ce0 <USB_EPStartXfer+0x149c>
 8009c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c9c:	095b      	lsrs	r3, r3, #5
 8009c9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009ca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ca6:	f003 031f 	and.w	r3, r3, #31
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d104      	bne.n	8009cb8 <USB_EPStartXfer+0x1474>
 8009cae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009cb2:	3b01      	subs	r3, #1
 8009cb4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009cb8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009cbc:	881b      	ldrh	r3, [r3, #0]
 8009cbe:	b29a      	uxth	r2, r3
 8009cc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	029b      	lsls	r3, r3, #10
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009cd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cd6:	b29a      	uxth	r2, r3
 8009cd8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009cdc:	801a      	strh	r2, [r3, #0]
 8009cde:	e060      	b.n	8009da2 <USB_EPStartXfer+0x155e>
 8009ce0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d10c      	bne.n	8009d02 <USB_EPStartXfer+0x14be>
 8009ce8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009cec:	881b      	ldrh	r3, [r3, #0]
 8009cee:	b29b      	uxth	r3, r3
 8009cf0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009cf4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cf8:	b29a      	uxth	r2, r3
 8009cfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009cfe:	801a      	strh	r2, [r3, #0]
 8009d00:	e04f      	b.n	8009da2 <USB_EPStartXfer+0x155e>
 8009d02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d06:	085b      	lsrs	r3, r3, #1
 8009d08:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d10:	f003 0301 	and.w	r3, r3, #1
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d004      	beq.n	8009d22 <USB_EPStartXfer+0x14de>
 8009d18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d1c:	3301      	adds	r3, #1
 8009d1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009d22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009d26:	881b      	ldrh	r3, [r3, #0]
 8009d28:	b29a      	uxth	r2, r3
 8009d2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d2e:	b29b      	uxth	r3, r3
 8009d30:	029b      	lsls	r3, r3, #10
 8009d32:	b29b      	uxth	r3, r3
 8009d34:	4313      	orrs	r3, r2
 8009d36:	b29a      	uxth	r2, r3
 8009d38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009d3c:	801a      	strh	r2, [r3, #0]
 8009d3e:	e030      	b.n	8009da2 <USB_EPStartXfer+0x155e>
 8009d40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009d44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	785b      	ldrb	r3, [r3, #1]
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d128      	bne.n	8009da2 <USB_EPStartXfer+0x155e>
 8009d50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009d54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009d5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009d62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d6c:	b29b      	uxth	r3, r3
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009d74:	4413      	add	r3, r2
 8009d76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009d7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009d7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	011a      	lsls	r2, r3, #4
 8009d88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009d8c:	4413      	add	r3, r2
 8009d8e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009d92:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009d96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d9a:	b29a      	uxth	r2, r3
 8009d9c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009da0:	801a      	strh	r2, [r3, #0]
 8009da2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009da6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009db0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009db4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	785b      	ldrb	r3, [r3, #1]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	f040 8085 	bne.w	8009ecc <USB_EPStartXfer+0x1688>
 8009dc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009dc6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009dd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009dd4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009dde:	b29b      	uxth	r3, r3
 8009de0:	461a      	mov	r2, r3
 8009de2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009de6:	4413      	add	r3, r2
 8009de8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009dec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009df0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	011a      	lsls	r2, r3, #4
 8009dfa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009dfe:	4413      	add	r3, r2
 8009e00:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009e04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009e08:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e0c:	881b      	ldrh	r3, [r3, #0]
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e14:	b29a      	uxth	r2, r3
 8009e16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e1a:	801a      	strh	r2, [r3, #0]
 8009e1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e20:	2b3e      	cmp	r3, #62	@ 0x3e
 8009e22:	d923      	bls.n	8009e6c <USB_EPStartXfer+0x1628>
 8009e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e28:	095b      	lsrs	r3, r3, #5
 8009e2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009e2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e32:	f003 031f 	and.w	r3, r3, #31
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d104      	bne.n	8009e44 <USB_EPStartXfer+0x1600>
 8009e3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009e3e:	3b01      	subs	r3, #1
 8009e40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009e44:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e48:	881b      	ldrh	r3, [r3, #0]
 8009e4a:	b29a      	uxth	r2, r3
 8009e4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	029b      	lsls	r3, r3, #10
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	4313      	orrs	r3, r2
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e62:	b29a      	uxth	r2, r3
 8009e64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e68:	801a      	strh	r2, [r3, #0]
 8009e6a:	e05c      	b.n	8009f26 <USB_EPStartXfer+0x16e2>
 8009e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d10c      	bne.n	8009e8e <USB_EPStartXfer+0x164a>
 8009e74:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e78:	881b      	ldrh	r3, [r3, #0]
 8009e7a:	b29b      	uxth	r3, r3
 8009e7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e8a:	801a      	strh	r2, [r3, #0]
 8009e8c:	e04b      	b.n	8009f26 <USB_EPStartXfer+0x16e2>
 8009e8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e92:	085b      	lsrs	r3, r3, #1
 8009e94:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009e98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e9c:	f003 0301 	and.w	r3, r3, #1
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d004      	beq.n	8009eae <USB_EPStartXfer+0x166a>
 8009ea4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009ea8:	3301      	adds	r3, #1
 8009eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009eae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009eb2:	881b      	ldrh	r3, [r3, #0]
 8009eb4:	b29a      	uxth	r2, r3
 8009eb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009eba:	b29b      	uxth	r3, r3
 8009ebc:	029b      	lsls	r3, r3, #10
 8009ebe:	b29b      	uxth	r3, r3
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	b29a      	uxth	r2, r3
 8009ec4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009ec8:	801a      	strh	r2, [r3, #0]
 8009eca:	e02c      	b.n	8009f26 <USB_EPStartXfer+0x16e2>
 8009ecc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ed0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	785b      	ldrb	r3, [r3, #1]
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	d124      	bne.n	8009f26 <USB_EPStartXfer+0x16e2>
 8009edc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ee0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	461a      	mov	r2, r3
 8009eee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009ef2:	4413      	add	r3, r2
 8009ef4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009ef8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009efc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	011a      	lsls	r2, r3, #4
 8009f06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009f0a:	4413      	add	r3, r2
 8009f0c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009f10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f18:	b29a      	uxth	r2, r3
 8009f1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009f1e:	801a      	strh	r2, [r3, #0]
 8009f20:	e001      	b.n	8009f26 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8009f22:	2301      	movs	r3, #1
 8009f24:	e03a      	b.n	8009f9c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009f26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009f2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009f2e:	681a      	ldr	r2, [r3, #0]
 8009f30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009f34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	781b      	ldrb	r3, [r3, #0]
 8009f3c:	009b      	lsls	r3, r3, #2
 8009f3e:	4413      	add	r3, r2
 8009f40:	881b      	ldrh	r3, [r3, #0]
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009f48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f4c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009f50:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009f54:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009f58:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009f5c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009f60:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009f64:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009f68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009f6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009f70:	681a      	ldr	r2, [r3, #0]
 8009f72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009f76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	781b      	ldrb	r3, [r3, #0]
 8009f7e:	009b      	lsls	r3, r3, #2
 8009f80:	441a      	add	r2, r3
 8009f82:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009f86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009f8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f96:	b29b      	uxth	r3, r3
 8009f98:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009f9a:	2300      	movs	r3, #0
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}

08009fa6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009fa6:	b480      	push	{r7}
 8009fa8:	b085      	sub	sp, #20
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
 8009fae:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	785b      	ldrb	r3, [r3, #1]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d020      	beq.n	8009ffa <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	4413      	add	r3, r2
 8009fc2:	881b      	ldrh	r3, [r3, #0]
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009fca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009fce:	81bb      	strh	r3, [r7, #12]
 8009fd0:	89bb      	ldrh	r3, [r7, #12]
 8009fd2:	f083 0310 	eor.w	r3, r3, #16
 8009fd6:	81bb      	strh	r3, [r7, #12]
 8009fd8:	687a      	ldr	r2, [r7, #4]
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	781b      	ldrb	r3, [r3, #0]
 8009fde:	009b      	lsls	r3, r3, #2
 8009fe0:	441a      	add	r2, r3
 8009fe2:	89bb      	ldrh	r3, [r7, #12]
 8009fe4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009fe8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009fec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ff4:	b29b      	uxth	r3, r3
 8009ff6:	8013      	strh	r3, [r2, #0]
 8009ff8:	e01f      	b.n	800a03a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009ffa:	687a      	ldr	r2, [r7, #4]
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	781b      	ldrb	r3, [r3, #0]
 800a000:	009b      	lsls	r3, r3, #2
 800a002:	4413      	add	r3, r2
 800a004:	881b      	ldrh	r3, [r3, #0]
 800a006:	b29b      	uxth	r3, r3
 800a008:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a00c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a010:	81fb      	strh	r3, [r7, #14]
 800a012:	89fb      	ldrh	r3, [r7, #14]
 800a014:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a018:	81fb      	strh	r3, [r7, #14]
 800a01a:	687a      	ldr	r2, [r7, #4]
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	781b      	ldrb	r3, [r3, #0]
 800a020:	009b      	lsls	r3, r3, #2
 800a022:	441a      	add	r2, r3
 800a024:	89fb      	ldrh	r3, [r7, #14]
 800a026:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a02a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a02e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a036:	b29b      	uxth	r3, r3
 800a038:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a03a:	2300      	movs	r3, #0
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3714      	adds	r7, #20
 800a040:	46bd      	mov	sp, r7
 800a042:	bc80      	pop	{r7}
 800a044:	4770      	bx	lr

0800a046 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a046:	b480      	push	{r7}
 800a048:	b087      	sub	sp, #28
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	6078      	str	r0, [r7, #4]
 800a04e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	7b1b      	ldrb	r3, [r3, #12]
 800a054:	2b00      	cmp	r3, #0
 800a056:	f040 809d 	bne.w	800a194 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	785b      	ldrb	r3, [r3, #1]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d04c      	beq.n	800a0fc <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a062:	687a      	ldr	r2, [r7, #4]
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	781b      	ldrb	r3, [r3, #0]
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	4413      	add	r3, r2
 800a06c:	881b      	ldrh	r3, [r3, #0]
 800a06e:	823b      	strh	r3, [r7, #16]
 800a070:	8a3b      	ldrh	r3, [r7, #16]
 800a072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a076:	2b00      	cmp	r3, #0
 800a078:	d01b      	beq.n	800a0b2 <USB_EPClearStall+0x6c>
 800a07a:	687a      	ldr	r2, [r7, #4]
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	4413      	add	r3, r2
 800a084:	881b      	ldrh	r3, [r3, #0]
 800a086:	b29b      	uxth	r3, r3
 800a088:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a08c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a090:	81fb      	strh	r3, [r7, #14]
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	781b      	ldrb	r3, [r3, #0]
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	441a      	add	r2, r3
 800a09c:	89fb      	ldrh	r3, [r7, #14]
 800a09e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a0a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a0a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a0aa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	78db      	ldrb	r3, [r3, #3]
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d06c      	beq.n	800a194 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	781b      	ldrb	r3, [r3, #0]
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	4413      	add	r3, r2
 800a0c4:	881b      	ldrh	r3, [r3, #0]
 800a0c6:	b29b      	uxth	r3, r3
 800a0c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a0cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a0d0:	81bb      	strh	r3, [r7, #12]
 800a0d2:	89bb      	ldrh	r3, [r7, #12]
 800a0d4:	f083 0320 	eor.w	r3, r3, #32
 800a0d8:	81bb      	strh	r3, [r7, #12]
 800a0da:	687a      	ldr	r2, [r7, #4]
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	781b      	ldrb	r3, [r3, #0]
 800a0e0:	009b      	lsls	r3, r3, #2
 800a0e2:	441a      	add	r2, r3
 800a0e4:	89bb      	ldrh	r3, [r7, #12]
 800a0e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a0ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a0ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a0f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0f6:	b29b      	uxth	r3, r3
 800a0f8:	8013      	strh	r3, [r2, #0]
 800a0fa:	e04b      	b.n	800a194 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a0fc:	687a      	ldr	r2, [r7, #4]
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	4413      	add	r3, r2
 800a106:	881b      	ldrh	r3, [r3, #0]
 800a108:	82fb      	strh	r3, [r7, #22]
 800a10a:	8afb      	ldrh	r3, [r7, #22]
 800a10c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a110:	2b00      	cmp	r3, #0
 800a112:	d01b      	beq.n	800a14c <USB_EPClearStall+0x106>
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	781b      	ldrb	r3, [r3, #0]
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	4413      	add	r3, r2
 800a11e:	881b      	ldrh	r3, [r3, #0]
 800a120:	b29b      	uxth	r3, r3
 800a122:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a12a:	82bb      	strh	r3, [r7, #20]
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	781b      	ldrb	r3, [r3, #0]
 800a132:	009b      	lsls	r3, r3, #2
 800a134:	441a      	add	r2, r3
 800a136:	8abb      	ldrh	r3, [r7, #20]
 800a138:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a13c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a140:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a144:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a148:	b29b      	uxth	r3, r3
 800a14a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	4413      	add	r3, r2
 800a156:	881b      	ldrh	r3, [r3, #0]
 800a158:	b29b      	uxth	r3, r3
 800a15a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a15e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a162:	827b      	strh	r3, [r7, #18]
 800a164:	8a7b      	ldrh	r3, [r7, #18]
 800a166:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a16a:	827b      	strh	r3, [r7, #18]
 800a16c:	8a7b      	ldrh	r3, [r7, #18]
 800a16e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a172:	827b      	strh	r3, [r7, #18]
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	781b      	ldrb	r3, [r3, #0]
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	441a      	add	r2, r3
 800a17e:	8a7b      	ldrh	r3, [r7, #18]
 800a180:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a184:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a188:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a18c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a190:	b29b      	uxth	r3, r3
 800a192:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800a194:	2300      	movs	r3, #0
}
 800a196:	4618      	mov	r0, r3
 800a198:	371c      	adds	r7, #28
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bc80      	pop	{r7}
 800a19e:	4770      	bx	lr

0800a1a0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b083      	sub	sp, #12
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	460b      	mov	r3, r1
 800a1aa:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a1ac:	78fb      	ldrb	r3, [r7, #3]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d103      	bne.n	800a1ba <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2280      	movs	r2, #128	@ 0x80
 800a1b6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800a1ba:	2300      	movs	r3, #0
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	370c      	adds	r7, #12
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bc80      	pop	{r7}
 800a1c4:	4770      	bx	lr

0800a1c6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a1c6:	b480      	push	{r7}
 800a1c8:	b083      	sub	sp, #12
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a1ce:	2300      	movs	r3, #0
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bc80      	pop	{r7}
 800a1d8:	4770      	bx	lr

0800a1da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800a1da:	b480      	push	{r7}
 800a1dc:	b083      	sub	sp, #12
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a1e2:	2300      	movs	r3, #0
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	370c      	adds	r7, #12
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bc80      	pop	{r7}
 800a1ec:	4770      	bx	lr

0800a1ee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a1ee:	b480      	push	{r7}
 800a1f0:	b085      	sub	sp, #20
 800a1f2:	af00      	add	r7, sp, #0
 800a1f4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a1fc:	b29b      	uxth	r3, r3
 800a1fe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a200:	68fb      	ldr	r3, [r7, #12]
}
 800a202:	4618      	mov	r0, r3
 800a204:	3714      	adds	r7, #20
 800a206:	46bd      	mov	sp, r7
 800a208:	bc80      	pop	{r7}
 800a20a:	4770      	bx	lr

0800a20c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800a20c:	b480      	push	{r7}
 800a20e:	b083      	sub	sp, #12
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
 800a214:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a216:	2300      	movs	r3, #0
}
 800a218:	4618      	mov	r0, r3
 800a21a:	370c      	adds	r7, #12
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bc80      	pop	{r7}
 800a220:	4770      	bx	lr

0800a222 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a222:	b480      	push	{r7}
 800a224:	b08b      	sub	sp, #44	@ 0x2c
 800a226:	af00      	add	r7, sp, #0
 800a228:	60f8      	str	r0, [r7, #12]
 800a22a:	60b9      	str	r1, [r7, #8]
 800a22c:	4611      	mov	r1, r2
 800a22e:	461a      	mov	r2, r3
 800a230:	460b      	mov	r3, r1
 800a232:	80fb      	strh	r3, [r7, #6]
 800a234:	4613      	mov	r3, r2
 800a236:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a238:	88bb      	ldrh	r3, [r7, #4]
 800a23a:	3301      	adds	r3, #1
 800a23c:	085b      	lsrs	r3, r3, #1
 800a23e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a248:	88fb      	ldrh	r3, [r7, #6]
 800a24a:	005a      	lsls	r2, r3, #1
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	4413      	add	r3, r2
 800a250:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a254:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	627b      	str	r3, [r7, #36]	@ 0x24
 800a25a:	e01e      	b.n	800a29a <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	781b      	ldrb	r3, [r3, #0]
 800a260:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a262:	69fb      	ldr	r3, [r7, #28]
 800a264:	3301      	adds	r3, #1
 800a266:	781b      	ldrb	r3, [r3, #0]
 800a268:	021b      	lsls	r3, r3, #8
 800a26a:	b21a      	sxth	r2, r3
 800a26c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a270:	4313      	orrs	r3, r2
 800a272:	b21b      	sxth	r3, r3
 800a274:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800a276:	6a3b      	ldr	r3, [r7, #32]
 800a278:	8a7a      	ldrh	r2, [r7, #18]
 800a27a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a27c:	6a3b      	ldr	r3, [r7, #32]
 800a27e:	3302      	adds	r3, #2
 800a280:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a282:	6a3b      	ldr	r3, [r7, #32]
 800a284:	3302      	adds	r3, #2
 800a286:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800a288:	69fb      	ldr	r3, [r7, #28]
 800a28a:	3301      	adds	r3, #1
 800a28c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a28e:	69fb      	ldr	r3, [r7, #28]
 800a290:	3301      	adds	r3, #1
 800a292:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a296:	3b01      	subs	r3, #1
 800a298:	627b      	str	r3, [r7, #36]	@ 0x24
 800a29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d1dd      	bne.n	800a25c <USB_WritePMA+0x3a>
  }
}
 800a2a0:	bf00      	nop
 800a2a2:	bf00      	nop
 800a2a4:	372c      	adds	r7, #44	@ 0x2c
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bc80      	pop	{r7}
 800a2aa:	4770      	bx	lr

0800a2ac <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b08b      	sub	sp, #44	@ 0x2c
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	60f8      	str	r0, [r7, #12]
 800a2b4:	60b9      	str	r1, [r7, #8]
 800a2b6:	4611      	mov	r1, r2
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	460b      	mov	r3, r1
 800a2bc:	80fb      	strh	r3, [r7, #6]
 800a2be:	4613      	mov	r3, r2
 800a2c0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a2c2:	88bb      	ldrh	r3, [r7, #4]
 800a2c4:	085b      	lsrs	r3, r3, #1
 800a2c6:	b29b      	uxth	r3, r3
 800a2c8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a2d2:	88fb      	ldrh	r3, [r7, #6]
 800a2d4:	005a      	lsls	r2, r3, #1
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	4413      	add	r3, r2
 800a2da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a2de:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a2e0:	69bb      	ldr	r3, [r7, #24]
 800a2e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2e4:	e01b      	b.n	800a31e <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a2e6:	6a3b      	ldr	r3, [r7, #32]
 800a2e8:	881b      	ldrh	r3, [r3, #0]
 800a2ea:	b29b      	uxth	r3, r3
 800a2ec:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a2ee:	6a3b      	ldr	r3, [r7, #32]
 800a2f0:	3302      	adds	r3, #2
 800a2f2:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	b2da      	uxtb	r2, r3
 800a2f8:	69fb      	ldr	r3, [r7, #28]
 800a2fa:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a2fc:	69fb      	ldr	r3, [r7, #28]
 800a2fe:	3301      	adds	r3, #1
 800a300:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	0a1b      	lsrs	r3, r3, #8
 800a306:	b2da      	uxtb	r2, r3
 800a308:	69fb      	ldr	r3, [r7, #28]
 800a30a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	3301      	adds	r3, #1
 800a310:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a312:	6a3b      	ldr	r3, [r7, #32]
 800a314:	3302      	adds	r3, #2
 800a316:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800a318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a31a:	3b01      	subs	r3, #1
 800a31c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1e0      	bne.n	800a2e6 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a324:	88bb      	ldrh	r3, [r7, #4]
 800a326:	f003 0301 	and.w	r3, r3, #1
 800a32a:	b29b      	uxth	r3, r3
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d007      	beq.n	800a340 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800a330:	6a3b      	ldr	r3, [r7, #32]
 800a332:	881b      	ldrh	r3, [r3, #0]
 800a334:	b29b      	uxth	r3, r3
 800a336:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	b2da      	uxtb	r2, r3
 800a33c:	69fb      	ldr	r3, [r7, #28]
 800a33e:	701a      	strb	r2, [r3, #0]
  }
}
 800a340:	bf00      	nop
 800a342:	372c      	adds	r7, #44	@ 0x2c
 800a344:	46bd      	mov	sp, r7
 800a346:	bc80      	pop	{r7}
 800a348:	4770      	bx	lr

0800a34a <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 800a34a:	b580      	push	{r7, lr}
 800a34c:	b084      	sub	sp, #16
 800a34e:	af00      	add	r7, sp, #0
 800a350:	6078      	str	r0, [r7, #4]
 800a352:	460b      	mov	r3, r1
 800a354:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a356:	2300      	movs	r3, #0
 800a358:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 800a35a:	2340      	movs	r3, #64	@ 0x40
 800a35c:	2203      	movs	r2, #3
 800a35e:	2181      	movs	r1, #129	@ 0x81
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f004 fc9e 	bl	800eca2 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2201      	movs	r2, #1
 800a36a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 800a36c:	2340      	movs	r3, #64	@ 0x40
 800a36e:	2203      	movs	r2, #3
 800a370:	2101      	movs	r1, #1
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f004 fc95 	bl	800eca2 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 800a380:	2054      	movs	r0, #84	@ 0x54
 800a382:	f004 fda1 	bl	800eec8 <USBD_static_malloc>
 800a386:	4602      	mov	r2, r0
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a394:	2b00      	cmp	r3, #0
 800a396:	d102      	bne.n	800a39e <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 800a398:	2301      	movs	r3, #1
 800a39a:	73fb      	strb	r3, [r7, #15]
 800a39c:	e012      	b.n	800a3c4 <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3a4:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a3b4:	685b      	ldr	r3, [r3, #4]
 800a3b6:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800a3b8:	68ba      	ldr	r2, [r7, #8]
 800a3ba:	2340      	movs	r3, #64	@ 0x40
 800a3bc:	2101      	movs	r1, #1
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f004 fd5f 	bl	800ee82 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 800a3c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	3710      	adds	r7, #16
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}

0800a3ce <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 800a3ce:	b580      	push	{r7, lr}
 800a3d0:	b082      	sub	sp, #8
 800a3d2:	af00      	add	r7, sp, #0
 800a3d4:	6078      	str	r0, [r7, #4]
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 800a3da:	2181      	movs	r1, #129	@ 0x81
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f004 fc86 	bl	800ecee <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 800a3e8:	2101      	movs	r1, #1
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f004 fc7f 	bl	800ecee <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d00e      	beq.n	800a420 <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a408:	689b      	ldr	r3, [r3, #8]
 800a40a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a412:	4618      	mov	r0, r3
 800a414:	f004 fd64 	bl	800eee0 <USBD_static_free>
    pdev->pClassData = NULL;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2200      	movs	r2, #0
 800a41c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }
  return USBD_OK;
 800a420:	2300      	movs	r3, #0
}
 800a422:	4618      	mov	r0, r3
 800a424:	3708      	adds	r7, #8
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
	...

0800a42c <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b098      	sub	sp, #96	@ 0x60
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a43c:	657b      	str	r3, [r7, #84]	@ 0x54
  uint16_t len = 0U;
 800a43e:	2300      	movs	r3, #0
 800a440:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
  uint8_t  *pbuf = NULL;
 800a444:	2300      	movs	r3, #0
 800a446:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint16_t status_info = 0U;
 800a448:	2300      	movs	r3, #0
 800a44a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint8_t ret = USBD_OK;
 800a44e:	2300      	movs	r3, #0
 800a450:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
  uint8_t buffer[USBD_CUSTOMHID_INREPORT_BUF_SIZE];
  int8_t state;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	781b      	ldrb	r3, [r3, #0]
 800a458:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d077      	beq.n	800a550 <USBD_CUSTOM_HID_Setup+0x124>
 800a460:	2b20      	cmp	r3, #32
 800a462:	f040 810a 	bne.w	800a67a <USBD_CUSTOM_HID_Setup+0x24e>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	785b      	ldrb	r3, [r3, #1]
 800a46a:	3b01      	subs	r3, #1
 800a46c:	2b0a      	cmp	r3, #10
 800a46e:	d866      	bhi.n	800a53e <USBD_CUSTOM_HID_Setup+0x112>
 800a470:	a201      	add	r2, pc, #4	@ (adr r2, 800a478 <USBD_CUSTOM_HID_Setup+0x4c>)
 800a472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a476:	bf00      	nop
 800a478:	0800a4fb 	.word	0x0800a4fb
 800a47c:	0800a4d5 	.word	0x0800a4d5
 800a480:	0800a4b3 	.word	0x0800a4b3
 800a484:	0800a53f 	.word	0x0800a53f
 800a488:	0800a53f 	.word	0x0800a53f
 800a48c:	0800a53f 	.word	0x0800a53f
 800a490:	0800a53f 	.word	0x0800a53f
 800a494:	0800a53f 	.word	0x0800a53f
 800a498:	0800a4e5 	.word	0x0800a4e5
 800a49c:	0800a4c3 	.word	0x0800a4c3
 800a4a0:	0800a4a5 	.word	0x0800a4a5
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	885b      	ldrh	r3, [r3, #2]
 800a4a8:	b2db      	uxtb	r3, r3
 800a4aa:	461a      	mov	r2, r3
 800a4ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4ae:	641a      	str	r2, [r3, #64]	@ 0x40
          break;
 800a4b0:	e04d      	b.n	800a54e <USBD_CUSTOM_HID_Setup+0x122>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800a4b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4b4:	3340      	adds	r3, #64	@ 0x40
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f001 f9ce 	bl	800b85c <USBD_CtlSendData>
          break;
 800a4c0:	e045      	b.n	800a54e <USBD_CUSTOM_HID_Setup+0x122>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	885b      	ldrh	r3, [r3, #2]
 800a4c6:	0a1b      	lsrs	r3, r3, #8
 800a4c8:	b29b      	uxth	r3, r3
 800a4ca:	b2db      	uxtb	r3, r3
 800a4cc:	461a      	mov	r2, r3
 800a4ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4d0:	645a      	str	r2, [r3, #68]	@ 0x44
          break;
 800a4d2:	e03c      	b.n	800a54e <USBD_CUSTOM_HID_Setup+0x122>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800a4d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4d6:	3344      	adds	r3, #68	@ 0x44
 800a4d8:	2201      	movs	r2, #1
 800a4da:	4619      	mov	r1, r3
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f001 f9bd 	bl	800b85c <USBD_CtlSendData>
          break;
 800a4e2:	e034      	b.n	800a54e <USBD_CUSTOM_HID_Setup+0x122>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 800a4e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	64da      	str	r2, [r3, #76]	@ 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800a4ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	88db      	ldrh	r3, [r3, #6]
 800a4f0:	461a      	mov	r2, r3
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f001 f9e0 	bl	800b8b8 <USBD_CtlPrepareRx>
          break;
 800a4f8:	e029      	b.n	800a54e <USBD_CUSTOM_HID_Setup+0x122>

        case CUSTOM_HID_REQ_GET_REPORT:
         state = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->GetFeature(req->wValue & 0xff,
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a500:	695b      	ldr	r3, [r3, #20]
 800a502:	683a      	ldr	r2, [r7, #0]
 800a504:	8852      	ldrh	r2, [r2, #2]
 800a506:	b2d0      	uxtb	r0, r2
 800a508:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800a50c:	f107 010c 	add.w	r1, r7, #12
 800a510:	4798      	blx	r3
 800a512:	4603      	mov	r3, r0
 800a514:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
                                                   buffer,
                                                   &len);
         if( state == USBD_OK )
 800a518:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d108      	bne.n	800a532 <USBD_CUSTOM_HID_Setup+0x106>
         {
            USBD_CtlSendData (pdev,
 800a520:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800a524:	f107 030c 	add.w	r3, r7, #12
 800a528:	4619      	mov	r1, r3
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f001 f996 	bl	800b85c <USBD_CtlSendData>
         else
         {
            USBD_CtlError (pdev, req);
            return USBD_FAIL;
         }
         break;
 800a530:	e00d      	b.n	800a54e <USBD_CUSTOM_HID_Setup+0x122>
            USBD_CtlError (pdev, req);
 800a532:	6839      	ldr	r1, [r7, #0]
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f001 f927 	bl	800b788 <USBD_CtlError>
            return USBD_FAIL;
 800a53a:	2302      	movs	r3, #2
 800a53c:	e0a7      	b.n	800a68e <USBD_CUSTOM_HID_Setup+0x262>

        default:
          USBD_CtlError(pdev, req);
 800a53e:	6839      	ldr	r1, [r7, #0]
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f001 f921 	bl	800b788 <USBD_CtlError>
          ret = USBD_FAIL;
 800a546:	2302      	movs	r3, #2
 800a548:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
          break;
 800a54c:	bf00      	nop
      }
      break;
 800a54e:	e09c      	b.n	800a68a <USBD_CUSTOM_HID_Setup+0x25e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	785b      	ldrb	r3, [r3, #1]
 800a554:	2b0b      	cmp	r3, #11
 800a556:	f200 8087 	bhi.w	800a668 <USBD_CUSTOM_HID_Setup+0x23c>
 800a55a:	a201      	add	r2, pc, #4	@ (adr r2, 800a560 <USBD_CUSTOM_HID_Setup+0x134>)
 800a55c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a560:	0800a591 	.word	0x0800a591
 800a564:	0800a669 	.word	0x0800a669
 800a568:	0800a669 	.word	0x0800a669
 800a56c:	0800a669 	.word	0x0800a669
 800a570:	0800a669 	.word	0x0800a669
 800a574:	0800a669 	.word	0x0800a669
 800a578:	0800a5bb 	.word	0x0800a5bb
 800a57c:	0800a669 	.word	0x0800a669
 800a580:	0800a669 	.word	0x0800a669
 800a584:	0800a669 	.word	0x0800a669
 800a588:	0800a617 	.word	0x0800a617
 800a58c:	0800a641 	.word	0x0800a641
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a596:	2b03      	cmp	r3, #3
 800a598:	d107      	bne.n	800a5aa <USBD_CUSTOM_HID_Setup+0x17e>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a59a:	f107 034e 	add.w	r3, r7, #78	@ 0x4e
 800a59e:	2202      	movs	r2, #2
 800a5a0:	4619      	mov	r1, r3
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f001 f95a 	bl	800b85c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a5a8:	e066      	b.n	800a678 <USBD_CUSTOM_HID_Setup+0x24c>
            USBD_CtlError(pdev, req);
 800a5aa:	6839      	ldr	r1, [r7, #0]
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f001 f8eb 	bl	800b788 <USBD_CtlError>
            ret = USBD_FAIL;
 800a5b2:	2302      	movs	r3, #2
 800a5b4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
          break;
 800a5b8:	e05e      	b.n	800a678 <USBD_CUSTOM_HID_Setup+0x24c>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	885b      	ldrh	r3, [r3, #2]
 800a5be:	0a1b      	lsrs	r3, r3, #8
 800a5c0:	b29b      	uxth	r3, r3
 800a5c2:	2b22      	cmp	r3, #34	@ 0x22
 800a5c4:	d10f      	bne.n	800a5e6 <USBD_CUSTOM_HID_Setup+0x1ba>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	88db      	ldrh	r3, [r3, #6]
 800a5ca:	f240 32f6 	movw	r2, #1014	@ 0x3f6
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	bf28      	it	cs
 800a5d2:	4613      	movcs	r3, r2
 800a5d4:	b29b      	uxth	r3, r3
 800a5d6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a5e4:	e00f      	b.n	800a606 <USBD_CUSTOM_HID_Setup+0x1da>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	885b      	ldrh	r3, [r3, #2]
 800a5ea:	0a1b      	lsrs	r3, r3, #8
 800a5ec:	b29b      	uxth	r3, r3
 800a5ee:	2b21      	cmp	r3, #33	@ 0x21
 800a5f0:	d109      	bne.n	800a606 <USBD_CUSTOM_HID_Setup+0x1da>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 800a5f2:	4b29      	ldr	r3, [pc, #164]	@ (800a698 <USBD_CUSTOM_HID_Setup+0x26c>)
 800a5f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	88db      	ldrh	r3, [r3, #6]
 800a5fa:	2b09      	cmp	r3, #9
 800a5fc:	bf28      	it	cs
 800a5fe:	2309      	movcs	r3, #9
 800a600:	b29b      	uxth	r3, r3
 800a602:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 800a606:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800a60a:	461a      	mov	r2, r3
 800a60c:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f001 f924 	bl	800b85c <USBD_CtlSendData>
          break;
 800a614:	e030      	b.n	800a678 <USBD_CUSTOM_HID_Setup+0x24c>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a61c:	2b03      	cmp	r3, #3
 800a61e:	d107      	bne.n	800a630 <USBD_CUSTOM_HID_Setup+0x204>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800a620:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a622:	3348      	adds	r3, #72	@ 0x48
 800a624:	2201      	movs	r2, #1
 800a626:	4619      	mov	r1, r3
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f001 f917 	bl	800b85c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a62e:	e023      	b.n	800a678 <USBD_CUSTOM_HID_Setup+0x24c>
            USBD_CtlError(pdev, req);
 800a630:	6839      	ldr	r1, [r7, #0]
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f001 f8a8 	bl	800b788 <USBD_CtlError>
            ret = USBD_FAIL;
 800a638:	2302      	movs	r3, #2
 800a63a:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
          break;
 800a63e:	e01b      	b.n	800a678 <USBD_CUSTOM_HID_Setup+0x24c>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a646:	2b03      	cmp	r3, #3
 800a648:	d106      	bne.n	800a658 <USBD_CUSTOM_HID_Setup+0x22c>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	885b      	ldrh	r3, [r3, #2]
 800a64e:	b2db      	uxtb	r3, r3
 800a650:	461a      	mov	r2, r3
 800a652:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a654:	649a      	str	r2, [r3, #72]	@ 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a656:	e00f      	b.n	800a678 <USBD_CUSTOM_HID_Setup+0x24c>
            USBD_CtlError(pdev, req);
 800a658:	6839      	ldr	r1, [r7, #0]
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f001 f894 	bl	800b788 <USBD_CtlError>
            ret = USBD_FAIL;
 800a660:	2302      	movs	r3, #2
 800a662:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
          break;
 800a666:	e007      	b.n	800a678 <USBD_CUSTOM_HID_Setup+0x24c>

        default:
          USBD_CtlError(pdev, req);
 800a668:	6839      	ldr	r1, [r7, #0]
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f001 f88c 	bl	800b788 <USBD_CtlError>
          ret = USBD_FAIL;
 800a670:	2302      	movs	r3, #2
 800a672:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
          break;
 800a676:	bf00      	nop
      }
      break;
 800a678:	e007      	b.n	800a68a <USBD_CUSTOM_HID_Setup+0x25e>

    default:
      USBD_CtlError(pdev, req);
 800a67a:	6839      	ldr	r1, [r7, #0]
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f001 f883 	bl	800b788 <USBD_CtlError>
      ret = USBD_FAIL;
 800a682:	2302      	movs	r3, #2
 800a684:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
      break;
 800a688:	bf00      	nop
  }
  return ret;
 800a68a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3760      	adds	r7, #96	@ 0x60
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}
 800a696:	bf00      	nop
 800a698:	200000e4 	.word	0x200000e4

0800a69c <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b086      	sub	sp, #24
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	60f8      	str	r0, [r7, #12]
 800a6a4:	60b9      	str	r1, [r7, #8]
 800a6a6:	4613      	mov	r3, r2
 800a6a8:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6b0:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6b8:	2b03      	cmp	r3, #3
 800a6ba:	d111      	bne.n	800a6e0 <USBD_CUSTOM_HID_SendReport+0x44>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800a6bc:	697b      	ldr	r3, [r7, #20]
 800a6be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d10a      	bne.n	800a6dc <USBD_CUSTOM_HID_SendReport+0x40>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	2201      	movs	r2, #1
 800a6ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 800a6ce:	88fb      	ldrh	r3, [r7, #6]
 800a6d0:	68ba      	ldr	r2, [r7, #8]
 800a6d2:	2181      	movs	r1, #129	@ 0x81
 800a6d4:	68f8      	ldr	r0, [r7, #12]
 800a6d6:	f004 fbb1 	bl	800ee3c <USBD_LL_Transmit>
 800a6da:	e001      	b.n	800a6e0 <USBD_CUSTOM_HID_SendReport+0x44>
    }
    else
    {
      return USBD_BUSY;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	e000      	b.n	800a6e2 <USBD_CUSTOM_HID_SendReport+0x46>
    }
  }
  return USBD_OK;
 800a6e0:	2300      	movs	r3, #0
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3718      	adds	r7, #24
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
	...

0800a6ec <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b083      	sub	sp, #12
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2229      	movs	r2, #41	@ 0x29
 800a6f8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 800a6fa:	4b03      	ldr	r3, [pc, #12]	@ (800a708 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	370c      	adds	r7, #12
 800a700:	46bd      	mov	sp, r7
 800a702:	bc80      	pop	{r7}
 800a704:	4770      	bx	lr
 800a706:	bf00      	nop
 800a708:	20000060 	.word	0x20000060

0800a70c <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b083      	sub	sp, #12
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2229      	movs	r2, #41	@ 0x29
 800a718:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 800a71a:	4b03      	ldr	r3, [pc, #12]	@ (800a728 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	370c      	adds	r7, #12
 800a720:	46bd      	mov	sp, r7
 800a722:	bc80      	pop	{r7}
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	2000008c 	.word	0x2000008c

0800a72c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b083      	sub	sp, #12
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2229      	movs	r2, #41	@ 0x29
 800a738:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800a73a:	4b03      	ldr	r3, [pc, #12]	@ (800a748 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	370c      	adds	r7, #12
 800a740:	46bd      	mov	sp, r7
 800a742:	bc80      	pop	{r7}
 800a744:	4770      	bx	lr
 800a746:	bf00      	nop
 800a748:	200000b8 	.word	0x200000b8

0800a74c <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 800a74c:	b480      	push	{r7}
 800a74e:	b083      	sub	sp, #12
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	460b      	mov	r3, r1
 800a756:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a75e:	2200      	movs	r2, #0
 800a760:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return USBD_OK;
 800a764:	2300      	movs	r3, #0
}
 800a766:	4618      	mov	r0, r3
 800a768:	370c      	adds	r7, #12
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bc80      	pop	{r7}
 800a76e:	4770      	bx	lr

0800a770 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b084      	sub	sp, #16
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	460b      	mov	r3, r1
 800a77a:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a782:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a78a:	68db      	ldr	r3, [r3, #12]
 800a78c:	68fa      	ldr	r2, [r7, #12]
 800a78e:	7810      	ldrb	r0, [r2, #0]
                                                            &hhid->Report_buf[1]);
 800a790:	68fa      	ldr	r2, [r7, #12]
 800a792:	3201      	adds	r2, #1
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800a794:	b2d2      	uxtb	r2, r2
 800a796:	4611      	mov	r1, r2
 800a798:	4798      	blx	r3

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800a79a:	68fa      	ldr	r2, [r7, #12]
 800a79c:	2340      	movs	r3, #64	@ 0x40
 800a79e:	2101      	movs	r1, #1
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f004 fb6e 	bl	800ee82 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 800a7a6:	2300      	movs	r3, #0
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	3710      	adds	r7, #16
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bd80      	pop	{r7, pc}

0800a7b0 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b084      	sub	sp, #16
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7be:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d10c      	bne.n	800a7e2 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->SetFeature(hhid->Report_buf[0],
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a7ce:	691b      	ldr	r3, [r3, #16]
 800a7d0:	68fa      	ldr	r2, [r7, #12]
 800a7d2:	7810      	ldrb	r0, [r2, #0]
 800a7d4:	68fa      	ldr	r2, [r7, #12]
 800a7d6:	3201      	adds	r2, #1
 800a7d8:	4611      	mov	r1, r2
 800a7da:	4798      	blx	r3
                                                              &hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return USBD_OK;
 800a7e2:	2300      	movs	r3, #0
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3710      	adds	r7, #16
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b083      	sub	sp, #12
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	220a      	movs	r2, #10
 800a7f8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800a7fa:	4b03      	ldr	r3, [pc, #12]	@ (800a808 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	370c      	adds	r7, #12
 800a800:	46bd      	mov	sp, r7
 800a802:	bc80      	pop	{r7}
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop
 800a808:	200000f0 	.word	0x200000f0

0800a80c <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b085      	sub	sp, #20
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a816:	2302      	movs	r3, #2
 800a818:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d005      	beq.n	800a82c <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	683a      	ldr	r2, [r7, #0]
 800a824:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 800a828:	2300      	movs	r3, #0
 800a82a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a82c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3714      	adds	r7, #20
 800a832:	46bd      	mov	sp, r7
 800a834:	bc80      	pop	{r7}
 800a836:	4770      	bx	lr

0800a838 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b084      	sub	sp, #16
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	60f8      	str	r0, [r7, #12]
 800a840:	60b9      	str	r1, [r7, #8]
 800a842:	4613      	mov	r3, r2
 800a844:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d101      	bne.n	800a850 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a84c:	2302      	movs	r3, #2
 800a84e:	e01a      	b.n	800a886 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a856:	2b00      	cmp	r3, #0
 800a858:	d003      	beq.n	800a862 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2200      	movs	r2, #0
 800a85e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d003      	beq.n	800a870 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	68ba      	ldr	r2, [r7, #8]
 800a86c:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	2201      	movs	r2, #1
 800a874:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	79fa      	ldrb	r2, [r7, #7]
 800a87c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a87e:	68f8      	ldr	r0, [r7, #12]
 800a880:	f004 f9a4 	bl	800ebcc <USBD_LL_Init>

  return USBD_OK;
 800a884:	2300      	movs	r3, #0
}
 800a886:	4618      	mov	r0, r3
 800a888:	3710      	adds	r7, #16
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a88e:	b480      	push	{r7}
 800a890:	b085      	sub	sp, #20
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
 800a896:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a898:	2300      	movs	r3, #0
 800a89a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d006      	beq.n	800a8b0 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	683a      	ldr	r2, [r7, #0]
 800a8a6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	73fb      	strb	r3, [r7, #15]
 800a8ae:	e001      	b.n	800a8b4 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a8b0:	2302      	movs	r3, #2
 800a8b2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a8b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3714      	adds	r7, #20
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bc80      	pop	{r7}
 800a8be:	4770      	bx	lr

0800a8c0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a8c8:	6878      	ldr	r0, [r7, #4]
 800a8ca:	f004 f9cf 	bl	800ec6c <USBD_LL_Start>

  return USBD_OK;
 800a8ce:	2300      	movs	r3, #0
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3708      	adds	r7, #8
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}

0800a8d8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b083      	sub	sp, #12
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a8e0:	2300      	movs	r3, #0
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	370c      	adds	r7, #12
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bc80      	pop	{r7}
 800a8ea:	4770      	bx	lr

0800a8ec <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b084      	sub	sp, #16
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
 800a8f4:	460b      	mov	r3, r1
 800a8f6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a8f8:	2302      	movs	r3, #2
 800a8fa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a902:	2b00      	cmp	r3, #0
 800a904:	d00c      	beq.n	800a920 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	78fa      	ldrb	r2, [r7, #3]
 800a910:	4611      	mov	r1, r2
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	4798      	blx	r3
 800a916:	4603      	mov	r3, r0
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d101      	bne.n	800a920 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a91c:	2300      	movs	r3, #0
 800a91e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a920:	7bfb      	ldrb	r3, [r7, #15]
}
 800a922:	4618      	mov	r0, r3
 800a924:	3710      	adds	r7, #16
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}

0800a92a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a92a:	b580      	push	{r7, lr}
 800a92c:	b082      	sub	sp, #8
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
 800a932:	460b      	mov	r3, r1
 800a934:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	78fa      	ldrb	r2, [r7, #3]
 800a940:	4611      	mov	r1, r2
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	4798      	blx	r3

  return USBD_OK;
 800a946:	2300      	movs	r3, #0
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3708      	adds	r7, #8
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b082      	sub	sp, #8
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a960:	6839      	ldr	r1, [r7, #0]
 800a962:	4618      	mov	r0, r3
 800a964:	f000 fed7 	bl	800b716 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2201      	movs	r2, #1
 800a96c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a976:	461a      	mov	r2, r3
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a984:	f003 031f 	and.w	r3, r3, #31
 800a988:	2b02      	cmp	r3, #2
 800a98a:	d016      	beq.n	800a9ba <USBD_LL_SetupStage+0x6a>
 800a98c:	2b02      	cmp	r3, #2
 800a98e:	d81c      	bhi.n	800a9ca <USBD_LL_SetupStage+0x7a>
 800a990:	2b00      	cmp	r3, #0
 800a992:	d002      	beq.n	800a99a <USBD_LL_SetupStage+0x4a>
 800a994:	2b01      	cmp	r3, #1
 800a996:	d008      	beq.n	800a9aa <USBD_LL_SetupStage+0x5a>
 800a998:	e017      	b.n	800a9ca <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a9a0:	4619      	mov	r1, r3
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 f9ca 	bl	800ad3c <USBD_StdDevReq>
      break;
 800a9a8:	e01a      	b.n	800a9e0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f000 fa2c 	bl	800ae10 <USBD_StdItfReq>
      break;
 800a9b8:	e012      	b.n	800a9e0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a9c0:	4619      	mov	r1, r3
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f000 fa6c 	bl	800aea0 <USBD_StdEPReq>
      break;
 800a9c8:	e00a      	b.n	800a9e0 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a9d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a9d4:	b2db      	uxtb	r3, r3
 800a9d6:	4619      	mov	r1, r3
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f004 f9a7 	bl	800ed2c <USBD_LL_StallEP>
      break;
 800a9de:	bf00      	nop
  }

  return USBD_OK;
 800a9e0:	2300      	movs	r3, #0
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3708      	adds	r7, #8
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b086      	sub	sp, #24
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	60f8      	str	r0, [r7, #12]
 800a9f2:	460b      	mov	r3, r1
 800a9f4:	607a      	str	r2, [r7, #4]
 800a9f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a9f8:	7afb      	ldrb	r3, [r7, #11]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d14b      	bne.n	800aa96 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800aa04:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aa0c:	2b03      	cmp	r3, #3
 800aa0e:	d134      	bne.n	800aa7a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	68da      	ldr	r2, [r3, #12]
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	691b      	ldr	r3, [r3, #16]
 800aa18:	429a      	cmp	r2, r3
 800aa1a:	d919      	bls.n	800aa50 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	68da      	ldr	r2, [r3, #12]
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	691b      	ldr	r3, [r3, #16]
 800aa24:	1ad2      	subs	r2, r2, r3
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa2a:	697b      	ldr	r3, [r7, #20]
 800aa2c:	68da      	ldr	r2, [r3, #12]
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d203      	bcs.n	800aa3e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800aa3a:	b29b      	uxth	r3, r3
 800aa3c:	e002      	b.n	800aa44 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	461a      	mov	r2, r3
 800aa46:	6879      	ldr	r1, [r7, #4]
 800aa48:	68f8      	ldr	r0, [r7, #12]
 800aa4a:	f000 ff53 	bl	800b8f4 <USBD_CtlContinueRx>
 800aa4e:	e038      	b.n	800aac2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa56:	691b      	ldr	r3, [r3, #16]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d00a      	beq.n	800aa72 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa62:	2b03      	cmp	r3, #3
 800aa64:	d105      	bne.n	800aa72 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	68f8      	ldr	r0, [r7, #12]
 800aa70:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800aa72:	68f8      	ldr	r0, [r7, #12]
 800aa74:	f000 ff50 	bl	800b918 <USBD_CtlSendStatus>
 800aa78:	e023      	b.n	800aac2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aa80:	2b05      	cmp	r3, #5
 800aa82:	d11e      	bne.n	800aac2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2200      	movs	r2, #0
 800aa88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	f004 f94c 	bl	800ed2c <USBD_LL_StallEP>
 800aa94:	e015      	b.n	800aac2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa9c:	699b      	ldr	r3, [r3, #24]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00d      	beq.n	800aabe <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800aaa8:	2b03      	cmp	r3, #3
 800aaaa:	d108      	bne.n	800aabe <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aab2:	699b      	ldr	r3, [r3, #24]
 800aab4:	7afa      	ldrb	r2, [r7, #11]
 800aab6:	4611      	mov	r1, r2
 800aab8:	68f8      	ldr	r0, [r7, #12]
 800aaba:	4798      	blx	r3
 800aabc:	e001      	b.n	800aac2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800aabe:	2302      	movs	r3, #2
 800aac0:	e000      	b.n	800aac4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800aac2:	2300      	movs	r3, #0
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3718      	adds	r7, #24
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b086      	sub	sp, #24
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	60f8      	str	r0, [r7, #12]
 800aad4:	460b      	mov	r3, r1
 800aad6:	607a      	str	r2, [r7, #4]
 800aad8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800aada:	7afb      	ldrb	r3, [r7, #11]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d17f      	bne.n	800abe0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	3314      	adds	r3, #20
 800aae4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aaec:	2b02      	cmp	r3, #2
 800aaee:	d15c      	bne.n	800abaa <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	68da      	ldr	r2, [r3, #12]
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	691b      	ldr	r3, [r3, #16]
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d915      	bls.n	800ab28 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	68da      	ldr	r2, [r3, #12]
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	691b      	ldr	r3, [r3, #16]
 800ab04:	1ad2      	subs	r2, r2, r3
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	68db      	ldr	r3, [r3, #12]
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	461a      	mov	r2, r3
 800ab12:	6879      	ldr	r1, [r7, #4]
 800ab14:	68f8      	ldr	r0, [r7, #12]
 800ab16:	f000 febd 	bl	800b894 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	2100      	movs	r1, #0
 800ab20:	68f8      	ldr	r0, [r7, #12]
 800ab22:	f004 f9ae 	bl	800ee82 <USBD_LL_PrepareReceive>
 800ab26:	e04e      	b.n	800abc6 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	689b      	ldr	r3, [r3, #8]
 800ab2c:	697a      	ldr	r2, [r7, #20]
 800ab2e:	6912      	ldr	r2, [r2, #16]
 800ab30:	fbb3 f1f2 	udiv	r1, r3, r2
 800ab34:	fb01 f202 	mul.w	r2, r1, r2
 800ab38:	1a9b      	subs	r3, r3, r2
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d11c      	bne.n	800ab78 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	689a      	ldr	r2, [r3, #8]
 800ab42:	697b      	ldr	r3, [r7, #20]
 800ab44:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d316      	bcc.n	800ab78 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	689a      	ldr	r2, [r3, #8]
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d20f      	bcs.n	800ab78 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ab58:	2200      	movs	r2, #0
 800ab5a:	2100      	movs	r1, #0
 800ab5c:	68f8      	ldr	r0, [r7, #12]
 800ab5e:	f000 fe99 	bl	800b894 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2200      	movs	r2, #0
 800ab66:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	2100      	movs	r1, #0
 800ab70:	68f8      	ldr	r0, [r7, #12]
 800ab72:	f004 f986 	bl	800ee82 <USBD_LL_PrepareReceive>
 800ab76:	e026      	b.n	800abc6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d00a      	beq.n	800ab9a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab8a:	2b03      	cmp	r3, #3
 800ab8c:	d105      	bne.n	800ab9a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab94:	68db      	ldr	r3, [r3, #12]
 800ab96:	68f8      	ldr	r0, [r7, #12]
 800ab98:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800ab9a:	2180      	movs	r1, #128	@ 0x80
 800ab9c:	68f8      	ldr	r0, [r7, #12]
 800ab9e:	f004 f8c5 	bl	800ed2c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800aba2:	68f8      	ldr	r0, [r7, #12]
 800aba4:	f000 fecb 	bl	800b93e <USBD_CtlReceiveStatus>
 800aba8:	e00d      	b.n	800abc6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800abb0:	2b04      	cmp	r3, #4
 800abb2:	d004      	beq.n	800abbe <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d103      	bne.n	800abc6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800abbe:	2180      	movs	r1, #128	@ 0x80
 800abc0:	68f8      	ldr	r0, [r7, #12]
 800abc2:	f004 f8b3 	bl	800ed2c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800abcc:	2b01      	cmp	r3, #1
 800abce:	d11d      	bne.n	800ac0c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800abd0:	68f8      	ldr	r0, [r7, #12]
 800abd2:	f7ff fe81 	bl	800a8d8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2200      	movs	r2, #0
 800abda:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800abde:	e015      	b.n	800ac0c <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abe6:	695b      	ldr	r3, [r3, #20]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d00d      	beq.n	800ac08 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800abf2:	2b03      	cmp	r3, #3
 800abf4:	d108      	bne.n	800ac08 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abfc:	695b      	ldr	r3, [r3, #20]
 800abfe:	7afa      	ldrb	r2, [r7, #11]
 800ac00:	4611      	mov	r1, r2
 800ac02:	68f8      	ldr	r0, [r7, #12]
 800ac04:	4798      	blx	r3
 800ac06:	e001      	b.n	800ac0c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ac08:	2302      	movs	r3, #2
 800ac0a:	e000      	b.n	800ac0e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800ac0c:	2300      	movs	r3, #0
}
 800ac0e:	4618      	mov	r0, r3
 800ac10:	3718      	adds	r7, #24
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}

0800ac16 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ac16:	b580      	push	{r7, lr}
 800ac18:	b082      	sub	sp, #8
 800ac1a:	af00      	add	r7, sp, #0
 800ac1c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac1e:	2340      	movs	r3, #64	@ 0x40
 800ac20:	2200      	movs	r2, #0
 800ac22:	2100      	movs	r1, #0
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f004 f83c 	bl	800eca2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	2201      	movs	r2, #1
 800ac2e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2240      	movs	r2, #64	@ 0x40
 800ac36:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac3a:	2340      	movs	r3, #64	@ 0x40
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	2180      	movs	r1, #128	@ 0x80
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f004 f82e 	bl	800eca2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2201      	movs	r2, #1
 800ac4a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2240      	movs	r2, #64	@ 0x40
 800ac50:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2201      	movs	r2, #1
 800ac56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2200      	movs	r2, #0
 800ac66:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d009      	beq.n	800ac8e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	6852      	ldr	r2, [r2, #4]
 800ac86:	b2d2      	uxtb	r2, r2
 800ac88:	4611      	mov	r1, r2
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	4798      	blx	r3
  }

  return USBD_OK;
 800ac8e:	2300      	movs	r3, #0
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	3708      	adds	r7, #8
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ac98:	b480      	push	{r7}
 800ac9a:	b083      	sub	sp, #12
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	460b      	mov	r3, r1
 800aca2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	78fa      	ldrb	r2, [r7, #3]
 800aca8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800acaa:	2300      	movs	r3, #0
}
 800acac:	4618      	mov	r0, r3
 800acae:	370c      	adds	r7, #12
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bc80      	pop	{r7}
 800acb4:	4770      	bx	lr

0800acb6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800acb6:	b480      	push	{r7}
 800acb8:	b083      	sub	sp, #12
 800acba:	af00      	add	r7, sp, #0
 800acbc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2204      	movs	r2, #4
 800acce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800acd2:	2300      	movs	r3, #0
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	370c      	adds	r7, #12
 800acd8:	46bd      	mov	sp, r7
 800acda:	bc80      	pop	{r7}
 800acdc:	4770      	bx	lr

0800acde <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800acde:	b480      	push	{r7}
 800ace0:	b083      	sub	sp, #12
 800ace2:	af00      	add	r7, sp, #0
 800ace4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acec:	2b04      	cmp	r3, #4
 800acee:	d105      	bne.n	800acfc <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800acfc:	2300      	movs	r3, #0
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	370c      	adds	r7, #12
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bc80      	pop	{r7}
 800ad06:	4770      	bx	lr

0800ad08 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b082      	sub	sp, #8
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad16:	2b03      	cmp	r3, #3
 800ad18:	d10b      	bne.n	800ad32 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad20:	69db      	ldr	r3, [r3, #28]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d005      	beq.n	800ad32 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad2c:	69db      	ldr	r3, [r3, #28]
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ad32:	2300      	movs	r3, #0
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3708      	adds	r7, #8
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b084      	sub	sp, #16
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad46:	2300      	movs	r3, #0
 800ad48:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	781b      	ldrb	r3, [r3, #0]
 800ad4e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ad52:	2b40      	cmp	r3, #64	@ 0x40
 800ad54:	d005      	beq.n	800ad62 <USBD_StdDevReq+0x26>
 800ad56:	2b40      	cmp	r3, #64	@ 0x40
 800ad58:	d84f      	bhi.n	800adfa <USBD_StdDevReq+0xbe>
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d009      	beq.n	800ad72 <USBD_StdDevReq+0x36>
 800ad5e:	2b20      	cmp	r3, #32
 800ad60:	d14b      	bne.n	800adfa <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad68:	689b      	ldr	r3, [r3, #8]
 800ad6a:	6839      	ldr	r1, [r7, #0]
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	4798      	blx	r3
      break;
 800ad70:	e048      	b.n	800ae04 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	785b      	ldrb	r3, [r3, #1]
 800ad76:	2b09      	cmp	r3, #9
 800ad78:	d839      	bhi.n	800adee <USBD_StdDevReq+0xb2>
 800ad7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ad80 <USBD_StdDevReq+0x44>)
 800ad7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad80:	0800add1 	.word	0x0800add1
 800ad84:	0800ade5 	.word	0x0800ade5
 800ad88:	0800adef 	.word	0x0800adef
 800ad8c:	0800addb 	.word	0x0800addb
 800ad90:	0800adef 	.word	0x0800adef
 800ad94:	0800adb3 	.word	0x0800adb3
 800ad98:	0800ada9 	.word	0x0800ada9
 800ad9c:	0800adef 	.word	0x0800adef
 800ada0:	0800adc7 	.word	0x0800adc7
 800ada4:	0800adbd 	.word	0x0800adbd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ada8:	6839      	ldr	r1, [r7, #0]
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 f9dc 	bl	800b168 <USBD_GetDescriptor>
          break;
 800adb0:	e022      	b.n	800adf8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800adb2:	6839      	ldr	r1, [r7, #0]
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f000 fb3f 	bl	800b438 <USBD_SetAddress>
          break;
 800adba:	e01d      	b.n	800adf8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800adbc:	6839      	ldr	r1, [r7, #0]
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 fb7e 	bl	800b4c0 <USBD_SetConfig>
          break;
 800adc4:	e018      	b.n	800adf8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800adc6:	6839      	ldr	r1, [r7, #0]
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f000 fc07 	bl	800b5dc <USBD_GetConfig>
          break;
 800adce:	e013      	b.n	800adf8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800add0:	6839      	ldr	r1, [r7, #0]
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 fc37 	bl	800b646 <USBD_GetStatus>
          break;
 800add8:	e00e      	b.n	800adf8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800adda:	6839      	ldr	r1, [r7, #0]
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f000 fc65 	bl	800b6ac <USBD_SetFeature>
          break;
 800ade2:	e009      	b.n	800adf8 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ade4:	6839      	ldr	r1, [r7, #0]
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f000 fc74 	bl	800b6d4 <USBD_ClrFeature>
          break;
 800adec:	e004      	b.n	800adf8 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800adee:	6839      	ldr	r1, [r7, #0]
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f000 fcc9 	bl	800b788 <USBD_CtlError>
          break;
 800adf6:	bf00      	nop
      }
      break;
 800adf8:	e004      	b.n	800ae04 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800adfa:	6839      	ldr	r1, [r7, #0]
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f000 fcc3 	bl	800b788 <USBD_CtlError>
      break;
 800ae02:	bf00      	nop
  }

  return ret;
 800ae04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3710      	adds	r7, #16
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}
 800ae0e:	bf00      	nop

0800ae10 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b084      	sub	sp, #16
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	781b      	ldrb	r3, [r3, #0]
 800ae22:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ae26:	2b40      	cmp	r3, #64	@ 0x40
 800ae28:	d005      	beq.n	800ae36 <USBD_StdItfReq+0x26>
 800ae2a:	2b40      	cmp	r3, #64	@ 0x40
 800ae2c:	d82e      	bhi.n	800ae8c <USBD_StdItfReq+0x7c>
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d001      	beq.n	800ae36 <USBD_StdItfReq+0x26>
 800ae32:	2b20      	cmp	r3, #32
 800ae34:	d12a      	bne.n	800ae8c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae3c:	3b01      	subs	r3, #1
 800ae3e:	2b02      	cmp	r3, #2
 800ae40:	d81d      	bhi.n	800ae7e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	889b      	ldrh	r3, [r3, #4]
 800ae46:	b2db      	uxtb	r3, r3
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	d813      	bhi.n	800ae74 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae52:	689b      	ldr	r3, [r3, #8]
 800ae54:	6839      	ldr	r1, [r7, #0]
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	4798      	blx	r3
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	88db      	ldrh	r3, [r3, #6]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d110      	bne.n	800ae88 <USBD_StdItfReq+0x78>
 800ae66:	7bfb      	ldrb	r3, [r7, #15]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d10d      	bne.n	800ae88 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800ae6c:	6878      	ldr	r0, [r7, #4]
 800ae6e:	f000 fd53 	bl	800b918 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ae72:	e009      	b.n	800ae88 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800ae74:	6839      	ldr	r1, [r7, #0]
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f000 fc86 	bl	800b788 <USBD_CtlError>
          break;
 800ae7c:	e004      	b.n	800ae88 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800ae7e:	6839      	ldr	r1, [r7, #0]
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f000 fc81 	bl	800b788 <USBD_CtlError>
          break;
 800ae86:	e000      	b.n	800ae8a <USBD_StdItfReq+0x7a>
          break;
 800ae88:	bf00      	nop
      }
      break;
 800ae8a:	e004      	b.n	800ae96 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800ae8c:	6839      	ldr	r1, [r7, #0]
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f000 fc7a 	bl	800b788 <USBD_CtlError>
      break;
 800ae94:	bf00      	nop
  }

  return USBD_OK;
 800ae96:	2300      	movs	r3, #0
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3710      	adds	r7, #16
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}

0800aea0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b084      	sub	sp, #16
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	889b      	ldrh	r3, [r3, #4]
 800aeb2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	781b      	ldrb	r3, [r3, #0]
 800aeb8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aebc:	2b40      	cmp	r3, #64	@ 0x40
 800aebe:	d007      	beq.n	800aed0 <USBD_StdEPReq+0x30>
 800aec0:	2b40      	cmp	r3, #64	@ 0x40
 800aec2:	f200 8146 	bhi.w	800b152 <USBD_StdEPReq+0x2b2>
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d00a      	beq.n	800aee0 <USBD_StdEPReq+0x40>
 800aeca:	2b20      	cmp	r3, #32
 800aecc:	f040 8141 	bne.w	800b152 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aed6:	689b      	ldr	r3, [r3, #8]
 800aed8:	6839      	ldr	r1, [r7, #0]
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	4798      	blx	r3
      break;
 800aede:	e13d      	b.n	800b15c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	781b      	ldrb	r3, [r3, #0]
 800aee4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aee8:	2b20      	cmp	r3, #32
 800aeea:	d10a      	bne.n	800af02 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aef2:	689b      	ldr	r3, [r3, #8]
 800aef4:	6839      	ldr	r1, [r7, #0]
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	4798      	blx	r3
 800aefa:	4603      	mov	r3, r0
 800aefc:	73fb      	strb	r3, [r7, #15]

        return ret;
 800aefe:	7bfb      	ldrb	r3, [r7, #15]
 800af00:	e12d      	b.n	800b15e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	785b      	ldrb	r3, [r3, #1]
 800af06:	2b03      	cmp	r3, #3
 800af08:	d007      	beq.n	800af1a <USBD_StdEPReq+0x7a>
 800af0a:	2b03      	cmp	r3, #3
 800af0c:	f300 811b 	bgt.w	800b146 <USBD_StdEPReq+0x2a6>
 800af10:	2b00      	cmp	r3, #0
 800af12:	d072      	beq.n	800affa <USBD_StdEPReq+0x15a>
 800af14:	2b01      	cmp	r3, #1
 800af16:	d03a      	beq.n	800af8e <USBD_StdEPReq+0xee>
 800af18:	e115      	b.n	800b146 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af20:	2b02      	cmp	r3, #2
 800af22:	d002      	beq.n	800af2a <USBD_StdEPReq+0x8a>
 800af24:	2b03      	cmp	r3, #3
 800af26:	d015      	beq.n	800af54 <USBD_StdEPReq+0xb4>
 800af28:	e02b      	b.n	800af82 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af2a:	7bbb      	ldrb	r3, [r7, #14]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00c      	beq.n	800af4a <USBD_StdEPReq+0xaa>
 800af30:	7bbb      	ldrb	r3, [r7, #14]
 800af32:	2b80      	cmp	r3, #128	@ 0x80
 800af34:	d009      	beq.n	800af4a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800af36:	7bbb      	ldrb	r3, [r7, #14]
 800af38:	4619      	mov	r1, r3
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f003 fef6 	bl	800ed2c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800af40:	2180      	movs	r1, #128	@ 0x80
 800af42:	6878      	ldr	r0, [r7, #4]
 800af44:	f003 fef2 	bl	800ed2c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800af48:	e020      	b.n	800af8c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800af4a:	6839      	ldr	r1, [r7, #0]
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f000 fc1b 	bl	800b788 <USBD_CtlError>
              break;
 800af52:	e01b      	b.n	800af8c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	885b      	ldrh	r3, [r3, #2]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d10e      	bne.n	800af7a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800af5c:	7bbb      	ldrb	r3, [r7, #14]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d00b      	beq.n	800af7a <USBD_StdEPReq+0xda>
 800af62:	7bbb      	ldrb	r3, [r7, #14]
 800af64:	2b80      	cmp	r3, #128	@ 0x80
 800af66:	d008      	beq.n	800af7a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	88db      	ldrh	r3, [r3, #6]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d104      	bne.n	800af7a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800af70:	7bbb      	ldrb	r3, [r7, #14]
 800af72:	4619      	mov	r1, r3
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f003 fed9 	bl	800ed2c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f000 fccc 	bl	800b918 <USBD_CtlSendStatus>

              break;
 800af80:	e004      	b.n	800af8c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800af82:	6839      	ldr	r1, [r7, #0]
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 fbff 	bl	800b788 <USBD_CtlError>
              break;
 800af8a:	bf00      	nop
          }
          break;
 800af8c:	e0e0      	b.n	800b150 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af94:	2b02      	cmp	r3, #2
 800af96:	d002      	beq.n	800af9e <USBD_StdEPReq+0xfe>
 800af98:	2b03      	cmp	r3, #3
 800af9a:	d015      	beq.n	800afc8 <USBD_StdEPReq+0x128>
 800af9c:	e026      	b.n	800afec <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af9e:	7bbb      	ldrb	r3, [r7, #14]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d00c      	beq.n	800afbe <USBD_StdEPReq+0x11e>
 800afa4:	7bbb      	ldrb	r3, [r7, #14]
 800afa6:	2b80      	cmp	r3, #128	@ 0x80
 800afa8:	d009      	beq.n	800afbe <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800afaa:	7bbb      	ldrb	r3, [r7, #14]
 800afac:	4619      	mov	r1, r3
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f003 febc 	bl	800ed2c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800afb4:	2180      	movs	r1, #128	@ 0x80
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f003 feb8 	bl	800ed2c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800afbc:	e01c      	b.n	800aff8 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800afbe:	6839      	ldr	r1, [r7, #0]
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f000 fbe1 	bl	800b788 <USBD_CtlError>
              break;
 800afc6:	e017      	b.n	800aff8 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	885b      	ldrh	r3, [r3, #2]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d112      	bne.n	800aff6 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800afd0:	7bbb      	ldrb	r3, [r7, #14]
 800afd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d004      	beq.n	800afe4 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800afda:	7bbb      	ldrb	r3, [r7, #14]
 800afdc:	4619      	mov	r1, r3
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f003 fec3 	bl	800ed6a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f000 fc97 	bl	800b918 <USBD_CtlSendStatus>
              }
              break;
 800afea:	e004      	b.n	800aff6 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800afec:	6839      	ldr	r1, [r7, #0]
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f000 fbca 	bl	800b788 <USBD_CtlError>
              break;
 800aff4:	e000      	b.n	800aff8 <USBD_StdEPReq+0x158>
              break;
 800aff6:	bf00      	nop
          }
          break;
 800aff8:	e0aa      	b.n	800b150 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b000:	2b02      	cmp	r3, #2
 800b002:	d002      	beq.n	800b00a <USBD_StdEPReq+0x16a>
 800b004:	2b03      	cmp	r3, #3
 800b006:	d032      	beq.n	800b06e <USBD_StdEPReq+0x1ce>
 800b008:	e097      	b.n	800b13a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b00a:	7bbb      	ldrb	r3, [r7, #14]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d007      	beq.n	800b020 <USBD_StdEPReq+0x180>
 800b010:	7bbb      	ldrb	r3, [r7, #14]
 800b012:	2b80      	cmp	r3, #128	@ 0x80
 800b014:	d004      	beq.n	800b020 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800b016:	6839      	ldr	r1, [r7, #0]
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f000 fbb5 	bl	800b788 <USBD_CtlError>
                break;
 800b01e:	e091      	b.n	800b144 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b020:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b024:	2b00      	cmp	r3, #0
 800b026:	da0b      	bge.n	800b040 <USBD_StdEPReq+0x1a0>
 800b028:	7bbb      	ldrb	r3, [r7, #14]
 800b02a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b02e:	4613      	mov	r3, r2
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	4413      	add	r3, r2
 800b034:	009b      	lsls	r3, r3, #2
 800b036:	3310      	adds	r3, #16
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	4413      	add	r3, r2
 800b03c:	3304      	adds	r3, #4
 800b03e:	e00b      	b.n	800b058 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b040:	7bbb      	ldrb	r3, [r7, #14]
 800b042:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b046:	4613      	mov	r3, r2
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	4413      	add	r3, r2
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	4413      	add	r3, r2
 800b056:	3304      	adds	r3, #4
 800b058:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	2200      	movs	r2, #0
 800b05e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	2202      	movs	r2, #2
 800b064:	4619      	mov	r1, r3
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 fbf8 	bl	800b85c <USBD_CtlSendData>
              break;
 800b06c:	e06a      	b.n	800b144 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b06e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b072:	2b00      	cmp	r3, #0
 800b074:	da11      	bge.n	800b09a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b076:	7bbb      	ldrb	r3, [r7, #14]
 800b078:	f003 020f 	and.w	r2, r3, #15
 800b07c:	6879      	ldr	r1, [r7, #4]
 800b07e:	4613      	mov	r3, r2
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	4413      	add	r3, r2
 800b084:	009b      	lsls	r3, r3, #2
 800b086:	440b      	add	r3, r1
 800b088:	3318      	adds	r3, #24
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d117      	bne.n	800b0c0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b090:	6839      	ldr	r1, [r7, #0]
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f000 fb78 	bl	800b788 <USBD_CtlError>
                  break;
 800b098:	e054      	b.n	800b144 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b09a:	7bbb      	ldrb	r3, [r7, #14]
 800b09c:	f003 020f 	and.w	r2, r3, #15
 800b0a0:	6879      	ldr	r1, [r7, #4]
 800b0a2:	4613      	mov	r3, r2
 800b0a4:	009b      	lsls	r3, r3, #2
 800b0a6:	4413      	add	r3, r2
 800b0a8:	009b      	lsls	r3, r3, #2
 800b0aa:	440b      	add	r3, r1
 800b0ac:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d104      	bne.n	800b0c0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b0b6:	6839      	ldr	r1, [r7, #0]
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f000 fb65 	bl	800b788 <USBD_CtlError>
                  break;
 800b0be:	e041      	b.n	800b144 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b0c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	da0b      	bge.n	800b0e0 <USBD_StdEPReq+0x240>
 800b0c8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b0ce:	4613      	mov	r3, r2
 800b0d0:	009b      	lsls	r3, r3, #2
 800b0d2:	4413      	add	r3, r2
 800b0d4:	009b      	lsls	r3, r3, #2
 800b0d6:	3310      	adds	r3, #16
 800b0d8:	687a      	ldr	r2, [r7, #4]
 800b0da:	4413      	add	r3, r2
 800b0dc:	3304      	adds	r3, #4
 800b0de:	e00b      	b.n	800b0f8 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b0e0:	7bbb      	ldrb	r3, [r7, #14]
 800b0e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	4413      	add	r3, r2
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	4413      	add	r3, r2
 800b0f6:	3304      	adds	r3, #4
 800b0f8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b0fa:	7bbb      	ldrb	r3, [r7, #14]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d002      	beq.n	800b106 <USBD_StdEPReq+0x266>
 800b100:	7bbb      	ldrb	r3, [r7, #14]
 800b102:	2b80      	cmp	r3, #128	@ 0x80
 800b104:	d103      	bne.n	800b10e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	2200      	movs	r2, #0
 800b10a:	601a      	str	r2, [r3, #0]
 800b10c:	e00e      	b.n	800b12c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b10e:	7bbb      	ldrb	r3, [r7, #14]
 800b110:	4619      	mov	r1, r3
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f003 fe48 	bl	800eda8 <USBD_LL_IsStallEP>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d003      	beq.n	800b126 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	2201      	movs	r2, #1
 800b122:	601a      	str	r2, [r3, #0]
 800b124:	e002      	b.n	800b12c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	2200      	movs	r2, #0
 800b12a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	2202      	movs	r2, #2
 800b130:	4619      	mov	r1, r3
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f000 fb92 	bl	800b85c <USBD_CtlSendData>
              break;
 800b138:	e004      	b.n	800b144 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800b13a:	6839      	ldr	r1, [r7, #0]
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f000 fb23 	bl	800b788 <USBD_CtlError>
              break;
 800b142:	bf00      	nop
          }
          break;
 800b144:	e004      	b.n	800b150 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800b146:	6839      	ldr	r1, [r7, #0]
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f000 fb1d 	bl	800b788 <USBD_CtlError>
          break;
 800b14e:	bf00      	nop
      }
      break;
 800b150:	e004      	b.n	800b15c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800b152:	6839      	ldr	r1, [r7, #0]
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 fb17 	bl	800b788 <USBD_CtlError>
      break;
 800b15a:	bf00      	nop
  }

  return ret;
 800b15c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3710      	adds	r7, #16
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
	...

0800b168 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b084      	sub	sp, #16
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
 800b170:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b172:	2300      	movs	r3, #0
 800b174:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b176:	2300      	movs	r3, #0
 800b178:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b17a:	2300      	movs	r3, #0
 800b17c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	885b      	ldrh	r3, [r3, #2]
 800b182:	0a1b      	lsrs	r3, r3, #8
 800b184:	b29b      	uxth	r3, r3
 800b186:	3b01      	subs	r3, #1
 800b188:	2b06      	cmp	r3, #6
 800b18a:	f200 8128 	bhi.w	800b3de <USBD_GetDescriptor+0x276>
 800b18e:	a201      	add	r2, pc, #4	@ (adr r2, 800b194 <USBD_GetDescriptor+0x2c>)
 800b190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b194:	0800b1b1 	.word	0x0800b1b1
 800b198:	0800b1c9 	.word	0x0800b1c9
 800b19c:	0800b209 	.word	0x0800b209
 800b1a0:	0800b3df 	.word	0x0800b3df
 800b1a4:	0800b3df 	.word	0x0800b3df
 800b1a8:	0800b37f 	.word	0x0800b37f
 800b1ac:	0800b3ab 	.word	0x0800b3ab
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	687a      	ldr	r2, [r7, #4]
 800b1ba:	7c12      	ldrb	r2, [r2, #16]
 800b1bc:	f107 0108 	add.w	r1, r7, #8
 800b1c0:	4610      	mov	r0, r2
 800b1c2:	4798      	blx	r3
 800b1c4:	60f8      	str	r0, [r7, #12]
      break;
 800b1c6:	e112      	b.n	800b3ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	7c1b      	ldrb	r3, [r3, #16]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d10d      	bne.n	800b1ec <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d8:	f107 0208 	add.w	r2, r7, #8
 800b1dc:	4610      	mov	r0, r2
 800b1de:	4798      	blx	r3
 800b1e0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	3301      	adds	r3, #1
 800b1e6:	2202      	movs	r2, #2
 800b1e8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b1ea:	e100      	b.n	800b3ee <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1f4:	f107 0208 	add.w	r2, r7, #8
 800b1f8:	4610      	mov	r0, r2
 800b1fa:	4798      	blx	r3
 800b1fc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	3301      	adds	r3, #1
 800b202:	2202      	movs	r2, #2
 800b204:	701a      	strb	r2, [r3, #0]
      break;
 800b206:	e0f2      	b.n	800b3ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	885b      	ldrh	r3, [r3, #2]
 800b20c:	b2db      	uxtb	r3, r3
 800b20e:	2b05      	cmp	r3, #5
 800b210:	f200 80ac 	bhi.w	800b36c <USBD_GetDescriptor+0x204>
 800b214:	a201      	add	r2, pc, #4	@ (adr r2, 800b21c <USBD_GetDescriptor+0xb4>)
 800b216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b21a:	bf00      	nop
 800b21c:	0800b235 	.word	0x0800b235
 800b220:	0800b269 	.word	0x0800b269
 800b224:	0800b29d 	.word	0x0800b29d
 800b228:	0800b2d1 	.word	0x0800b2d1
 800b22c:	0800b305 	.word	0x0800b305
 800b230:	0800b339 	.word	0x0800b339
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d00b      	beq.n	800b258 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	687a      	ldr	r2, [r7, #4]
 800b24a:	7c12      	ldrb	r2, [r2, #16]
 800b24c:	f107 0108 	add.w	r1, r7, #8
 800b250:	4610      	mov	r0, r2
 800b252:	4798      	blx	r3
 800b254:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b256:	e091      	b.n	800b37c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b258:	6839      	ldr	r1, [r7, #0]
 800b25a:	6878      	ldr	r0, [r7, #4]
 800b25c:	f000 fa94 	bl	800b788 <USBD_CtlError>
            err++;
 800b260:	7afb      	ldrb	r3, [r7, #11]
 800b262:	3301      	adds	r3, #1
 800b264:	72fb      	strb	r3, [r7, #11]
          break;
 800b266:	e089      	b.n	800b37c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b26e:	689b      	ldr	r3, [r3, #8]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d00b      	beq.n	800b28c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b27a:	689b      	ldr	r3, [r3, #8]
 800b27c:	687a      	ldr	r2, [r7, #4]
 800b27e:	7c12      	ldrb	r2, [r2, #16]
 800b280:	f107 0108 	add.w	r1, r7, #8
 800b284:	4610      	mov	r0, r2
 800b286:	4798      	blx	r3
 800b288:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b28a:	e077      	b.n	800b37c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b28c:	6839      	ldr	r1, [r7, #0]
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f000 fa7a 	bl	800b788 <USBD_CtlError>
            err++;
 800b294:	7afb      	ldrb	r3, [r7, #11]
 800b296:	3301      	adds	r3, #1
 800b298:	72fb      	strb	r3, [r7, #11]
          break;
 800b29a:	e06f      	b.n	800b37c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b2a2:	68db      	ldr	r3, [r3, #12]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d00b      	beq.n	800b2c0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b2ae:	68db      	ldr	r3, [r3, #12]
 800b2b0:	687a      	ldr	r2, [r7, #4]
 800b2b2:	7c12      	ldrb	r2, [r2, #16]
 800b2b4:	f107 0108 	add.w	r1, r7, #8
 800b2b8:	4610      	mov	r0, r2
 800b2ba:	4798      	blx	r3
 800b2bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2be:	e05d      	b.n	800b37c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2c0:	6839      	ldr	r1, [r7, #0]
 800b2c2:	6878      	ldr	r0, [r7, #4]
 800b2c4:	f000 fa60 	bl	800b788 <USBD_CtlError>
            err++;
 800b2c8:	7afb      	ldrb	r3, [r7, #11]
 800b2ca:	3301      	adds	r3, #1
 800b2cc:	72fb      	strb	r3, [r7, #11]
          break;
 800b2ce:	e055      	b.n	800b37c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b2d6:	691b      	ldr	r3, [r3, #16]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d00b      	beq.n	800b2f4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b2e2:	691b      	ldr	r3, [r3, #16]
 800b2e4:	687a      	ldr	r2, [r7, #4]
 800b2e6:	7c12      	ldrb	r2, [r2, #16]
 800b2e8:	f107 0108 	add.w	r1, r7, #8
 800b2ec:	4610      	mov	r0, r2
 800b2ee:	4798      	blx	r3
 800b2f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2f2:	e043      	b.n	800b37c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2f4:	6839      	ldr	r1, [r7, #0]
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f000 fa46 	bl	800b788 <USBD_CtlError>
            err++;
 800b2fc:	7afb      	ldrb	r3, [r7, #11]
 800b2fe:	3301      	adds	r3, #1
 800b300:	72fb      	strb	r3, [r7, #11]
          break;
 800b302:	e03b      	b.n	800b37c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b30a:	695b      	ldr	r3, [r3, #20]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d00b      	beq.n	800b328 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b316:	695b      	ldr	r3, [r3, #20]
 800b318:	687a      	ldr	r2, [r7, #4]
 800b31a:	7c12      	ldrb	r2, [r2, #16]
 800b31c:	f107 0108 	add.w	r1, r7, #8
 800b320:	4610      	mov	r0, r2
 800b322:	4798      	blx	r3
 800b324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b326:	e029      	b.n	800b37c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b328:	6839      	ldr	r1, [r7, #0]
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f000 fa2c 	bl	800b788 <USBD_CtlError>
            err++;
 800b330:	7afb      	ldrb	r3, [r7, #11]
 800b332:	3301      	adds	r3, #1
 800b334:	72fb      	strb	r3, [r7, #11]
          break;
 800b336:	e021      	b.n	800b37c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b33e:	699b      	ldr	r3, [r3, #24]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d00b      	beq.n	800b35c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b34a:	699b      	ldr	r3, [r3, #24]
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	7c12      	ldrb	r2, [r2, #16]
 800b350:	f107 0108 	add.w	r1, r7, #8
 800b354:	4610      	mov	r0, r2
 800b356:	4798      	blx	r3
 800b358:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b35a:	e00f      	b.n	800b37c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b35c:	6839      	ldr	r1, [r7, #0]
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f000 fa12 	bl	800b788 <USBD_CtlError>
            err++;
 800b364:	7afb      	ldrb	r3, [r7, #11]
 800b366:	3301      	adds	r3, #1
 800b368:	72fb      	strb	r3, [r7, #11]
          break;
 800b36a:	e007      	b.n	800b37c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b36c:	6839      	ldr	r1, [r7, #0]
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 fa0a 	bl	800b788 <USBD_CtlError>
          err++;
 800b374:	7afb      	ldrb	r3, [r7, #11]
 800b376:	3301      	adds	r3, #1
 800b378:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800b37a:	e038      	b.n	800b3ee <USBD_GetDescriptor+0x286>
 800b37c:	e037      	b.n	800b3ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	7c1b      	ldrb	r3, [r3, #16]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d109      	bne.n	800b39a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b38c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b38e:	f107 0208 	add.w	r2, r7, #8
 800b392:	4610      	mov	r0, r2
 800b394:	4798      	blx	r3
 800b396:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b398:	e029      	b.n	800b3ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b39a:	6839      	ldr	r1, [r7, #0]
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f000 f9f3 	bl	800b788 <USBD_CtlError>
        err++;
 800b3a2:	7afb      	ldrb	r3, [r7, #11]
 800b3a4:	3301      	adds	r3, #1
 800b3a6:	72fb      	strb	r3, [r7, #11]
      break;
 800b3a8:	e021      	b.n	800b3ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	7c1b      	ldrb	r3, [r3, #16]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d10d      	bne.n	800b3ce <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3ba:	f107 0208 	add.w	r2, r7, #8
 800b3be:	4610      	mov	r0, r2
 800b3c0:	4798      	blx	r3
 800b3c2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	2207      	movs	r2, #7
 800b3ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3cc:	e00f      	b.n	800b3ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b3ce:	6839      	ldr	r1, [r7, #0]
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f000 f9d9 	bl	800b788 <USBD_CtlError>
        err++;
 800b3d6:	7afb      	ldrb	r3, [r7, #11]
 800b3d8:	3301      	adds	r3, #1
 800b3da:	72fb      	strb	r3, [r7, #11]
      break;
 800b3dc:	e007      	b.n	800b3ee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b3de:	6839      	ldr	r1, [r7, #0]
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f000 f9d1 	bl	800b788 <USBD_CtlError>
      err++;
 800b3e6:	7afb      	ldrb	r3, [r7, #11]
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	72fb      	strb	r3, [r7, #11]
      break;
 800b3ec:	bf00      	nop
  }

  if (err != 0U)
 800b3ee:	7afb      	ldrb	r3, [r7, #11]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d11c      	bne.n	800b42e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b3f4:	893b      	ldrh	r3, [r7, #8]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d011      	beq.n	800b41e <USBD_GetDescriptor+0x2b6>
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	88db      	ldrh	r3, [r3, #6]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d00d      	beq.n	800b41e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	88da      	ldrh	r2, [r3, #6]
 800b406:	893b      	ldrh	r3, [r7, #8]
 800b408:	4293      	cmp	r3, r2
 800b40a:	bf28      	it	cs
 800b40c:	4613      	movcs	r3, r2
 800b40e:	b29b      	uxth	r3, r3
 800b410:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b412:	893b      	ldrh	r3, [r7, #8]
 800b414:	461a      	mov	r2, r3
 800b416:	68f9      	ldr	r1, [r7, #12]
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f000 fa1f 	bl	800b85c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	88db      	ldrh	r3, [r3, #6]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d104      	bne.n	800b430 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f000 fa76 	bl	800b918 <USBD_CtlSendStatus>
 800b42c:	e000      	b.n	800b430 <USBD_GetDescriptor+0x2c8>
    return;
 800b42e:	bf00      	nop
    }
  }
}
 800b430:	3710      	adds	r7, #16
 800b432:	46bd      	mov	sp, r7
 800b434:	bd80      	pop	{r7, pc}
 800b436:	bf00      	nop

0800b438 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b084      	sub	sp, #16
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
 800b440:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	889b      	ldrh	r3, [r3, #4]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d130      	bne.n	800b4ac <USBD_SetAddress+0x74>
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	88db      	ldrh	r3, [r3, #6]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d12c      	bne.n	800b4ac <USBD_SetAddress+0x74>
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	885b      	ldrh	r3, [r3, #2]
 800b456:	2b7f      	cmp	r3, #127	@ 0x7f
 800b458:	d828      	bhi.n	800b4ac <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	885b      	ldrh	r3, [r3, #2]
 800b45e:	b2db      	uxtb	r3, r3
 800b460:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b464:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b46c:	2b03      	cmp	r3, #3
 800b46e:	d104      	bne.n	800b47a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b470:	6839      	ldr	r1, [r7, #0]
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f000 f988 	bl	800b788 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b478:	e01d      	b.n	800b4b6 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	7bfa      	ldrb	r2, [r7, #15]
 800b47e:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b482:	7bfb      	ldrb	r3, [r7, #15]
 800b484:	4619      	mov	r1, r3
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f003 fcb9 	bl	800edfe <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 fa43 	bl	800b918 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b492:	7bfb      	ldrb	r3, [r7, #15]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d004      	beq.n	800b4a2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2202      	movs	r2, #2
 800b49c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4a0:	e009      	b.n	800b4b6 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2201      	movs	r2, #1
 800b4a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4aa:	e004      	b.n	800b4b6 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b4ac:	6839      	ldr	r1, [r7, #0]
 800b4ae:	6878      	ldr	r0, [r7, #4]
 800b4b0:	f000 f96a 	bl	800b788 <USBD_CtlError>
  }
}
 800b4b4:	bf00      	nop
 800b4b6:	bf00      	nop
 800b4b8:	3710      	adds	r7, #16
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}
	...

0800b4c0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b082      	sub	sp, #8
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
 800b4c8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	885b      	ldrh	r3, [r3, #2]
 800b4ce:	b2da      	uxtb	r2, r3
 800b4d0:	4b41      	ldr	r3, [pc, #260]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b4d2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b4d4:	4b40      	ldr	r3, [pc, #256]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	2b01      	cmp	r3, #1
 800b4da:	d904      	bls.n	800b4e6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b4dc:	6839      	ldr	r1, [r7, #0]
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f000 f952 	bl	800b788 <USBD_CtlError>
 800b4e4:	e075      	b.n	800b5d2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4ec:	2b02      	cmp	r3, #2
 800b4ee:	d002      	beq.n	800b4f6 <USBD_SetConfig+0x36>
 800b4f0:	2b03      	cmp	r3, #3
 800b4f2:	d023      	beq.n	800b53c <USBD_SetConfig+0x7c>
 800b4f4:	e062      	b.n	800b5bc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b4f6:	4b38      	ldr	r3, [pc, #224]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b4f8:	781b      	ldrb	r3, [r3, #0]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d01a      	beq.n	800b534 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b4fe:	4b36      	ldr	r3, [pc, #216]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	461a      	mov	r2, r3
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2203      	movs	r2, #3
 800b50c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b510:	4b31      	ldr	r3, [pc, #196]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	4619      	mov	r1, r3
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f7ff f9e8 	bl	800a8ec <USBD_SetClassConfig>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b02      	cmp	r3, #2
 800b520:	d104      	bne.n	800b52c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b522:	6839      	ldr	r1, [r7, #0]
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f000 f92f 	bl	800b788 <USBD_CtlError>
            return;
 800b52a:	e052      	b.n	800b5d2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	f000 f9f3 	bl	800b918 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b532:	e04e      	b.n	800b5d2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f000 f9ef 	bl	800b918 <USBD_CtlSendStatus>
        break;
 800b53a:	e04a      	b.n	800b5d2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b53c:	4b26      	ldr	r3, [pc, #152]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b53e:	781b      	ldrb	r3, [r3, #0]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d112      	bne.n	800b56a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2202      	movs	r2, #2
 800b548:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800b54c:	4b22      	ldr	r3, [pc, #136]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	461a      	mov	r2, r3
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b556:	4b20      	ldr	r3, [pc, #128]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b558:	781b      	ldrb	r3, [r3, #0]
 800b55a:	4619      	mov	r1, r3
 800b55c:	6878      	ldr	r0, [r7, #4]
 800b55e:	f7ff f9e4 	bl	800a92a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f000 f9d8 	bl	800b918 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b568:	e033      	b.n	800b5d2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b56a:	4b1b      	ldr	r3, [pc, #108]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b56c:	781b      	ldrb	r3, [r3, #0]
 800b56e:	461a      	mov	r2, r3
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	685b      	ldr	r3, [r3, #4]
 800b574:	429a      	cmp	r2, r3
 800b576:	d01d      	beq.n	800b5b4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	685b      	ldr	r3, [r3, #4]
 800b57c:	b2db      	uxtb	r3, r3
 800b57e:	4619      	mov	r1, r3
 800b580:	6878      	ldr	r0, [r7, #4]
 800b582:	f7ff f9d2 	bl	800a92a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b586:	4b14      	ldr	r3, [pc, #80]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b588:	781b      	ldrb	r3, [r3, #0]
 800b58a:	461a      	mov	r2, r3
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b590:	4b11      	ldr	r3, [pc, #68]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	4619      	mov	r1, r3
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f7ff f9a8 	bl	800a8ec <USBD_SetClassConfig>
 800b59c:	4603      	mov	r3, r0
 800b59e:	2b02      	cmp	r3, #2
 800b5a0:	d104      	bne.n	800b5ac <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b5a2:	6839      	ldr	r1, [r7, #0]
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f000 f8ef 	bl	800b788 <USBD_CtlError>
            return;
 800b5aa:	e012      	b.n	800b5d2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b5ac:	6878      	ldr	r0, [r7, #4]
 800b5ae:	f000 f9b3 	bl	800b918 <USBD_CtlSendStatus>
        break;
 800b5b2:	e00e      	b.n	800b5d2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 f9af 	bl	800b918 <USBD_CtlSendStatus>
        break;
 800b5ba:	e00a      	b.n	800b5d2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b5bc:	6839      	ldr	r1, [r7, #0]
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f000 f8e2 	bl	800b788 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b5c4:	4b04      	ldr	r3, [pc, #16]	@ (800b5d8 <USBD_SetConfig+0x118>)
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	4619      	mov	r1, r3
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f7ff f9ad 	bl	800a92a <USBD_ClrClassConfig>
        break;
 800b5d0:	bf00      	nop
    }
  }
}
 800b5d2:	3708      	adds	r7, #8
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}
 800b5d8:	200010b0 	.word	0x200010b0

0800b5dc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b082      	sub	sp, #8
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
 800b5e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	88db      	ldrh	r3, [r3, #6]
 800b5ea:	2b01      	cmp	r3, #1
 800b5ec:	d004      	beq.n	800b5f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b5ee:	6839      	ldr	r1, [r7, #0]
 800b5f0:	6878      	ldr	r0, [r7, #4]
 800b5f2:	f000 f8c9 	bl	800b788 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b5f6:	e022      	b.n	800b63e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5fe:	2b02      	cmp	r3, #2
 800b600:	dc02      	bgt.n	800b608 <USBD_GetConfig+0x2c>
 800b602:	2b00      	cmp	r3, #0
 800b604:	dc03      	bgt.n	800b60e <USBD_GetConfig+0x32>
 800b606:	e015      	b.n	800b634 <USBD_GetConfig+0x58>
 800b608:	2b03      	cmp	r3, #3
 800b60a:	d00b      	beq.n	800b624 <USBD_GetConfig+0x48>
 800b60c:	e012      	b.n	800b634 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	2200      	movs	r2, #0
 800b612:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	3308      	adds	r3, #8
 800b618:	2201      	movs	r2, #1
 800b61a:	4619      	mov	r1, r3
 800b61c:	6878      	ldr	r0, [r7, #4]
 800b61e:	f000 f91d 	bl	800b85c <USBD_CtlSendData>
        break;
 800b622:	e00c      	b.n	800b63e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	3304      	adds	r3, #4
 800b628:	2201      	movs	r2, #1
 800b62a:	4619      	mov	r1, r3
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 f915 	bl	800b85c <USBD_CtlSendData>
        break;
 800b632:	e004      	b.n	800b63e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b634:	6839      	ldr	r1, [r7, #0]
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f000 f8a6 	bl	800b788 <USBD_CtlError>
        break;
 800b63c:	bf00      	nop
}
 800b63e:	bf00      	nop
 800b640:	3708      	adds	r7, #8
 800b642:	46bd      	mov	sp, r7
 800b644:	bd80      	pop	{r7, pc}

0800b646 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b646:	b580      	push	{r7, lr}
 800b648:	b082      	sub	sp, #8
 800b64a:	af00      	add	r7, sp, #0
 800b64c:	6078      	str	r0, [r7, #4]
 800b64e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b656:	3b01      	subs	r3, #1
 800b658:	2b02      	cmp	r3, #2
 800b65a:	d81e      	bhi.n	800b69a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	88db      	ldrh	r3, [r3, #6]
 800b660:	2b02      	cmp	r3, #2
 800b662:	d004      	beq.n	800b66e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b664:	6839      	ldr	r1, [r7, #0]
 800b666:	6878      	ldr	r0, [r7, #4]
 800b668:	f000 f88e 	bl	800b788 <USBD_CtlError>
        break;
 800b66c:	e01a      	b.n	800b6a4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2201      	movs	r2, #1
 800b672:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d005      	beq.n	800b68a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	68db      	ldr	r3, [r3, #12]
 800b682:	f043 0202 	orr.w	r2, r3, #2
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	330c      	adds	r3, #12
 800b68e:	2202      	movs	r2, #2
 800b690:	4619      	mov	r1, r3
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f000 f8e2 	bl	800b85c <USBD_CtlSendData>
      break;
 800b698:	e004      	b.n	800b6a4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b69a:	6839      	ldr	r1, [r7, #0]
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f000 f873 	bl	800b788 <USBD_CtlError>
      break;
 800b6a2:	bf00      	nop
  }
}
 800b6a4:	bf00      	nop
 800b6a6:	3708      	adds	r7, #8
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b082      	sub	sp, #8
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	885b      	ldrh	r3, [r3, #2]
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	d106      	bne.n	800b6cc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f000 f926 	bl	800b918 <USBD_CtlSendStatus>
  }
}
 800b6cc:	bf00      	nop
 800b6ce:	3708      	adds	r7, #8
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}

0800b6d4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b082      	sub	sp, #8
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6e4:	3b01      	subs	r3, #1
 800b6e6:	2b02      	cmp	r3, #2
 800b6e8:	d80b      	bhi.n	800b702 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	885b      	ldrh	r3, [r3, #2]
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d10c      	bne.n	800b70c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f000 f90c 	bl	800b918 <USBD_CtlSendStatus>
      }
      break;
 800b700:	e004      	b.n	800b70c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b702:	6839      	ldr	r1, [r7, #0]
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	f000 f83f 	bl	800b788 <USBD_CtlError>
      break;
 800b70a:	e000      	b.n	800b70e <USBD_ClrFeature+0x3a>
      break;
 800b70c:	bf00      	nop
  }
}
 800b70e:	bf00      	nop
 800b710:	3708      	adds	r7, #8
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}

0800b716 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b716:	b480      	push	{r7}
 800b718:	b083      	sub	sp, #12
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	6078      	str	r0, [r7, #4]
 800b71e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	781a      	ldrb	r2, [r3, #0]
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	785a      	ldrb	r2, [r3, #1]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	3302      	adds	r3, #2
 800b734:	781b      	ldrb	r3, [r3, #0]
 800b736:	461a      	mov	r2, r3
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	3303      	adds	r3, #3
 800b73c:	781b      	ldrb	r3, [r3, #0]
 800b73e:	021b      	lsls	r3, r3, #8
 800b740:	b29b      	uxth	r3, r3
 800b742:	4413      	add	r3, r2
 800b744:	b29a      	uxth	r2, r3
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	3304      	adds	r3, #4
 800b74e:	781b      	ldrb	r3, [r3, #0]
 800b750:	461a      	mov	r2, r3
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	3305      	adds	r3, #5
 800b756:	781b      	ldrb	r3, [r3, #0]
 800b758:	021b      	lsls	r3, r3, #8
 800b75a:	b29b      	uxth	r3, r3
 800b75c:	4413      	add	r3, r2
 800b75e:	b29a      	uxth	r2, r3
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	3306      	adds	r3, #6
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	461a      	mov	r2, r3
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	3307      	adds	r3, #7
 800b770:	781b      	ldrb	r3, [r3, #0]
 800b772:	021b      	lsls	r3, r3, #8
 800b774:	b29b      	uxth	r3, r3
 800b776:	4413      	add	r3, r2
 800b778:	b29a      	uxth	r2, r3
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	80da      	strh	r2, [r3, #6]

}
 800b77e:	bf00      	nop
 800b780:	370c      	adds	r7, #12
 800b782:	46bd      	mov	sp, r7
 800b784:	bc80      	pop	{r7}
 800b786:	4770      	bx	lr

0800b788 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b082      	sub	sp, #8
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
 800b790:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b792:	2180      	movs	r1, #128	@ 0x80
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f003 fac9 	bl	800ed2c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b79a:	2100      	movs	r1, #0
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f003 fac5 	bl	800ed2c <USBD_LL_StallEP>
}
 800b7a2:	bf00      	nop
 800b7a4:	3708      	adds	r7, #8
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}

0800b7aa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b7aa:	b580      	push	{r7, lr}
 800b7ac:	b086      	sub	sp, #24
 800b7ae:	af00      	add	r7, sp, #0
 800b7b0:	60f8      	str	r0, [r7, #12]
 800b7b2:	60b9      	str	r1, [r7, #8]
 800b7b4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d032      	beq.n	800b826 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b7c0:	68f8      	ldr	r0, [r7, #12]
 800b7c2:	f000 f834 	bl	800b82e <USBD_GetLen>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	3301      	adds	r3, #1
 800b7ca:	b29b      	uxth	r3, r3
 800b7cc:	005b      	lsls	r3, r3, #1
 800b7ce:	b29a      	uxth	r2, r3
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b7d4:	7dfb      	ldrb	r3, [r7, #23]
 800b7d6:	1c5a      	adds	r2, r3, #1
 800b7d8:	75fa      	strb	r2, [r7, #23]
 800b7da:	461a      	mov	r2, r3
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	4413      	add	r3, r2
 800b7e0:	687a      	ldr	r2, [r7, #4]
 800b7e2:	7812      	ldrb	r2, [r2, #0]
 800b7e4:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b7e6:	7dfb      	ldrb	r3, [r7, #23]
 800b7e8:	1c5a      	adds	r2, r3, #1
 800b7ea:	75fa      	strb	r2, [r7, #23]
 800b7ec:	461a      	mov	r2, r3
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	4413      	add	r3, r2
 800b7f2:	2203      	movs	r2, #3
 800b7f4:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b7f6:	e012      	b.n	800b81e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	1c5a      	adds	r2, r3, #1
 800b7fc:	60fa      	str	r2, [r7, #12]
 800b7fe:	7dfa      	ldrb	r2, [r7, #23]
 800b800:	1c51      	adds	r1, r2, #1
 800b802:	75f9      	strb	r1, [r7, #23]
 800b804:	4611      	mov	r1, r2
 800b806:	68ba      	ldr	r2, [r7, #8]
 800b808:	440a      	add	r2, r1
 800b80a:	781b      	ldrb	r3, [r3, #0]
 800b80c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b80e:	7dfb      	ldrb	r3, [r7, #23]
 800b810:	1c5a      	adds	r2, r3, #1
 800b812:	75fa      	strb	r2, [r7, #23]
 800b814:	461a      	mov	r2, r3
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	4413      	add	r3, r2
 800b81a:	2200      	movs	r2, #0
 800b81c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	781b      	ldrb	r3, [r3, #0]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d1e8      	bne.n	800b7f8 <USBD_GetString+0x4e>
    }
  }
}
 800b826:	bf00      	nop
 800b828:	3718      	adds	r7, #24
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}

0800b82e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b82e:	b480      	push	{r7}
 800b830:	b085      	sub	sp, #20
 800b832:	af00      	add	r7, sp, #0
 800b834:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b836:	2300      	movs	r3, #0
 800b838:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b83a:	e005      	b.n	800b848 <USBD_GetLen+0x1a>
  {
    len++;
 800b83c:	7bfb      	ldrb	r3, [r7, #15]
 800b83e:	3301      	adds	r3, #1
 800b840:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	3301      	adds	r3, #1
 800b846:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d1f5      	bne.n	800b83c <USBD_GetLen+0xe>
  }

  return len;
 800b850:	7bfb      	ldrb	r3, [r7, #15]
}
 800b852:	4618      	mov	r0, r3
 800b854:	3714      	adds	r7, #20
 800b856:	46bd      	mov	sp, r7
 800b858:	bc80      	pop	{r7}
 800b85a:	4770      	bx	lr

0800b85c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b084      	sub	sp, #16
 800b860:	af00      	add	r7, sp, #0
 800b862:	60f8      	str	r0, [r7, #12]
 800b864:	60b9      	str	r1, [r7, #8]
 800b866:	4613      	mov	r3, r2
 800b868:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	2202      	movs	r2, #2
 800b86e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b872:	88fa      	ldrh	r2, [r7, #6]
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b878:	88fa      	ldrh	r2, [r7, #6]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b87e:	88fb      	ldrh	r3, [r7, #6]
 800b880:	68ba      	ldr	r2, [r7, #8]
 800b882:	2100      	movs	r1, #0
 800b884:	68f8      	ldr	r0, [r7, #12]
 800b886:	f003 fad9 	bl	800ee3c <USBD_LL_Transmit>

  return USBD_OK;
 800b88a:	2300      	movs	r3, #0
}
 800b88c:	4618      	mov	r0, r3
 800b88e:	3710      	adds	r7, #16
 800b890:	46bd      	mov	sp, r7
 800b892:	bd80      	pop	{r7, pc}

0800b894 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b084      	sub	sp, #16
 800b898:	af00      	add	r7, sp, #0
 800b89a:	60f8      	str	r0, [r7, #12]
 800b89c:	60b9      	str	r1, [r7, #8]
 800b89e:	4613      	mov	r3, r2
 800b8a0:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b8a2:	88fb      	ldrh	r3, [r7, #6]
 800b8a4:	68ba      	ldr	r2, [r7, #8]
 800b8a6:	2100      	movs	r1, #0
 800b8a8:	68f8      	ldr	r0, [r7, #12]
 800b8aa:	f003 fac7 	bl	800ee3c <USBD_LL_Transmit>

  return USBD_OK;
 800b8ae:	2300      	movs	r3, #0
}
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	3710      	adds	r7, #16
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b084      	sub	sp, #16
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	60f8      	str	r0, [r7, #12]
 800b8c0:	60b9      	str	r1, [r7, #8]
 800b8c2:	4613      	mov	r3, r2
 800b8c4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	2203      	movs	r2, #3
 800b8ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b8ce:	88fa      	ldrh	r2, [r7, #6]
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b8d6:	88fa      	ldrh	r2, [r7, #6]
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b8de:	88fb      	ldrh	r3, [r7, #6]
 800b8e0:	68ba      	ldr	r2, [r7, #8]
 800b8e2:	2100      	movs	r1, #0
 800b8e4:	68f8      	ldr	r0, [r7, #12]
 800b8e6:	f003 facc 	bl	800ee82 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b8ea:	2300      	movs	r3, #0
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3710      	adds	r7, #16
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}

0800b8f4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b084      	sub	sp, #16
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	60f8      	str	r0, [r7, #12]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	4613      	mov	r3, r2
 800b900:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b902:	88fb      	ldrh	r3, [r7, #6]
 800b904:	68ba      	ldr	r2, [r7, #8]
 800b906:	2100      	movs	r1, #0
 800b908:	68f8      	ldr	r0, [r7, #12]
 800b90a:	f003 faba 	bl	800ee82 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b90e:	2300      	movs	r3, #0
}
 800b910:	4618      	mov	r0, r3
 800b912:	3710      	adds	r7, #16
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b082      	sub	sp, #8
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2204      	movs	r2, #4
 800b924:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b928:	2300      	movs	r3, #0
 800b92a:	2200      	movs	r2, #0
 800b92c:	2100      	movs	r1, #0
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f003 fa84 	bl	800ee3c <USBD_LL_Transmit>

  return USBD_OK;
 800b934:	2300      	movs	r3, #0
}
 800b936:	4618      	mov	r0, r3
 800b938:	3708      	adds	r7, #8
 800b93a:	46bd      	mov	sp, r7
 800b93c:	bd80      	pop	{r7, pc}

0800b93e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b93e:	b580      	push	{r7, lr}
 800b940:	b082      	sub	sp, #8
 800b942:	af00      	add	r7, sp, #0
 800b944:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2205      	movs	r2, #5
 800b94a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b94e:	2300      	movs	r3, #0
 800b950:	2200      	movs	r2, #0
 800b952:	2100      	movs	r1, #0
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f003 fa94 	bl	800ee82 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b95a:	2300      	movs	r3, #0
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	3708      	adds	r7, #8
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}

0800b964 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b964:	b480      	push	{r7}
 800b966:	b085      	sub	sp, #20
 800b968:	af00      	add	r7, sp, #0
 800b96a:	4603      	mov	r3, r0
 800b96c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b96e:	2300      	movs	r3, #0
 800b970:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b972:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b976:	2b84      	cmp	r3, #132	@ 0x84
 800b978:	d005      	beq.n	800b986 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b97a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	4413      	add	r3, r2
 800b982:	3303      	adds	r3, #3
 800b984:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b986:	68fb      	ldr	r3, [r7, #12]
}
 800b988:	4618      	mov	r0, r3
 800b98a:	3714      	adds	r7, #20
 800b98c:	46bd      	mov	sp, r7
 800b98e:	bc80      	pop	{r7}
 800b990:	4770      	bx	lr

0800b992 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b992:	b580      	push	{r7, lr}
 800b994:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b996:	f000 ffed 	bl	800c974 <vTaskStartScheduler>
  
  return osOK;
 800b99a:	2300      	movs	r3, #0
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	bd80      	pop	{r7, pc}

0800b9a0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b9a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9a2:	b089      	sub	sp, #36	@ 0x24
 800b9a4:	af04      	add	r7, sp, #16
 800b9a6:	6078      	str	r0, [r7, #4]
 800b9a8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	695b      	ldr	r3, [r3, #20]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d020      	beq.n	800b9f4 <osThreadCreate+0x54>
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	699b      	ldr	r3, [r3, #24]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d01c      	beq.n	800b9f4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	685c      	ldr	r4, [r3, #4]
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	691e      	ldr	r6, [r3, #16]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f7ff ffc9 	bl	800b964 <makeFreeRtosPriority>
 800b9d2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	695b      	ldr	r3, [r3, #20]
 800b9d8:	687a      	ldr	r2, [r7, #4]
 800b9da:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b9dc:	9202      	str	r2, [sp, #8]
 800b9de:	9301      	str	r3, [sp, #4]
 800b9e0:	9100      	str	r1, [sp, #0]
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	4632      	mov	r2, r6
 800b9e6:	4629      	mov	r1, r5
 800b9e8:	4620      	mov	r0, r4
 800b9ea:	f000 fddd 	bl	800c5a8 <xTaskCreateStatic>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	60fb      	str	r3, [r7, #12]
 800b9f2:	e01c      	b.n	800ba2e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	685c      	ldr	r4, [r3, #4]
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ba00:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f7ff ffab 	bl	800b964 <makeFreeRtosPriority>
 800ba0e:	4602      	mov	r2, r0
 800ba10:	f107 030c 	add.w	r3, r7, #12
 800ba14:	9301      	str	r3, [sp, #4]
 800ba16:	9200      	str	r2, [sp, #0]
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	4632      	mov	r2, r6
 800ba1c:	4629      	mov	r1, r5
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f000 fe22 	bl	800c668 <xTaskCreate>
 800ba24:	4603      	mov	r3, r0
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	d001      	beq.n	800ba2e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	e000      	b.n	800ba30 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
}
 800ba30:	4618      	mov	r0, r3
 800ba32:	3714      	adds	r7, #20
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ba38 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b084      	sub	sp, #16
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d001      	beq.n	800ba4e <osDelay+0x16>
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	e000      	b.n	800ba50 <osDelay+0x18>
 800ba4e:	2301      	movs	r3, #1
 800ba50:	4618      	mov	r0, r3
 800ba52:	f000 ff59 	bl	800c908 <vTaskDelay>
  
  return osOK;
 800ba56:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ba58:	4618      	mov	r0, r3
 800ba5a:	3710      	adds	r7, #16
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	bd80      	pop	{r7, pc}

0800ba60 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ba60:	b480      	push	{r7}
 800ba62:	b083      	sub	sp, #12
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	f103 0208 	add.w	r2, r3, #8
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	f04f 32ff 	mov.w	r2, #4294967295
 800ba78:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f103 0208 	add.w	r2, r3, #8
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f103 0208 	add.w	r2, r3, #8
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2200      	movs	r2, #0
 800ba92:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ba94:	bf00      	nop
 800ba96:	370c      	adds	r7, #12
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bc80      	pop	{r7}
 800ba9c:	4770      	bx	lr

0800ba9e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ba9e:	b480      	push	{r7}
 800baa0:	b083      	sub	sp, #12
 800baa2:	af00      	add	r7, sp, #0
 800baa4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	2200      	movs	r2, #0
 800baaa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800baac:	bf00      	nop
 800baae:	370c      	adds	r7, #12
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bc80      	pop	{r7}
 800bab4:	4770      	bx	lr

0800bab6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bab6:	b480      	push	{r7}
 800bab8:	b085      	sub	sp, #20
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
 800babe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	685b      	ldr	r3, [r3, #4]
 800bac4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	68fa      	ldr	r2, [r7, #12]
 800baca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	689a      	ldr	r2, [r3, #8]
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	689b      	ldr	r3, [r3, #8]
 800bad8:	683a      	ldr	r2, [r7, #0]
 800bada:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	683a      	ldr	r2, [r7, #0]
 800bae0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	687a      	ldr	r2, [r7, #4]
 800bae6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	1c5a      	adds	r2, r3, #1
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	601a      	str	r2, [r3, #0]
}
 800baf2:	bf00      	nop
 800baf4:	3714      	adds	r7, #20
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bc80      	pop	{r7}
 800bafa:	4770      	bx	lr

0800bafc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bafc:	b480      	push	{r7}
 800bafe:	b085      	sub	sp, #20
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
 800bb04:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bb0c:	68bb      	ldr	r3, [r7, #8]
 800bb0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb12:	d103      	bne.n	800bb1c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	691b      	ldr	r3, [r3, #16]
 800bb18:	60fb      	str	r3, [r7, #12]
 800bb1a:	e00c      	b.n	800bb36 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	3308      	adds	r3, #8
 800bb20:	60fb      	str	r3, [r7, #12]
 800bb22:	e002      	b.n	800bb2a <vListInsert+0x2e>
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	685b      	ldr	r3, [r3, #4]
 800bb28:	60fb      	str	r3, [r7, #12]
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	685b      	ldr	r3, [r3, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	68ba      	ldr	r2, [r7, #8]
 800bb32:	429a      	cmp	r2, r3
 800bb34:	d2f6      	bcs.n	800bb24 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	685a      	ldr	r2, [r3, #4]
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	685b      	ldr	r3, [r3, #4]
 800bb42:	683a      	ldr	r2, [r7, #0]
 800bb44:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	68fa      	ldr	r2, [r7, #12]
 800bb4a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	683a      	ldr	r2, [r7, #0]
 800bb50:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	687a      	ldr	r2, [r7, #4]
 800bb56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	1c5a      	adds	r2, r3, #1
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	601a      	str	r2, [r3, #0]
}
 800bb62:	bf00      	nop
 800bb64:	3714      	adds	r7, #20
 800bb66:	46bd      	mov	sp, r7
 800bb68:	bc80      	pop	{r7}
 800bb6a:	4770      	bx	lr

0800bb6c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bb6c:	b480      	push	{r7}
 800bb6e:	b085      	sub	sp, #20
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	691b      	ldr	r3, [r3, #16]
 800bb78:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	687a      	ldr	r2, [r7, #4]
 800bb80:	6892      	ldr	r2, [r2, #8]
 800bb82:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	689b      	ldr	r3, [r3, #8]
 800bb88:	687a      	ldr	r2, [r7, #4]
 800bb8a:	6852      	ldr	r2, [r2, #4]
 800bb8c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	685b      	ldr	r3, [r3, #4]
 800bb92:	687a      	ldr	r2, [r7, #4]
 800bb94:	429a      	cmp	r2, r3
 800bb96:	d103      	bne.n	800bba0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	689a      	ldr	r2, [r3, #8]
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2200      	movs	r2, #0
 800bba4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	1e5a      	subs	r2, r3, #1
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	3714      	adds	r7, #20
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bc80      	pop	{r7}
 800bbbc:	4770      	bx	lr
	...

0800bbc0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b084      	sub	sp, #16
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
 800bbc8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d10b      	bne.n	800bbec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bbd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbd8:	f383 8811 	msr	BASEPRI, r3
 800bbdc:	f3bf 8f6f 	isb	sy
 800bbe0:	f3bf 8f4f 	dsb	sy
 800bbe4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bbe6:	bf00      	nop
 800bbe8:	bf00      	nop
 800bbea:	e7fd      	b.n	800bbe8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bbec:	f002 f8f6 	bl	800dddc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbf8:	68f9      	ldr	r1, [r7, #12]
 800bbfa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bbfc:	fb01 f303 	mul.w	r3, r1, r3
 800bc00:	441a      	add	r2, r3
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681a      	ldr	r2, [r3, #0]
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc1c:	3b01      	subs	r3, #1
 800bc1e:	68f9      	ldr	r1, [r7, #12]
 800bc20:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bc22:	fb01 f303 	mul.w	r3, r1, r3
 800bc26:	441a      	add	r2, r3
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	22ff      	movs	r2, #255	@ 0xff
 800bc30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	22ff      	movs	r2, #255	@ 0xff
 800bc38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d114      	bne.n	800bc6c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	691b      	ldr	r3, [r3, #16]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d01a      	beq.n	800bc80 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	3310      	adds	r3, #16
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f001 f928 	bl	800cea4 <xTaskRemoveFromEventList>
 800bc54:	4603      	mov	r3, r0
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d012      	beq.n	800bc80 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bc5a:	4b0d      	ldr	r3, [pc, #52]	@ (800bc90 <xQueueGenericReset+0xd0>)
 800bc5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc60:	601a      	str	r2, [r3, #0]
 800bc62:	f3bf 8f4f 	dsb	sy
 800bc66:	f3bf 8f6f 	isb	sy
 800bc6a:	e009      	b.n	800bc80 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	3310      	adds	r3, #16
 800bc70:	4618      	mov	r0, r3
 800bc72:	f7ff fef5 	bl	800ba60 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	3324      	adds	r3, #36	@ 0x24
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7ff fef0 	bl	800ba60 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bc80:	f002 f8dc 	bl	800de3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bc84:	2301      	movs	r3, #1
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3710      	adds	r7, #16
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
 800bc8e:	bf00      	nop
 800bc90:	e000ed04 	.word	0xe000ed04

0800bc94 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b08e      	sub	sp, #56	@ 0x38
 800bc98:	af02      	add	r7, sp, #8
 800bc9a:	60f8      	str	r0, [r7, #12]
 800bc9c:	60b9      	str	r1, [r7, #8]
 800bc9e:	607a      	str	r2, [r7, #4]
 800bca0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d10b      	bne.n	800bcc0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800bca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcac:	f383 8811 	msr	BASEPRI, r3
 800bcb0:	f3bf 8f6f 	isb	sy
 800bcb4:	f3bf 8f4f 	dsb	sy
 800bcb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bcba:	bf00      	nop
 800bcbc:	bf00      	nop
 800bcbe:	e7fd      	b.n	800bcbc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d10b      	bne.n	800bcde <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800bcc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcca:	f383 8811 	msr	BASEPRI, r3
 800bcce:	f3bf 8f6f 	isb	sy
 800bcd2:	f3bf 8f4f 	dsb	sy
 800bcd6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bcd8:	bf00      	nop
 800bcda:	bf00      	nop
 800bcdc:	e7fd      	b.n	800bcda <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d002      	beq.n	800bcea <xQueueGenericCreateStatic+0x56>
 800bce4:	68bb      	ldr	r3, [r7, #8]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d001      	beq.n	800bcee <xQueueGenericCreateStatic+0x5a>
 800bcea:	2301      	movs	r3, #1
 800bcec:	e000      	b.n	800bcf0 <xQueueGenericCreateStatic+0x5c>
 800bcee:	2300      	movs	r3, #0
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d10b      	bne.n	800bd0c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800bcf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf8:	f383 8811 	msr	BASEPRI, r3
 800bcfc:	f3bf 8f6f 	isb	sy
 800bd00:	f3bf 8f4f 	dsb	sy
 800bd04:	623b      	str	r3, [r7, #32]
}
 800bd06:	bf00      	nop
 800bd08:	bf00      	nop
 800bd0a:	e7fd      	b.n	800bd08 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d102      	bne.n	800bd18 <xQueueGenericCreateStatic+0x84>
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d101      	bne.n	800bd1c <xQueueGenericCreateStatic+0x88>
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e000      	b.n	800bd1e <xQueueGenericCreateStatic+0x8a>
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d10b      	bne.n	800bd3a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800bd22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd26:	f383 8811 	msr	BASEPRI, r3
 800bd2a:	f3bf 8f6f 	isb	sy
 800bd2e:	f3bf 8f4f 	dsb	sy
 800bd32:	61fb      	str	r3, [r7, #28]
}
 800bd34:	bf00      	nop
 800bd36:	bf00      	nop
 800bd38:	e7fd      	b.n	800bd36 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bd3a:	2348      	movs	r3, #72	@ 0x48
 800bd3c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	2b48      	cmp	r3, #72	@ 0x48
 800bd42:	d00b      	beq.n	800bd5c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800bd44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd48:	f383 8811 	msr	BASEPRI, r3
 800bd4c:	f3bf 8f6f 	isb	sy
 800bd50:	f3bf 8f4f 	dsb	sy
 800bd54:	61bb      	str	r3, [r7, #24]
}
 800bd56:	bf00      	nop
 800bd58:	bf00      	nop
 800bd5a:	e7fd      	b.n	800bd58 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bd5c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bd62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d00d      	beq.n	800bd84 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bd68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd6a:	2201      	movs	r2, #1
 800bd6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bd70:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bd74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd76:	9300      	str	r3, [sp, #0]
 800bd78:	4613      	mov	r3, r2
 800bd7a:	687a      	ldr	r2, [r7, #4]
 800bd7c:	68b9      	ldr	r1, [r7, #8]
 800bd7e:	68f8      	ldr	r0, [r7, #12]
 800bd80:	f000 f805 	bl	800bd8e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bd84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3730      	adds	r7, #48	@ 0x30
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}

0800bd8e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bd8e:	b580      	push	{r7, lr}
 800bd90:	b084      	sub	sp, #16
 800bd92:	af00      	add	r7, sp, #0
 800bd94:	60f8      	str	r0, [r7, #12]
 800bd96:	60b9      	str	r1, [r7, #8]
 800bd98:	607a      	str	r2, [r7, #4]
 800bd9a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bd9c:	68bb      	ldr	r3, [r7, #8]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d103      	bne.n	800bdaa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bda2:	69bb      	ldr	r3, [r7, #24]
 800bda4:	69ba      	ldr	r2, [r7, #24]
 800bda6:	601a      	str	r2, [r3, #0]
 800bda8:	e002      	b.n	800bdb0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bdaa:	69bb      	ldr	r3, [r7, #24]
 800bdac:	687a      	ldr	r2, [r7, #4]
 800bdae:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bdb0:	69bb      	ldr	r3, [r7, #24]
 800bdb2:	68fa      	ldr	r2, [r7, #12]
 800bdb4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bdb6:	69bb      	ldr	r3, [r7, #24]
 800bdb8:	68ba      	ldr	r2, [r7, #8]
 800bdba:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bdbc:	2101      	movs	r1, #1
 800bdbe:	69b8      	ldr	r0, [r7, #24]
 800bdc0:	f7ff fefe 	bl	800bbc0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bdc4:	bf00      	nop
 800bdc6:	3710      	adds	r7, #16
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b08e      	sub	sp, #56	@ 0x38
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	60f8      	str	r0, [r7, #12]
 800bdd4:	60b9      	str	r1, [r7, #8]
 800bdd6:	607a      	str	r2, [r7, #4]
 800bdd8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bdda:	2300      	movs	r3, #0
 800bddc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bde2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d10b      	bne.n	800be00 <xQueueGenericSend+0x34>
	__asm volatile
 800bde8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdec:	f383 8811 	msr	BASEPRI, r3
 800bdf0:	f3bf 8f6f 	isb	sy
 800bdf4:	f3bf 8f4f 	dsb	sy
 800bdf8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bdfa:	bf00      	nop
 800bdfc:	bf00      	nop
 800bdfe:	e7fd      	b.n	800bdfc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d103      	bne.n	800be0e <xQueueGenericSend+0x42>
 800be06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d101      	bne.n	800be12 <xQueueGenericSend+0x46>
 800be0e:	2301      	movs	r3, #1
 800be10:	e000      	b.n	800be14 <xQueueGenericSend+0x48>
 800be12:	2300      	movs	r3, #0
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10b      	bne.n	800be30 <xQueueGenericSend+0x64>
	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be1c:	f383 8811 	msr	BASEPRI, r3
 800be20:	f3bf 8f6f 	isb	sy
 800be24:	f3bf 8f4f 	dsb	sy
 800be28:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800be2a:	bf00      	nop
 800be2c:	bf00      	nop
 800be2e:	e7fd      	b.n	800be2c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	2b02      	cmp	r3, #2
 800be34:	d103      	bne.n	800be3e <xQueueGenericSend+0x72>
 800be36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d101      	bne.n	800be42 <xQueueGenericSend+0x76>
 800be3e:	2301      	movs	r3, #1
 800be40:	e000      	b.n	800be44 <xQueueGenericSend+0x78>
 800be42:	2300      	movs	r3, #0
 800be44:	2b00      	cmp	r3, #0
 800be46:	d10b      	bne.n	800be60 <xQueueGenericSend+0x94>
	__asm volatile
 800be48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be4c:	f383 8811 	msr	BASEPRI, r3
 800be50:	f3bf 8f6f 	isb	sy
 800be54:	f3bf 8f4f 	dsb	sy
 800be58:	623b      	str	r3, [r7, #32]
}
 800be5a:	bf00      	nop
 800be5c:	bf00      	nop
 800be5e:	e7fd      	b.n	800be5c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800be60:	f001 f9e6 	bl	800d230 <xTaskGetSchedulerState>
 800be64:	4603      	mov	r3, r0
 800be66:	2b00      	cmp	r3, #0
 800be68:	d102      	bne.n	800be70 <xQueueGenericSend+0xa4>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d101      	bne.n	800be74 <xQueueGenericSend+0xa8>
 800be70:	2301      	movs	r3, #1
 800be72:	e000      	b.n	800be76 <xQueueGenericSend+0xaa>
 800be74:	2300      	movs	r3, #0
 800be76:	2b00      	cmp	r3, #0
 800be78:	d10b      	bne.n	800be92 <xQueueGenericSend+0xc6>
	__asm volatile
 800be7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be7e:	f383 8811 	msr	BASEPRI, r3
 800be82:	f3bf 8f6f 	isb	sy
 800be86:	f3bf 8f4f 	dsb	sy
 800be8a:	61fb      	str	r3, [r7, #28]
}
 800be8c:	bf00      	nop
 800be8e:	bf00      	nop
 800be90:	e7fd      	b.n	800be8e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800be92:	f001 ffa3 	bl	800dddc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800be96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be9e:	429a      	cmp	r2, r3
 800bea0:	d302      	bcc.n	800bea8 <xQueueGenericSend+0xdc>
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	2b02      	cmp	r3, #2
 800bea6:	d129      	bne.n	800befc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bea8:	683a      	ldr	r2, [r7, #0]
 800beaa:	68b9      	ldr	r1, [r7, #8]
 800beac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800beae:	f000 fa0f 	bl	800c2d0 <prvCopyDataToQueue>
 800beb2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800beb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d010      	beq.n	800bede <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bebe:	3324      	adds	r3, #36	@ 0x24
 800bec0:	4618      	mov	r0, r3
 800bec2:	f000 ffef 	bl	800cea4 <xTaskRemoveFromEventList>
 800bec6:	4603      	mov	r3, r0
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d013      	beq.n	800bef4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800becc:	4b3f      	ldr	r3, [pc, #252]	@ (800bfcc <xQueueGenericSend+0x200>)
 800bece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bed2:	601a      	str	r2, [r3, #0]
 800bed4:	f3bf 8f4f 	dsb	sy
 800bed8:	f3bf 8f6f 	isb	sy
 800bedc:	e00a      	b.n	800bef4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d007      	beq.n	800bef4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bee4:	4b39      	ldr	r3, [pc, #228]	@ (800bfcc <xQueueGenericSend+0x200>)
 800bee6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800beea:	601a      	str	r2, [r3, #0]
 800beec:	f3bf 8f4f 	dsb	sy
 800bef0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bef4:	f001 ffa2 	bl	800de3c <vPortExitCritical>
				return pdPASS;
 800bef8:	2301      	movs	r3, #1
 800befa:	e063      	b.n	800bfc4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d103      	bne.n	800bf0a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bf02:	f001 ff9b 	bl	800de3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bf06:	2300      	movs	r3, #0
 800bf08:	e05c      	b.n	800bfc4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bf0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d106      	bne.n	800bf1e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bf10:	f107 0314 	add.w	r3, r7, #20
 800bf14:	4618      	mov	r0, r3
 800bf16:	f001 f829 	bl	800cf6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bf1e:	f001 ff8d 	bl	800de3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bf22:	f000 fd97 	bl	800ca54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bf26:	f001 ff59 	bl	800dddc <vPortEnterCritical>
 800bf2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bf30:	b25b      	sxtb	r3, r3
 800bf32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf36:	d103      	bne.n	800bf40 <xQueueGenericSend+0x174>
 800bf38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bf40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bf46:	b25b      	sxtb	r3, r3
 800bf48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf4c:	d103      	bne.n	800bf56 <xQueueGenericSend+0x18a>
 800bf4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf50:	2200      	movs	r2, #0
 800bf52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bf56:	f001 ff71 	bl	800de3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bf5a:	1d3a      	adds	r2, r7, #4
 800bf5c:	f107 0314 	add.w	r3, r7, #20
 800bf60:	4611      	mov	r1, r2
 800bf62:	4618      	mov	r0, r3
 800bf64:	f001 f818 	bl	800cf98 <xTaskCheckForTimeOut>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d124      	bne.n	800bfb8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bf6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bf70:	f000 faa6 	bl	800c4c0 <prvIsQueueFull>
 800bf74:	4603      	mov	r3, r0
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d018      	beq.n	800bfac <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bf7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf7c:	3310      	adds	r3, #16
 800bf7e:	687a      	ldr	r2, [r7, #4]
 800bf80:	4611      	mov	r1, r2
 800bf82:	4618      	mov	r0, r3
 800bf84:	f000 ff3c 	bl	800ce00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bf88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bf8a:	f000 fa31 	bl	800c3f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bf8e:	f000 fd6f 	bl	800ca70 <xTaskResumeAll>
 800bf92:	4603      	mov	r3, r0
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	f47f af7c 	bne.w	800be92 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800bf9a:	4b0c      	ldr	r3, [pc, #48]	@ (800bfcc <xQueueGenericSend+0x200>)
 800bf9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfa0:	601a      	str	r2, [r3, #0]
 800bfa2:	f3bf 8f4f 	dsb	sy
 800bfa6:	f3bf 8f6f 	isb	sy
 800bfaa:	e772      	b.n	800be92 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bfac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bfae:	f000 fa1f 	bl	800c3f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bfb2:	f000 fd5d 	bl	800ca70 <xTaskResumeAll>
 800bfb6:	e76c      	b.n	800be92 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bfb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bfba:	f000 fa19 	bl	800c3f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bfbe:	f000 fd57 	bl	800ca70 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bfc2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	3738      	adds	r7, #56	@ 0x38
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}
 800bfcc:	e000ed04 	.word	0xe000ed04

0800bfd0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b090      	sub	sp, #64	@ 0x40
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	60f8      	str	r0, [r7, #12]
 800bfd8:	60b9      	str	r1, [r7, #8]
 800bfda:	607a      	str	r2, [r7, #4]
 800bfdc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800bfe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d10b      	bne.n	800c000 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800bfe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfec:	f383 8811 	msr	BASEPRI, r3
 800bff0:	f3bf 8f6f 	isb	sy
 800bff4:	f3bf 8f4f 	dsb	sy
 800bff8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bffa:	bf00      	nop
 800bffc:	bf00      	nop
 800bffe:	e7fd      	b.n	800bffc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d103      	bne.n	800c00e <xQueueGenericSendFromISR+0x3e>
 800c006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d101      	bne.n	800c012 <xQueueGenericSendFromISR+0x42>
 800c00e:	2301      	movs	r3, #1
 800c010:	e000      	b.n	800c014 <xQueueGenericSendFromISR+0x44>
 800c012:	2300      	movs	r3, #0
 800c014:	2b00      	cmp	r3, #0
 800c016:	d10b      	bne.n	800c030 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c01c:	f383 8811 	msr	BASEPRI, r3
 800c020:	f3bf 8f6f 	isb	sy
 800c024:	f3bf 8f4f 	dsb	sy
 800c028:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c02a:	bf00      	nop
 800c02c:	bf00      	nop
 800c02e:	e7fd      	b.n	800c02c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	2b02      	cmp	r3, #2
 800c034:	d103      	bne.n	800c03e <xQueueGenericSendFromISR+0x6e>
 800c036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c03a:	2b01      	cmp	r3, #1
 800c03c:	d101      	bne.n	800c042 <xQueueGenericSendFromISR+0x72>
 800c03e:	2301      	movs	r3, #1
 800c040:	e000      	b.n	800c044 <xQueueGenericSendFromISR+0x74>
 800c042:	2300      	movs	r3, #0
 800c044:	2b00      	cmp	r3, #0
 800c046:	d10b      	bne.n	800c060 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c04c:	f383 8811 	msr	BASEPRI, r3
 800c050:	f3bf 8f6f 	isb	sy
 800c054:	f3bf 8f4f 	dsb	sy
 800c058:	623b      	str	r3, [r7, #32]
}
 800c05a:	bf00      	nop
 800c05c:	bf00      	nop
 800c05e:	e7fd      	b.n	800c05c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c060:	f001 ff7e 	bl	800df60 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c064:	f3ef 8211 	mrs	r2, BASEPRI
 800c068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c06c:	f383 8811 	msr	BASEPRI, r3
 800c070:	f3bf 8f6f 	isb	sy
 800c074:	f3bf 8f4f 	dsb	sy
 800c078:	61fa      	str	r2, [r7, #28]
 800c07a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c07c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c07e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c082:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c088:	429a      	cmp	r2, r3
 800c08a:	d302      	bcc.n	800c092 <xQueueGenericSendFromISR+0xc2>
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	2b02      	cmp	r3, #2
 800c090:	d12f      	bne.n	800c0f2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c094:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c098:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c09c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c09e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c0a2:	683a      	ldr	r2, [r7, #0]
 800c0a4:	68b9      	ldr	r1, [r7, #8]
 800c0a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c0a8:	f000 f912 	bl	800c2d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c0ac:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c0b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0b4:	d112      	bne.n	800c0dc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d016      	beq.n	800c0ec <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c0be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0c0:	3324      	adds	r3, #36	@ 0x24
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f000 feee 	bl	800cea4 <xTaskRemoveFromEventList>
 800c0c8:	4603      	mov	r3, r0
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00e      	beq.n	800c0ec <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d00b      	beq.n	800c0ec <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	601a      	str	r2, [r3, #0]
 800c0da:	e007      	b.n	800c0ec <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c0dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	b2db      	uxtb	r3, r3
 800c0e4:	b25a      	sxtb	r2, r3
 800c0e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c0f0:	e001      	b.n	800c0f6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c0f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0f8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c0fa:	697b      	ldr	r3, [r7, #20]
 800c0fc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c100:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c104:	4618      	mov	r0, r3
 800c106:	3740      	adds	r7, #64	@ 0x40
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}

0800c10c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b08c      	sub	sp, #48	@ 0x30
 800c110:	af00      	add	r7, sp, #0
 800c112:	60f8      	str	r0, [r7, #12]
 800c114:	60b9      	str	r1, [r7, #8]
 800c116:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c118:	2300      	movs	r3, #0
 800c11a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c122:	2b00      	cmp	r3, #0
 800c124:	d10b      	bne.n	800c13e <xQueueReceive+0x32>
	__asm volatile
 800c126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c12a:	f383 8811 	msr	BASEPRI, r3
 800c12e:	f3bf 8f6f 	isb	sy
 800c132:	f3bf 8f4f 	dsb	sy
 800c136:	623b      	str	r3, [r7, #32]
}
 800c138:	bf00      	nop
 800c13a:	bf00      	nop
 800c13c:	e7fd      	b.n	800c13a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d103      	bne.n	800c14c <xQueueReceive+0x40>
 800c144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d101      	bne.n	800c150 <xQueueReceive+0x44>
 800c14c:	2301      	movs	r3, #1
 800c14e:	e000      	b.n	800c152 <xQueueReceive+0x46>
 800c150:	2300      	movs	r3, #0
 800c152:	2b00      	cmp	r3, #0
 800c154:	d10b      	bne.n	800c16e <xQueueReceive+0x62>
	__asm volatile
 800c156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c15a:	f383 8811 	msr	BASEPRI, r3
 800c15e:	f3bf 8f6f 	isb	sy
 800c162:	f3bf 8f4f 	dsb	sy
 800c166:	61fb      	str	r3, [r7, #28]
}
 800c168:	bf00      	nop
 800c16a:	bf00      	nop
 800c16c:	e7fd      	b.n	800c16a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c16e:	f001 f85f 	bl	800d230 <xTaskGetSchedulerState>
 800c172:	4603      	mov	r3, r0
 800c174:	2b00      	cmp	r3, #0
 800c176:	d102      	bne.n	800c17e <xQueueReceive+0x72>
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d101      	bne.n	800c182 <xQueueReceive+0x76>
 800c17e:	2301      	movs	r3, #1
 800c180:	e000      	b.n	800c184 <xQueueReceive+0x78>
 800c182:	2300      	movs	r3, #0
 800c184:	2b00      	cmp	r3, #0
 800c186:	d10b      	bne.n	800c1a0 <xQueueReceive+0x94>
	__asm volatile
 800c188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c18c:	f383 8811 	msr	BASEPRI, r3
 800c190:	f3bf 8f6f 	isb	sy
 800c194:	f3bf 8f4f 	dsb	sy
 800c198:	61bb      	str	r3, [r7, #24]
}
 800c19a:	bf00      	nop
 800c19c:	bf00      	nop
 800c19e:	e7fd      	b.n	800c19c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c1a0:	f001 fe1c 	bl	800dddc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1a8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d01f      	beq.n	800c1f0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c1b0:	68b9      	ldr	r1, [r7, #8]
 800c1b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c1b4:	f000 f8f6 	bl	800c3a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ba:	1e5a      	subs	r2, r3, #1
 800c1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1be:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1c2:	691b      	ldr	r3, [r3, #16]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d00f      	beq.n	800c1e8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1ca:	3310      	adds	r3, #16
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f000 fe69 	bl	800cea4 <xTaskRemoveFromEventList>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d007      	beq.n	800c1e8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c1d8:	4b3c      	ldr	r3, [pc, #240]	@ (800c2cc <xQueueReceive+0x1c0>)
 800c1da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c1de:	601a      	str	r2, [r3, #0]
 800c1e0:	f3bf 8f4f 	dsb	sy
 800c1e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c1e8:	f001 fe28 	bl	800de3c <vPortExitCritical>
				return pdPASS;
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	e069      	b.n	800c2c4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d103      	bne.n	800c1fe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c1f6:	f001 fe21 	bl	800de3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	e062      	b.n	800c2c4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c1fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c200:	2b00      	cmp	r3, #0
 800c202:	d106      	bne.n	800c212 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c204:	f107 0310 	add.w	r3, r7, #16
 800c208:	4618      	mov	r0, r3
 800c20a:	f000 feaf 	bl	800cf6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c20e:	2301      	movs	r3, #1
 800c210:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c212:	f001 fe13 	bl	800de3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c216:	f000 fc1d 	bl	800ca54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c21a:	f001 fddf 	bl	800dddc <vPortEnterCritical>
 800c21e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c220:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c224:	b25b      	sxtb	r3, r3
 800c226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c22a:	d103      	bne.n	800c234 <xQueueReceive+0x128>
 800c22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c22e:	2200      	movs	r2, #0
 800c230:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c236:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c23a:	b25b      	sxtb	r3, r3
 800c23c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c240:	d103      	bne.n	800c24a <xQueueReceive+0x13e>
 800c242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c244:	2200      	movs	r2, #0
 800c246:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c24a:	f001 fdf7 	bl	800de3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c24e:	1d3a      	adds	r2, r7, #4
 800c250:	f107 0310 	add.w	r3, r7, #16
 800c254:	4611      	mov	r1, r2
 800c256:	4618      	mov	r0, r3
 800c258:	f000 fe9e 	bl	800cf98 <xTaskCheckForTimeOut>
 800c25c:	4603      	mov	r3, r0
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d123      	bne.n	800c2aa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c262:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c264:	f000 f916 	bl	800c494 <prvIsQueueEmpty>
 800c268:	4603      	mov	r3, r0
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d017      	beq.n	800c29e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c26e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c270:	3324      	adds	r3, #36	@ 0x24
 800c272:	687a      	ldr	r2, [r7, #4]
 800c274:	4611      	mov	r1, r2
 800c276:	4618      	mov	r0, r3
 800c278:	f000 fdc2 	bl	800ce00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c27c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c27e:	f000 f8b7 	bl	800c3f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c282:	f000 fbf5 	bl	800ca70 <xTaskResumeAll>
 800c286:	4603      	mov	r3, r0
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d189      	bne.n	800c1a0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c28c:	4b0f      	ldr	r3, [pc, #60]	@ (800c2cc <xQueueReceive+0x1c0>)
 800c28e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c292:	601a      	str	r2, [r3, #0]
 800c294:	f3bf 8f4f 	dsb	sy
 800c298:	f3bf 8f6f 	isb	sy
 800c29c:	e780      	b.n	800c1a0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c29e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2a0:	f000 f8a6 	bl	800c3f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c2a4:	f000 fbe4 	bl	800ca70 <xTaskResumeAll>
 800c2a8:	e77a      	b.n	800c1a0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c2aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2ac:	f000 f8a0 	bl	800c3f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c2b0:	f000 fbde 	bl	800ca70 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c2b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2b6:	f000 f8ed 	bl	800c494 <prvIsQueueEmpty>
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	f43f af6f 	beq.w	800c1a0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c2c2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	3730      	adds	r7, #48	@ 0x30
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	bd80      	pop	{r7, pc}
 800c2cc:	e000ed04 	.word	0xe000ed04

0800c2d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b086      	sub	sp, #24
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	60f8      	str	r0, [r7, #12]
 800c2d8:	60b9      	str	r1, [r7, #8]
 800c2da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c2dc:	2300      	movs	r3, #0
 800c2de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d10d      	bne.n	800c30a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d14d      	bne.n	800c392 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	689b      	ldr	r3, [r3, #8]
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f000 ffb6 	bl	800d26c <xTaskPriorityDisinherit>
 800c300:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	2200      	movs	r2, #0
 800c306:	609a      	str	r2, [r3, #8]
 800c308:	e043      	b.n	800c392 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d119      	bne.n	800c344 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	6858      	ldr	r0, [r3, #4]
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c318:	461a      	mov	r2, r3
 800c31a:	68b9      	ldr	r1, [r7, #8]
 800c31c:	f006 fa61 	bl	80127e2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	685a      	ldr	r2, [r3, #4]
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c328:	441a      	add	r2, r3
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	685a      	ldr	r2, [r3, #4]
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	689b      	ldr	r3, [r3, #8]
 800c336:	429a      	cmp	r2, r3
 800c338:	d32b      	bcc.n	800c392 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	605a      	str	r2, [r3, #4]
 800c342:	e026      	b.n	800c392 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	68d8      	ldr	r0, [r3, #12]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c34c:	461a      	mov	r2, r3
 800c34e:	68b9      	ldr	r1, [r7, #8]
 800c350:	f006 fa47 	bl	80127e2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	68da      	ldr	r2, [r3, #12]
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c35c:	425b      	negs	r3, r3
 800c35e:	441a      	add	r2, r3
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	68da      	ldr	r2, [r3, #12]
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	429a      	cmp	r2, r3
 800c36e:	d207      	bcs.n	800c380 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	689a      	ldr	r2, [r3, #8]
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c378:	425b      	negs	r3, r3
 800c37a:	441a      	add	r2, r3
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2b02      	cmp	r3, #2
 800c384:	d105      	bne.n	800c392 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d002      	beq.n	800c392 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	3b01      	subs	r3, #1
 800c390:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	1c5a      	adds	r2, r3, #1
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c39a:	697b      	ldr	r3, [r7, #20]
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3718      	adds	r7, #24
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}

0800c3a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b082      	sub	sp, #8
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d018      	beq.n	800c3e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	68da      	ldr	r2, [r3, #12]
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3be:	441a      	add	r2, r3
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	68da      	ldr	r2, [r3, #12]
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	689b      	ldr	r3, [r3, #8]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d303      	bcc.n	800c3d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681a      	ldr	r2, [r3, #0]
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	68d9      	ldr	r1, [r3, #12]
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	6838      	ldr	r0, [r7, #0]
 800c3e4:	f006 f9fd 	bl	80127e2 <memcpy>
	}
}
 800c3e8:	bf00      	nop
 800c3ea:	3708      	adds	r7, #8
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}

0800c3f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b084      	sub	sp, #16
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c3f8:	f001 fcf0 	bl	800dddc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c402:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c404:	e011      	b.n	800c42a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d012      	beq.n	800c434 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	3324      	adds	r3, #36	@ 0x24
 800c412:	4618      	mov	r0, r3
 800c414:	f000 fd46 	bl	800cea4 <xTaskRemoveFromEventList>
 800c418:	4603      	mov	r3, r0
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d001      	beq.n	800c422 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c41e:	f000 fe1f 	bl	800d060 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c422:	7bfb      	ldrb	r3, [r7, #15]
 800c424:	3b01      	subs	r3, #1
 800c426:	b2db      	uxtb	r3, r3
 800c428:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c42a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	dce9      	bgt.n	800c406 <prvUnlockQueue+0x16>
 800c432:	e000      	b.n	800c436 <prvUnlockQueue+0x46>
					break;
 800c434:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	22ff      	movs	r2, #255	@ 0xff
 800c43a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c43e:	f001 fcfd 	bl	800de3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c442:	f001 fccb 	bl	800dddc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c44c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c44e:	e011      	b.n	800c474 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	691b      	ldr	r3, [r3, #16]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d012      	beq.n	800c47e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	3310      	adds	r3, #16
 800c45c:	4618      	mov	r0, r3
 800c45e:	f000 fd21 	bl	800cea4 <xTaskRemoveFromEventList>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d001      	beq.n	800c46c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c468:	f000 fdfa 	bl	800d060 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c46c:	7bbb      	ldrb	r3, [r7, #14]
 800c46e:	3b01      	subs	r3, #1
 800c470:	b2db      	uxtb	r3, r3
 800c472:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c474:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	dce9      	bgt.n	800c450 <prvUnlockQueue+0x60>
 800c47c:	e000      	b.n	800c480 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c47e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	22ff      	movs	r2, #255	@ 0xff
 800c484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c488:	f001 fcd8 	bl	800de3c <vPortExitCritical>
}
 800c48c:	bf00      	nop
 800c48e:	3710      	adds	r7, #16
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}

0800c494 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b084      	sub	sp, #16
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c49c:	f001 fc9e 	bl	800dddc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d102      	bne.n	800c4ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	60fb      	str	r3, [r7, #12]
 800c4ac:	e001      	b.n	800c4b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c4b2:	f001 fcc3 	bl	800de3c <vPortExitCritical>

	return xReturn;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3710      	adds	r7, #16
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b084      	sub	sp, #16
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c4c8:	f001 fc88 	bl	800dddc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4d4:	429a      	cmp	r2, r3
 800c4d6:	d102      	bne.n	800c4de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c4d8:	2301      	movs	r3, #1
 800c4da:	60fb      	str	r3, [r7, #12]
 800c4dc:	e001      	b.n	800c4e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c4e2:	f001 fcab 	bl	800de3c <vPortExitCritical>

	return xReturn;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	3710      	adds	r7, #16
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}

0800c4f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b085      	sub	sp, #20
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	60fb      	str	r3, [r7, #12]
 800c4fe:	e014      	b.n	800c52a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c500:	4a0e      	ldr	r2, [pc, #56]	@ (800c53c <vQueueAddToRegistry+0x4c>)
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d10b      	bne.n	800c524 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c50c:	490b      	ldr	r1, [pc, #44]	@ (800c53c <vQueueAddToRegistry+0x4c>)
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	683a      	ldr	r2, [r7, #0]
 800c512:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c516:	4a09      	ldr	r2, [pc, #36]	@ (800c53c <vQueueAddToRegistry+0x4c>)
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	00db      	lsls	r3, r3, #3
 800c51c:	4413      	add	r3, r2
 800c51e:	687a      	ldr	r2, [r7, #4]
 800c520:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c522:	e006      	b.n	800c532 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	3301      	adds	r3, #1
 800c528:	60fb      	str	r3, [r7, #12]
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	2b07      	cmp	r3, #7
 800c52e:	d9e7      	bls.n	800c500 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c530:	bf00      	nop
 800c532:	bf00      	nop
 800c534:	3714      	adds	r7, #20
 800c536:	46bd      	mov	sp, r7
 800c538:	bc80      	pop	{r7}
 800c53a:	4770      	bx	lr
 800c53c:	200010b4 	.word	0x200010b4

0800c540 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c540:	b580      	push	{r7, lr}
 800c542:	b086      	sub	sp, #24
 800c544:	af00      	add	r7, sp, #0
 800c546:	60f8      	str	r0, [r7, #12]
 800c548:	60b9      	str	r1, [r7, #8]
 800c54a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c550:	f001 fc44 	bl	800dddc <vPortEnterCritical>
 800c554:	697b      	ldr	r3, [r7, #20]
 800c556:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c55a:	b25b      	sxtb	r3, r3
 800c55c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c560:	d103      	bne.n	800c56a <vQueueWaitForMessageRestricted+0x2a>
 800c562:	697b      	ldr	r3, [r7, #20]
 800c564:	2200      	movs	r2, #0
 800c566:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c56a:	697b      	ldr	r3, [r7, #20]
 800c56c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c570:	b25b      	sxtb	r3, r3
 800c572:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c576:	d103      	bne.n	800c580 <vQueueWaitForMessageRestricted+0x40>
 800c578:	697b      	ldr	r3, [r7, #20]
 800c57a:	2200      	movs	r2, #0
 800c57c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c580:	f001 fc5c 	bl	800de3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c584:	697b      	ldr	r3, [r7, #20]
 800c586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d106      	bne.n	800c59a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	3324      	adds	r3, #36	@ 0x24
 800c590:	687a      	ldr	r2, [r7, #4]
 800c592:	68b9      	ldr	r1, [r7, #8]
 800c594:	4618      	mov	r0, r3
 800c596:	f000 fc59 	bl	800ce4c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c59a:	6978      	ldr	r0, [r7, #20]
 800c59c:	f7ff ff28 	bl	800c3f0 <prvUnlockQueue>
	}
 800c5a0:	bf00      	nop
 800c5a2:	3718      	adds	r7, #24
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}

0800c5a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b08e      	sub	sp, #56	@ 0x38
 800c5ac:	af04      	add	r7, sp, #16
 800c5ae:	60f8      	str	r0, [r7, #12]
 800c5b0:	60b9      	str	r1, [r7, #8]
 800c5b2:	607a      	str	r2, [r7, #4]
 800c5b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d10b      	bne.n	800c5d4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800c5bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5c0:	f383 8811 	msr	BASEPRI, r3
 800c5c4:	f3bf 8f6f 	isb	sy
 800c5c8:	f3bf 8f4f 	dsb	sy
 800c5cc:	623b      	str	r3, [r7, #32]
}
 800c5ce:	bf00      	nop
 800c5d0:	bf00      	nop
 800c5d2:	e7fd      	b.n	800c5d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d10b      	bne.n	800c5f2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800c5da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5de:	f383 8811 	msr	BASEPRI, r3
 800c5e2:	f3bf 8f6f 	isb	sy
 800c5e6:	f3bf 8f4f 	dsb	sy
 800c5ea:	61fb      	str	r3, [r7, #28]
}
 800c5ec:	bf00      	nop
 800c5ee:	bf00      	nop
 800c5f0:	e7fd      	b.n	800c5ee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c5f2:	23a0      	movs	r3, #160	@ 0xa0
 800c5f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c5f6:	693b      	ldr	r3, [r7, #16]
 800c5f8:	2ba0      	cmp	r3, #160	@ 0xa0
 800c5fa:	d00b      	beq.n	800c614 <xTaskCreateStatic+0x6c>
	__asm volatile
 800c5fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c600:	f383 8811 	msr	BASEPRI, r3
 800c604:	f3bf 8f6f 	isb	sy
 800c608:	f3bf 8f4f 	dsb	sy
 800c60c:	61bb      	str	r3, [r7, #24]
}
 800c60e:	bf00      	nop
 800c610:	bf00      	nop
 800c612:	e7fd      	b.n	800c610 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c614:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d01e      	beq.n	800c65a <xTaskCreateStatic+0xb2>
 800c61c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d01b      	beq.n	800c65a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c624:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c628:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c62a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c62e:	2202      	movs	r2, #2
 800c630:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c634:	2300      	movs	r3, #0
 800c636:	9303      	str	r3, [sp, #12]
 800c638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c63a:	9302      	str	r3, [sp, #8]
 800c63c:	f107 0314 	add.w	r3, r7, #20
 800c640:	9301      	str	r3, [sp, #4]
 800c642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c644:	9300      	str	r3, [sp, #0]
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	687a      	ldr	r2, [r7, #4]
 800c64a:	68b9      	ldr	r1, [r7, #8]
 800c64c:	68f8      	ldr	r0, [r7, #12]
 800c64e:	f000 f851 	bl	800c6f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c652:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c654:	f000 f8ee 	bl	800c834 <prvAddNewTaskToReadyList>
 800c658:	e001      	b.n	800c65e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c65a:	2300      	movs	r3, #0
 800c65c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c65e:	697b      	ldr	r3, [r7, #20]
	}
 800c660:	4618      	mov	r0, r3
 800c662:	3728      	adds	r7, #40	@ 0x28
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}

0800c668 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b08c      	sub	sp, #48	@ 0x30
 800c66c:	af04      	add	r7, sp, #16
 800c66e:	60f8      	str	r0, [r7, #12]
 800c670:	60b9      	str	r1, [r7, #8]
 800c672:	603b      	str	r3, [r7, #0]
 800c674:	4613      	mov	r3, r2
 800c676:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c678:	88fb      	ldrh	r3, [r7, #6]
 800c67a:	009b      	lsls	r3, r3, #2
 800c67c:	4618      	mov	r0, r3
 800c67e:	f001 fcaf 	bl	800dfe0 <pvPortMalloc>
 800c682:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c684:	697b      	ldr	r3, [r7, #20]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d00e      	beq.n	800c6a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c68a:	20a0      	movs	r0, #160	@ 0xa0
 800c68c:	f001 fca8 	bl	800dfe0 <pvPortMalloc>
 800c690:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c692:	69fb      	ldr	r3, [r7, #28]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d003      	beq.n	800c6a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c698:	69fb      	ldr	r3, [r7, #28]
 800c69a:	697a      	ldr	r2, [r7, #20]
 800c69c:	631a      	str	r2, [r3, #48]	@ 0x30
 800c69e:	e005      	b.n	800c6ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c6a0:	6978      	ldr	r0, [r7, #20]
 800c6a2:	f001 fd6b 	bl	800e17c <vPortFree>
 800c6a6:	e001      	b.n	800c6ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c6ac:	69fb      	ldr	r3, [r7, #28]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d017      	beq.n	800c6e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c6b2:	69fb      	ldr	r3, [r7, #28]
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c6ba:	88fa      	ldrh	r2, [r7, #6]
 800c6bc:	2300      	movs	r3, #0
 800c6be:	9303      	str	r3, [sp, #12]
 800c6c0:	69fb      	ldr	r3, [r7, #28]
 800c6c2:	9302      	str	r3, [sp, #8]
 800c6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6c6:	9301      	str	r3, [sp, #4]
 800c6c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6ca:	9300      	str	r3, [sp, #0]
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	68b9      	ldr	r1, [r7, #8]
 800c6d0:	68f8      	ldr	r0, [r7, #12]
 800c6d2:	f000 f80f 	bl	800c6f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c6d6:	69f8      	ldr	r0, [r7, #28]
 800c6d8:	f000 f8ac 	bl	800c834 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c6dc:	2301      	movs	r3, #1
 800c6de:	61bb      	str	r3, [r7, #24]
 800c6e0:	e002      	b.n	800c6e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c6e2:	f04f 33ff 	mov.w	r3, #4294967295
 800c6e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c6e8:	69bb      	ldr	r3, [r7, #24]
	}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	3720      	adds	r7, #32
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}
	...

0800c6f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b088      	sub	sp, #32
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	60f8      	str	r0, [r7, #12]
 800c6fc:	60b9      	str	r1, [r7, #8]
 800c6fe:	607a      	str	r2, [r7, #4]
 800c700:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c704:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c70c:	3b01      	subs	r3, #1
 800c70e:	009b      	lsls	r3, r3, #2
 800c710:	4413      	add	r3, r2
 800c712:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c714:	69bb      	ldr	r3, [r7, #24]
 800c716:	f023 0307 	bic.w	r3, r3, #7
 800c71a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c71c:	69bb      	ldr	r3, [r7, #24]
 800c71e:	f003 0307 	and.w	r3, r3, #7
 800c722:	2b00      	cmp	r3, #0
 800c724:	d00b      	beq.n	800c73e <prvInitialiseNewTask+0x4a>
	__asm volatile
 800c726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c72a:	f383 8811 	msr	BASEPRI, r3
 800c72e:	f3bf 8f6f 	isb	sy
 800c732:	f3bf 8f4f 	dsb	sy
 800c736:	617b      	str	r3, [r7, #20]
}
 800c738:	bf00      	nop
 800c73a:	bf00      	nop
 800c73c:	e7fd      	b.n	800c73a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c73e:	68bb      	ldr	r3, [r7, #8]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d01f      	beq.n	800c784 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c744:	2300      	movs	r3, #0
 800c746:	61fb      	str	r3, [r7, #28]
 800c748:	e012      	b.n	800c770 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c74a:	68ba      	ldr	r2, [r7, #8]
 800c74c:	69fb      	ldr	r3, [r7, #28]
 800c74e:	4413      	add	r3, r2
 800c750:	7819      	ldrb	r1, [r3, #0]
 800c752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c754:	69fb      	ldr	r3, [r7, #28]
 800c756:	4413      	add	r3, r2
 800c758:	3334      	adds	r3, #52	@ 0x34
 800c75a:	460a      	mov	r2, r1
 800c75c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c75e:	68ba      	ldr	r2, [r7, #8]
 800c760:	69fb      	ldr	r3, [r7, #28]
 800c762:	4413      	add	r3, r2
 800c764:	781b      	ldrb	r3, [r3, #0]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d006      	beq.n	800c778 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c76a:	69fb      	ldr	r3, [r7, #28]
 800c76c:	3301      	adds	r3, #1
 800c76e:	61fb      	str	r3, [r7, #28]
 800c770:	69fb      	ldr	r3, [r7, #28]
 800c772:	2b0f      	cmp	r3, #15
 800c774:	d9e9      	bls.n	800c74a <prvInitialiseNewTask+0x56>
 800c776:	e000      	b.n	800c77a <prvInitialiseNewTask+0x86>
			{
				break;
 800c778:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c77a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c77c:	2200      	movs	r2, #0
 800c77e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c782:	e003      	b.n	800c78c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c786:	2200      	movs	r2, #0
 800c788:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c78c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c78e:	2b06      	cmp	r3, #6
 800c790:	d901      	bls.n	800c796 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c792:	2306      	movs	r3, #6
 800c794:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c798:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c79a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c79c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c79e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7a0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c7a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a4:	2200      	movs	r2, #0
 800c7a6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7aa:	3304      	adds	r3, #4
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f7ff f976 	bl	800ba9e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7b4:	3318      	adds	r3, #24
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7ff f971 	bl	800ba9e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c7bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7c4:	f1c3 0207 	rsb	r2, r3, #7
 800c7c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c7cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c7d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7dc:	2200      	movs	r2, #0
 800c7de:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7e4:	334c      	adds	r3, #76	@ 0x4c
 800c7e6:	224c      	movs	r2, #76	@ 0x4c
 800c7e8:	2100      	movs	r1, #0
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f005 ff15 	bl	801261a <memset>
 800c7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f2:	4a0d      	ldr	r2, [pc, #52]	@ (800c828 <prvInitialiseNewTask+0x134>)
 800c7f4:	651a      	str	r2, [r3, #80]	@ 0x50
 800c7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f8:	4a0c      	ldr	r2, [pc, #48]	@ (800c82c <prvInitialiseNewTask+0x138>)
 800c7fa:	655a      	str	r2, [r3, #84]	@ 0x54
 800c7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7fe:	4a0c      	ldr	r2, [pc, #48]	@ (800c830 <prvInitialiseNewTask+0x13c>)
 800c800:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c802:	683a      	ldr	r2, [r7, #0]
 800c804:	68f9      	ldr	r1, [r7, #12]
 800c806:	69b8      	ldr	r0, [r7, #24]
 800c808:	f001 f9f8 	bl	800dbfc <pxPortInitialiseStack>
 800c80c:	4602      	mov	r2, r0
 800c80e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c810:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c814:	2b00      	cmp	r3, #0
 800c816:	d002      	beq.n	800c81e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c81a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c81c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c81e:	bf00      	nop
 800c820:	3720      	adds	r7, #32
 800c822:	46bd      	mov	sp, r7
 800c824:	bd80      	pop	{r7, pc}
 800c826:	bf00      	nop
 800c828:	20003e68 	.word	0x20003e68
 800c82c:	20003ed0 	.word	0x20003ed0
 800c830:	20003f38 	.word	0x20003f38

0800c834 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c834:	b580      	push	{r7, lr}
 800c836:	b082      	sub	sp, #8
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c83c:	f001 face 	bl	800dddc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c840:	4b2a      	ldr	r3, [pc, #168]	@ (800c8ec <prvAddNewTaskToReadyList+0xb8>)
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	3301      	adds	r3, #1
 800c846:	4a29      	ldr	r2, [pc, #164]	@ (800c8ec <prvAddNewTaskToReadyList+0xb8>)
 800c848:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c84a:	4b29      	ldr	r3, [pc, #164]	@ (800c8f0 <prvAddNewTaskToReadyList+0xbc>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d109      	bne.n	800c866 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c852:	4a27      	ldr	r2, [pc, #156]	@ (800c8f0 <prvAddNewTaskToReadyList+0xbc>)
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c858:	4b24      	ldr	r3, [pc, #144]	@ (800c8ec <prvAddNewTaskToReadyList+0xb8>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	d110      	bne.n	800c882 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c860:	f000 fc22 	bl	800d0a8 <prvInitialiseTaskLists>
 800c864:	e00d      	b.n	800c882 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c866:	4b23      	ldr	r3, [pc, #140]	@ (800c8f4 <prvAddNewTaskToReadyList+0xc0>)
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d109      	bne.n	800c882 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c86e:	4b20      	ldr	r3, [pc, #128]	@ (800c8f0 <prvAddNewTaskToReadyList+0xbc>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c878:	429a      	cmp	r2, r3
 800c87a:	d802      	bhi.n	800c882 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c87c:	4a1c      	ldr	r2, [pc, #112]	@ (800c8f0 <prvAddNewTaskToReadyList+0xbc>)
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c882:	4b1d      	ldr	r3, [pc, #116]	@ (800c8f8 <prvAddNewTaskToReadyList+0xc4>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	3301      	adds	r3, #1
 800c888:	4a1b      	ldr	r2, [pc, #108]	@ (800c8f8 <prvAddNewTaskToReadyList+0xc4>)
 800c88a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c890:	2201      	movs	r2, #1
 800c892:	409a      	lsls	r2, r3
 800c894:	4b19      	ldr	r3, [pc, #100]	@ (800c8fc <prvAddNewTaskToReadyList+0xc8>)
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	4313      	orrs	r3, r2
 800c89a:	4a18      	ldr	r2, [pc, #96]	@ (800c8fc <prvAddNewTaskToReadyList+0xc8>)
 800c89c:	6013      	str	r3, [r2, #0]
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8a2:	4613      	mov	r3, r2
 800c8a4:	009b      	lsls	r3, r3, #2
 800c8a6:	4413      	add	r3, r2
 800c8a8:	009b      	lsls	r3, r3, #2
 800c8aa:	4a15      	ldr	r2, [pc, #84]	@ (800c900 <prvAddNewTaskToReadyList+0xcc>)
 800c8ac:	441a      	add	r2, r3
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	3304      	adds	r3, #4
 800c8b2:	4619      	mov	r1, r3
 800c8b4:	4610      	mov	r0, r2
 800c8b6:	f7ff f8fe 	bl	800bab6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c8ba:	f001 fabf 	bl	800de3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c8be:	4b0d      	ldr	r3, [pc, #52]	@ (800c8f4 <prvAddNewTaskToReadyList+0xc0>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d00e      	beq.n	800c8e4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c8c6:	4b0a      	ldr	r3, [pc, #40]	@ (800c8f0 <prvAddNewTaskToReadyList+0xbc>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8d0:	429a      	cmp	r2, r3
 800c8d2:	d207      	bcs.n	800c8e4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c8d4:	4b0b      	ldr	r3, [pc, #44]	@ (800c904 <prvAddNewTaskToReadyList+0xd0>)
 800c8d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8da:	601a      	str	r2, [r3, #0]
 800c8dc:	f3bf 8f4f 	dsb	sy
 800c8e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c8e4:	bf00      	nop
 800c8e6:	3708      	adds	r7, #8
 800c8e8:	46bd      	mov	sp, r7
 800c8ea:	bd80      	pop	{r7, pc}
 800c8ec:	200011f4 	.word	0x200011f4
 800c8f0:	200010f4 	.word	0x200010f4
 800c8f4:	20001200 	.word	0x20001200
 800c8f8:	20001210 	.word	0x20001210
 800c8fc:	200011fc 	.word	0x200011fc
 800c900:	200010f8 	.word	0x200010f8
 800c904:	e000ed04 	.word	0xe000ed04

0800c908 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b084      	sub	sp, #16
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c910:	2300      	movs	r3, #0
 800c912:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d018      	beq.n	800c94c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c91a:	4b14      	ldr	r3, [pc, #80]	@ (800c96c <vTaskDelay+0x64>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d00b      	beq.n	800c93a <vTaskDelay+0x32>
	__asm volatile
 800c922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c926:	f383 8811 	msr	BASEPRI, r3
 800c92a:	f3bf 8f6f 	isb	sy
 800c92e:	f3bf 8f4f 	dsb	sy
 800c932:	60bb      	str	r3, [r7, #8]
}
 800c934:	bf00      	nop
 800c936:	bf00      	nop
 800c938:	e7fd      	b.n	800c936 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c93a:	f000 f88b 	bl	800ca54 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c93e:	2100      	movs	r1, #0
 800c940:	6878      	ldr	r0, [r7, #4]
 800c942:	f000 fd1b 	bl	800d37c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c946:	f000 f893 	bl	800ca70 <xTaskResumeAll>
 800c94a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d107      	bne.n	800c962 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c952:	4b07      	ldr	r3, [pc, #28]	@ (800c970 <vTaskDelay+0x68>)
 800c954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c958:	601a      	str	r2, [r3, #0]
 800c95a:	f3bf 8f4f 	dsb	sy
 800c95e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c962:	bf00      	nop
 800c964:	3710      	adds	r7, #16
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	2000121c 	.word	0x2000121c
 800c970:	e000ed04 	.word	0xe000ed04

0800c974 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b08a      	sub	sp, #40	@ 0x28
 800c978:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c97a:	2300      	movs	r3, #0
 800c97c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c97e:	2300      	movs	r3, #0
 800c980:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c982:	463a      	mov	r2, r7
 800c984:	1d39      	adds	r1, r7, #4
 800c986:	f107 0308 	add.w	r3, r7, #8
 800c98a:	4618      	mov	r0, r3
 800c98c:	f7f4 fcac 	bl	80012e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c990:	6839      	ldr	r1, [r7, #0]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	68ba      	ldr	r2, [r7, #8]
 800c996:	9202      	str	r2, [sp, #8]
 800c998:	9301      	str	r3, [sp, #4]
 800c99a:	2300      	movs	r3, #0
 800c99c:	9300      	str	r3, [sp, #0]
 800c99e:	2300      	movs	r3, #0
 800c9a0:	460a      	mov	r2, r1
 800c9a2:	4924      	ldr	r1, [pc, #144]	@ (800ca34 <vTaskStartScheduler+0xc0>)
 800c9a4:	4824      	ldr	r0, [pc, #144]	@ (800ca38 <vTaskStartScheduler+0xc4>)
 800c9a6:	f7ff fdff 	bl	800c5a8 <xTaskCreateStatic>
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	4a23      	ldr	r2, [pc, #140]	@ (800ca3c <vTaskStartScheduler+0xc8>)
 800c9ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c9b0:	4b22      	ldr	r3, [pc, #136]	@ (800ca3c <vTaskStartScheduler+0xc8>)
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d002      	beq.n	800c9be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c9b8:	2301      	movs	r3, #1
 800c9ba:	617b      	str	r3, [r7, #20]
 800c9bc:	e001      	b.n	800c9c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c9be:	2300      	movs	r3, #0
 800c9c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c9c2:	697b      	ldr	r3, [r7, #20]
 800c9c4:	2b01      	cmp	r3, #1
 800c9c6:	d102      	bne.n	800c9ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c9c8:	f000 fd3e 	bl	800d448 <xTimerCreateTimerTask>
 800c9cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	2b01      	cmp	r3, #1
 800c9d2:	d11b      	bne.n	800ca0c <vTaskStartScheduler+0x98>
	__asm volatile
 800c9d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9d8:	f383 8811 	msr	BASEPRI, r3
 800c9dc:	f3bf 8f6f 	isb	sy
 800c9e0:	f3bf 8f4f 	dsb	sy
 800c9e4:	613b      	str	r3, [r7, #16]
}
 800c9e6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c9e8:	4b15      	ldr	r3, [pc, #84]	@ (800ca40 <vTaskStartScheduler+0xcc>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	334c      	adds	r3, #76	@ 0x4c
 800c9ee:	4a15      	ldr	r2, [pc, #84]	@ (800ca44 <vTaskStartScheduler+0xd0>)
 800c9f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c9f2:	4b15      	ldr	r3, [pc, #84]	@ (800ca48 <vTaskStartScheduler+0xd4>)
 800c9f4:	f04f 32ff 	mov.w	r2, #4294967295
 800c9f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c9fa:	4b14      	ldr	r3, [pc, #80]	@ (800ca4c <vTaskStartScheduler+0xd8>)
 800c9fc:	2201      	movs	r2, #1
 800c9fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ca00:	4b13      	ldr	r3, [pc, #76]	@ (800ca50 <vTaskStartScheduler+0xdc>)
 800ca02:	2200      	movs	r2, #0
 800ca04:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ca06:	f001 f977 	bl	800dcf8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ca0a:	e00f      	b.n	800ca2c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca12:	d10b      	bne.n	800ca2c <vTaskStartScheduler+0xb8>
	__asm volatile
 800ca14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca18:	f383 8811 	msr	BASEPRI, r3
 800ca1c:	f3bf 8f6f 	isb	sy
 800ca20:	f3bf 8f4f 	dsb	sy
 800ca24:	60fb      	str	r3, [r7, #12]
}
 800ca26:	bf00      	nop
 800ca28:	bf00      	nop
 800ca2a:	e7fd      	b.n	800ca28 <vTaskStartScheduler+0xb4>
}
 800ca2c:	bf00      	nop
 800ca2e:	3718      	adds	r7, #24
 800ca30:	46bd      	mov	sp, r7
 800ca32:	bd80      	pop	{r7, pc}
 800ca34:	08016ec8 	.word	0x08016ec8
 800ca38:	0800d079 	.word	0x0800d079
 800ca3c:	20001218 	.word	0x20001218
 800ca40:	200010f4 	.word	0x200010f4
 800ca44:	200005c4 	.word	0x200005c4
 800ca48:	20001214 	.word	0x20001214
 800ca4c:	20001200 	.word	0x20001200
 800ca50:	200011f8 	.word	0x200011f8

0800ca54 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ca54:	b480      	push	{r7}
 800ca56:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ca58:	4b04      	ldr	r3, [pc, #16]	@ (800ca6c <vTaskSuspendAll+0x18>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	3301      	adds	r3, #1
 800ca5e:	4a03      	ldr	r2, [pc, #12]	@ (800ca6c <vTaskSuspendAll+0x18>)
 800ca60:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ca62:	bf00      	nop
 800ca64:	46bd      	mov	sp, r7
 800ca66:	bc80      	pop	{r7}
 800ca68:	4770      	bx	lr
 800ca6a:	bf00      	nop
 800ca6c:	2000121c 	.word	0x2000121c

0800ca70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b084      	sub	sp, #16
 800ca74:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ca76:	2300      	movs	r3, #0
 800ca78:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ca7e:	4b42      	ldr	r3, [pc, #264]	@ (800cb88 <xTaskResumeAll+0x118>)
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d10b      	bne.n	800ca9e <xTaskResumeAll+0x2e>
	__asm volatile
 800ca86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca8a:	f383 8811 	msr	BASEPRI, r3
 800ca8e:	f3bf 8f6f 	isb	sy
 800ca92:	f3bf 8f4f 	dsb	sy
 800ca96:	603b      	str	r3, [r7, #0]
}
 800ca98:	bf00      	nop
 800ca9a:	bf00      	nop
 800ca9c:	e7fd      	b.n	800ca9a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ca9e:	f001 f99d 	bl	800dddc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800caa2:	4b39      	ldr	r3, [pc, #228]	@ (800cb88 <xTaskResumeAll+0x118>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	3b01      	subs	r3, #1
 800caa8:	4a37      	ldr	r2, [pc, #220]	@ (800cb88 <xTaskResumeAll+0x118>)
 800caaa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800caac:	4b36      	ldr	r3, [pc, #216]	@ (800cb88 <xTaskResumeAll+0x118>)
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d161      	bne.n	800cb78 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cab4:	4b35      	ldr	r3, [pc, #212]	@ (800cb8c <xTaskResumeAll+0x11c>)
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d05d      	beq.n	800cb78 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cabc:	e02e      	b.n	800cb1c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cabe:	4b34      	ldr	r3, [pc, #208]	@ (800cb90 <xTaskResumeAll+0x120>)
 800cac0:	68db      	ldr	r3, [r3, #12]
 800cac2:	68db      	ldr	r3, [r3, #12]
 800cac4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	3318      	adds	r3, #24
 800caca:	4618      	mov	r0, r3
 800cacc:	f7ff f84e 	bl	800bb6c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	3304      	adds	r3, #4
 800cad4:	4618      	mov	r0, r3
 800cad6:	f7ff f849 	bl	800bb6c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cade:	2201      	movs	r2, #1
 800cae0:	409a      	lsls	r2, r3
 800cae2:	4b2c      	ldr	r3, [pc, #176]	@ (800cb94 <xTaskResumeAll+0x124>)
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	4313      	orrs	r3, r2
 800cae8:	4a2a      	ldr	r2, [pc, #168]	@ (800cb94 <xTaskResumeAll+0x124>)
 800caea:	6013      	str	r3, [r2, #0]
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800caf0:	4613      	mov	r3, r2
 800caf2:	009b      	lsls	r3, r3, #2
 800caf4:	4413      	add	r3, r2
 800caf6:	009b      	lsls	r3, r3, #2
 800caf8:	4a27      	ldr	r2, [pc, #156]	@ (800cb98 <xTaskResumeAll+0x128>)
 800cafa:	441a      	add	r2, r3
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	3304      	adds	r3, #4
 800cb00:	4619      	mov	r1, r3
 800cb02:	4610      	mov	r0, r2
 800cb04:	f7fe ffd7 	bl	800bab6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb0c:	4b23      	ldr	r3, [pc, #140]	@ (800cb9c <xTaskResumeAll+0x12c>)
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb12:	429a      	cmp	r2, r3
 800cb14:	d302      	bcc.n	800cb1c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800cb16:	4b22      	ldr	r3, [pc, #136]	@ (800cba0 <xTaskResumeAll+0x130>)
 800cb18:	2201      	movs	r2, #1
 800cb1a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cb1c:	4b1c      	ldr	r3, [pc, #112]	@ (800cb90 <xTaskResumeAll+0x120>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d1cc      	bne.n	800cabe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d001      	beq.n	800cb2e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cb2a:	f000 fb61 	bl	800d1f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cb2e:	4b1d      	ldr	r3, [pc, #116]	@ (800cba4 <xTaskResumeAll+0x134>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d010      	beq.n	800cb5c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cb3a:	f000 f845 	bl	800cbc8 <xTaskIncrementTick>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d002      	beq.n	800cb4a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800cb44:	4b16      	ldr	r3, [pc, #88]	@ (800cba0 <xTaskResumeAll+0x130>)
 800cb46:	2201      	movs	r2, #1
 800cb48:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	3b01      	subs	r3, #1
 800cb4e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d1f1      	bne.n	800cb3a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800cb56:	4b13      	ldr	r3, [pc, #76]	@ (800cba4 <xTaskResumeAll+0x134>)
 800cb58:	2200      	movs	r2, #0
 800cb5a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cb5c:	4b10      	ldr	r3, [pc, #64]	@ (800cba0 <xTaskResumeAll+0x130>)
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d009      	beq.n	800cb78 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cb64:	2301      	movs	r3, #1
 800cb66:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cb68:	4b0f      	ldr	r3, [pc, #60]	@ (800cba8 <xTaskResumeAll+0x138>)
 800cb6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb6e:	601a      	str	r2, [r3, #0]
 800cb70:	f3bf 8f4f 	dsb	sy
 800cb74:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb78:	f001 f960 	bl	800de3c <vPortExitCritical>

	return xAlreadyYielded;
 800cb7c:	68bb      	ldr	r3, [r7, #8]
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	3710      	adds	r7, #16
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}
 800cb86:	bf00      	nop
 800cb88:	2000121c 	.word	0x2000121c
 800cb8c:	200011f4 	.word	0x200011f4
 800cb90:	200011b4 	.word	0x200011b4
 800cb94:	200011fc 	.word	0x200011fc
 800cb98:	200010f8 	.word	0x200010f8
 800cb9c:	200010f4 	.word	0x200010f4
 800cba0:	20001208 	.word	0x20001208
 800cba4:	20001204 	.word	0x20001204
 800cba8:	e000ed04 	.word	0xe000ed04

0800cbac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cbac:	b480      	push	{r7}
 800cbae:	b083      	sub	sp, #12
 800cbb0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cbb2:	4b04      	ldr	r3, [pc, #16]	@ (800cbc4 <xTaskGetTickCount+0x18>)
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cbb8:	687b      	ldr	r3, [r7, #4]
}
 800cbba:	4618      	mov	r0, r3
 800cbbc:	370c      	adds	r7, #12
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	bc80      	pop	{r7}
 800cbc2:	4770      	bx	lr
 800cbc4:	200011f8 	.word	0x200011f8

0800cbc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b086      	sub	sp, #24
 800cbcc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cbce:	2300      	movs	r3, #0
 800cbd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbd2:	4b4f      	ldr	r3, [pc, #316]	@ (800cd10 <xTaskIncrementTick+0x148>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	f040 808f 	bne.w	800ccfa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cbdc:	4b4d      	ldr	r3, [pc, #308]	@ (800cd14 <xTaskIncrementTick+0x14c>)
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	3301      	adds	r3, #1
 800cbe2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cbe4:	4a4b      	ldr	r2, [pc, #300]	@ (800cd14 <xTaskIncrementTick+0x14c>)
 800cbe6:	693b      	ldr	r3, [r7, #16]
 800cbe8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cbea:	693b      	ldr	r3, [r7, #16]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d121      	bne.n	800cc34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800cbf0:	4b49      	ldr	r3, [pc, #292]	@ (800cd18 <xTaskIncrementTick+0x150>)
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d00b      	beq.n	800cc12 <xTaskIncrementTick+0x4a>
	__asm volatile
 800cbfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbfe:	f383 8811 	msr	BASEPRI, r3
 800cc02:	f3bf 8f6f 	isb	sy
 800cc06:	f3bf 8f4f 	dsb	sy
 800cc0a:	603b      	str	r3, [r7, #0]
}
 800cc0c:	bf00      	nop
 800cc0e:	bf00      	nop
 800cc10:	e7fd      	b.n	800cc0e <xTaskIncrementTick+0x46>
 800cc12:	4b41      	ldr	r3, [pc, #260]	@ (800cd18 <xTaskIncrementTick+0x150>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	60fb      	str	r3, [r7, #12]
 800cc18:	4b40      	ldr	r3, [pc, #256]	@ (800cd1c <xTaskIncrementTick+0x154>)
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	4a3e      	ldr	r2, [pc, #248]	@ (800cd18 <xTaskIncrementTick+0x150>)
 800cc1e:	6013      	str	r3, [r2, #0]
 800cc20:	4a3e      	ldr	r2, [pc, #248]	@ (800cd1c <xTaskIncrementTick+0x154>)
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	6013      	str	r3, [r2, #0]
 800cc26:	4b3e      	ldr	r3, [pc, #248]	@ (800cd20 <xTaskIncrementTick+0x158>)
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	3301      	adds	r3, #1
 800cc2c:	4a3c      	ldr	r2, [pc, #240]	@ (800cd20 <xTaskIncrementTick+0x158>)
 800cc2e:	6013      	str	r3, [r2, #0]
 800cc30:	f000 fade 	bl	800d1f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cc34:	4b3b      	ldr	r3, [pc, #236]	@ (800cd24 <xTaskIncrementTick+0x15c>)
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	693a      	ldr	r2, [r7, #16]
 800cc3a:	429a      	cmp	r2, r3
 800cc3c:	d348      	bcc.n	800ccd0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cc3e:	4b36      	ldr	r3, [pc, #216]	@ (800cd18 <xTaskIncrementTick+0x150>)
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d104      	bne.n	800cc52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc48:	4b36      	ldr	r3, [pc, #216]	@ (800cd24 <xTaskIncrementTick+0x15c>)
 800cc4a:	f04f 32ff 	mov.w	r2, #4294967295
 800cc4e:	601a      	str	r2, [r3, #0]
					break;
 800cc50:	e03e      	b.n	800ccd0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc52:	4b31      	ldr	r3, [pc, #196]	@ (800cd18 <xTaskIncrementTick+0x150>)
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	68db      	ldr	r3, [r3, #12]
 800cc58:	68db      	ldr	r3, [r3, #12]
 800cc5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cc5c:	68bb      	ldr	r3, [r7, #8]
 800cc5e:	685b      	ldr	r3, [r3, #4]
 800cc60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cc62:	693a      	ldr	r2, [r7, #16]
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	429a      	cmp	r2, r3
 800cc68:	d203      	bcs.n	800cc72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cc6a:	4a2e      	ldr	r2, [pc, #184]	@ (800cd24 <xTaskIncrementTick+0x15c>)
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cc70:	e02e      	b.n	800ccd0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc72:	68bb      	ldr	r3, [r7, #8]
 800cc74:	3304      	adds	r3, #4
 800cc76:	4618      	mov	r0, r3
 800cc78:	f7fe ff78 	bl	800bb6c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d004      	beq.n	800cc8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cc84:	68bb      	ldr	r3, [r7, #8]
 800cc86:	3318      	adds	r3, #24
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f7fe ff6f 	bl	800bb6c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cc8e:	68bb      	ldr	r3, [r7, #8]
 800cc90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc92:	2201      	movs	r2, #1
 800cc94:	409a      	lsls	r2, r3
 800cc96:	4b24      	ldr	r3, [pc, #144]	@ (800cd28 <xTaskIncrementTick+0x160>)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	4313      	orrs	r3, r2
 800cc9c:	4a22      	ldr	r2, [pc, #136]	@ (800cd28 <xTaskIncrementTick+0x160>)
 800cc9e:	6013      	str	r3, [r2, #0]
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cca4:	4613      	mov	r3, r2
 800cca6:	009b      	lsls	r3, r3, #2
 800cca8:	4413      	add	r3, r2
 800ccaa:	009b      	lsls	r3, r3, #2
 800ccac:	4a1f      	ldr	r2, [pc, #124]	@ (800cd2c <xTaskIncrementTick+0x164>)
 800ccae:	441a      	add	r2, r3
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	3304      	adds	r3, #4
 800ccb4:	4619      	mov	r1, r3
 800ccb6:	4610      	mov	r0, r2
 800ccb8:	f7fe fefd 	bl	800bab6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ccbc:	68bb      	ldr	r3, [r7, #8]
 800ccbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccc0:	4b1b      	ldr	r3, [pc, #108]	@ (800cd30 <xTaskIncrementTick+0x168>)
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccc6:	429a      	cmp	r2, r3
 800ccc8:	d3b9      	bcc.n	800cc3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ccca:	2301      	movs	r3, #1
 800cccc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ccce:	e7b6      	b.n	800cc3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ccd0:	4b17      	ldr	r3, [pc, #92]	@ (800cd30 <xTaskIncrementTick+0x168>)
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccd6:	4915      	ldr	r1, [pc, #84]	@ (800cd2c <xTaskIncrementTick+0x164>)
 800ccd8:	4613      	mov	r3, r2
 800ccda:	009b      	lsls	r3, r3, #2
 800ccdc:	4413      	add	r3, r2
 800ccde:	009b      	lsls	r3, r3, #2
 800cce0:	440b      	add	r3, r1
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	2b01      	cmp	r3, #1
 800cce6:	d901      	bls.n	800ccec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800cce8:	2301      	movs	r3, #1
 800ccea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ccec:	4b11      	ldr	r3, [pc, #68]	@ (800cd34 <xTaskIncrementTick+0x16c>)
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d007      	beq.n	800cd04 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	617b      	str	r3, [r7, #20]
 800ccf8:	e004      	b.n	800cd04 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ccfa:	4b0f      	ldr	r3, [pc, #60]	@ (800cd38 <xTaskIncrementTick+0x170>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	3301      	adds	r3, #1
 800cd00:	4a0d      	ldr	r2, [pc, #52]	@ (800cd38 <xTaskIncrementTick+0x170>)
 800cd02:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cd04:	697b      	ldr	r3, [r7, #20]
}
 800cd06:	4618      	mov	r0, r3
 800cd08:	3718      	adds	r7, #24
 800cd0a:	46bd      	mov	sp, r7
 800cd0c:	bd80      	pop	{r7, pc}
 800cd0e:	bf00      	nop
 800cd10:	2000121c 	.word	0x2000121c
 800cd14:	200011f8 	.word	0x200011f8
 800cd18:	200011ac 	.word	0x200011ac
 800cd1c:	200011b0 	.word	0x200011b0
 800cd20:	2000120c 	.word	0x2000120c
 800cd24:	20001214 	.word	0x20001214
 800cd28:	200011fc 	.word	0x200011fc
 800cd2c:	200010f8 	.word	0x200010f8
 800cd30:	200010f4 	.word	0x200010f4
 800cd34:	20001208 	.word	0x20001208
 800cd38:	20001204 	.word	0x20001204

0800cd3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b087      	sub	sp, #28
 800cd40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cd42:	4b29      	ldr	r3, [pc, #164]	@ (800cde8 <vTaskSwitchContext+0xac>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d003      	beq.n	800cd52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cd4a:	4b28      	ldr	r3, [pc, #160]	@ (800cdec <vTaskSwitchContext+0xb0>)
 800cd4c:	2201      	movs	r2, #1
 800cd4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cd50:	e045      	b.n	800cdde <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800cd52:	4b26      	ldr	r3, [pc, #152]	@ (800cdec <vTaskSwitchContext+0xb0>)
 800cd54:	2200      	movs	r2, #0
 800cd56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd58:	4b25      	ldr	r3, [pc, #148]	@ (800cdf0 <vTaskSwitchContext+0xb4>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	fab3 f383 	clz	r3, r3
 800cd64:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800cd66:	7afb      	ldrb	r3, [r7, #11]
 800cd68:	f1c3 031f 	rsb	r3, r3, #31
 800cd6c:	617b      	str	r3, [r7, #20]
 800cd6e:	4921      	ldr	r1, [pc, #132]	@ (800cdf4 <vTaskSwitchContext+0xb8>)
 800cd70:	697a      	ldr	r2, [r7, #20]
 800cd72:	4613      	mov	r3, r2
 800cd74:	009b      	lsls	r3, r3, #2
 800cd76:	4413      	add	r3, r2
 800cd78:	009b      	lsls	r3, r3, #2
 800cd7a:	440b      	add	r3, r1
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d10b      	bne.n	800cd9a <vTaskSwitchContext+0x5e>
	__asm volatile
 800cd82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd86:	f383 8811 	msr	BASEPRI, r3
 800cd8a:	f3bf 8f6f 	isb	sy
 800cd8e:	f3bf 8f4f 	dsb	sy
 800cd92:	607b      	str	r3, [r7, #4]
}
 800cd94:	bf00      	nop
 800cd96:	bf00      	nop
 800cd98:	e7fd      	b.n	800cd96 <vTaskSwitchContext+0x5a>
 800cd9a:	697a      	ldr	r2, [r7, #20]
 800cd9c:	4613      	mov	r3, r2
 800cd9e:	009b      	lsls	r3, r3, #2
 800cda0:	4413      	add	r3, r2
 800cda2:	009b      	lsls	r3, r3, #2
 800cda4:	4a13      	ldr	r2, [pc, #76]	@ (800cdf4 <vTaskSwitchContext+0xb8>)
 800cda6:	4413      	add	r3, r2
 800cda8:	613b      	str	r3, [r7, #16]
 800cdaa:	693b      	ldr	r3, [r7, #16]
 800cdac:	685b      	ldr	r3, [r3, #4]
 800cdae:	685a      	ldr	r2, [r3, #4]
 800cdb0:	693b      	ldr	r3, [r7, #16]
 800cdb2:	605a      	str	r2, [r3, #4]
 800cdb4:	693b      	ldr	r3, [r7, #16]
 800cdb6:	685a      	ldr	r2, [r3, #4]
 800cdb8:	693b      	ldr	r3, [r7, #16]
 800cdba:	3308      	adds	r3, #8
 800cdbc:	429a      	cmp	r2, r3
 800cdbe:	d104      	bne.n	800cdca <vTaskSwitchContext+0x8e>
 800cdc0:	693b      	ldr	r3, [r7, #16]
 800cdc2:	685b      	ldr	r3, [r3, #4]
 800cdc4:	685a      	ldr	r2, [r3, #4]
 800cdc6:	693b      	ldr	r3, [r7, #16]
 800cdc8:	605a      	str	r2, [r3, #4]
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	685b      	ldr	r3, [r3, #4]
 800cdce:	68db      	ldr	r3, [r3, #12]
 800cdd0:	4a09      	ldr	r2, [pc, #36]	@ (800cdf8 <vTaskSwitchContext+0xbc>)
 800cdd2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cdd4:	4b08      	ldr	r3, [pc, #32]	@ (800cdf8 <vTaskSwitchContext+0xbc>)
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	334c      	adds	r3, #76	@ 0x4c
 800cdda:	4a08      	ldr	r2, [pc, #32]	@ (800cdfc <vTaskSwitchContext+0xc0>)
 800cddc:	6013      	str	r3, [r2, #0]
}
 800cdde:	bf00      	nop
 800cde0:	371c      	adds	r7, #28
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bc80      	pop	{r7}
 800cde6:	4770      	bx	lr
 800cde8:	2000121c 	.word	0x2000121c
 800cdec:	20001208 	.word	0x20001208
 800cdf0:	200011fc 	.word	0x200011fc
 800cdf4:	200010f8 	.word	0x200010f8
 800cdf8:	200010f4 	.word	0x200010f4
 800cdfc:	200005c4 	.word	0x200005c4

0800ce00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b084      	sub	sp, #16
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
 800ce08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d10b      	bne.n	800ce28 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ce10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce14:	f383 8811 	msr	BASEPRI, r3
 800ce18:	f3bf 8f6f 	isb	sy
 800ce1c:	f3bf 8f4f 	dsb	sy
 800ce20:	60fb      	str	r3, [r7, #12]
}
 800ce22:	bf00      	nop
 800ce24:	bf00      	nop
 800ce26:	e7fd      	b.n	800ce24 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ce28:	4b07      	ldr	r3, [pc, #28]	@ (800ce48 <vTaskPlaceOnEventList+0x48>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	3318      	adds	r3, #24
 800ce2e:	4619      	mov	r1, r3
 800ce30:	6878      	ldr	r0, [r7, #4]
 800ce32:	f7fe fe63 	bl	800bafc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ce36:	2101      	movs	r1, #1
 800ce38:	6838      	ldr	r0, [r7, #0]
 800ce3a:	f000 fa9f 	bl	800d37c <prvAddCurrentTaskToDelayedList>
}
 800ce3e:	bf00      	nop
 800ce40:	3710      	adds	r7, #16
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}
 800ce46:	bf00      	nop
 800ce48:	200010f4 	.word	0x200010f4

0800ce4c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b086      	sub	sp, #24
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	60f8      	str	r0, [r7, #12]
 800ce54:	60b9      	str	r1, [r7, #8]
 800ce56:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d10b      	bne.n	800ce76 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ce5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce62:	f383 8811 	msr	BASEPRI, r3
 800ce66:	f3bf 8f6f 	isb	sy
 800ce6a:	f3bf 8f4f 	dsb	sy
 800ce6e:	617b      	str	r3, [r7, #20]
}
 800ce70:	bf00      	nop
 800ce72:	bf00      	nop
 800ce74:	e7fd      	b.n	800ce72 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ce76:	4b0a      	ldr	r3, [pc, #40]	@ (800cea0 <vTaskPlaceOnEventListRestricted+0x54>)
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	3318      	adds	r3, #24
 800ce7c:	4619      	mov	r1, r3
 800ce7e:	68f8      	ldr	r0, [r7, #12]
 800ce80:	f7fe fe19 	bl	800bab6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d002      	beq.n	800ce90 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ce8a:	f04f 33ff 	mov.w	r3, #4294967295
 800ce8e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ce90:	6879      	ldr	r1, [r7, #4]
 800ce92:	68b8      	ldr	r0, [r7, #8]
 800ce94:	f000 fa72 	bl	800d37c <prvAddCurrentTaskToDelayedList>
	}
 800ce98:	bf00      	nop
 800ce9a:	3718      	adds	r7, #24
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	bd80      	pop	{r7, pc}
 800cea0:	200010f4 	.word	0x200010f4

0800cea4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b086      	sub	sp, #24
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	68db      	ldr	r3, [r3, #12]
 800ceb0:	68db      	ldr	r3, [r3, #12]
 800ceb2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ceb4:	693b      	ldr	r3, [r7, #16]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d10b      	bne.n	800ced2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ceba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cebe:	f383 8811 	msr	BASEPRI, r3
 800cec2:	f3bf 8f6f 	isb	sy
 800cec6:	f3bf 8f4f 	dsb	sy
 800ceca:	60fb      	str	r3, [r7, #12]
}
 800cecc:	bf00      	nop
 800cece:	bf00      	nop
 800ced0:	e7fd      	b.n	800cece <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	3318      	adds	r3, #24
 800ced6:	4618      	mov	r0, r3
 800ced8:	f7fe fe48 	bl	800bb6c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cedc:	4b1d      	ldr	r3, [pc, #116]	@ (800cf54 <xTaskRemoveFromEventList+0xb0>)
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d11c      	bne.n	800cf1e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cee4:	693b      	ldr	r3, [r7, #16]
 800cee6:	3304      	adds	r3, #4
 800cee8:	4618      	mov	r0, r3
 800ceea:	f7fe fe3f 	bl	800bb6c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ceee:	693b      	ldr	r3, [r7, #16]
 800cef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cef2:	2201      	movs	r2, #1
 800cef4:	409a      	lsls	r2, r3
 800cef6:	4b18      	ldr	r3, [pc, #96]	@ (800cf58 <xTaskRemoveFromEventList+0xb4>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	4313      	orrs	r3, r2
 800cefc:	4a16      	ldr	r2, [pc, #88]	@ (800cf58 <xTaskRemoveFromEventList+0xb4>)
 800cefe:	6013      	str	r3, [r2, #0]
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf04:	4613      	mov	r3, r2
 800cf06:	009b      	lsls	r3, r3, #2
 800cf08:	4413      	add	r3, r2
 800cf0a:	009b      	lsls	r3, r3, #2
 800cf0c:	4a13      	ldr	r2, [pc, #76]	@ (800cf5c <xTaskRemoveFromEventList+0xb8>)
 800cf0e:	441a      	add	r2, r3
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	3304      	adds	r3, #4
 800cf14:	4619      	mov	r1, r3
 800cf16:	4610      	mov	r0, r2
 800cf18:	f7fe fdcd 	bl	800bab6 <vListInsertEnd>
 800cf1c:	e005      	b.n	800cf2a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cf1e:	693b      	ldr	r3, [r7, #16]
 800cf20:	3318      	adds	r3, #24
 800cf22:	4619      	mov	r1, r3
 800cf24:	480e      	ldr	r0, [pc, #56]	@ (800cf60 <xTaskRemoveFromEventList+0xbc>)
 800cf26:	f7fe fdc6 	bl	800bab6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cf2a:	693b      	ldr	r3, [r7, #16]
 800cf2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf2e:	4b0d      	ldr	r3, [pc, #52]	@ (800cf64 <xTaskRemoveFromEventList+0xc0>)
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf34:	429a      	cmp	r2, r3
 800cf36:	d905      	bls.n	800cf44 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cf38:	2301      	movs	r3, #1
 800cf3a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cf3c:	4b0a      	ldr	r3, [pc, #40]	@ (800cf68 <xTaskRemoveFromEventList+0xc4>)
 800cf3e:	2201      	movs	r2, #1
 800cf40:	601a      	str	r2, [r3, #0]
 800cf42:	e001      	b.n	800cf48 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cf44:	2300      	movs	r3, #0
 800cf46:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cf48:	697b      	ldr	r3, [r7, #20]
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3718      	adds	r7, #24
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}
 800cf52:	bf00      	nop
 800cf54:	2000121c 	.word	0x2000121c
 800cf58:	200011fc 	.word	0x200011fc
 800cf5c:	200010f8 	.word	0x200010f8
 800cf60:	200011b4 	.word	0x200011b4
 800cf64:	200010f4 	.word	0x200010f4
 800cf68:	20001208 	.word	0x20001208

0800cf6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	b083      	sub	sp, #12
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cf74:	4b06      	ldr	r3, [pc, #24]	@ (800cf90 <vTaskInternalSetTimeOutState+0x24>)
 800cf76:	681a      	ldr	r2, [r3, #0]
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cf7c:	4b05      	ldr	r3, [pc, #20]	@ (800cf94 <vTaskInternalSetTimeOutState+0x28>)
 800cf7e:	681a      	ldr	r2, [r3, #0]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	605a      	str	r2, [r3, #4]
}
 800cf84:	bf00      	nop
 800cf86:	370c      	adds	r7, #12
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	bc80      	pop	{r7}
 800cf8c:	4770      	bx	lr
 800cf8e:	bf00      	nop
 800cf90:	2000120c 	.word	0x2000120c
 800cf94:	200011f8 	.word	0x200011f8

0800cf98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b088      	sub	sp, #32
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d10b      	bne.n	800cfc0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800cfa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfac:	f383 8811 	msr	BASEPRI, r3
 800cfb0:	f3bf 8f6f 	isb	sy
 800cfb4:	f3bf 8f4f 	dsb	sy
 800cfb8:	613b      	str	r3, [r7, #16]
}
 800cfba:	bf00      	nop
 800cfbc:	bf00      	nop
 800cfbe:	e7fd      	b.n	800cfbc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cfc0:	683b      	ldr	r3, [r7, #0]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d10b      	bne.n	800cfde <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800cfc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfca:	f383 8811 	msr	BASEPRI, r3
 800cfce:	f3bf 8f6f 	isb	sy
 800cfd2:	f3bf 8f4f 	dsb	sy
 800cfd6:	60fb      	str	r3, [r7, #12]
}
 800cfd8:	bf00      	nop
 800cfda:	bf00      	nop
 800cfdc:	e7fd      	b.n	800cfda <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800cfde:	f000 fefd 	bl	800dddc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cfe2:	4b1d      	ldr	r3, [pc, #116]	@ (800d058 <xTaskCheckForTimeOut+0xc0>)
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	685b      	ldr	r3, [r3, #4]
 800cfec:	69ba      	ldr	r2, [r7, #24]
 800cfee:	1ad3      	subs	r3, r2, r3
 800cff0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cffa:	d102      	bne.n	800d002 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cffc:	2300      	movs	r3, #0
 800cffe:	61fb      	str	r3, [r7, #28]
 800d000:	e023      	b.n	800d04a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681a      	ldr	r2, [r3, #0]
 800d006:	4b15      	ldr	r3, [pc, #84]	@ (800d05c <xTaskCheckForTimeOut+0xc4>)
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	429a      	cmp	r2, r3
 800d00c:	d007      	beq.n	800d01e <xTaskCheckForTimeOut+0x86>
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	685b      	ldr	r3, [r3, #4]
 800d012:	69ba      	ldr	r2, [r7, #24]
 800d014:	429a      	cmp	r2, r3
 800d016:	d302      	bcc.n	800d01e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d018:	2301      	movs	r3, #1
 800d01a:	61fb      	str	r3, [r7, #28]
 800d01c:	e015      	b.n	800d04a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d01e:	683b      	ldr	r3, [r7, #0]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	697a      	ldr	r2, [r7, #20]
 800d024:	429a      	cmp	r2, r3
 800d026:	d20b      	bcs.n	800d040 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d028:	683b      	ldr	r3, [r7, #0]
 800d02a:	681a      	ldr	r2, [r3, #0]
 800d02c:	697b      	ldr	r3, [r7, #20]
 800d02e:	1ad2      	subs	r2, r2, r3
 800d030:	683b      	ldr	r3, [r7, #0]
 800d032:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d034:	6878      	ldr	r0, [r7, #4]
 800d036:	f7ff ff99 	bl	800cf6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d03a:	2300      	movs	r3, #0
 800d03c:	61fb      	str	r3, [r7, #28]
 800d03e:	e004      	b.n	800d04a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	2200      	movs	r2, #0
 800d044:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d046:	2301      	movs	r3, #1
 800d048:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d04a:	f000 fef7 	bl	800de3c <vPortExitCritical>

	return xReturn;
 800d04e:	69fb      	ldr	r3, [r7, #28]
}
 800d050:	4618      	mov	r0, r3
 800d052:	3720      	adds	r7, #32
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}
 800d058:	200011f8 	.word	0x200011f8
 800d05c:	2000120c 	.word	0x2000120c

0800d060 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d060:	b480      	push	{r7}
 800d062:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d064:	4b03      	ldr	r3, [pc, #12]	@ (800d074 <vTaskMissedYield+0x14>)
 800d066:	2201      	movs	r2, #1
 800d068:	601a      	str	r2, [r3, #0]
}
 800d06a:	bf00      	nop
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bc80      	pop	{r7}
 800d070:	4770      	bx	lr
 800d072:	bf00      	nop
 800d074:	20001208 	.word	0x20001208

0800d078 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b082      	sub	sp, #8
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d080:	f000 f852 	bl	800d128 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d084:	4b06      	ldr	r3, [pc, #24]	@ (800d0a0 <prvIdleTask+0x28>)
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	2b01      	cmp	r3, #1
 800d08a:	d9f9      	bls.n	800d080 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d08c:	4b05      	ldr	r3, [pc, #20]	@ (800d0a4 <prvIdleTask+0x2c>)
 800d08e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d092:	601a      	str	r2, [r3, #0]
 800d094:	f3bf 8f4f 	dsb	sy
 800d098:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d09c:	e7f0      	b.n	800d080 <prvIdleTask+0x8>
 800d09e:	bf00      	nop
 800d0a0:	200010f8 	.word	0x200010f8
 800d0a4:	e000ed04 	.word	0xe000ed04

0800d0a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b082      	sub	sp, #8
 800d0ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	607b      	str	r3, [r7, #4]
 800d0b2:	e00c      	b.n	800d0ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	4613      	mov	r3, r2
 800d0b8:	009b      	lsls	r3, r3, #2
 800d0ba:	4413      	add	r3, r2
 800d0bc:	009b      	lsls	r3, r3, #2
 800d0be:	4a12      	ldr	r2, [pc, #72]	@ (800d108 <prvInitialiseTaskLists+0x60>)
 800d0c0:	4413      	add	r3, r2
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7fe fccc 	bl	800ba60 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	607b      	str	r3, [r7, #4]
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2b06      	cmp	r3, #6
 800d0d2:	d9ef      	bls.n	800d0b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d0d4:	480d      	ldr	r0, [pc, #52]	@ (800d10c <prvInitialiseTaskLists+0x64>)
 800d0d6:	f7fe fcc3 	bl	800ba60 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d0da:	480d      	ldr	r0, [pc, #52]	@ (800d110 <prvInitialiseTaskLists+0x68>)
 800d0dc:	f7fe fcc0 	bl	800ba60 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d0e0:	480c      	ldr	r0, [pc, #48]	@ (800d114 <prvInitialiseTaskLists+0x6c>)
 800d0e2:	f7fe fcbd 	bl	800ba60 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d0e6:	480c      	ldr	r0, [pc, #48]	@ (800d118 <prvInitialiseTaskLists+0x70>)
 800d0e8:	f7fe fcba 	bl	800ba60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d0ec:	480b      	ldr	r0, [pc, #44]	@ (800d11c <prvInitialiseTaskLists+0x74>)
 800d0ee:	f7fe fcb7 	bl	800ba60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d0f2:	4b0b      	ldr	r3, [pc, #44]	@ (800d120 <prvInitialiseTaskLists+0x78>)
 800d0f4:	4a05      	ldr	r2, [pc, #20]	@ (800d10c <prvInitialiseTaskLists+0x64>)
 800d0f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d0f8:	4b0a      	ldr	r3, [pc, #40]	@ (800d124 <prvInitialiseTaskLists+0x7c>)
 800d0fa:	4a05      	ldr	r2, [pc, #20]	@ (800d110 <prvInitialiseTaskLists+0x68>)
 800d0fc:	601a      	str	r2, [r3, #0]
}
 800d0fe:	bf00      	nop
 800d100:	3708      	adds	r7, #8
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	bf00      	nop
 800d108:	200010f8 	.word	0x200010f8
 800d10c:	20001184 	.word	0x20001184
 800d110:	20001198 	.word	0x20001198
 800d114:	200011b4 	.word	0x200011b4
 800d118:	200011c8 	.word	0x200011c8
 800d11c:	200011e0 	.word	0x200011e0
 800d120:	200011ac 	.word	0x200011ac
 800d124:	200011b0 	.word	0x200011b0

0800d128 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b082      	sub	sp, #8
 800d12c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d12e:	e019      	b.n	800d164 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d130:	f000 fe54 	bl	800dddc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d134:	4b10      	ldr	r3, [pc, #64]	@ (800d178 <prvCheckTasksWaitingTermination+0x50>)
 800d136:	68db      	ldr	r3, [r3, #12]
 800d138:	68db      	ldr	r3, [r3, #12]
 800d13a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	3304      	adds	r3, #4
 800d140:	4618      	mov	r0, r3
 800d142:	f7fe fd13 	bl	800bb6c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d146:	4b0d      	ldr	r3, [pc, #52]	@ (800d17c <prvCheckTasksWaitingTermination+0x54>)
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	3b01      	subs	r3, #1
 800d14c:	4a0b      	ldr	r2, [pc, #44]	@ (800d17c <prvCheckTasksWaitingTermination+0x54>)
 800d14e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d150:	4b0b      	ldr	r3, [pc, #44]	@ (800d180 <prvCheckTasksWaitingTermination+0x58>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	3b01      	subs	r3, #1
 800d156:	4a0a      	ldr	r2, [pc, #40]	@ (800d180 <prvCheckTasksWaitingTermination+0x58>)
 800d158:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d15a:	f000 fe6f 	bl	800de3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d15e:	6878      	ldr	r0, [r7, #4]
 800d160:	f000 f810 	bl	800d184 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d164:	4b06      	ldr	r3, [pc, #24]	@ (800d180 <prvCheckTasksWaitingTermination+0x58>)
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d1e1      	bne.n	800d130 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d16c:	bf00      	nop
 800d16e:	bf00      	nop
 800d170:	3708      	adds	r7, #8
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}
 800d176:	bf00      	nop
 800d178:	200011c8 	.word	0x200011c8
 800d17c:	200011f4 	.word	0x200011f4
 800d180:	200011dc 	.word	0x200011dc

0800d184 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d184:	b580      	push	{r7, lr}
 800d186:	b084      	sub	sp, #16
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	334c      	adds	r3, #76	@ 0x4c
 800d190:	4618      	mov	r0, r3
 800d192:	f005 fa5f 	bl	8012654 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d108      	bne.n	800d1b2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	f000 ffe9 	bl	800e17c <vPortFree>
				vPortFree( pxTCB );
 800d1aa:	6878      	ldr	r0, [r7, #4]
 800d1ac:	f000 ffe6 	bl	800e17c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d1b0:	e019      	b.n	800d1e6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800d1b8:	2b01      	cmp	r3, #1
 800d1ba:	d103      	bne.n	800d1c4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d1bc:	6878      	ldr	r0, [r7, #4]
 800d1be:	f000 ffdd 	bl	800e17c <vPortFree>
	}
 800d1c2:	e010      	b.n	800d1e6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800d1ca:	2b02      	cmp	r3, #2
 800d1cc:	d00b      	beq.n	800d1e6 <prvDeleteTCB+0x62>
	__asm volatile
 800d1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1d2:	f383 8811 	msr	BASEPRI, r3
 800d1d6:	f3bf 8f6f 	isb	sy
 800d1da:	f3bf 8f4f 	dsb	sy
 800d1de:	60fb      	str	r3, [r7, #12]
}
 800d1e0:	bf00      	nop
 800d1e2:	bf00      	nop
 800d1e4:	e7fd      	b.n	800d1e2 <prvDeleteTCB+0x5e>
	}
 800d1e6:	bf00      	nop
 800d1e8:	3710      	adds	r7, #16
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bd80      	pop	{r7, pc}
	...

0800d1f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b083      	sub	sp, #12
 800d1f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d1f6:	4b0c      	ldr	r3, [pc, #48]	@ (800d228 <prvResetNextTaskUnblockTime+0x38>)
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d104      	bne.n	800d20a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d200:	4b0a      	ldr	r3, [pc, #40]	@ (800d22c <prvResetNextTaskUnblockTime+0x3c>)
 800d202:	f04f 32ff 	mov.w	r2, #4294967295
 800d206:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d208:	e008      	b.n	800d21c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d20a:	4b07      	ldr	r3, [pc, #28]	@ (800d228 <prvResetNextTaskUnblockTime+0x38>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	68db      	ldr	r3, [r3, #12]
 800d210:	68db      	ldr	r3, [r3, #12]
 800d212:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	685b      	ldr	r3, [r3, #4]
 800d218:	4a04      	ldr	r2, [pc, #16]	@ (800d22c <prvResetNextTaskUnblockTime+0x3c>)
 800d21a:	6013      	str	r3, [r2, #0]
}
 800d21c:	bf00      	nop
 800d21e:	370c      	adds	r7, #12
 800d220:	46bd      	mov	sp, r7
 800d222:	bc80      	pop	{r7}
 800d224:	4770      	bx	lr
 800d226:	bf00      	nop
 800d228:	200011ac 	.word	0x200011ac
 800d22c:	20001214 	.word	0x20001214

0800d230 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d230:	b480      	push	{r7}
 800d232:	b083      	sub	sp, #12
 800d234:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d236:	4b0b      	ldr	r3, [pc, #44]	@ (800d264 <xTaskGetSchedulerState+0x34>)
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d102      	bne.n	800d244 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d23e:	2301      	movs	r3, #1
 800d240:	607b      	str	r3, [r7, #4]
 800d242:	e008      	b.n	800d256 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d244:	4b08      	ldr	r3, [pc, #32]	@ (800d268 <xTaskGetSchedulerState+0x38>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d102      	bne.n	800d252 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d24c:	2302      	movs	r3, #2
 800d24e:	607b      	str	r3, [r7, #4]
 800d250:	e001      	b.n	800d256 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d252:	2300      	movs	r3, #0
 800d254:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d256:	687b      	ldr	r3, [r7, #4]
	}
 800d258:	4618      	mov	r0, r3
 800d25a:	370c      	adds	r7, #12
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bc80      	pop	{r7}
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop
 800d264:	20001200 	.word	0x20001200
 800d268:	2000121c 	.word	0x2000121c

0800d26c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b086      	sub	sp, #24
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d278:	2300      	movs	r3, #0
 800d27a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d070      	beq.n	800d364 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d282:	4b3b      	ldr	r3, [pc, #236]	@ (800d370 <xTaskPriorityDisinherit+0x104>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	693a      	ldr	r2, [r7, #16]
 800d288:	429a      	cmp	r2, r3
 800d28a:	d00b      	beq.n	800d2a4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d28c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d290:	f383 8811 	msr	BASEPRI, r3
 800d294:	f3bf 8f6f 	isb	sy
 800d298:	f3bf 8f4f 	dsb	sy
 800d29c:	60fb      	str	r3, [r7, #12]
}
 800d29e:	bf00      	nop
 800d2a0:	bf00      	nop
 800d2a2:	e7fd      	b.n	800d2a0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d2a4:	693b      	ldr	r3, [r7, #16]
 800d2a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d10b      	bne.n	800d2c4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d2ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2b0:	f383 8811 	msr	BASEPRI, r3
 800d2b4:	f3bf 8f6f 	isb	sy
 800d2b8:	f3bf 8f4f 	dsb	sy
 800d2bc:	60bb      	str	r3, [r7, #8]
}
 800d2be:	bf00      	nop
 800d2c0:	bf00      	nop
 800d2c2:	e7fd      	b.n	800d2c0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d2c4:	693b      	ldr	r3, [r7, #16]
 800d2c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d2c8:	1e5a      	subs	r2, r3, #1
 800d2ca:	693b      	ldr	r3, [r7, #16]
 800d2cc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d2ce:	693b      	ldr	r3, [r7, #16]
 800d2d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2d2:	693b      	ldr	r3, [r7, #16]
 800d2d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d2d6:	429a      	cmp	r2, r3
 800d2d8:	d044      	beq.n	800d364 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d2da:	693b      	ldr	r3, [r7, #16]
 800d2dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d140      	bne.n	800d364 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d2e2:	693b      	ldr	r3, [r7, #16]
 800d2e4:	3304      	adds	r3, #4
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f7fe fc40 	bl	800bb6c <uxListRemove>
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d115      	bne.n	800d31e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d2f2:	693b      	ldr	r3, [r7, #16]
 800d2f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2f6:	491f      	ldr	r1, [pc, #124]	@ (800d374 <xTaskPriorityDisinherit+0x108>)
 800d2f8:	4613      	mov	r3, r2
 800d2fa:	009b      	lsls	r3, r3, #2
 800d2fc:	4413      	add	r3, r2
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	440b      	add	r3, r1
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d10a      	bne.n	800d31e <xTaskPriorityDisinherit+0xb2>
 800d308:	693b      	ldr	r3, [r7, #16]
 800d30a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d30c:	2201      	movs	r2, #1
 800d30e:	fa02 f303 	lsl.w	r3, r2, r3
 800d312:	43da      	mvns	r2, r3
 800d314:	4b18      	ldr	r3, [pc, #96]	@ (800d378 <xTaskPriorityDisinherit+0x10c>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	4013      	ands	r3, r2
 800d31a:	4a17      	ldr	r2, [pc, #92]	@ (800d378 <xTaskPriorityDisinherit+0x10c>)
 800d31c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d322:	693b      	ldr	r3, [r7, #16]
 800d324:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d326:	693b      	ldr	r3, [r7, #16]
 800d328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d32a:	f1c3 0207 	rsb	r2, r3, #7
 800d32e:	693b      	ldr	r3, [r7, #16]
 800d330:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d332:	693b      	ldr	r3, [r7, #16]
 800d334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d336:	2201      	movs	r2, #1
 800d338:	409a      	lsls	r2, r3
 800d33a:	4b0f      	ldr	r3, [pc, #60]	@ (800d378 <xTaskPriorityDisinherit+0x10c>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	4313      	orrs	r3, r2
 800d340:	4a0d      	ldr	r2, [pc, #52]	@ (800d378 <xTaskPriorityDisinherit+0x10c>)
 800d342:	6013      	str	r3, [r2, #0]
 800d344:	693b      	ldr	r3, [r7, #16]
 800d346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d348:	4613      	mov	r3, r2
 800d34a:	009b      	lsls	r3, r3, #2
 800d34c:	4413      	add	r3, r2
 800d34e:	009b      	lsls	r3, r3, #2
 800d350:	4a08      	ldr	r2, [pc, #32]	@ (800d374 <xTaskPriorityDisinherit+0x108>)
 800d352:	441a      	add	r2, r3
 800d354:	693b      	ldr	r3, [r7, #16]
 800d356:	3304      	adds	r3, #4
 800d358:	4619      	mov	r1, r3
 800d35a:	4610      	mov	r0, r2
 800d35c:	f7fe fbab 	bl	800bab6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d360:	2301      	movs	r3, #1
 800d362:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d364:	697b      	ldr	r3, [r7, #20]
	}
 800d366:	4618      	mov	r0, r3
 800d368:	3718      	adds	r7, #24
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}
 800d36e:	bf00      	nop
 800d370:	200010f4 	.word	0x200010f4
 800d374:	200010f8 	.word	0x200010f8
 800d378:	200011fc 	.word	0x200011fc

0800d37c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b084      	sub	sp, #16
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
 800d384:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d386:	4b29      	ldr	r3, [pc, #164]	@ (800d42c <prvAddCurrentTaskToDelayedList+0xb0>)
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d38c:	4b28      	ldr	r3, [pc, #160]	@ (800d430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	3304      	adds	r3, #4
 800d392:	4618      	mov	r0, r3
 800d394:	f7fe fbea 	bl	800bb6c <uxListRemove>
 800d398:	4603      	mov	r3, r0
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d10b      	bne.n	800d3b6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d39e:	4b24      	ldr	r3, [pc, #144]	@ (800d430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3a4:	2201      	movs	r2, #1
 800d3a6:	fa02 f303 	lsl.w	r3, r2, r3
 800d3aa:	43da      	mvns	r2, r3
 800d3ac:	4b21      	ldr	r3, [pc, #132]	@ (800d434 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	4013      	ands	r3, r2
 800d3b2:	4a20      	ldr	r2, [pc, #128]	@ (800d434 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d3b4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3bc:	d10a      	bne.n	800d3d4 <prvAddCurrentTaskToDelayedList+0x58>
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d007      	beq.n	800d3d4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d3c4:	4b1a      	ldr	r3, [pc, #104]	@ (800d430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	3304      	adds	r3, #4
 800d3ca:	4619      	mov	r1, r3
 800d3cc:	481a      	ldr	r0, [pc, #104]	@ (800d438 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d3ce:	f7fe fb72 	bl	800bab6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d3d2:	e026      	b.n	800d422 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d3d4:	68fa      	ldr	r2, [r7, #12]
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	4413      	add	r3, r2
 800d3da:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d3dc:	4b14      	ldr	r3, [pc, #80]	@ (800d430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	68ba      	ldr	r2, [r7, #8]
 800d3e2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d3e4:	68ba      	ldr	r2, [r7, #8]
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	429a      	cmp	r2, r3
 800d3ea:	d209      	bcs.n	800d400 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d3ec:	4b13      	ldr	r3, [pc, #76]	@ (800d43c <prvAddCurrentTaskToDelayedList+0xc0>)
 800d3ee:	681a      	ldr	r2, [r3, #0]
 800d3f0:	4b0f      	ldr	r3, [pc, #60]	@ (800d430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	3304      	adds	r3, #4
 800d3f6:	4619      	mov	r1, r3
 800d3f8:	4610      	mov	r0, r2
 800d3fa:	f7fe fb7f 	bl	800bafc <vListInsert>
}
 800d3fe:	e010      	b.n	800d422 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d400:	4b0f      	ldr	r3, [pc, #60]	@ (800d440 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d402:	681a      	ldr	r2, [r3, #0]
 800d404:	4b0a      	ldr	r3, [pc, #40]	@ (800d430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	3304      	adds	r3, #4
 800d40a:	4619      	mov	r1, r3
 800d40c:	4610      	mov	r0, r2
 800d40e:	f7fe fb75 	bl	800bafc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d412:	4b0c      	ldr	r3, [pc, #48]	@ (800d444 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	68ba      	ldr	r2, [r7, #8]
 800d418:	429a      	cmp	r2, r3
 800d41a:	d202      	bcs.n	800d422 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d41c:	4a09      	ldr	r2, [pc, #36]	@ (800d444 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	6013      	str	r3, [r2, #0]
}
 800d422:	bf00      	nop
 800d424:	3710      	adds	r7, #16
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}
 800d42a:	bf00      	nop
 800d42c:	200011f8 	.word	0x200011f8
 800d430:	200010f4 	.word	0x200010f4
 800d434:	200011fc 	.word	0x200011fc
 800d438:	200011e0 	.word	0x200011e0
 800d43c:	200011b0 	.word	0x200011b0
 800d440:	200011ac 	.word	0x200011ac
 800d444:	20001214 	.word	0x20001214

0800d448 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b08a      	sub	sp, #40	@ 0x28
 800d44c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d44e:	2300      	movs	r3, #0
 800d450:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d452:	f000 fb71 	bl	800db38 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d456:	4b1d      	ldr	r3, [pc, #116]	@ (800d4cc <xTimerCreateTimerTask+0x84>)
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d021      	beq.n	800d4a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d45e:	2300      	movs	r3, #0
 800d460:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d462:	2300      	movs	r3, #0
 800d464:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d466:	1d3a      	adds	r2, r7, #4
 800d468:	f107 0108 	add.w	r1, r7, #8
 800d46c:	f107 030c 	add.w	r3, r7, #12
 800d470:	4618      	mov	r0, r3
 800d472:	f7f3 ff51 	bl	8001318 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d476:	6879      	ldr	r1, [r7, #4]
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	68fa      	ldr	r2, [r7, #12]
 800d47c:	9202      	str	r2, [sp, #8]
 800d47e:	9301      	str	r3, [sp, #4]
 800d480:	2305      	movs	r3, #5
 800d482:	9300      	str	r3, [sp, #0]
 800d484:	2300      	movs	r3, #0
 800d486:	460a      	mov	r2, r1
 800d488:	4911      	ldr	r1, [pc, #68]	@ (800d4d0 <xTimerCreateTimerTask+0x88>)
 800d48a:	4812      	ldr	r0, [pc, #72]	@ (800d4d4 <xTimerCreateTimerTask+0x8c>)
 800d48c:	f7ff f88c 	bl	800c5a8 <xTaskCreateStatic>
 800d490:	4603      	mov	r3, r0
 800d492:	4a11      	ldr	r2, [pc, #68]	@ (800d4d8 <xTimerCreateTimerTask+0x90>)
 800d494:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d496:	4b10      	ldr	r3, [pc, #64]	@ (800d4d8 <xTimerCreateTimerTask+0x90>)
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d001      	beq.n	800d4a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d49e:	2301      	movs	r3, #1
 800d4a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d4a2:	697b      	ldr	r3, [r7, #20]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d10b      	bne.n	800d4c0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800d4a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4ac:	f383 8811 	msr	BASEPRI, r3
 800d4b0:	f3bf 8f6f 	isb	sy
 800d4b4:	f3bf 8f4f 	dsb	sy
 800d4b8:	613b      	str	r3, [r7, #16]
}
 800d4ba:	bf00      	nop
 800d4bc:	bf00      	nop
 800d4be:	e7fd      	b.n	800d4bc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d4c0:	697b      	ldr	r3, [r7, #20]
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3718      	adds	r7, #24
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}
 800d4ca:	bf00      	nop
 800d4cc:	20001250 	.word	0x20001250
 800d4d0:	08016ed0 	.word	0x08016ed0
 800d4d4:	0800d70d 	.word	0x0800d70d
 800d4d8:	20001254 	.word	0x20001254

0800d4dc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b088      	sub	sp, #32
 800d4e0:	af02      	add	r7, sp, #8
 800d4e2:	60f8      	str	r0, [r7, #12]
 800d4e4:	60b9      	str	r1, [r7, #8]
 800d4e6:	607a      	str	r2, [r7, #4]
 800d4e8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800d4ea:	2028      	movs	r0, #40	@ 0x28
 800d4ec:	f000 fd78 	bl	800dfe0 <pvPortMalloc>
 800d4f0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800d4f2:	697b      	ldr	r3, [r7, #20]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d00d      	beq.n	800d514 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800d4f8:	697b      	ldr	r3, [r7, #20]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d500:	697b      	ldr	r3, [r7, #20]
 800d502:	9301      	str	r3, [sp, #4]
 800d504:	6a3b      	ldr	r3, [r7, #32]
 800d506:	9300      	str	r3, [sp, #0]
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	687a      	ldr	r2, [r7, #4]
 800d50c:	68b9      	ldr	r1, [r7, #8]
 800d50e:	68f8      	ldr	r0, [r7, #12]
 800d510:	f000 f805 	bl	800d51e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d514:	697b      	ldr	r3, [r7, #20]
	}
 800d516:	4618      	mov	r0, r3
 800d518:	3718      	adds	r7, #24
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}

0800d51e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800d51e:	b580      	push	{r7, lr}
 800d520:	b086      	sub	sp, #24
 800d522:	af00      	add	r7, sp, #0
 800d524:	60f8      	str	r0, [r7, #12]
 800d526:	60b9      	str	r1, [r7, #8]
 800d528:	607a      	str	r2, [r7, #4]
 800d52a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800d52c:	68bb      	ldr	r3, [r7, #8]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d10b      	bne.n	800d54a <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800d532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d536:	f383 8811 	msr	BASEPRI, r3
 800d53a:	f3bf 8f6f 	isb	sy
 800d53e:	f3bf 8f4f 	dsb	sy
 800d542:	617b      	str	r3, [r7, #20]
}
 800d544:	bf00      	nop
 800d546:	bf00      	nop
 800d548:	e7fd      	b.n	800d546 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800d54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d01e      	beq.n	800d58e <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800d550:	f000 faf2 	bl	800db38 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800d554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d556:	68fa      	ldr	r2, [r7, #12]
 800d558:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800d55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d55c:	68ba      	ldr	r2, [r7, #8]
 800d55e:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800d560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d562:	683a      	ldr	r2, [r7, #0]
 800d564:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800d566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d568:	6a3a      	ldr	r2, [r7, #32]
 800d56a:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800d56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d56e:	3304      	adds	r3, #4
 800d570:	4618      	mov	r0, r3
 800d572:	f7fe fa94 	bl	800ba9e <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d008      	beq.n	800d58e <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800d57c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d582:	f043 0304 	orr.w	r3, r3, #4
 800d586:	b2da      	uxtb	r2, r3
 800d588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d58a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800d58e:	bf00      	nop
 800d590:	3718      	adds	r7, #24
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}
	...

0800d598 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d598:	b580      	push	{r7, lr}
 800d59a:	b08a      	sub	sp, #40	@ 0x28
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	60f8      	str	r0, [r7, #12]
 800d5a0:	60b9      	str	r1, [r7, #8]
 800d5a2:	607a      	str	r2, [r7, #4]
 800d5a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d10b      	bne.n	800d5c8 <xTimerGenericCommand+0x30>
	__asm volatile
 800d5b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5b4:	f383 8811 	msr	BASEPRI, r3
 800d5b8:	f3bf 8f6f 	isb	sy
 800d5bc:	f3bf 8f4f 	dsb	sy
 800d5c0:	623b      	str	r3, [r7, #32]
}
 800d5c2:	bf00      	nop
 800d5c4:	bf00      	nop
 800d5c6:	e7fd      	b.n	800d5c4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d5c8:	4b19      	ldr	r3, [pc, #100]	@ (800d630 <xTimerGenericCommand+0x98>)
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d02a      	beq.n	800d626 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d5dc:	68bb      	ldr	r3, [r7, #8]
 800d5de:	2b05      	cmp	r3, #5
 800d5e0:	dc18      	bgt.n	800d614 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d5e2:	f7ff fe25 	bl	800d230 <xTaskGetSchedulerState>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	2b02      	cmp	r3, #2
 800d5ea:	d109      	bne.n	800d600 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d5ec:	4b10      	ldr	r3, [pc, #64]	@ (800d630 <xTimerGenericCommand+0x98>)
 800d5ee:	6818      	ldr	r0, [r3, #0]
 800d5f0:	f107 0114 	add.w	r1, r7, #20
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5f8:	f7fe fbe8 	bl	800bdcc <xQueueGenericSend>
 800d5fc:	6278      	str	r0, [r7, #36]	@ 0x24
 800d5fe:	e012      	b.n	800d626 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d600:	4b0b      	ldr	r3, [pc, #44]	@ (800d630 <xTimerGenericCommand+0x98>)
 800d602:	6818      	ldr	r0, [r3, #0]
 800d604:	f107 0114 	add.w	r1, r7, #20
 800d608:	2300      	movs	r3, #0
 800d60a:	2200      	movs	r2, #0
 800d60c:	f7fe fbde 	bl	800bdcc <xQueueGenericSend>
 800d610:	6278      	str	r0, [r7, #36]	@ 0x24
 800d612:	e008      	b.n	800d626 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d614:	4b06      	ldr	r3, [pc, #24]	@ (800d630 <xTimerGenericCommand+0x98>)
 800d616:	6818      	ldr	r0, [r3, #0]
 800d618:	f107 0114 	add.w	r1, r7, #20
 800d61c:	2300      	movs	r3, #0
 800d61e:	683a      	ldr	r2, [r7, #0]
 800d620:	f7fe fcd6 	bl	800bfd0 <xQueueGenericSendFromISR>
 800d624:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d628:	4618      	mov	r0, r3
 800d62a:	3728      	adds	r7, #40	@ 0x28
 800d62c:	46bd      	mov	sp, r7
 800d62e:	bd80      	pop	{r7, pc}
 800d630:	20001250 	.word	0x20001250

0800d634 <xTimerGetExpiryTime>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
 800d634:	b480      	push	{r7}
 800d636:	b087      	sub	sp, #28
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	617b      	str	r3, [r7, #20]
TickType_t xReturn;

	configASSERT( xTimer );
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d10b      	bne.n	800d65e <xTimerGetExpiryTime+0x2a>
	__asm volatile
 800d646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d64a:	f383 8811 	msr	BASEPRI, r3
 800d64e:	f3bf 8f6f 	isb	sy
 800d652:	f3bf 8f4f 	dsb	sy
 800d656:	60fb      	str	r3, [r7, #12]
}
 800d658:	bf00      	nop
 800d65a:	bf00      	nop
 800d65c:	e7fd      	b.n	800d65a <xTimerGetExpiryTime+0x26>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
 800d65e:	697b      	ldr	r3, [r7, #20]
 800d660:	685b      	ldr	r3, [r3, #4]
 800d662:	613b      	str	r3, [r7, #16]
	return xReturn;
 800d664:	693b      	ldr	r3, [r7, #16]
}
 800d666:	4618      	mov	r0, r3
 800d668:	371c      	adds	r7, #28
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bc80      	pop	{r7}
 800d66e:	4770      	bx	lr

0800d670 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b088      	sub	sp, #32
 800d674:	af02      	add	r7, sp, #8
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d67a:	4b23      	ldr	r3, [pc, #140]	@ (800d708 <prvProcessExpiredTimer+0x98>)
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	68db      	ldr	r3, [r3, #12]
 800d680:	68db      	ldr	r3, [r3, #12]
 800d682:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d684:	697b      	ldr	r3, [r7, #20]
 800d686:	3304      	adds	r3, #4
 800d688:	4618      	mov	r0, r3
 800d68a:	f7fe fa6f 	bl	800bb6c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d68e:	697b      	ldr	r3, [r7, #20]
 800d690:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d694:	f003 0304 	and.w	r3, r3, #4
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d023      	beq.n	800d6e4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d69c:	697b      	ldr	r3, [r7, #20]
 800d69e:	699a      	ldr	r2, [r3, #24]
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	18d1      	adds	r1, r2, r3
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	683a      	ldr	r2, [r7, #0]
 800d6a8:	6978      	ldr	r0, [r7, #20]
 800d6aa:	f000 f8d3 	bl	800d854 <prvInsertTimerInActiveList>
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d020      	beq.n	800d6f6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	9300      	str	r3, [sp, #0]
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	687a      	ldr	r2, [r7, #4]
 800d6bc:	2100      	movs	r1, #0
 800d6be:	6978      	ldr	r0, [r7, #20]
 800d6c0:	f7ff ff6a 	bl	800d598 <xTimerGenericCommand>
 800d6c4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d114      	bne.n	800d6f6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800d6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6d0:	f383 8811 	msr	BASEPRI, r3
 800d6d4:	f3bf 8f6f 	isb	sy
 800d6d8:	f3bf 8f4f 	dsb	sy
 800d6dc:	60fb      	str	r3, [r7, #12]
}
 800d6de:	bf00      	nop
 800d6e0:	bf00      	nop
 800d6e2:	e7fd      	b.n	800d6e0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d6e4:	697b      	ldr	r3, [r7, #20]
 800d6e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d6ea:	f023 0301 	bic.w	r3, r3, #1
 800d6ee:	b2da      	uxtb	r2, r3
 800d6f0:	697b      	ldr	r3, [r7, #20]
 800d6f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d6f6:	697b      	ldr	r3, [r7, #20]
 800d6f8:	6a1b      	ldr	r3, [r3, #32]
 800d6fa:	6978      	ldr	r0, [r7, #20]
 800d6fc:	4798      	blx	r3
}
 800d6fe:	bf00      	nop
 800d700:	3718      	adds	r7, #24
 800d702:	46bd      	mov	sp, r7
 800d704:	bd80      	pop	{r7, pc}
 800d706:	bf00      	nop
 800d708:	20001248 	.word	0x20001248

0800d70c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b084      	sub	sp, #16
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d714:	f107 0308 	add.w	r3, r7, #8
 800d718:	4618      	mov	r0, r3
 800d71a:	f000 f859 	bl	800d7d0 <prvGetNextExpireTime>
 800d71e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	4619      	mov	r1, r3
 800d724:	68f8      	ldr	r0, [r7, #12]
 800d726:	f000 f805 	bl	800d734 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d72a:	f000 f8d5 	bl	800d8d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d72e:	bf00      	nop
 800d730:	e7f0      	b.n	800d714 <prvTimerTask+0x8>
	...

0800d734 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b084      	sub	sp, #16
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
 800d73c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d73e:	f7ff f989 	bl	800ca54 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d742:	f107 0308 	add.w	r3, r7, #8
 800d746:	4618      	mov	r0, r3
 800d748:	f000 f864 	bl	800d814 <prvSampleTimeNow>
 800d74c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d74e:	68bb      	ldr	r3, [r7, #8]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d130      	bne.n	800d7b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d10a      	bne.n	800d770 <prvProcessTimerOrBlockTask+0x3c>
 800d75a:	687a      	ldr	r2, [r7, #4]
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	429a      	cmp	r2, r3
 800d760:	d806      	bhi.n	800d770 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d762:	f7ff f985 	bl	800ca70 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d766:	68f9      	ldr	r1, [r7, #12]
 800d768:	6878      	ldr	r0, [r7, #4]
 800d76a:	f7ff ff81 	bl	800d670 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d76e:	e024      	b.n	800d7ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d008      	beq.n	800d788 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d776:	4b13      	ldr	r3, [pc, #76]	@ (800d7c4 <prvProcessTimerOrBlockTask+0x90>)
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d101      	bne.n	800d784 <prvProcessTimerOrBlockTask+0x50>
 800d780:	2301      	movs	r3, #1
 800d782:	e000      	b.n	800d786 <prvProcessTimerOrBlockTask+0x52>
 800d784:	2300      	movs	r3, #0
 800d786:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d788:	4b0f      	ldr	r3, [pc, #60]	@ (800d7c8 <prvProcessTimerOrBlockTask+0x94>)
 800d78a:	6818      	ldr	r0, [r3, #0]
 800d78c:	687a      	ldr	r2, [r7, #4]
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	1ad3      	subs	r3, r2, r3
 800d792:	683a      	ldr	r2, [r7, #0]
 800d794:	4619      	mov	r1, r3
 800d796:	f7fe fed3 	bl	800c540 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d79a:	f7ff f969 	bl	800ca70 <xTaskResumeAll>
 800d79e:	4603      	mov	r3, r0
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d10a      	bne.n	800d7ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d7a4:	4b09      	ldr	r3, [pc, #36]	@ (800d7cc <prvProcessTimerOrBlockTask+0x98>)
 800d7a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d7aa:	601a      	str	r2, [r3, #0]
 800d7ac:	f3bf 8f4f 	dsb	sy
 800d7b0:	f3bf 8f6f 	isb	sy
}
 800d7b4:	e001      	b.n	800d7ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d7b6:	f7ff f95b 	bl	800ca70 <xTaskResumeAll>
}
 800d7ba:	bf00      	nop
 800d7bc:	3710      	adds	r7, #16
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}
 800d7c2:	bf00      	nop
 800d7c4:	2000124c 	.word	0x2000124c
 800d7c8:	20001250 	.word	0x20001250
 800d7cc:	e000ed04 	.word	0xe000ed04

0800d7d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d7d0:	b480      	push	{r7}
 800d7d2:	b085      	sub	sp, #20
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d7d8:	4b0d      	ldr	r3, [pc, #52]	@ (800d810 <prvGetNextExpireTime+0x40>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d101      	bne.n	800d7e6 <prvGetNextExpireTime+0x16>
 800d7e2:	2201      	movs	r2, #1
 800d7e4:	e000      	b.n	800d7e8 <prvGetNextExpireTime+0x18>
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d105      	bne.n	800d800 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d7f4:	4b06      	ldr	r3, [pc, #24]	@ (800d810 <prvGetNextExpireTime+0x40>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	68db      	ldr	r3, [r3, #12]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	60fb      	str	r3, [r7, #12]
 800d7fe:	e001      	b.n	800d804 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d800:	2300      	movs	r3, #0
 800d802:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d804:	68fb      	ldr	r3, [r7, #12]
}
 800d806:	4618      	mov	r0, r3
 800d808:	3714      	adds	r7, #20
 800d80a:	46bd      	mov	sp, r7
 800d80c:	bc80      	pop	{r7}
 800d80e:	4770      	bx	lr
 800d810:	20001248 	.word	0x20001248

0800d814 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b084      	sub	sp, #16
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d81c:	f7ff f9c6 	bl	800cbac <xTaskGetTickCount>
 800d820:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d822:	4b0b      	ldr	r3, [pc, #44]	@ (800d850 <prvSampleTimeNow+0x3c>)
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	68fa      	ldr	r2, [r7, #12]
 800d828:	429a      	cmp	r2, r3
 800d82a:	d205      	bcs.n	800d838 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d82c:	f000 f91e 	bl	800da6c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	2201      	movs	r2, #1
 800d834:	601a      	str	r2, [r3, #0]
 800d836:	e002      	b.n	800d83e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2200      	movs	r2, #0
 800d83c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d83e:	4a04      	ldr	r2, [pc, #16]	@ (800d850 <prvSampleTimeNow+0x3c>)
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d844:	68fb      	ldr	r3, [r7, #12]
}
 800d846:	4618      	mov	r0, r3
 800d848:	3710      	adds	r7, #16
 800d84a:	46bd      	mov	sp, r7
 800d84c:	bd80      	pop	{r7, pc}
 800d84e:	bf00      	nop
 800d850:	20001258 	.word	0x20001258

0800d854 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b086      	sub	sp, #24
 800d858:	af00      	add	r7, sp, #0
 800d85a:	60f8      	str	r0, [r7, #12]
 800d85c:	60b9      	str	r1, [r7, #8]
 800d85e:	607a      	str	r2, [r7, #4]
 800d860:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d862:	2300      	movs	r3, #0
 800d864:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	68ba      	ldr	r2, [r7, #8]
 800d86a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	68fa      	ldr	r2, [r7, #12]
 800d870:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d872:	68ba      	ldr	r2, [r7, #8]
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	429a      	cmp	r2, r3
 800d878:	d812      	bhi.n	800d8a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d87a:	687a      	ldr	r2, [r7, #4]
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	1ad2      	subs	r2, r2, r3
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	699b      	ldr	r3, [r3, #24]
 800d884:	429a      	cmp	r2, r3
 800d886:	d302      	bcc.n	800d88e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d888:	2301      	movs	r3, #1
 800d88a:	617b      	str	r3, [r7, #20]
 800d88c:	e01b      	b.n	800d8c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d88e:	4b10      	ldr	r3, [pc, #64]	@ (800d8d0 <prvInsertTimerInActiveList+0x7c>)
 800d890:	681a      	ldr	r2, [r3, #0]
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	3304      	adds	r3, #4
 800d896:	4619      	mov	r1, r3
 800d898:	4610      	mov	r0, r2
 800d89a:	f7fe f92f 	bl	800bafc <vListInsert>
 800d89e:	e012      	b.n	800d8c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d8a0:	687a      	ldr	r2, [r7, #4]
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	429a      	cmp	r2, r3
 800d8a6:	d206      	bcs.n	800d8b6 <prvInsertTimerInActiveList+0x62>
 800d8a8:	68ba      	ldr	r2, [r7, #8]
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	429a      	cmp	r2, r3
 800d8ae:	d302      	bcc.n	800d8b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d8b0:	2301      	movs	r3, #1
 800d8b2:	617b      	str	r3, [r7, #20]
 800d8b4:	e007      	b.n	800d8c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d8b6:	4b07      	ldr	r3, [pc, #28]	@ (800d8d4 <prvInsertTimerInActiveList+0x80>)
 800d8b8:	681a      	ldr	r2, [r3, #0]
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	3304      	adds	r3, #4
 800d8be:	4619      	mov	r1, r3
 800d8c0:	4610      	mov	r0, r2
 800d8c2:	f7fe f91b 	bl	800bafc <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d8c6:	697b      	ldr	r3, [r7, #20]
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	3718      	adds	r7, #24
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}
 800d8d0:	2000124c 	.word	0x2000124c
 800d8d4:	20001248 	.word	0x20001248

0800d8d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b08c      	sub	sp, #48	@ 0x30
 800d8dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d8de:	e0b2      	b.n	800da46 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d8e0:	68bb      	ldr	r3, [r7, #8]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	f2c0 80af 	blt.w	800da46 <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d8e8:	693b      	ldr	r3, [r7, #16]
 800d8ea:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8ee:	695b      	ldr	r3, [r3, #20]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d004      	beq.n	800d8fe <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d8f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8f6:	3304      	adds	r3, #4
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	f7fe f937 	bl	800bb6c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d8fe:	1d3b      	adds	r3, r7, #4
 800d900:	4618      	mov	r0, r3
 800d902:	f7ff ff87 	bl	800d814 <prvSampleTimeNow>
 800d906:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	2b09      	cmp	r3, #9
 800d90c:	f200 8098 	bhi.w	800da40 <prvProcessReceivedCommands+0x168>
 800d910:	a201      	add	r2, pc, #4	@ (adr r2, 800d918 <prvProcessReceivedCommands+0x40>)
 800d912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d916:	bf00      	nop
 800d918:	0800d941 	.word	0x0800d941
 800d91c:	0800d941 	.word	0x0800d941
 800d920:	0800d941 	.word	0x0800d941
 800d924:	0800d9b7 	.word	0x0800d9b7
 800d928:	0800d9cb 	.word	0x0800d9cb
 800d92c:	0800da17 	.word	0x0800da17
 800d930:	0800d941 	.word	0x0800d941
 800d934:	0800d941 	.word	0x0800d941
 800d938:	0800d9b7 	.word	0x0800d9b7
 800d93c:	0800d9cb 	.word	0x0800d9cb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d942:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d946:	f043 0301 	orr.w	r3, r3, #1
 800d94a:	b2da      	uxtb	r2, r3
 800d94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d94e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d952:	68fa      	ldr	r2, [r7, #12]
 800d954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d956:	699b      	ldr	r3, [r3, #24]
 800d958:	18d1      	adds	r1, r2, r3
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	6a3a      	ldr	r2, [r7, #32]
 800d95e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d960:	f7ff ff78 	bl	800d854 <prvInsertTimerInActiveList>
 800d964:	4603      	mov	r3, r0
 800d966:	2b00      	cmp	r3, #0
 800d968:	d06c      	beq.n	800da44 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d96c:	6a1b      	ldr	r3, [r3, #32]
 800d96e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d970:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d974:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d978:	f003 0304 	and.w	r3, r3, #4
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d061      	beq.n	800da44 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d980:	68fa      	ldr	r2, [r7, #12]
 800d982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d984:	699b      	ldr	r3, [r3, #24]
 800d986:	441a      	add	r2, r3
 800d988:	2300      	movs	r3, #0
 800d98a:	9300      	str	r3, [sp, #0]
 800d98c:	2300      	movs	r3, #0
 800d98e:	2100      	movs	r1, #0
 800d990:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d992:	f7ff fe01 	bl	800d598 <xTimerGenericCommand>
 800d996:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800d998:	69fb      	ldr	r3, [r7, #28]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d152      	bne.n	800da44 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 800d99e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9a2:	f383 8811 	msr	BASEPRI, r3
 800d9a6:	f3bf 8f6f 	isb	sy
 800d9aa:	f3bf 8f4f 	dsb	sy
 800d9ae:	61bb      	str	r3, [r7, #24]
}
 800d9b0:	bf00      	nop
 800d9b2:	bf00      	nop
 800d9b4:	e7fd      	b.n	800d9b2 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d9bc:	f023 0301 	bic.w	r3, r3, #1
 800d9c0:	b2da      	uxtb	r2, r3
 800d9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 800d9c8:	e03d      	b.n	800da46 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d9d0:	f043 0301 	orr.w	r3, r3, #1
 800d9d4:	b2da      	uxtb	r2, r3
 800d9d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d9dc:	68fa      	ldr	r2, [r7, #12]
 800d9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9e0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d9e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9e4:	699b      	ldr	r3, [r3, #24]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d10b      	bne.n	800da02 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800d9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9ee:	f383 8811 	msr	BASEPRI, r3
 800d9f2:	f3bf 8f6f 	isb	sy
 800d9f6:	f3bf 8f4f 	dsb	sy
 800d9fa:	617b      	str	r3, [r7, #20]
}
 800d9fc:	bf00      	nop
 800d9fe:	bf00      	nop
 800da00:	e7fd      	b.n	800d9fe <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800da02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da04:	699a      	ldr	r2, [r3, #24]
 800da06:	6a3b      	ldr	r3, [r7, #32]
 800da08:	18d1      	adds	r1, r2, r3
 800da0a:	6a3b      	ldr	r3, [r7, #32]
 800da0c:	6a3a      	ldr	r2, [r7, #32]
 800da0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800da10:	f7ff ff20 	bl	800d854 <prvInsertTimerInActiveList>
					break;
 800da14:	e017      	b.n	800da46 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800da16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da18:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800da1c:	f003 0302 	and.w	r3, r3, #2
 800da20:	2b00      	cmp	r3, #0
 800da22:	d103      	bne.n	800da2c <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 800da24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800da26:	f000 fba9 	bl	800e17c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800da2a:	e00c      	b.n	800da46 <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800da2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800da32:	f023 0301 	bic.w	r3, r3, #1
 800da36:	b2da      	uxtb	r2, r3
 800da38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 800da3e:	e002      	b.n	800da46 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 800da40:	bf00      	nop
 800da42:	e000      	b.n	800da46 <prvProcessReceivedCommands+0x16e>
					break;
 800da44:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800da46:	4b08      	ldr	r3, [pc, #32]	@ (800da68 <prvProcessReceivedCommands+0x190>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	f107 0108 	add.w	r1, r7, #8
 800da4e:	2200      	movs	r2, #0
 800da50:	4618      	mov	r0, r3
 800da52:	f7fe fb5b 	bl	800c10c <xQueueReceive>
 800da56:	4603      	mov	r3, r0
 800da58:	2b00      	cmp	r3, #0
 800da5a:	f47f af41 	bne.w	800d8e0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800da5e:	bf00      	nop
 800da60:	bf00      	nop
 800da62:	3728      	adds	r7, #40	@ 0x28
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}
 800da68:	20001250 	.word	0x20001250

0800da6c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b088      	sub	sp, #32
 800da70:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800da72:	e049      	b.n	800db08 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800da74:	4b2e      	ldr	r3, [pc, #184]	@ (800db30 <prvSwitchTimerLists+0xc4>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	68db      	ldr	r3, [r3, #12]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da7e:	4b2c      	ldr	r3, [pc, #176]	@ (800db30 <prvSwitchTimerLists+0xc4>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	68db      	ldr	r3, [r3, #12]
 800da84:	68db      	ldr	r3, [r3, #12]
 800da86:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	3304      	adds	r3, #4
 800da8c:	4618      	mov	r0, r3
 800da8e:	f7fe f86d 	bl	800bb6c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	6a1b      	ldr	r3, [r3, #32]
 800da96:	68f8      	ldr	r0, [r7, #12]
 800da98:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800daa0:	f003 0304 	and.w	r3, r3, #4
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d02f      	beq.n	800db08 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	699b      	ldr	r3, [r3, #24]
 800daac:	693a      	ldr	r2, [r7, #16]
 800daae:	4413      	add	r3, r2
 800dab0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800dab2:	68ba      	ldr	r2, [r7, #8]
 800dab4:	693b      	ldr	r3, [r7, #16]
 800dab6:	429a      	cmp	r2, r3
 800dab8:	d90e      	bls.n	800dad8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	68ba      	ldr	r2, [r7, #8]
 800dabe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	68fa      	ldr	r2, [r7, #12]
 800dac4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dac6:	4b1a      	ldr	r3, [pc, #104]	@ (800db30 <prvSwitchTimerLists+0xc4>)
 800dac8:	681a      	ldr	r2, [r3, #0]
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	3304      	adds	r3, #4
 800dace:	4619      	mov	r1, r3
 800dad0:	4610      	mov	r0, r2
 800dad2:	f7fe f813 	bl	800bafc <vListInsert>
 800dad6:	e017      	b.n	800db08 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dad8:	2300      	movs	r3, #0
 800dada:	9300      	str	r3, [sp, #0]
 800dadc:	2300      	movs	r3, #0
 800dade:	693a      	ldr	r2, [r7, #16]
 800dae0:	2100      	movs	r1, #0
 800dae2:	68f8      	ldr	r0, [r7, #12]
 800dae4:	f7ff fd58 	bl	800d598 <xTimerGenericCommand>
 800dae8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d10b      	bne.n	800db08 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800daf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daf4:	f383 8811 	msr	BASEPRI, r3
 800daf8:	f3bf 8f6f 	isb	sy
 800dafc:	f3bf 8f4f 	dsb	sy
 800db00:	603b      	str	r3, [r7, #0]
}
 800db02:	bf00      	nop
 800db04:	bf00      	nop
 800db06:	e7fd      	b.n	800db04 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800db08:	4b09      	ldr	r3, [pc, #36]	@ (800db30 <prvSwitchTimerLists+0xc4>)
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d1b0      	bne.n	800da74 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800db12:	4b07      	ldr	r3, [pc, #28]	@ (800db30 <prvSwitchTimerLists+0xc4>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800db18:	4b06      	ldr	r3, [pc, #24]	@ (800db34 <prvSwitchTimerLists+0xc8>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	4a04      	ldr	r2, [pc, #16]	@ (800db30 <prvSwitchTimerLists+0xc4>)
 800db1e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800db20:	4a04      	ldr	r2, [pc, #16]	@ (800db34 <prvSwitchTimerLists+0xc8>)
 800db22:	697b      	ldr	r3, [r7, #20]
 800db24:	6013      	str	r3, [r2, #0]
}
 800db26:	bf00      	nop
 800db28:	3718      	adds	r7, #24
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}
 800db2e:	bf00      	nop
 800db30:	20001248 	.word	0x20001248
 800db34:	2000124c 	.word	0x2000124c

0800db38 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b082      	sub	sp, #8
 800db3c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800db3e:	f000 f94d 	bl	800dddc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800db42:	4b15      	ldr	r3, [pc, #84]	@ (800db98 <prvCheckForValidListAndQueue+0x60>)
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d120      	bne.n	800db8c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800db4a:	4814      	ldr	r0, [pc, #80]	@ (800db9c <prvCheckForValidListAndQueue+0x64>)
 800db4c:	f7fd ff88 	bl	800ba60 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800db50:	4813      	ldr	r0, [pc, #76]	@ (800dba0 <prvCheckForValidListAndQueue+0x68>)
 800db52:	f7fd ff85 	bl	800ba60 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800db56:	4b13      	ldr	r3, [pc, #76]	@ (800dba4 <prvCheckForValidListAndQueue+0x6c>)
 800db58:	4a10      	ldr	r2, [pc, #64]	@ (800db9c <prvCheckForValidListAndQueue+0x64>)
 800db5a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800db5c:	4b12      	ldr	r3, [pc, #72]	@ (800dba8 <prvCheckForValidListAndQueue+0x70>)
 800db5e:	4a10      	ldr	r2, [pc, #64]	@ (800dba0 <prvCheckForValidListAndQueue+0x68>)
 800db60:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800db62:	2300      	movs	r3, #0
 800db64:	9300      	str	r3, [sp, #0]
 800db66:	4b11      	ldr	r3, [pc, #68]	@ (800dbac <prvCheckForValidListAndQueue+0x74>)
 800db68:	4a11      	ldr	r2, [pc, #68]	@ (800dbb0 <prvCheckForValidListAndQueue+0x78>)
 800db6a:	210c      	movs	r1, #12
 800db6c:	2012      	movs	r0, #18
 800db6e:	f7fe f891 	bl	800bc94 <xQueueGenericCreateStatic>
 800db72:	4603      	mov	r3, r0
 800db74:	4a08      	ldr	r2, [pc, #32]	@ (800db98 <prvCheckForValidListAndQueue+0x60>)
 800db76:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800db78:	4b07      	ldr	r3, [pc, #28]	@ (800db98 <prvCheckForValidListAndQueue+0x60>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d005      	beq.n	800db8c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800db80:	4b05      	ldr	r3, [pc, #20]	@ (800db98 <prvCheckForValidListAndQueue+0x60>)
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	490b      	ldr	r1, [pc, #44]	@ (800dbb4 <prvCheckForValidListAndQueue+0x7c>)
 800db86:	4618      	mov	r0, r3
 800db88:	f7fe fcb2 	bl	800c4f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800db8c:	f000 f956 	bl	800de3c <vPortExitCritical>
}
 800db90:	bf00      	nop
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}
 800db96:	bf00      	nop
 800db98:	20001250 	.word	0x20001250
 800db9c:	20001220 	.word	0x20001220
 800dba0:	20001234 	.word	0x20001234
 800dba4:	20001248 	.word	0x20001248
 800dba8:	2000124c 	.word	0x2000124c
 800dbac:	20001334 	.word	0x20001334
 800dbb0:	2000125c 	.word	0x2000125c
 800dbb4:	08016ed8 	.word	0x08016ed8

0800dbb8 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	b086      	sub	sp, #24
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d10b      	bne.n	800dbe2 <pvTimerGetTimerID+0x2a>
	__asm volatile
 800dbca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbce:	f383 8811 	msr	BASEPRI, r3
 800dbd2:	f3bf 8f6f 	isb	sy
 800dbd6:	f3bf 8f4f 	dsb	sy
 800dbda:	60fb      	str	r3, [r7, #12]
}
 800dbdc:	bf00      	nop
 800dbde:	bf00      	nop
 800dbe0:	e7fd      	b.n	800dbde <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800dbe2:	f000 f8fb 	bl	800dddc <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	69db      	ldr	r3, [r3, #28]
 800dbea:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800dbec:	f000 f926 	bl	800de3c <vPortExitCritical>

	return pvReturn;
 800dbf0:	693b      	ldr	r3, [r7, #16]
}
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	3718      	adds	r7, #24
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	bd80      	pop	{r7, pc}
	...

0800dbfc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800dbfc:	b480      	push	{r7}
 800dbfe:	b085      	sub	sp, #20
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	60f8      	str	r0, [r7, #12]
 800dc04:	60b9      	str	r1, [r7, #8]
 800dc06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	3b04      	subs	r3, #4
 800dc0c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800dc14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	3b04      	subs	r3, #4
 800dc1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	f023 0201 	bic.w	r2, r3, #1
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	3b04      	subs	r3, #4
 800dc2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dc2c:	4a08      	ldr	r2, [pc, #32]	@ (800dc50 <pxPortInitialiseStack+0x54>)
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	3b14      	subs	r3, #20
 800dc36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800dc38:	687a      	ldr	r2, [r7, #4]
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	3b20      	subs	r3, #32
 800dc42:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dc44:	68fb      	ldr	r3, [r7, #12]
}
 800dc46:	4618      	mov	r0, r3
 800dc48:	3714      	adds	r7, #20
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bc80      	pop	{r7}
 800dc4e:	4770      	bx	lr
 800dc50:	0800dc55 	.word	0x0800dc55

0800dc54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800dc54:	b480      	push	{r7}
 800dc56:	b085      	sub	sp, #20
 800dc58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800dc5e:	4b12      	ldr	r3, [pc, #72]	@ (800dca8 <prvTaskExitError+0x54>)
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc66:	d00b      	beq.n	800dc80 <prvTaskExitError+0x2c>
	__asm volatile
 800dc68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc6c:	f383 8811 	msr	BASEPRI, r3
 800dc70:	f3bf 8f6f 	isb	sy
 800dc74:	f3bf 8f4f 	dsb	sy
 800dc78:	60fb      	str	r3, [r7, #12]
}
 800dc7a:	bf00      	nop
 800dc7c:	bf00      	nop
 800dc7e:	e7fd      	b.n	800dc7c <prvTaskExitError+0x28>
	__asm volatile
 800dc80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc84:	f383 8811 	msr	BASEPRI, r3
 800dc88:	f3bf 8f6f 	isb	sy
 800dc8c:	f3bf 8f4f 	dsb	sy
 800dc90:	60bb      	str	r3, [r7, #8]
}
 800dc92:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dc94:	bf00      	nop
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d0fc      	beq.n	800dc96 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dc9c:	bf00      	nop
 800dc9e:	bf00      	nop
 800dca0:	3714      	adds	r7, #20
 800dca2:	46bd      	mov	sp, r7
 800dca4:	bc80      	pop	{r7}
 800dca6:	4770      	bx	lr
 800dca8:	200000fc 	.word	0x200000fc
 800dcac:	00000000 	.word	0x00000000

0800dcb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dcb0:	4b07      	ldr	r3, [pc, #28]	@ (800dcd0 <pxCurrentTCBConst2>)
 800dcb2:	6819      	ldr	r1, [r3, #0]
 800dcb4:	6808      	ldr	r0, [r1, #0]
 800dcb6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800dcba:	f380 8809 	msr	PSP, r0
 800dcbe:	f3bf 8f6f 	isb	sy
 800dcc2:	f04f 0000 	mov.w	r0, #0
 800dcc6:	f380 8811 	msr	BASEPRI, r0
 800dcca:	f04e 0e0d 	orr.w	lr, lr, #13
 800dcce:	4770      	bx	lr

0800dcd0 <pxCurrentTCBConst2>:
 800dcd0:	200010f4 	.word	0x200010f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dcd4:	bf00      	nop
 800dcd6:	bf00      	nop

0800dcd8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800dcd8:	4806      	ldr	r0, [pc, #24]	@ (800dcf4 <prvPortStartFirstTask+0x1c>)
 800dcda:	6800      	ldr	r0, [r0, #0]
 800dcdc:	6800      	ldr	r0, [r0, #0]
 800dcde:	f380 8808 	msr	MSP, r0
 800dce2:	b662      	cpsie	i
 800dce4:	b661      	cpsie	f
 800dce6:	f3bf 8f4f 	dsb	sy
 800dcea:	f3bf 8f6f 	isb	sy
 800dcee:	df00      	svc	0
 800dcf0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800dcf2:	bf00      	nop
 800dcf4:	e000ed08 	.word	0xe000ed08

0800dcf8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b084      	sub	sp, #16
 800dcfc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800dcfe:	4b32      	ldr	r3, [pc, #200]	@ (800ddc8 <xPortStartScheduler+0xd0>)
 800dd00:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	781b      	ldrb	r3, [r3, #0]
 800dd06:	b2db      	uxtb	r3, r3
 800dd08:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	22ff      	movs	r2, #255	@ 0xff
 800dd0e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	781b      	ldrb	r3, [r3, #0]
 800dd14:	b2db      	uxtb	r3, r3
 800dd16:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800dd18:	78fb      	ldrb	r3, [r7, #3]
 800dd1a:	b2db      	uxtb	r3, r3
 800dd1c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800dd20:	b2da      	uxtb	r2, r3
 800dd22:	4b2a      	ldr	r3, [pc, #168]	@ (800ddcc <xPortStartScheduler+0xd4>)
 800dd24:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800dd26:	4b2a      	ldr	r3, [pc, #168]	@ (800ddd0 <xPortStartScheduler+0xd8>)
 800dd28:	2207      	movs	r2, #7
 800dd2a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dd2c:	e009      	b.n	800dd42 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800dd2e:	4b28      	ldr	r3, [pc, #160]	@ (800ddd0 <xPortStartScheduler+0xd8>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	3b01      	subs	r3, #1
 800dd34:	4a26      	ldr	r2, [pc, #152]	@ (800ddd0 <xPortStartScheduler+0xd8>)
 800dd36:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800dd38:	78fb      	ldrb	r3, [r7, #3]
 800dd3a:	b2db      	uxtb	r3, r3
 800dd3c:	005b      	lsls	r3, r3, #1
 800dd3e:	b2db      	uxtb	r3, r3
 800dd40:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dd42:	78fb      	ldrb	r3, [r7, #3]
 800dd44:	b2db      	uxtb	r3, r3
 800dd46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd4a:	2b80      	cmp	r3, #128	@ 0x80
 800dd4c:	d0ef      	beq.n	800dd2e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800dd4e:	4b20      	ldr	r3, [pc, #128]	@ (800ddd0 <xPortStartScheduler+0xd8>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	f1c3 0307 	rsb	r3, r3, #7
 800dd56:	2b04      	cmp	r3, #4
 800dd58:	d00b      	beq.n	800dd72 <xPortStartScheduler+0x7a>
	__asm volatile
 800dd5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd5e:	f383 8811 	msr	BASEPRI, r3
 800dd62:	f3bf 8f6f 	isb	sy
 800dd66:	f3bf 8f4f 	dsb	sy
 800dd6a:	60bb      	str	r3, [r7, #8]
}
 800dd6c:	bf00      	nop
 800dd6e:	bf00      	nop
 800dd70:	e7fd      	b.n	800dd6e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dd72:	4b17      	ldr	r3, [pc, #92]	@ (800ddd0 <xPortStartScheduler+0xd8>)
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	021b      	lsls	r3, r3, #8
 800dd78:	4a15      	ldr	r2, [pc, #84]	@ (800ddd0 <xPortStartScheduler+0xd8>)
 800dd7a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dd7c:	4b14      	ldr	r3, [pc, #80]	@ (800ddd0 <xPortStartScheduler+0xd8>)
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dd84:	4a12      	ldr	r2, [pc, #72]	@ (800ddd0 <xPortStartScheduler+0xd8>)
 800dd86:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	b2da      	uxtb	r2, r3
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dd90:	4b10      	ldr	r3, [pc, #64]	@ (800ddd4 <xPortStartScheduler+0xdc>)
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	4a0f      	ldr	r2, [pc, #60]	@ (800ddd4 <xPortStartScheduler+0xdc>)
 800dd96:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800dd9a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dd9c:	4b0d      	ldr	r3, [pc, #52]	@ (800ddd4 <xPortStartScheduler+0xdc>)
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	4a0c      	ldr	r2, [pc, #48]	@ (800ddd4 <xPortStartScheduler+0xdc>)
 800dda2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800dda6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dda8:	f000 f8b8 	bl	800df1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ddac:	4b0a      	ldr	r3, [pc, #40]	@ (800ddd8 <xPortStartScheduler+0xe0>)
 800ddae:	2200      	movs	r2, #0
 800ddb0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ddb2:	f7ff ff91 	bl	800dcd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ddb6:	f7fe ffc1 	bl	800cd3c <vTaskSwitchContext>
	prvTaskExitError();
 800ddba:	f7ff ff4b 	bl	800dc54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ddbe:	2300      	movs	r3, #0
}
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	3710      	adds	r7, #16
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	bd80      	pop	{r7, pc}
 800ddc8:	e000e400 	.word	0xe000e400
 800ddcc:	2000137c 	.word	0x2000137c
 800ddd0:	20001380 	.word	0x20001380
 800ddd4:	e000ed20 	.word	0xe000ed20
 800ddd8:	200000fc 	.word	0x200000fc

0800dddc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800dddc:	b480      	push	{r7}
 800ddde:	b083      	sub	sp, #12
 800dde0:	af00      	add	r7, sp, #0
	__asm volatile
 800dde2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dde6:	f383 8811 	msr	BASEPRI, r3
 800ddea:	f3bf 8f6f 	isb	sy
 800ddee:	f3bf 8f4f 	dsb	sy
 800ddf2:	607b      	str	r3, [r7, #4]
}
 800ddf4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ddf6:	4b0f      	ldr	r3, [pc, #60]	@ (800de34 <vPortEnterCritical+0x58>)
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	3301      	adds	r3, #1
 800ddfc:	4a0d      	ldr	r2, [pc, #52]	@ (800de34 <vPortEnterCritical+0x58>)
 800ddfe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800de00:	4b0c      	ldr	r3, [pc, #48]	@ (800de34 <vPortEnterCritical+0x58>)
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	2b01      	cmp	r3, #1
 800de06:	d110      	bne.n	800de2a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800de08:	4b0b      	ldr	r3, [pc, #44]	@ (800de38 <vPortEnterCritical+0x5c>)
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	b2db      	uxtb	r3, r3
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d00b      	beq.n	800de2a <vPortEnterCritical+0x4e>
	__asm volatile
 800de12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de16:	f383 8811 	msr	BASEPRI, r3
 800de1a:	f3bf 8f6f 	isb	sy
 800de1e:	f3bf 8f4f 	dsb	sy
 800de22:	603b      	str	r3, [r7, #0]
}
 800de24:	bf00      	nop
 800de26:	bf00      	nop
 800de28:	e7fd      	b.n	800de26 <vPortEnterCritical+0x4a>
	}
}
 800de2a:	bf00      	nop
 800de2c:	370c      	adds	r7, #12
 800de2e:	46bd      	mov	sp, r7
 800de30:	bc80      	pop	{r7}
 800de32:	4770      	bx	lr
 800de34:	200000fc 	.word	0x200000fc
 800de38:	e000ed04 	.word	0xe000ed04

0800de3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800de3c:	b480      	push	{r7}
 800de3e:	b083      	sub	sp, #12
 800de40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800de42:	4b12      	ldr	r3, [pc, #72]	@ (800de8c <vPortExitCritical+0x50>)
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d10b      	bne.n	800de62 <vPortExitCritical+0x26>
	__asm volatile
 800de4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de4e:	f383 8811 	msr	BASEPRI, r3
 800de52:	f3bf 8f6f 	isb	sy
 800de56:	f3bf 8f4f 	dsb	sy
 800de5a:	607b      	str	r3, [r7, #4]
}
 800de5c:	bf00      	nop
 800de5e:	bf00      	nop
 800de60:	e7fd      	b.n	800de5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800de62:	4b0a      	ldr	r3, [pc, #40]	@ (800de8c <vPortExitCritical+0x50>)
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	3b01      	subs	r3, #1
 800de68:	4a08      	ldr	r2, [pc, #32]	@ (800de8c <vPortExitCritical+0x50>)
 800de6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800de6c:	4b07      	ldr	r3, [pc, #28]	@ (800de8c <vPortExitCritical+0x50>)
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	2b00      	cmp	r3, #0
 800de72:	d105      	bne.n	800de80 <vPortExitCritical+0x44>
 800de74:	2300      	movs	r3, #0
 800de76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	f383 8811 	msr	BASEPRI, r3
}
 800de7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800de80:	bf00      	nop
 800de82:	370c      	adds	r7, #12
 800de84:	46bd      	mov	sp, r7
 800de86:	bc80      	pop	{r7}
 800de88:	4770      	bx	lr
 800de8a:	bf00      	nop
 800de8c:	200000fc 	.word	0x200000fc

0800de90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800de90:	f3ef 8009 	mrs	r0, PSP
 800de94:	f3bf 8f6f 	isb	sy
 800de98:	4b0d      	ldr	r3, [pc, #52]	@ (800ded0 <pxCurrentTCBConst>)
 800de9a:	681a      	ldr	r2, [r3, #0]
 800de9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800dea0:	6010      	str	r0, [r2, #0]
 800dea2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800dea6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800deaa:	f380 8811 	msr	BASEPRI, r0
 800deae:	f7fe ff45 	bl	800cd3c <vTaskSwitchContext>
 800deb2:	f04f 0000 	mov.w	r0, #0
 800deb6:	f380 8811 	msr	BASEPRI, r0
 800deba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800debe:	6819      	ldr	r1, [r3, #0]
 800dec0:	6808      	ldr	r0, [r1, #0]
 800dec2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800dec6:	f380 8809 	msr	PSP, r0
 800deca:	f3bf 8f6f 	isb	sy
 800dece:	4770      	bx	lr

0800ded0 <pxCurrentTCBConst>:
 800ded0:	200010f4 	.word	0x200010f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ded4:	bf00      	nop
 800ded6:	bf00      	nop

0800ded8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b082      	sub	sp, #8
 800dedc:	af00      	add	r7, sp, #0
	__asm volatile
 800dede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dee2:	f383 8811 	msr	BASEPRI, r3
 800dee6:	f3bf 8f6f 	isb	sy
 800deea:	f3bf 8f4f 	dsb	sy
 800deee:	607b      	str	r3, [r7, #4]
}
 800def0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800def2:	f7fe fe69 	bl	800cbc8 <xTaskIncrementTick>
 800def6:	4603      	mov	r3, r0
 800def8:	2b00      	cmp	r3, #0
 800defa:	d003      	beq.n	800df04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800defc:	4b06      	ldr	r3, [pc, #24]	@ (800df18 <SysTick_Handler+0x40>)
 800defe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df02:	601a      	str	r2, [r3, #0]
 800df04:	2300      	movs	r3, #0
 800df06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800df08:	683b      	ldr	r3, [r7, #0]
 800df0a:	f383 8811 	msr	BASEPRI, r3
}
 800df0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800df10:	bf00      	nop
 800df12:	3708      	adds	r7, #8
 800df14:	46bd      	mov	sp, r7
 800df16:	bd80      	pop	{r7, pc}
 800df18:	e000ed04 	.word	0xe000ed04

0800df1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800df1c:	b480      	push	{r7}
 800df1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800df20:	4b0a      	ldr	r3, [pc, #40]	@ (800df4c <vPortSetupTimerInterrupt+0x30>)
 800df22:	2200      	movs	r2, #0
 800df24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800df26:	4b0a      	ldr	r3, [pc, #40]	@ (800df50 <vPortSetupTimerInterrupt+0x34>)
 800df28:	2200      	movs	r2, #0
 800df2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800df2c:	4b09      	ldr	r3, [pc, #36]	@ (800df54 <vPortSetupTimerInterrupt+0x38>)
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	4a09      	ldr	r2, [pc, #36]	@ (800df58 <vPortSetupTimerInterrupt+0x3c>)
 800df32:	fba2 2303 	umull	r2, r3, r2, r3
 800df36:	099b      	lsrs	r3, r3, #6
 800df38:	4a08      	ldr	r2, [pc, #32]	@ (800df5c <vPortSetupTimerInterrupt+0x40>)
 800df3a:	3b01      	subs	r3, #1
 800df3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800df3e:	4b03      	ldr	r3, [pc, #12]	@ (800df4c <vPortSetupTimerInterrupt+0x30>)
 800df40:	2207      	movs	r2, #7
 800df42:	601a      	str	r2, [r3, #0]
}
 800df44:	bf00      	nop
 800df46:	46bd      	mov	sp, r7
 800df48:	bc80      	pop	{r7}
 800df4a:	4770      	bx	lr
 800df4c:	e000e010 	.word	0xe000e010
 800df50:	e000e018 	.word	0xe000e018
 800df54:	2000001c 	.word	0x2000001c
 800df58:	10624dd3 	.word	0x10624dd3
 800df5c:	e000e014 	.word	0xe000e014

0800df60 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800df60:	b480      	push	{r7}
 800df62:	b085      	sub	sp, #20
 800df64:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800df66:	f3ef 8305 	mrs	r3, IPSR
 800df6a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	2b0f      	cmp	r3, #15
 800df70:	d915      	bls.n	800df9e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800df72:	4a17      	ldr	r2, [pc, #92]	@ (800dfd0 <vPortValidateInterruptPriority+0x70>)
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	4413      	add	r3, r2
 800df78:	781b      	ldrb	r3, [r3, #0]
 800df7a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800df7c:	4b15      	ldr	r3, [pc, #84]	@ (800dfd4 <vPortValidateInterruptPriority+0x74>)
 800df7e:	781b      	ldrb	r3, [r3, #0]
 800df80:	7afa      	ldrb	r2, [r7, #11]
 800df82:	429a      	cmp	r2, r3
 800df84:	d20b      	bcs.n	800df9e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800df86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df8a:	f383 8811 	msr	BASEPRI, r3
 800df8e:	f3bf 8f6f 	isb	sy
 800df92:	f3bf 8f4f 	dsb	sy
 800df96:	607b      	str	r3, [r7, #4]
}
 800df98:	bf00      	nop
 800df9a:	bf00      	nop
 800df9c:	e7fd      	b.n	800df9a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800df9e:	4b0e      	ldr	r3, [pc, #56]	@ (800dfd8 <vPortValidateInterruptPriority+0x78>)
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800dfa6:	4b0d      	ldr	r3, [pc, #52]	@ (800dfdc <vPortValidateInterruptPriority+0x7c>)
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	429a      	cmp	r2, r3
 800dfac:	d90b      	bls.n	800dfc6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800dfae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfb2:	f383 8811 	msr	BASEPRI, r3
 800dfb6:	f3bf 8f6f 	isb	sy
 800dfba:	f3bf 8f4f 	dsb	sy
 800dfbe:	603b      	str	r3, [r7, #0]
}
 800dfc0:	bf00      	nop
 800dfc2:	bf00      	nop
 800dfc4:	e7fd      	b.n	800dfc2 <vPortValidateInterruptPriority+0x62>
	}
 800dfc6:	bf00      	nop
 800dfc8:	3714      	adds	r7, #20
 800dfca:	46bd      	mov	sp, r7
 800dfcc:	bc80      	pop	{r7}
 800dfce:	4770      	bx	lr
 800dfd0:	e000e3f0 	.word	0xe000e3f0
 800dfd4:	2000137c 	.word	0x2000137c
 800dfd8:	e000ed0c 	.word	0xe000ed0c
 800dfdc:	20001380 	.word	0x20001380

0800dfe0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dfe0:	b580      	push	{r7, lr}
 800dfe2:	b08a      	sub	sp, #40	@ 0x28
 800dfe4:	af00      	add	r7, sp, #0
 800dfe6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dfe8:	2300      	movs	r3, #0
 800dfea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dfec:	f7fe fd32 	bl	800ca54 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dff0:	4b5c      	ldr	r3, [pc, #368]	@ (800e164 <pvPortMalloc+0x184>)
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d101      	bne.n	800dffc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dff8:	f000 f924 	bl	800e244 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dffc:	4b5a      	ldr	r3, [pc, #360]	@ (800e168 <pvPortMalloc+0x188>)
 800dffe:	681a      	ldr	r2, [r3, #0]
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	4013      	ands	r3, r2
 800e004:	2b00      	cmp	r3, #0
 800e006:	f040 8095 	bne.w	800e134 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d01e      	beq.n	800e04e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e010:	2208      	movs	r2, #8
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	4413      	add	r3, r2
 800e016:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	f003 0307 	and.w	r3, r3, #7
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d015      	beq.n	800e04e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	f023 0307 	bic.w	r3, r3, #7
 800e028:	3308      	adds	r3, #8
 800e02a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	f003 0307 	and.w	r3, r3, #7
 800e032:	2b00      	cmp	r3, #0
 800e034:	d00b      	beq.n	800e04e <pvPortMalloc+0x6e>
	__asm volatile
 800e036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e03a:	f383 8811 	msr	BASEPRI, r3
 800e03e:	f3bf 8f6f 	isb	sy
 800e042:	f3bf 8f4f 	dsb	sy
 800e046:	617b      	str	r3, [r7, #20]
}
 800e048:	bf00      	nop
 800e04a:	bf00      	nop
 800e04c:	e7fd      	b.n	800e04a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d06f      	beq.n	800e134 <pvPortMalloc+0x154>
 800e054:	4b45      	ldr	r3, [pc, #276]	@ (800e16c <pvPortMalloc+0x18c>)
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	687a      	ldr	r2, [r7, #4]
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d86a      	bhi.n	800e134 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e05e:	4b44      	ldr	r3, [pc, #272]	@ (800e170 <pvPortMalloc+0x190>)
 800e060:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e062:	4b43      	ldr	r3, [pc, #268]	@ (800e170 <pvPortMalloc+0x190>)
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e068:	e004      	b.n	800e074 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e06c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e076:	685b      	ldr	r3, [r3, #4]
 800e078:	687a      	ldr	r2, [r7, #4]
 800e07a:	429a      	cmp	r2, r3
 800e07c:	d903      	bls.n	800e086 <pvPortMalloc+0xa6>
 800e07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d1f1      	bne.n	800e06a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e086:	4b37      	ldr	r3, [pc, #220]	@ (800e164 <pvPortMalloc+0x184>)
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e08c:	429a      	cmp	r2, r3
 800e08e:	d051      	beq.n	800e134 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e090:	6a3b      	ldr	r3, [r7, #32]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	2208      	movs	r2, #8
 800e096:	4413      	add	r3, r2
 800e098:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e09c:	681a      	ldr	r2, [r3, #0]
 800e09e:	6a3b      	ldr	r3, [r7, #32]
 800e0a0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a4:	685a      	ldr	r2, [r3, #4]
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	1ad2      	subs	r2, r2, r3
 800e0aa:	2308      	movs	r3, #8
 800e0ac:	005b      	lsls	r3, r3, #1
 800e0ae:	429a      	cmp	r2, r3
 800e0b0:	d920      	bls.n	800e0f4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e0b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	4413      	add	r3, r2
 800e0b8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e0ba:	69bb      	ldr	r3, [r7, #24]
 800e0bc:	f003 0307 	and.w	r3, r3, #7
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d00b      	beq.n	800e0dc <pvPortMalloc+0xfc>
	__asm volatile
 800e0c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0c8:	f383 8811 	msr	BASEPRI, r3
 800e0cc:	f3bf 8f6f 	isb	sy
 800e0d0:	f3bf 8f4f 	dsb	sy
 800e0d4:	613b      	str	r3, [r7, #16]
}
 800e0d6:	bf00      	nop
 800e0d8:	bf00      	nop
 800e0da:	e7fd      	b.n	800e0d8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e0dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0de:	685a      	ldr	r2, [r3, #4]
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	1ad2      	subs	r2, r2, r3
 800e0e4:	69bb      	ldr	r3, [r7, #24]
 800e0e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ea:	687a      	ldr	r2, [r7, #4]
 800e0ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e0ee:	69b8      	ldr	r0, [r7, #24]
 800e0f0:	f000 f90a 	bl	800e308 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e0f4:	4b1d      	ldr	r3, [pc, #116]	@ (800e16c <pvPortMalloc+0x18c>)
 800e0f6:	681a      	ldr	r2, [r3, #0]
 800e0f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0fa:	685b      	ldr	r3, [r3, #4]
 800e0fc:	1ad3      	subs	r3, r2, r3
 800e0fe:	4a1b      	ldr	r2, [pc, #108]	@ (800e16c <pvPortMalloc+0x18c>)
 800e100:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e102:	4b1a      	ldr	r3, [pc, #104]	@ (800e16c <pvPortMalloc+0x18c>)
 800e104:	681a      	ldr	r2, [r3, #0]
 800e106:	4b1b      	ldr	r3, [pc, #108]	@ (800e174 <pvPortMalloc+0x194>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	429a      	cmp	r2, r3
 800e10c:	d203      	bcs.n	800e116 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e10e:	4b17      	ldr	r3, [pc, #92]	@ (800e16c <pvPortMalloc+0x18c>)
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	4a18      	ldr	r2, [pc, #96]	@ (800e174 <pvPortMalloc+0x194>)
 800e114:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e118:	685a      	ldr	r2, [r3, #4]
 800e11a:	4b13      	ldr	r3, [pc, #76]	@ (800e168 <pvPortMalloc+0x188>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	431a      	orrs	r2, r3
 800e120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e122:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e126:	2200      	movs	r2, #0
 800e128:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e12a:	4b13      	ldr	r3, [pc, #76]	@ (800e178 <pvPortMalloc+0x198>)
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	3301      	adds	r3, #1
 800e130:	4a11      	ldr	r2, [pc, #68]	@ (800e178 <pvPortMalloc+0x198>)
 800e132:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e134:	f7fe fc9c 	bl	800ca70 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e138:	69fb      	ldr	r3, [r7, #28]
 800e13a:	f003 0307 	and.w	r3, r3, #7
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d00b      	beq.n	800e15a <pvPortMalloc+0x17a>
	__asm volatile
 800e142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e146:	f383 8811 	msr	BASEPRI, r3
 800e14a:	f3bf 8f6f 	isb	sy
 800e14e:	f3bf 8f4f 	dsb	sy
 800e152:	60fb      	str	r3, [r7, #12]
}
 800e154:	bf00      	nop
 800e156:	bf00      	nop
 800e158:	e7fd      	b.n	800e156 <pvPortMalloc+0x176>
	return pvReturn;
 800e15a:	69fb      	ldr	r3, [r7, #28]
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	3728      	adds	r7, #40	@ 0x28
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}
 800e164:	2000338c 	.word	0x2000338c
 800e168:	200033a0 	.word	0x200033a0
 800e16c:	20003390 	.word	0x20003390
 800e170:	20003384 	.word	0x20003384
 800e174:	20003394 	.word	0x20003394
 800e178:	20003398 	.word	0x20003398

0800e17c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b086      	sub	sp, #24
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d04f      	beq.n	800e22e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e18e:	2308      	movs	r3, #8
 800e190:	425b      	negs	r3, r3
 800e192:	697a      	ldr	r2, [r7, #20]
 800e194:	4413      	add	r3, r2
 800e196:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e198:	697b      	ldr	r3, [r7, #20]
 800e19a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e19c:	693b      	ldr	r3, [r7, #16]
 800e19e:	685a      	ldr	r2, [r3, #4]
 800e1a0:	4b25      	ldr	r3, [pc, #148]	@ (800e238 <vPortFree+0xbc>)
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	4013      	ands	r3, r2
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d10b      	bne.n	800e1c2 <vPortFree+0x46>
	__asm volatile
 800e1aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1ae:	f383 8811 	msr	BASEPRI, r3
 800e1b2:	f3bf 8f6f 	isb	sy
 800e1b6:	f3bf 8f4f 	dsb	sy
 800e1ba:	60fb      	str	r3, [r7, #12]
}
 800e1bc:	bf00      	nop
 800e1be:	bf00      	nop
 800e1c0:	e7fd      	b.n	800e1be <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e1c2:	693b      	ldr	r3, [r7, #16]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d00b      	beq.n	800e1e2 <vPortFree+0x66>
	__asm volatile
 800e1ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1ce:	f383 8811 	msr	BASEPRI, r3
 800e1d2:	f3bf 8f6f 	isb	sy
 800e1d6:	f3bf 8f4f 	dsb	sy
 800e1da:	60bb      	str	r3, [r7, #8]
}
 800e1dc:	bf00      	nop
 800e1de:	bf00      	nop
 800e1e0:	e7fd      	b.n	800e1de <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e1e2:	693b      	ldr	r3, [r7, #16]
 800e1e4:	685a      	ldr	r2, [r3, #4]
 800e1e6:	4b14      	ldr	r3, [pc, #80]	@ (800e238 <vPortFree+0xbc>)
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	4013      	ands	r3, r2
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d01e      	beq.n	800e22e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e1f0:	693b      	ldr	r3, [r7, #16]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d11a      	bne.n	800e22e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e1f8:	693b      	ldr	r3, [r7, #16]
 800e1fa:	685a      	ldr	r2, [r3, #4]
 800e1fc:	4b0e      	ldr	r3, [pc, #56]	@ (800e238 <vPortFree+0xbc>)
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	43db      	mvns	r3, r3
 800e202:	401a      	ands	r2, r3
 800e204:	693b      	ldr	r3, [r7, #16]
 800e206:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e208:	f7fe fc24 	bl	800ca54 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e20c:	693b      	ldr	r3, [r7, #16]
 800e20e:	685a      	ldr	r2, [r3, #4]
 800e210:	4b0a      	ldr	r3, [pc, #40]	@ (800e23c <vPortFree+0xc0>)
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	4413      	add	r3, r2
 800e216:	4a09      	ldr	r2, [pc, #36]	@ (800e23c <vPortFree+0xc0>)
 800e218:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e21a:	6938      	ldr	r0, [r7, #16]
 800e21c:	f000 f874 	bl	800e308 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e220:	4b07      	ldr	r3, [pc, #28]	@ (800e240 <vPortFree+0xc4>)
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	3301      	adds	r3, #1
 800e226:	4a06      	ldr	r2, [pc, #24]	@ (800e240 <vPortFree+0xc4>)
 800e228:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e22a:	f7fe fc21 	bl	800ca70 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e22e:	bf00      	nop
 800e230:	3718      	adds	r7, #24
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}
 800e236:	bf00      	nop
 800e238:	200033a0 	.word	0x200033a0
 800e23c:	20003390 	.word	0x20003390
 800e240:	2000339c 	.word	0x2000339c

0800e244 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e244:	b480      	push	{r7}
 800e246:	b085      	sub	sp, #20
 800e248:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e24a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e24e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e250:	4b27      	ldr	r3, [pc, #156]	@ (800e2f0 <prvHeapInit+0xac>)
 800e252:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	f003 0307 	and.w	r3, r3, #7
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d00c      	beq.n	800e278 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	3307      	adds	r3, #7
 800e262:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	f023 0307 	bic.w	r3, r3, #7
 800e26a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e26c:	68ba      	ldr	r2, [r7, #8]
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	1ad3      	subs	r3, r2, r3
 800e272:	4a1f      	ldr	r2, [pc, #124]	@ (800e2f0 <prvHeapInit+0xac>)
 800e274:	4413      	add	r3, r2
 800e276:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e27c:	4a1d      	ldr	r2, [pc, #116]	@ (800e2f4 <prvHeapInit+0xb0>)
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e282:	4b1c      	ldr	r3, [pc, #112]	@ (800e2f4 <prvHeapInit+0xb0>)
 800e284:	2200      	movs	r2, #0
 800e286:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	68ba      	ldr	r2, [r7, #8]
 800e28c:	4413      	add	r3, r2
 800e28e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e290:	2208      	movs	r2, #8
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	1a9b      	subs	r3, r3, r2
 800e296:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	f023 0307 	bic.w	r3, r3, #7
 800e29e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	4a15      	ldr	r2, [pc, #84]	@ (800e2f8 <prvHeapInit+0xb4>)
 800e2a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e2a6:	4b14      	ldr	r3, [pc, #80]	@ (800e2f8 <prvHeapInit+0xb4>)
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e2ae:	4b12      	ldr	r3, [pc, #72]	@ (800e2f8 <prvHeapInit+0xb4>)
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	2200      	movs	r2, #0
 800e2b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	68fa      	ldr	r2, [r7, #12]
 800e2be:	1ad2      	subs	r2, r2, r3
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e2c4:	4b0c      	ldr	r3, [pc, #48]	@ (800e2f8 <prvHeapInit+0xb4>)
 800e2c6:	681a      	ldr	r2, [r3, #0]
 800e2c8:	683b      	ldr	r3, [r7, #0]
 800e2ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	685b      	ldr	r3, [r3, #4]
 800e2d0:	4a0a      	ldr	r2, [pc, #40]	@ (800e2fc <prvHeapInit+0xb8>)
 800e2d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e2d4:	683b      	ldr	r3, [r7, #0]
 800e2d6:	685b      	ldr	r3, [r3, #4]
 800e2d8:	4a09      	ldr	r2, [pc, #36]	@ (800e300 <prvHeapInit+0xbc>)
 800e2da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e2dc:	4b09      	ldr	r3, [pc, #36]	@ (800e304 <prvHeapInit+0xc0>)
 800e2de:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e2e2:	601a      	str	r2, [r3, #0]
}
 800e2e4:	bf00      	nop
 800e2e6:	3714      	adds	r7, #20
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bc80      	pop	{r7}
 800e2ec:	4770      	bx	lr
 800e2ee:	bf00      	nop
 800e2f0:	20001384 	.word	0x20001384
 800e2f4:	20003384 	.word	0x20003384
 800e2f8:	2000338c 	.word	0x2000338c
 800e2fc:	20003394 	.word	0x20003394
 800e300:	20003390 	.word	0x20003390
 800e304:	200033a0 	.word	0x200033a0

0800e308 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e308:	b480      	push	{r7}
 800e30a:	b085      	sub	sp, #20
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e310:	4b27      	ldr	r3, [pc, #156]	@ (800e3b0 <prvInsertBlockIntoFreeList+0xa8>)
 800e312:	60fb      	str	r3, [r7, #12]
 800e314:	e002      	b.n	800e31c <prvInsertBlockIntoFreeList+0x14>
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	60fb      	str	r3, [r7, #12]
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	687a      	ldr	r2, [r7, #4]
 800e322:	429a      	cmp	r2, r3
 800e324:	d8f7      	bhi.n	800e316 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	685b      	ldr	r3, [r3, #4]
 800e32e:	68ba      	ldr	r2, [r7, #8]
 800e330:	4413      	add	r3, r2
 800e332:	687a      	ldr	r2, [r7, #4]
 800e334:	429a      	cmp	r2, r3
 800e336:	d108      	bne.n	800e34a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	685a      	ldr	r2, [r3, #4]
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	441a      	add	r2, r3
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	685b      	ldr	r3, [r3, #4]
 800e352:	68ba      	ldr	r2, [r7, #8]
 800e354:	441a      	add	r2, r3
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d118      	bne.n	800e390 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	681a      	ldr	r2, [r3, #0]
 800e362:	4b14      	ldr	r3, [pc, #80]	@ (800e3b4 <prvInsertBlockIntoFreeList+0xac>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	429a      	cmp	r2, r3
 800e368:	d00d      	beq.n	800e386 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	685a      	ldr	r2, [r3, #4]
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	685b      	ldr	r3, [r3, #4]
 800e374:	441a      	add	r2, r3
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	681a      	ldr	r2, [r3, #0]
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	601a      	str	r2, [r3, #0]
 800e384:	e008      	b.n	800e398 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e386:	4b0b      	ldr	r3, [pc, #44]	@ (800e3b4 <prvInsertBlockIntoFreeList+0xac>)
 800e388:	681a      	ldr	r2, [r3, #0]
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	601a      	str	r2, [r3, #0]
 800e38e:	e003      	b.n	800e398 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	681a      	ldr	r2, [r3, #0]
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e398:	68fa      	ldr	r2, [r7, #12]
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	429a      	cmp	r2, r3
 800e39e:	d002      	beq.n	800e3a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	687a      	ldr	r2, [r7, #4]
 800e3a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e3a6:	bf00      	nop
 800e3a8:	3714      	adds	r7, #20
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bc80      	pop	{r7}
 800e3ae:	4770      	bx	lr
 800e3b0:	20003384 	.word	0x20003384
 800e3b4:	2000338c 	.word	0x2000338c

0800e3b8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e3b8:	b580      	push	{r7, lr}
 800e3ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e3bc:	2200      	movs	r2, #0
 800e3be:	4912      	ldr	r1, [pc, #72]	@ (800e408 <MX_USB_DEVICE_Init+0x50>)
 800e3c0:	4812      	ldr	r0, [pc, #72]	@ (800e40c <MX_USB_DEVICE_Init+0x54>)
 800e3c2:	f7fc fa39 	bl	800a838 <USBD_Init>
 800e3c6:	4603      	mov	r3, r0
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d001      	beq.n	800e3d0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e3cc:	f7f4 fc54 	bl	8002c78 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 800e3d0:	490f      	ldr	r1, [pc, #60]	@ (800e410 <MX_USB_DEVICE_Init+0x58>)
 800e3d2:	480e      	ldr	r0, [pc, #56]	@ (800e40c <MX_USB_DEVICE_Init+0x54>)
 800e3d4:	f7fc fa5b 	bl	800a88e <USBD_RegisterClass>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d001      	beq.n	800e3e2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e3de:	f7f4 fc4b 	bl	8002c78 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800e3e2:	490c      	ldr	r1, [pc, #48]	@ (800e414 <MX_USB_DEVICE_Init+0x5c>)
 800e3e4:	4809      	ldr	r0, [pc, #36]	@ (800e40c <MX_USB_DEVICE_Init+0x54>)
 800e3e6:	f7fc fa11 	bl	800a80c <USBD_CUSTOM_HID_RegisterInterface>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d001      	beq.n	800e3f4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e3f0:	f7f4 fc42 	bl	8002c78 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e3f4:	4805      	ldr	r0, [pc, #20]	@ (800e40c <MX_USB_DEVICE_Init+0x54>)
 800e3f6:	f7fc fa63 	bl	800a8c0 <USBD_Start>
 800e3fa:	4603      	mov	r3, r0
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d001      	beq.n	800e404 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e400:	f7f4 fc3a 	bl	8002c78 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e404:	bf00      	nop
 800e406:	bd80      	pop	{r7, pc}
 800e408:	20000510 	.word	0x20000510
 800e40c:	200033a4 	.word	0x200033a4
 800e410:	20000028 	.word	0x20000028
 800e414:	200004f8 	.word	0x200004f8

0800e418 <CUSTOM_HID_Init_FS>:

/**
 * @brief  Initializes the CUSTOM HID media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CUSTOM_HID_Init_FS(void) {
 800e418:	b480      	push	{r7}
 800e41a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 800e41c:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 800e41e:	4618      	mov	r0, r3
 800e420:	46bd      	mov	sp, r7
 800e422:	bc80      	pop	{r7}
 800e424:	4770      	bx	lr

0800e426 <CUSTOM_HID_DeInit_FS>:

/**
 * @brief  DeInitializes the CUSTOM HID media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CUSTOM_HID_DeInit_FS(void) {
 800e426:	b480      	push	{r7}
 800e428:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 5 */
	return (USBD_OK);
 800e42a:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 800e42c:	4618      	mov	r0, r3
 800e42e:	46bd      	mov	sp, r7
 800e430:	bc80      	pop	{r7}
 800e432:	4770      	bx	lr

0800e434 <CUSTOM_HID_OutEvent_FS>:
 * @brief  Manage the CUSTOM HID class events
 * @param  event_idx: Event index
 * @param  state: Event state
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state) {
 800e434:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e436:	b085      	sub	sp, #20
 800e438:	af00      	add	r7, sp, #0
 800e43a:	4603      	mov	r3, r0
 800e43c:	460a      	mov	r2, r1
 800e43e:	71fb      	strb	r3, [r7, #7]
 800e440:	4613      	mov	r3, r2
 800e442:	71bb      	strb	r3, [r7, #6]
	/* USER CODE BEGIN 6 */
	// USB_Out_Flag0
	// 
	if (USB_Out_Flag == 0) {
 800e444:	4b13      	ldr	r3, [pc, #76]	@ (800e494 <CUSTOM_HID_OutEvent_FS+0x60>)
 800e446:	781b      	ldrb	r3, [r3, #0]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d11d      	bne.n	800e488 <CUSTOM_HID_OutEvent_FS+0x54>
		USBD_CUSTOM_HID_HandleTypeDef *hhid =
 800e44c:	4b12      	ldr	r3, [pc, #72]	@ (800e498 <CUSTOM_HID_OutEvent_FS+0x64>)
 800e44e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e452:	60fb      	str	r3, [r7, #12]
						(USBD_CUSTOM_HID_HandleTypeDef*) hUsbDeviceFS.pClassData;
		memcpy(USB_Out_Buffer, hhid->Report_buf, USB_OUT_BUFFER_SIZE);
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	4a11      	ldr	r2, [pc, #68]	@ (800e49c <CUSTOM_HID_OutEvent_FS+0x68>)
 800e458:	461c      	mov	r4, r3
 800e45a:	4616      	mov	r6, r2
 800e45c:	f104 0c40 	add.w	ip, r4, #64	@ 0x40
 800e460:	4635      	mov	r5, r6
 800e462:	4623      	mov	r3, r4
 800e464:	6818      	ldr	r0, [r3, #0]
 800e466:	6859      	ldr	r1, [r3, #4]
 800e468:	689a      	ldr	r2, [r3, #8]
 800e46a:	68db      	ldr	r3, [r3, #12]
 800e46c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e46e:	3410      	adds	r4, #16
 800e470:	3610      	adds	r6, #16
 800e472:	4564      	cmp	r4, ip
 800e474:	d1f4      	bne.n	800e460 <CUSTOM_HID_OutEvent_FS+0x2c>
		memset(hhid->Report_buf, 0, sizeof(hhid->Report_buf));
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	2240      	movs	r2, #64	@ 0x40
 800e47a:	2100      	movs	r1, #0
 800e47c:	4618      	mov	r0, r3
 800e47e:	f004 f8cc 	bl	801261a <memset>
		USB_Out_Flag = 1;
 800e482:	4b04      	ldr	r3, [pc, #16]	@ (800e494 <CUSTOM_HID_OutEvent_FS+0x60>)
 800e484:	2201      	movs	r2, #1
 800e486:	701a      	strb	r2, [r3, #0]
	}
	return (USBD_OK);
 800e488:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 800e48a:	4618      	mov	r0, r3
 800e48c:	3714      	adds	r7, #20
 800e48e:	46bd      	mov	sp, r7
 800e490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e492:	bf00      	nop
 800e494:	20003668 	.word	0x20003668
 800e498:	200033a4 	.word	0x200033a4
 800e49c:	2000366c 	.word	0x2000366c

0800e4a0 <CustomHID_SetFeature>:

/* USER CODE BEGIN 7 */

uint8_t vmc_last_resp = resp_unknown;

static int8_t CustomHID_SetFeature(uint8_t event_idx, uint8_t *buffer) {
 800e4a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e4a2:	b095      	sub	sp, #84	@ 0x54
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	6039      	str	r1, [r7, #0]
 800e4aa:	71fb      	strb	r3, [r7, #7]
	uint8_t Feature_Buffer[USB_OUT_BUFFER_SIZE];
	USBD_CUSTOM_HID_HandleTypeDef *hhid =
 800e4ac:	4b52      	ldr	r3, [pc, #328]	@ (800e5f8 <CustomHID_SetFeature+0x158>)
 800e4ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
					(USBD_CUSTOM_HID_HandleTypeDef*) hUsbDeviceFS.pClassData;
	memcpy(Feature_Buffer, hhid->Report_buf, USB_OUT_BUFFER_SIZE);
 800e4b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e4b6:	461c      	mov	r4, r3
 800e4b8:	f107 060c 	add.w	r6, r7, #12
 800e4bc:	f104 0c40 	add.w	ip, r4, #64	@ 0x40
 800e4c0:	4635      	mov	r5, r6
 800e4c2:	4623      	mov	r3, r4
 800e4c4:	6818      	ldr	r0, [r3, #0]
 800e4c6:	6859      	ldr	r1, [r3, #4]
 800e4c8:	689a      	ldr	r2, [r3, #8]
 800e4ca:	68db      	ldr	r3, [r3, #12]
 800e4cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e4ce:	3410      	adds	r4, #16
 800e4d0:	3610      	adds	r6, #16
 800e4d2:	4564      	cmp	r4, ip
 800e4d4:	d1f4      	bne.n	800e4c0 <CustomHID_SetFeature+0x20>

	switch (event_idx) {
 800e4d6:	79fb      	ldrb	r3, [r7, #7]
 800e4d8:	2b44      	cmp	r3, #68	@ 0x44
 800e4da:	d002      	beq.n	800e4e2 <CustomHID_SetFeature+0x42>
 800e4dc:	2b65      	cmp	r3, #101	@ 0x65
 800e4de:	d038      	beq.n	800e552 <CustomHID_SetFeature+0xb2>
			break;
		}

		break;
	default: /* Report does not exist */
		break;
 800e4e0:	e084      	b.n	800e5ec <CustomHID_SetFeature+0x14c>
		if (Feature_Buffer[1] == 0x01) {
 800e4e2:	7b7b      	ldrb	r3, [r7, #13]
 800e4e4:	2b01      	cmp	r3, #1
 800e4e6:	d103      	bne.n	800e4f0 <CustomHID_SetFeature+0x50>
			Create_New_Effect_PB(CONSTANT_FORCE);
 800e4e8:	2001      	movs	r0, #1
 800e4ea:	f000 feed 	bl	800f2c8 <Create_New_Effect_PB>
		break;
 800e4ee:	e07a      	b.n	800e5e6 <CustomHID_SetFeature+0x146>
		} else if (Feature_Buffer[1] == 0x02) {
 800e4f0:	7b7b      	ldrb	r3, [r7, #13]
 800e4f2:	2b02      	cmp	r3, #2
 800e4f4:	d103      	bne.n	800e4fe <CustomHID_SetFeature+0x5e>
			Create_New_Effect_PB(SINE);
 800e4f6:	2002      	movs	r0, #2
 800e4f8:	f000 fee6 	bl	800f2c8 <Create_New_Effect_PB>
		break;
 800e4fc:	e073      	b.n	800e5e6 <CustomHID_SetFeature+0x146>
		} else if (Feature_Buffer[1] == 0x03) {
 800e4fe:	7b7b      	ldrb	r3, [r7, #13]
 800e500:	2b03      	cmp	r3, #3
 800e502:	d103      	bne.n	800e50c <CustomHID_SetFeature+0x6c>
			Create_New_Effect_PB(SPRING);
 800e504:	2003      	movs	r0, #3
 800e506:	f000 fedf 	bl	800f2c8 <Create_New_Effect_PB>
		break;
 800e50a:	e06c      	b.n	800e5e6 <CustomHID_SetFeature+0x146>
		} else if (Feature_Buffer[1] == 0x04) {
 800e50c:	7b7b      	ldrb	r3, [r7, #13]
 800e50e:	2b04      	cmp	r3, #4
 800e510:	d103      	bne.n	800e51a <CustomHID_SetFeature+0x7a>
			Create_New_Effect_PB(DAMPER);
 800e512:	2004      	movs	r0, #4
 800e514:	f000 fed8 	bl	800f2c8 <Create_New_Effect_PB>
		break;
 800e518:	e065      	b.n	800e5e6 <CustomHID_SetFeature+0x146>
		} else if (Feature_Buffer[1] == 0x05) {
 800e51a:	7b7b      	ldrb	r3, [r7, #13]
 800e51c:	2b05      	cmp	r3, #5
 800e51e:	d103      	bne.n	800e528 <CustomHID_SetFeature+0x88>
			Create_New_Effect_PB(FRICTION);
 800e520:	2005      	movs	r0, #5
 800e522:	f000 fed1 	bl	800f2c8 <Create_New_Effect_PB>
		break;
 800e526:	e05e      	b.n	800e5e6 <CustomHID_SetFeature+0x146>
		} else if (Feature_Buffer[1] == 0x06) {
 800e528:	7b7b      	ldrb	r3, [r7, #13]
 800e52a:	2b06      	cmp	r3, #6
 800e52c:	d103      	bne.n	800e536 <CustomHID_SetFeature+0x96>
			Create_New_Effect_PB(INERTIA);
 800e52e:	2006      	movs	r0, #6
 800e530:	f000 feca 	bl	800f2c8 <Create_New_Effect_PB>
		break;
 800e534:	e057      	b.n	800e5e6 <CustomHID_SetFeature+0x146>
		} else if (Feature_Buffer[1] == 0x07) {
 800e536:	7b7b      	ldrb	r3, [r7, #13]
 800e538:	2b07      	cmp	r3, #7
 800e53a:	d103      	bne.n	800e544 <CustomHID_SetFeature+0xa4>
			Create_New_Effect_PB(SQUARE);
 800e53c:	2007      	movs	r0, #7
 800e53e:	f000 fec3 	bl	800f2c8 <Create_New_Effect_PB>
		break;
 800e542:	e050      	b.n	800e5e6 <CustomHID_SetFeature+0x146>
		} else if (Feature_Buffer[1] == 0x08) {
 800e544:	7b7b      	ldrb	r3, [r7, #13]
 800e546:	2b08      	cmp	r3, #8
 800e548:	d14d      	bne.n	800e5e6 <CustomHID_SetFeature+0x146>
			Create_New_Effect_PB(TRIANGLE);
 800e54a:	2008      	movs	r0, #8
 800e54c:	f000 febc 	bl	800f2c8 <Create_New_Effect_PB>
		break;
 800e550:	e049      	b.n	800e5e6 <CustomHID_SetFeature+0x146>
		switch (Feature_Buffer[1]) {
 800e552:	7b7b      	ldrb	r3, [r7, #13]
 800e554:	3b01      	subs	r3, #1
 800e556:	2b05      	cmp	r3, #5
 800e558:	d847      	bhi.n	800e5ea <CustomHID_SetFeature+0x14a>
 800e55a:	a201      	add	r2, pc, #4	@ (adr r2, 800e560 <CustomHID_SetFeature+0xc0>)
 800e55c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e560:	0800e579 	.word	0x0800e579
 800e564:	0800e58b 	.word	0x0800e58b
 800e568:	0800e59d 	.word	0x0800e59d
 800e56c:	0800e5af 	.word	0x0800e5af
 800e570:	0800e5c1 	.word	0x0800e5c1
 800e574:	0800e5d3 	.word	0x0800e5d3
			Pedal_Limiter.accelerator_pedal_maximum = adc_values[0];
 800e578:	4b20      	ldr	r3, [pc, #128]	@ (800e5fc <CustomHID_SetFeature+0x15c>)
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	b29a      	uxth	r2, r3
 800e57e:	4b20      	ldr	r3, [pc, #128]	@ (800e600 <CustomHID_SetFeature+0x160>)
 800e580:	801a      	strh	r2, [r3, #0]
			vmc_last_resp = resp_accelerator_pedal_maximum;
 800e582:	4b20      	ldr	r3, [pc, #128]	@ (800e604 <CustomHID_SetFeature+0x164>)
 800e584:	2201      	movs	r2, #1
 800e586:	701a      	strb	r2, [r3, #0]
			break;
 800e588:	e02c      	b.n	800e5e4 <CustomHID_SetFeature+0x144>
			Pedal_Limiter.accelerator_pedal_minimum = adc_values[0];
 800e58a:	4b1c      	ldr	r3, [pc, #112]	@ (800e5fc <CustomHID_SetFeature+0x15c>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	b29a      	uxth	r2, r3
 800e590:	4b1b      	ldr	r3, [pc, #108]	@ (800e600 <CustomHID_SetFeature+0x160>)
 800e592:	805a      	strh	r2, [r3, #2]
			vmc_last_resp = resp_accelerator_pedal_minimum;
 800e594:	4b1b      	ldr	r3, [pc, #108]	@ (800e604 <CustomHID_SetFeature+0x164>)
 800e596:	2202      	movs	r2, #2
 800e598:	701a      	strb	r2, [r3, #0]
			break;
 800e59a:	e023      	b.n	800e5e4 <CustomHID_SetFeature+0x144>
			Pedal_Limiter.brake_pedal_set_maximum = adc_values[1];
 800e59c:	4b17      	ldr	r3, [pc, #92]	@ (800e5fc <CustomHID_SetFeature+0x15c>)
 800e59e:	685b      	ldr	r3, [r3, #4]
 800e5a0:	b29a      	uxth	r2, r3
 800e5a2:	4b17      	ldr	r3, [pc, #92]	@ (800e600 <CustomHID_SetFeature+0x160>)
 800e5a4:	809a      	strh	r2, [r3, #4]
			vmc_last_resp = resp_brake_pedal_maximum;
 800e5a6:	4b17      	ldr	r3, [pc, #92]	@ (800e604 <CustomHID_SetFeature+0x164>)
 800e5a8:	2203      	movs	r2, #3
 800e5aa:	701a      	strb	r2, [r3, #0]
			break;
 800e5ac:	e01a      	b.n	800e5e4 <CustomHID_SetFeature+0x144>
			Pedal_Limiter.brake_pedal_set_minimum = adc_values[1];
 800e5ae:	4b13      	ldr	r3, [pc, #76]	@ (800e5fc <CustomHID_SetFeature+0x15c>)
 800e5b0:	685b      	ldr	r3, [r3, #4]
 800e5b2:	b29a      	uxth	r2, r3
 800e5b4:	4b12      	ldr	r3, [pc, #72]	@ (800e600 <CustomHID_SetFeature+0x160>)
 800e5b6:	80da      	strh	r2, [r3, #6]
			vmc_last_resp = resp_brake_pedal_minimum;
 800e5b8:	4b12      	ldr	r3, [pc, #72]	@ (800e604 <CustomHID_SetFeature+0x164>)
 800e5ba:	2204      	movs	r2, #4
 800e5bc:	701a      	strb	r2, [r3, #0]
			break;
 800e5be:	e011      	b.n	800e5e4 <CustomHID_SetFeature+0x144>
			Pedal_Limiter.clutch_pedal_set_maximum = adc_values[2];
 800e5c0:	4b0e      	ldr	r3, [pc, #56]	@ (800e5fc <CustomHID_SetFeature+0x15c>)
 800e5c2:	689b      	ldr	r3, [r3, #8]
 800e5c4:	b29a      	uxth	r2, r3
 800e5c6:	4b0e      	ldr	r3, [pc, #56]	@ (800e600 <CustomHID_SetFeature+0x160>)
 800e5c8:	811a      	strh	r2, [r3, #8]
			vmc_last_resp = resp_clutch_pedal_maximum;
 800e5ca:	4b0e      	ldr	r3, [pc, #56]	@ (800e604 <CustomHID_SetFeature+0x164>)
 800e5cc:	2205      	movs	r2, #5
 800e5ce:	701a      	strb	r2, [r3, #0]
			break;
 800e5d0:	e008      	b.n	800e5e4 <CustomHID_SetFeature+0x144>
			Pedal_Limiter.clutch_pedal_set_minimum = adc_values[2];
 800e5d2:	4b0a      	ldr	r3, [pc, #40]	@ (800e5fc <CustomHID_SetFeature+0x15c>)
 800e5d4:	689b      	ldr	r3, [r3, #8]
 800e5d6:	b29a      	uxth	r2, r3
 800e5d8:	4b09      	ldr	r3, [pc, #36]	@ (800e600 <CustomHID_SetFeature+0x160>)
 800e5da:	815a      	strh	r2, [r3, #10]
			vmc_last_resp = resp_clutch_pedal_minimum;
 800e5dc:	4b09      	ldr	r3, [pc, #36]	@ (800e604 <CustomHID_SetFeature+0x164>)
 800e5de:	2206      	movs	r2, #6
 800e5e0:	701a      	strb	r2, [r3, #0]
			break;
 800e5e2:	bf00      	nop
		break;
 800e5e4:	e001      	b.n	800e5ea <CustomHID_SetFeature+0x14a>
		break;
 800e5e6:	bf00      	nop
 800e5e8:	e000      	b.n	800e5ec <CustomHID_SetFeature+0x14c>
		break;
 800e5ea:	bf00      	nop
	}

	return (USBD_OK);
 800e5ec:	2300      	movs	r3, #0
}
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	3754      	adds	r7, #84	@ 0x54
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5f6:	bf00      	nop
 800e5f8:	200033a4 	.word	0x200033a4
 800e5fc:	20001038 	.word	0x20001038
 800e600:	20000010 	.word	0x20000010
 800e604:	200036ac 	.word	0x200036ac

0800e608 <CustomHID_GetFeature>:

static int8_t CustomHID_GetFeature(uint8_t event_idx, uint8_t *buffer,
				uint16_t *length) {
 800e608:	b580      	push	{r7, lr}
 800e60a:	b088      	sub	sp, #32
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	4603      	mov	r3, r0
 800e610:	60b9      	str	r1, [r7, #8]
 800e612:	607a      	str	r2, [r7, #4]
 800e614:	73fb      	strb	r3, [r7, #15]

	uint8_t *data;
	uint16_t len;
	//dataReportID
	data = &buffer[1];
 800e616:	68bb      	ldr	r3, [r7, #8]
 800e618:	3301      	adds	r3, #1
 800e61a:	61bb      	str	r3, [r7, #24]
	uint16_t ram_size;
	switch (event_idx) {
 800e61c:	7bfb      	ldrb	r3, [r7, #15]
 800e61e:	2b65      	cmp	r3, #101	@ 0x65
 800e620:	d036      	beq.n	800e690 <CustomHID_GetFeature+0x88>
 800e622:	2b65      	cmp	r3, #101	@ 0x65
 800e624:	f300 80ed 	bgt.w	800e802 <CustomHID_GetFeature+0x1fa>
 800e628:	2b33      	cmp	r3, #51	@ 0x33
 800e62a:	f000 80c8 	beq.w	800e7be <CustomHID_GetFeature+0x1b6>
 800e62e:	2b43      	cmp	r3, #67	@ 0x43
 800e630:	f040 80e7 	bne.w	800e802 <CustomHID_GetFeature+0x1fa>
	case PARAMETER_BLOCK_POOLS_REPORT_ID:
		ram_size = Get_Available_RAM_Size();
 800e634:	f000 fe3a 	bl	800f2ac <Get_Available_RAM_Size>
 800e638:	4603      	mov	r3, r0
 800e63a:	82fb      	strh	r3, [r7, #22]
		data[0] = ram_size & 0xFF;		//
 800e63c:	8afb      	ldrh	r3, [r7, #22]
 800e63e:	b2da      	uxtb	r2, r3
 800e640:	69bb      	ldr	r3, [r7, #24]
 800e642:	701a      	strb	r2, [r3, #0]
		data[1] = ram_size >> 8;			//
 800e644:	8afb      	ldrh	r3, [r7, #22]
 800e646:	0a1b      	lsrs	r3, r3, #8
 800e648:	b29a      	uxth	r2, r3
 800e64a:	69bb      	ldr	r3, [r7, #24]
 800e64c:	3301      	adds	r3, #1
 800e64e:	b2d2      	uxtb	r2, r2
 800e650:	701a      	strb	r2, [r3, #0]
		data[2] = sizeof(Effect_PB);
 800e652:	69bb      	ldr	r3, [r7, #24]
 800e654:	3302      	adds	r3, #2
 800e656:	220c      	movs	r2, #12
 800e658:	701a      	strb	r2, [r3, #0]
		data[3] = sizeof(Envelope_PB);
 800e65a:	69bb      	ldr	r3, [r7, #24]
 800e65c:	3303      	adds	r3, #3
 800e65e:	2204      	movs	r2, #4
 800e660:	701a      	strb	r2, [r3, #0]
		data[4] = sizeof(Condition_PB);
 800e662:	69bb      	ldr	r3, [r7, #24]
 800e664:	3304      	adds	r3, #4
 800e666:	220c      	movs	r2, #12
 800e668:	701a      	strb	r2, [r3, #0]
		data[5] = sizeof(Constant_Force_PB);
 800e66a:	69bb      	ldr	r3, [r7, #24]
 800e66c:	3305      	adds	r3, #5
 800e66e:	2202      	movs	r2, #2
 800e670:	701a      	strb	r2, [r3, #0]
		data[6] = sizeof(Periodic_PB);
 800e672:	69bb      	ldr	r3, [r7, #24]
 800e674:	3306      	adds	r3, #6
 800e676:	2208      	movs	r2, #8
 800e678:	701a      	strb	r2, [r3, #0]
		data[7] = sizeof(Ramp_Force_PB);
 800e67a:	69bb      	ldr	r3, [r7, #24]
 800e67c:	3307      	adds	r3, #7
 800e67e:	2204      	movs	r2, #4
 800e680:	701a      	strb	r2, [r3, #0]
		data[8] = PID_DEVICE_MANAGE_MODE << 7;
 800e682:	69bb      	ldr	r3, [r7, #24]
 800e684:	3308      	adds	r3, #8
 800e686:	2280      	movs	r2, #128	@ 0x80
 800e688:	701a      	strb	r2, [r3, #0]
		len = 9;
 800e68a:	2309      	movs	r3, #9
 800e68c:	83fb      	strh	r3, [r7, #30]
		break;
 800e68e:	e0ba      	b.n	800e806 <CustomHID_GetFeature+0x1fe>
	case VMC_RESPONDING_REPORT_ID:
		switch (vmc_last_resp) {
 800e690:	4b63      	ldr	r3, [pc, #396]	@ (800e820 <CustomHID_GetFeature+0x218>)
 800e692:	781b      	ldrb	r3, [r3, #0]
 800e694:	3b01      	subs	r3, #1
 800e696:	2b05      	cmp	r3, #5
 800e698:	f200 808e 	bhi.w	800e7b8 <CustomHID_GetFeature+0x1b0>
 800e69c:	a201      	add	r2, pc, #4	@ (adr r2, 800e6a4 <CustomHID_GetFeature+0x9c>)
 800e69e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6a2:	bf00      	nop
 800e6a4:	0800e6bd 	.word	0x0800e6bd
 800e6a8:	0800e6e7 	.word	0x0800e6e7
 800e6ac:	0800e711 	.word	0x0800e711
 800e6b0:	0800e73b 	.word	0x0800e73b
 800e6b4:	0800e765 	.word	0x0800e765
 800e6b8:	0800e78f 	.word	0x0800e78f
		case resp_accelerator_pedal_maximum:
			data[0] = resp_accelerator_pedal_maximum;
 800e6bc:	69bb      	ldr	r3, [r7, #24]
 800e6be:	2201      	movs	r2, #1
 800e6c0:	701a      	strb	r2, [r3, #0]
			data[1] = Pedal_Limiter.accelerator_pedal_maximum & 0xFF;
 800e6c2:	4b58      	ldr	r3, [pc, #352]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e6c4:	881a      	ldrh	r2, [r3, #0]
 800e6c6:	69bb      	ldr	r3, [r7, #24]
 800e6c8:	3301      	adds	r3, #1
 800e6ca:	b2d2      	uxtb	r2, r2
 800e6cc:	701a      	strb	r2, [r3, #0]
			data[2] = Pedal_Limiter.accelerator_pedal_maximum >> 8;
 800e6ce:	4b55      	ldr	r3, [pc, #340]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e6d0:	881b      	ldrh	r3, [r3, #0]
 800e6d2:	0a1b      	lsrs	r3, r3, #8
 800e6d4:	b29a      	uxth	r2, r3
 800e6d6:	69bb      	ldr	r3, [r7, #24]
 800e6d8:	3302      	adds	r3, #2
 800e6da:	b2d2      	uxtb	r2, r2
 800e6dc:	701a      	strb	r2, [r3, #0]

			vmc_last_resp = resp_unknown;
 800e6de:	4b50      	ldr	r3, [pc, #320]	@ (800e820 <CustomHID_GetFeature+0x218>)
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	701a      	strb	r2, [r3, #0]
			break;
 800e6e4:	e068      	b.n	800e7b8 <CustomHID_GetFeature+0x1b0>
		case resp_accelerator_pedal_minimum:
			data[0] = resp_accelerator_pedal_minimum;
 800e6e6:	69bb      	ldr	r3, [r7, #24]
 800e6e8:	2202      	movs	r2, #2
 800e6ea:	701a      	strb	r2, [r3, #0]
			data[1] = Pedal_Limiter.accelerator_pedal_minimum & 0xFF;
 800e6ec:	4b4d      	ldr	r3, [pc, #308]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e6ee:	885a      	ldrh	r2, [r3, #2]
 800e6f0:	69bb      	ldr	r3, [r7, #24]
 800e6f2:	3301      	adds	r3, #1
 800e6f4:	b2d2      	uxtb	r2, r2
 800e6f6:	701a      	strb	r2, [r3, #0]
			data[2] = Pedal_Limiter.accelerator_pedal_minimum >> 8;
 800e6f8:	4b4a      	ldr	r3, [pc, #296]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e6fa:	885b      	ldrh	r3, [r3, #2]
 800e6fc:	0a1b      	lsrs	r3, r3, #8
 800e6fe:	b29a      	uxth	r2, r3
 800e700:	69bb      	ldr	r3, [r7, #24]
 800e702:	3302      	adds	r3, #2
 800e704:	b2d2      	uxtb	r2, r2
 800e706:	701a      	strb	r2, [r3, #0]
			vmc_last_resp = resp_unknown;
 800e708:	4b45      	ldr	r3, [pc, #276]	@ (800e820 <CustomHID_GetFeature+0x218>)
 800e70a:	2200      	movs	r2, #0
 800e70c:	701a      	strb	r2, [r3, #0]
			break;
 800e70e:	e053      	b.n	800e7b8 <CustomHID_GetFeature+0x1b0>
		case resp_brake_pedal_maximum:
			data[0] = resp_brake_pedal_maximum;
 800e710:	69bb      	ldr	r3, [r7, #24]
 800e712:	2203      	movs	r2, #3
 800e714:	701a      	strb	r2, [r3, #0]
			data[1] = Pedal_Limiter.brake_pedal_set_maximum & 0xFF;
 800e716:	4b43      	ldr	r3, [pc, #268]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e718:	889a      	ldrh	r2, [r3, #4]
 800e71a:	69bb      	ldr	r3, [r7, #24]
 800e71c:	3301      	adds	r3, #1
 800e71e:	b2d2      	uxtb	r2, r2
 800e720:	701a      	strb	r2, [r3, #0]
			data[2] = Pedal_Limiter.brake_pedal_set_maximum >> 8;
 800e722:	4b40      	ldr	r3, [pc, #256]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e724:	889b      	ldrh	r3, [r3, #4]
 800e726:	0a1b      	lsrs	r3, r3, #8
 800e728:	b29a      	uxth	r2, r3
 800e72a:	69bb      	ldr	r3, [r7, #24]
 800e72c:	3302      	adds	r3, #2
 800e72e:	b2d2      	uxtb	r2, r2
 800e730:	701a      	strb	r2, [r3, #0]
			vmc_last_resp = resp_unknown;
 800e732:	4b3b      	ldr	r3, [pc, #236]	@ (800e820 <CustomHID_GetFeature+0x218>)
 800e734:	2200      	movs	r2, #0
 800e736:	701a      	strb	r2, [r3, #0]
			break;
 800e738:	e03e      	b.n	800e7b8 <CustomHID_GetFeature+0x1b0>
		case resp_brake_pedal_minimum:
			data[0] = resp_brake_pedal_minimum;
 800e73a:	69bb      	ldr	r3, [r7, #24]
 800e73c:	2204      	movs	r2, #4
 800e73e:	701a      	strb	r2, [r3, #0]
			data[1] = Pedal_Limiter.brake_pedal_set_minimum & 0xFF;
 800e740:	4b38      	ldr	r3, [pc, #224]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e742:	88da      	ldrh	r2, [r3, #6]
 800e744:	69bb      	ldr	r3, [r7, #24]
 800e746:	3301      	adds	r3, #1
 800e748:	b2d2      	uxtb	r2, r2
 800e74a:	701a      	strb	r2, [r3, #0]
			data[2] = Pedal_Limiter.brake_pedal_set_minimum >> 8;
 800e74c:	4b35      	ldr	r3, [pc, #212]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e74e:	88db      	ldrh	r3, [r3, #6]
 800e750:	0a1b      	lsrs	r3, r3, #8
 800e752:	b29a      	uxth	r2, r3
 800e754:	69bb      	ldr	r3, [r7, #24]
 800e756:	3302      	adds	r3, #2
 800e758:	b2d2      	uxtb	r2, r2
 800e75a:	701a      	strb	r2, [r3, #0]
			vmc_last_resp = resp_unknown;
 800e75c:	4b30      	ldr	r3, [pc, #192]	@ (800e820 <CustomHID_GetFeature+0x218>)
 800e75e:	2200      	movs	r2, #0
 800e760:	701a      	strb	r2, [r3, #0]
			break;
 800e762:	e029      	b.n	800e7b8 <CustomHID_GetFeature+0x1b0>
		case resp_clutch_pedal_maximum:
			data[0] = resp_clutch_pedal_maximum;
 800e764:	69bb      	ldr	r3, [r7, #24]
 800e766:	2205      	movs	r2, #5
 800e768:	701a      	strb	r2, [r3, #0]
			data[1] = Pedal_Limiter.clutch_pedal_set_maximum & 0xFF;
 800e76a:	4b2e      	ldr	r3, [pc, #184]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e76c:	891a      	ldrh	r2, [r3, #8]
 800e76e:	69bb      	ldr	r3, [r7, #24]
 800e770:	3301      	adds	r3, #1
 800e772:	b2d2      	uxtb	r2, r2
 800e774:	701a      	strb	r2, [r3, #0]
			data[2] = Pedal_Limiter.clutch_pedal_set_maximum >> 8;
 800e776:	4b2b      	ldr	r3, [pc, #172]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e778:	891b      	ldrh	r3, [r3, #8]
 800e77a:	0a1b      	lsrs	r3, r3, #8
 800e77c:	b29a      	uxth	r2, r3
 800e77e:	69bb      	ldr	r3, [r7, #24]
 800e780:	3302      	adds	r3, #2
 800e782:	b2d2      	uxtb	r2, r2
 800e784:	701a      	strb	r2, [r3, #0]
			vmc_last_resp = resp_unknown;
 800e786:	4b26      	ldr	r3, [pc, #152]	@ (800e820 <CustomHID_GetFeature+0x218>)
 800e788:	2200      	movs	r2, #0
 800e78a:	701a      	strb	r2, [r3, #0]
			break;
 800e78c:	e014      	b.n	800e7b8 <CustomHID_GetFeature+0x1b0>
		case resp_clutch_pedal_minimum:
			data[0] = resp_clutch_pedal_minimum;
 800e78e:	69bb      	ldr	r3, [r7, #24]
 800e790:	2206      	movs	r2, #6
 800e792:	701a      	strb	r2, [r3, #0]
			data[1] = Pedal_Limiter.clutch_pedal_set_minimum & 0xFF;
 800e794:	4b23      	ldr	r3, [pc, #140]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e796:	895a      	ldrh	r2, [r3, #10]
 800e798:	69bb      	ldr	r3, [r7, #24]
 800e79a:	3301      	adds	r3, #1
 800e79c:	b2d2      	uxtb	r2, r2
 800e79e:	701a      	strb	r2, [r3, #0]
			data[2] = Pedal_Limiter.clutch_pedal_set_minimum >> 8;
 800e7a0:	4b20      	ldr	r3, [pc, #128]	@ (800e824 <CustomHID_GetFeature+0x21c>)
 800e7a2:	895b      	ldrh	r3, [r3, #10]
 800e7a4:	0a1b      	lsrs	r3, r3, #8
 800e7a6:	b29a      	uxth	r2, r3
 800e7a8:	69bb      	ldr	r3, [r7, #24]
 800e7aa:	3302      	adds	r3, #2
 800e7ac:	b2d2      	uxtb	r2, r2
 800e7ae:	701a      	strb	r2, [r3, #0]
			vmc_last_resp = resp_unknown;
 800e7b0:	4b1b      	ldr	r3, [pc, #108]	@ (800e820 <CustomHID_GetFeature+0x218>)
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	701a      	strb	r2, [r3, #0]
			break;
 800e7b6:	bf00      	nop

		}
		len = 3;
 800e7b8:	2303      	movs	r3, #3
 800e7ba:	83fb      	strh	r3, [r7, #30]
		break;
 800e7bc:	e023      	b.n	800e806 <CustomHID_GetFeature+0x1fe>
	case EFFECT_PARAMETER_BLOCK_LOAD_REPORT_ID:
		//Effect Parameter Block Load Report
		data[0] = PM_Create_New_Effect_PB_Results.index;
 800e7be:	4b1a      	ldr	r3, [pc, #104]	@ (800e828 <CustomHID_GetFeature+0x220>)
 800e7c0:	781a      	ldrb	r2, [r3, #0]
 800e7c2:	69bb      	ldr	r3, [r7, #24]
 800e7c4:	701a      	strb	r2, [r3, #0]
//		if(PM_Create_New_Effect_PB_Results.index==0){
//			 PM_Create_New_Effect_PB_Results.result=3;
//		}
		data[1] = PM_Create_New_Effect_PB_Results.result;
 800e7c6:	69bb      	ldr	r3, [r7, #24]
 800e7c8:	3301      	adds	r3, #1
 800e7ca:	4a17      	ldr	r2, [pc, #92]	@ (800e828 <CustomHID_GetFeature+0x220>)
 800e7cc:	7852      	ldrb	r2, [r2, #1]
 800e7ce:	701a      	strb	r2, [r3, #0]
		ram_size = Get_Available_RAM_Size();
 800e7d0:	f000 fd6c 	bl	800f2ac <Get_Available_RAM_Size>
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	82fb      	strh	r3, [r7, #22]
		data[2] = ram_size & 0xFF;		//
 800e7d8:	69bb      	ldr	r3, [r7, #24]
 800e7da:	3302      	adds	r3, #2
 800e7dc:	8afa      	ldrh	r2, [r7, #22]
 800e7de:	b2d2      	uxtb	r2, r2
 800e7e0:	701a      	strb	r2, [r3, #0]
		data[3] = ram_size >> 8;			//
 800e7e2:	8afb      	ldrh	r3, [r7, #22]
 800e7e4:	0a1b      	lsrs	r3, r3, #8
 800e7e6:	b29a      	uxth	r2, r3
 800e7e8:	69bb      	ldr	r3, [r7, #24]
 800e7ea:	3303      	adds	r3, #3
 800e7ec:	b2d2      	uxtb	r2, r2
 800e7ee:	701a      	strb	r2, [r3, #0]
		len = 4;
 800e7f0:	2304      	movs	r3, #4
 800e7f2:	83fb      	strh	r3, [r7, #30]
		//Clear Results
		PM_Create_New_Effect_PB_Results.index = 0;
 800e7f4:	4b0c      	ldr	r3, [pc, #48]	@ (800e828 <CustomHID_GetFeature+0x220>)
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	701a      	strb	r2, [r3, #0]
		PM_Create_New_Effect_PB_Results.result = BLOCK_LOAD_ERROR;
 800e7fa:	4b0b      	ldr	r3, [pc, #44]	@ (800e828 <CustomHID_GetFeature+0x220>)
 800e7fc:	2203      	movs	r2, #3
 800e7fe:	705a      	strb	r2, [r3, #1]
		break;
 800e800:	e001      	b.n	800e806 <CustomHID_GetFeature+0x1fe>

	default: /* Report does not exist */
		return (USBD_FAIL);
 800e802:	2302      	movs	r3, #2
 800e804:	e008      	b.n	800e818 <CustomHID_GetFeature+0x210>
		break;
	}

	buffer[0] = event_idx;  // ReportID must reside inside the first byte
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	7bfa      	ldrb	r2, [r7, #15]
 800e80a:	701a      	strb	r2, [r3, #0]
	*length = len + 1;      // +1 -> ReportID must also be considered
 800e80c:	8bfb      	ldrh	r3, [r7, #30]
 800e80e:	3301      	adds	r3, #1
 800e810:	b29a      	uxth	r2, r3
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	801a      	strh	r2, [r3, #0]

	return (USBD_OK);
 800e816:	2300      	movs	r3, #0
}
 800e818:	4618      	mov	r0, r3
 800e81a:	3720      	adds	r7, #32
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bd80      	pop	{r7, pc}
 800e820:	200036ac 	.word	0x200036ac
 800e824:	20000010 	.word	0x20000010
 800e828:	20003e48 	.word	0x20003e48

0800e82c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e82c:	b480      	push	{r7}
 800e82e:	b083      	sub	sp, #12
 800e830:	af00      	add	r7, sp, #0
 800e832:	4603      	mov	r3, r0
 800e834:	6039      	str	r1, [r7, #0]
 800e836:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e838:	683b      	ldr	r3, [r7, #0]
 800e83a:	2212      	movs	r2, #18
 800e83c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e83e:	4b03      	ldr	r3, [pc, #12]	@ (800e84c <USBD_FS_DeviceDescriptor+0x20>)
}
 800e840:	4618      	mov	r0, r3
 800e842:	370c      	adds	r7, #12
 800e844:	46bd      	mov	sp, r7
 800e846:	bc80      	pop	{r7}
 800e848:	4770      	bx	lr
 800e84a:	bf00      	nop
 800e84c:	2000052c 	.word	0x2000052c

0800e850 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e850:	b480      	push	{r7}
 800e852:	b083      	sub	sp, #12
 800e854:	af00      	add	r7, sp, #0
 800e856:	4603      	mov	r3, r0
 800e858:	6039      	str	r1, [r7, #0]
 800e85a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	2204      	movs	r2, #4
 800e860:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e862:	4b03      	ldr	r3, [pc, #12]	@ (800e870 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e864:	4618      	mov	r0, r3
 800e866:	370c      	adds	r7, #12
 800e868:	46bd      	mov	sp, r7
 800e86a:	bc80      	pop	{r7}
 800e86c:	4770      	bx	lr
 800e86e:	bf00      	nop
 800e870:	20000540 	.word	0x20000540

0800e874 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b082      	sub	sp, #8
 800e878:	af00      	add	r7, sp, #0
 800e87a:	4603      	mov	r3, r0
 800e87c:	6039      	str	r1, [r7, #0]
 800e87e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e880:	79fb      	ldrb	r3, [r7, #7]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d105      	bne.n	800e892 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e886:	683a      	ldr	r2, [r7, #0]
 800e888:	4907      	ldr	r1, [pc, #28]	@ (800e8a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e88a:	4808      	ldr	r0, [pc, #32]	@ (800e8ac <USBD_FS_ProductStrDescriptor+0x38>)
 800e88c:	f7fc ff8d 	bl	800b7aa <USBD_GetString>
 800e890:	e004      	b.n	800e89c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e892:	683a      	ldr	r2, [r7, #0]
 800e894:	4904      	ldr	r1, [pc, #16]	@ (800e8a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e896:	4805      	ldr	r0, [pc, #20]	@ (800e8ac <USBD_FS_ProductStrDescriptor+0x38>)
 800e898:	f7fc ff87 	bl	800b7aa <USBD_GetString>
  }
  return USBD_StrDesc;
 800e89c:	4b02      	ldr	r3, [pc, #8]	@ (800e8a8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e89e:	4618      	mov	r0, r3
 800e8a0:	3708      	adds	r7, #8
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	bd80      	pop	{r7, pc}
 800e8a6:	bf00      	nop
 800e8a8:	200036b0 	.word	0x200036b0
 800e8ac:	08016ee0 	.word	0x08016ee0

0800e8b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b082      	sub	sp, #8
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	4603      	mov	r3, r0
 800e8b8:	6039      	str	r1, [r7, #0]
 800e8ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e8bc:	683a      	ldr	r2, [r7, #0]
 800e8be:	4904      	ldr	r1, [pc, #16]	@ (800e8d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e8c0:	4804      	ldr	r0, [pc, #16]	@ (800e8d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e8c2:	f7fc ff72 	bl	800b7aa <USBD_GetString>
  return USBD_StrDesc;
 800e8c6:	4b02      	ldr	r3, [pc, #8]	@ (800e8d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	3708      	adds	r7, #8
 800e8cc:	46bd      	mov	sp, r7
 800e8ce:	bd80      	pop	{r7, pc}
 800e8d0:	200036b0 	.word	0x200036b0
 800e8d4:	08016ee4 	.word	0x08016ee4

0800e8d8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b082      	sub	sp, #8
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	4603      	mov	r3, r0
 800e8e0:	6039      	str	r1, [r7, #0]
 800e8e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	221a      	movs	r2, #26
 800e8e8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e8ea:	f000 f843 	bl	800e974 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e8ee:	4b02      	ldr	r3, [pc, #8]	@ (800e8f8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	3708      	adds	r7, #8
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}
 800e8f8:	20000544 	.word	0x20000544

0800e8fc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b082      	sub	sp, #8
 800e900:	af00      	add	r7, sp, #0
 800e902:	4603      	mov	r3, r0
 800e904:	6039      	str	r1, [r7, #0]
 800e906:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e908:	79fb      	ldrb	r3, [r7, #7]
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d105      	bne.n	800e91a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e90e:	683a      	ldr	r2, [r7, #0]
 800e910:	4907      	ldr	r1, [pc, #28]	@ (800e930 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e912:	4808      	ldr	r0, [pc, #32]	@ (800e934 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e914:	f7fc ff49 	bl	800b7aa <USBD_GetString>
 800e918:	e004      	b.n	800e924 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e91a:	683a      	ldr	r2, [r7, #0]
 800e91c:	4904      	ldr	r1, [pc, #16]	@ (800e930 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e91e:	4805      	ldr	r0, [pc, #20]	@ (800e934 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e920:	f7fc ff43 	bl	800b7aa <USBD_GetString>
  }
  return USBD_StrDesc;
 800e924:	4b02      	ldr	r3, [pc, #8]	@ (800e930 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e926:	4618      	mov	r0, r3
 800e928:	3708      	adds	r7, #8
 800e92a:	46bd      	mov	sp, r7
 800e92c:	bd80      	pop	{r7, pc}
 800e92e:	bf00      	nop
 800e930:	200036b0 	.word	0x200036b0
 800e934:	08016ef4 	.word	0x08016ef4

0800e938 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b082      	sub	sp, #8
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	4603      	mov	r3, r0
 800e940:	6039      	str	r1, [r7, #0]
 800e942:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e944:	79fb      	ldrb	r3, [r7, #7]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d105      	bne.n	800e956 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e94a:	683a      	ldr	r2, [r7, #0]
 800e94c:	4907      	ldr	r1, [pc, #28]	@ (800e96c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e94e:	4808      	ldr	r0, [pc, #32]	@ (800e970 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e950:	f7fc ff2b 	bl	800b7aa <USBD_GetString>
 800e954:	e004      	b.n	800e960 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e956:	683a      	ldr	r2, [r7, #0]
 800e958:	4904      	ldr	r1, [pc, #16]	@ (800e96c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e95a:	4805      	ldr	r0, [pc, #20]	@ (800e970 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e95c:	f7fc ff25 	bl	800b7aa <USBD_GetString>
  }
  return USBD_StrDesc;
 800e960:	4b02      	ldr	r3, [pc, #8]	@ (800e96c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e962:	4618      	mov	r0, r3
 800e964:	3708      	adds	r7, #8
 800e966:	46bd      	mov	sp, r7
 800e968:	bd80      	pop	{r7, pc}
 800e96a:	bf00      	nop
 800e96c:	200036b0 	.word	0x200036b0
 800e970:	08016f08 	.word	0x08016f08

0800e974 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b084      	sub	sp, #16
 800e978:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e97a:	4b0f      	ldr	r3, [pc, #60]	@ (800e9b8 <Get_SerialNum+0x44>)
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e980:	4b0e      	ldr	r3, [pc, #56]	@ (800e9bc <Get_SerialNum+0x48>)
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e986:	4b0e      	ldr	r3, [pc, #56]	@ (800e9c0 <Get_SerialNum+0x4c>)
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e98c:	68fa      	ldr	r2, [r7, #12]
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	4413      	add	r3, r2
 800e992:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d009      	beq.n	800e9ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e99a:	2208      	movs	r2, #8
 800e99c:	4909      	ldr	r1, [pc, #36]	@ (800e9c4 <Get_SerialNum+0x50>)
 800e99e:	68f8      	ldr	r0, [r7, #12]
 800e9a0:	f000 f814 	bl	800e9cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e9a4:	2204      	movs	r2, #4
 800e9a6:	4908      	ldr	r1, [pc, #32]	@ (800e9c8 <Get_SerialNum+0x54>)
 800e9a8:	68b8      	ldr	r0, [r7, #8]
 800e9aa:	f000 f80f 	bl	800e9cc <IntToUnicode>
  }
}
 800e9ae:	bf00      	nop
 800e9b0:	3710      	adds	r7, #16
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	bd80      	pop	{r7, pc}
 800e9b6:	bf00      	nop
 800e9b8:	1ffff7e8 	.word	0x1ffff7e8
 800e9bc:	1ffff7ec 	.word	0x1ffff7ec
 800e9c0:	1ffff7f0 	.word	0x1ffff7f0
 800e9c4:	20000546 	.word	0x20000546
 800e9c8:	20000556 	.word	0x20000556

0800e9cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e9cc:	b480      	push	{r7}
 800e9ce:	b087      	sub	sp, #28
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	60f8      	str	r0, [r7, #12]
 800e9d4:	60b9      	str	r1, [r7, #8]
 800e9d6:	4613      	mov	r3, r2
 800e9d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e9da:	2300      	movs	r3, #0
 800e9dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e9de:	2300      	movs	r3, #0
 800e9e0:	75fb      	strb	r3, [r7, #23]
 800e9e2:	e027      	b.n	800ea34 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	0f1b      	lsrs	r3, r3, #28
 800e9e8:	2b09      	cmp	r3, #9
 800e9ea:	d80b      	bhi.n	800ea04 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	0f1b      	lsrs	r3, r3, #28
 800e9f0:	b2da      	uxtb	r2, r3
 800e9f2:	7dfb      	ldrb	r3, [r7, #23]
 800e9f4:	005b      	lsls	r3, r3, #1
 800e9f6:	4619      	mov	r1, r3
 800e9f8:	68bb      	ldr	r3, [r7, #8]
 800e9fa:	440b      	add	r3, r1
 800e9fc:	3230      	adds	r2, #48	@ 0x30
 800e9fe:	b2d2      	uxtb	r2, r2
 800ea00:	701a      	strb	r2, [r3, #0]
 800ea02:	e00a      	b.n	800ea1a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	0f1b      	lsrs	r3, r3, #28
 800ea08:	b2da      	uxtb	r2, r3
 800ea0a:	7dfb      	ldrb	r3, [r7, #23]
 800ea0c:	005b      	lsls	r3, r3, #1
 800ea0e:	4619      	mov	r1, r3
 800ea10:	68bb      	ldr	r3, [r7, #8]
 800ea12:	440b      	add	r3, r1
 800ea14:	3237      	adds	r2, #55	@ 0x37
 800ea16:	b2d2      	uxtb	r2, r2
 800ea18:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	011b      	lsls	r3, r3, #4
 800ea1e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ea20:	7dfb      	ldrb	r3, [r7, #23]
 800ea22:	005b      	lsls	r3, r3, #1
 800ea24:	3301      	adds	r3, #1
 800ea26:	68ba      	ldr	r2, [r7, #8]
 800ea28:	4413      	add	r3, r2
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ea2e:	7dfb      	ldrb	r3, [r7, #23]
 800ea30:	3301      	adds	r3, #1
 800ea32:	75fb      	strb	r3, [r7, #23]
 800ea34:	7dfa      	ldrb	r2, [r7, #23]
 800ea36:	79fb      	ldrb	r3, [r7, #7]
 800ea38:	429a      	cmp	r2, r3
 800ea3a:	d3d3      	bcc.n	800e9e4 <IntToUnicode+0x18>
  }
}
 800ea3c:	bf00      	nop
 800ea3e:	bf00      	nop
 800ea40:	371c      	adds	r7, #28
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bc80      	pop	{r7}
 800ea46:	4770      	bx	lr

0800ea48 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b084      	sub	sp, #16
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	4a0d      	ldr	r2, [pc, #52]	@ (800ea8c <HAL_PCD_MspInit+0x44>)
 800ea56:	4293      	cmp	r3, r2
 800ea58:	d113      	bne.n	800ea82 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ea5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ea90 <HAL_PCD_MspInit+0x48>)
 800ea5c:	69db      	ldr	r3, [r3, #28]
 800ea5e:	4a0c      	ldr	r2, [pc, #48]	@ (800ea90 <HAL_PCD_MspInit+0x48>)
 800ea60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ea64:	61d3      	str	r3, [r2, #28]
 800ea66:	4b0a      	ldr	r3, [pc, #40]	@ (800ea90 <HAL_PCD_MspInit+0x48>)
 800ea68:	69db      	ldr	r3, [r3, #28]
 800ea6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ea6e:	60fb      	str	r3, [r7, #12]
 800ea70:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800ea72:	2200      	movs	r2, #0
 800ea74:	2105      	movs	r1, #5
 800ea76:	2014      	movs	r0, #20
 800ea78:	f7f5 f8eb 	bl	8003c52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800ea7c:	2014      	movs	r0, #20
 800ea7e:	f7f5 f904 	bl	8003c8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ea82:	bf00      	nop
 800ea84:	3710      	adds	r7, #16
 800ea86:	46bd      	mov	sp, r7
 800ea88:	bd80      	pop	{r7, pc}
 800ea8a:	bf00      	nop
 800ea8c:	40005c00 	.word	0x40005c00
 800ea90:	40021000 	.word	0x40021000

0800ea94 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea94:	b580      	push	{r7, lr}
 800ea96:	b082      	sub	sp, #8
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800eaa8:	4619      	mov	r1, r3
 800eaaa:	4610      	mov	r0, r2
 800eaac:	f7fb ff50 	bl	800a950 <USBD_LL_SetupStage>
}
 800eab0:	bf00      	nop
 800eab2:	3708      	adds	r7, #8
 800eab4:	46bd      	mov	sp, r7
 800eab6:	bd80      	pop	{r7, pc}

0800eab8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b082      	sub	sp, #8
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	6078      	str	r0, [r7, #4]
 800eac0:	460b      	mov	r3, r1
 800eac2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800eaca:	78fa      	ldrb	r2, [r7, #3]
 800eacc:	6879      	ldr	r1, [r7, #4]
 800eace:	4613      	mov	r3, r2
 800ead0:	009b      	lsls	r3, r3, #2
 800ead2:	4413      	add	r3, r2
 800ead4:	00db      	lsls	r3, r3, #3
 800ead6:	440b      	add	r3, r1
 800ead8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800eadc:	681a      	ldr	r2, [r3, #0]
 800eade:	78fb      	ldrb	r3, [r7, #3]
 800eae0:	4619      	mov	r1, r3
 800eae2:	f7fb ff82 	bl	800a9ea <USBD_LL_DataOutStage>
}
 800eae6:	bf00      	nop
 800eae8:	3708      	adds	r7, #8
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bd80      	pop	{r7, pc}

0800eaee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaee:	b580      	push	{r7, lr}
 800eaf0:	b082      	sub	sp, #8
 800eaf2:	af00      	add	r7, sp, #0
 800eaf4:	6078      	str	r0, [r7, #4]
 800eaf6:	460b      	mov	r3, r1
 800eaf8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800eb00:	78fa      	ldrb	r2, [r7, #3]
 800eb02:	6879      	ldr	r1, [r7, #4]
 800eb04:	4613      	mov	r3, r2
 800eb06:	009b      	lsls	r3, r3, #2
 800eb08:	4413      	add	r3, r2
 800eb0a:	00db      	lsls	r3, r3, #3
 800eb0c:	440b      	add	r3, r1
 800eb0e:	3324      	adds	r3, #36	@ 0x24
 800eb10:	681a      	ldr	r2, [r3, #0]
 800eb12:	78fb      	ldrb	r3, [r7, #3]
 800eb14:	4619      	mov	r1, r3
 800eb16:	f7fb ffd9 	bl	800aacc <USBD_LL_DataInStage>
}
 800eb1a:	bf00      	nop
 800eb1c:	3708      	adds	r7, #8
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd80      	pop	{r7, pc}

0800eb22 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb22:	b580      	push	{r7, lr}
 800eb24:	b082      	sub	sp, #8
 800eb26:	af00      	add	r7, sp, #0
 800eb28:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800eb30:	4618      	mov	r0, r3
 800eb32:	f7fc f8e9 	bl	800ad08 <USBD_LL_SOF>
}
 800eb36:	bf00      	nop
 800eb38:	3708      	adds	r7, #8
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	bd80      	pop	{r7, pc}

0800eb3e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb3e:	b580      	push	{r7, lr}
 800eb40:	b084      	sub	sp, #16
 800eb42:	af00      	add	r7, sp, #0
 800eb44:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800eb46:	2301      	movs	r3, #1
 800eb48:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	799b      	ldrb	r3, [r3, #6]
 800eb4e:	2b02      	cmp	r3, #2
 800eb50:	d001      	beq.n	800eb56 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800eb52:	f7f4 f891 	bl	8002c78 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800eb5c:	7bfa      	ldrb	r2, [r7, #15]
 800eb5e:	4611      	mov	r1, r2
 800eb60:	4618      	mov	r0, r3
 800eb62:	f7fc f899 	bl	800ac98 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	f7fc f852 	bl	800ac16 <USBD_LL_Reset>
}
 800eb72:	bf00      	nop
 800eb74:	3710      	adds	r7, #16
 800eb76:	46bd      	mov	sp, r7
 800eb78:	bd80      	pop	{r7, pc}
	...

0800eb7c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b082      	sub	sp, #8
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	f7fc f893 	bl	800acb6 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	7a9b      	ldrb	r3, [r3, #10]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d005      	beq.n	800eba4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eb98:	4b04      	ldr	r3, [pc, #16]	@ (800ebac <HAL_PCD_SuspendCallback+0x30>)
 800eb9a:	691b      	ldr	r3, [r3, #16]
 800eb9c:	4a03      	ldr	r2, [pc, #12]	@ (800ebac <HAL_PCD_SuspendCallback+0x30>)
 800eb9e:	f043 0306 	orr.w	r3, r3, #6
 800eba2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800eba4:	bf00      	nop
 800eba6:	3708      	adds	r7, #8
 800eba8:	46bd      	mov	sp, r7
 800ebaa:	bd80      	pop	{r7, pc}
 800ebac:	e000ed00 	.word	0xe000ed00

0800ebb0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b082      	sub	sp, #8
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	f7fc f88d 	bl	800acde <USBD_LL_Resume>
}
 800ebc4:	bf00      	nop
 800ebc6:	3708      	adds	r7, #8
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	bd80      	pop	{r7, pc}

0800ebcc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	b082      	sub	sp, #8
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800ebd4:	4a23      	ldr	r2, [pc, #140]	@ (800ec64 <USBD_LL_Init+0x98>)
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	4a21      	ldr	r2, [pc, #132]	@ (800ec64 <USBD_LL_Init+0x98>)
 800ebe0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800ebe4:	4b1f      	ldr	r3, [pc, #124]	@ (800ec64 <USBD_LL_Init+0x98>)
 800ebe6:	4a20      	ldr	r2, [pc, #128]	@ (800ec68 <USBD_LL_Init+0x9c>)
 800ebe8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800ebea:	4b1e      	ldr	r3, [pc, #120]	@ (800ec64 <USBD_LL_Init+0x98>)
 800ebec:	2208      	movs	r2, #8
 800ebee:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800ebf0:	4b1c      	ldr	r3, [pc, #112]	@ (800ec64 <USBD_LL_Init+0x98>)
 800ebf2:	2202      	movs	r2, #2
 800ebf4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800ebf6:	4b1b      	ldr	r3, [pc, #108]	@ (800ec64 <USBD_LL_Init+0x98>)
 800ebf8:	2200      	movs	r2, #0
 800ebfa:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800ebfc:	4b19      	ldr	r3, [pc, #100]	@ (800ec64 <USBD_LL_Init+0x98>)
 800ebfe:	2200      	movs	r2, #0
 800ec00:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800ec02:	4b18      	ldr	r3, [pc, #96]	@ (800ec64 <USBD_LL_Init+0x98>)
 800ec04:	2200      	movs	r2, #0
 800ec06:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800ec08:	4816      	ldr	r0, [pc, #88]	@ (800ec64 <USBD_LL_Init+0x98>)
 800ec0a:	f7f5 fd51 	bl	80046b0 <HAL_PCD_Init>
 800ec0e:	4603      	mov	r3, r0
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d001      	beq.n	800ec18 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800ec14:	f7f4 f830 	bl	8002c78 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ec1e:	2318      	movs	r3, #24
 800ec20:	2200      	movs	r2, #0
 800ec22:	2100      	movs	r1, #0
 800ec24:	f7f7 fa4b 	bl	80060be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ec2e:	2358      	movs	r3, #88	@ 0x58
 800ec30:	2200      	movs	r2, #0
 800ec32:	2180      	movs	r1, #128	@ 0x80
 800ec34:	f7f7 fa43 	bl	80060be <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ec3e:	2398      	movs	r3, #152	@ 0x98
 800ec40:	2200      	movs	r2, #0
 800ec42:	2181      	movs	r1, #129	@ 0x81
 800ec44:	f7f7 fa3b 	bl	80060be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ec4e:	23d8      	movs	r3, #216	@ 0xd8
 800ec50:	2200      	movs	r2, #0
 800ec52:	2101      	movs	r1, #1
 800ec54:	f7f7 fa33 	bl	80060be <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800ec58:	2300      	movs	r3, #0
}
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	3708      	adds	r7, #8
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	bd80      	pop	{r7, pc}
 800ec62:	bf00      	nop
 800ec64:	200038b0 	.word	0x200038b0
 800ec68:	40005c00 	.word	0x40005c00

0800ec6c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ec6c:	b580      	push	{r7, lr}
 800ec6e:	b084      	sub	sp, #16
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec74:	2300      	movs	r3, #0
 800ec76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec78:	2300      	movs	r3, #0
 800ec7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ec82:	4618      	mov	r0, r3
 800ec84:	f7f5 fe0a 	bl	800489c <HAL_PCD_Start>
 800ec88:	4603      	mov	r3, r0
 800ec8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec8c:	7bfb      	ldrb	r3, [r7, #15]
 800ec8e:	4618      	mov	r0, r3
 800ec90:	f000 f93a 	bl	800ef08 <USBD_Get_USB_Status>
 800ec94:	4603      	mov	r3, r0
 800ec96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec98:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	3710      	adds	r7, #16
 800ec9e:	46bd      	mov	sp, r7
 800eca0:	bd80      	pop	{r7, pc}

0800eca2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800eca2:	b580      	push	{r7, lr}
 800eca4:	b084      	sub	sp, #16
 800eca6:	af00      	add	r7, sp, #0
 800eca8:	6078      	str	r0, [r7, #4]
 800ecaa:	4608      	mov	r0, r1
 800ecac:	4611      	mov	r1, r2
 800ecae:	461a      	mov	r2, r3
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	70fb      	strb	r3, [r7, #3]
 800ecb4:	460b      	mov	r3, r1
 800ecb6:	70bb      	strb	r3, [r7, #2]
 800ecb8:	4613      	mov	r3, r2
 800ecba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ecca:	78bb      	ldrb	r3, [r7, #2]
 800eccc:	883a      	ldrh	r2, [r7, #0]
 800ecce:	78f9      	ldrb	r1, [r7, #3]
 800ecd0:	f7f5 ff5e 	bl	8004b90 <HAL_PCD_EP_Open>
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ecd8:	7bfb      	ldrb	r3, [r7, #15]
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f000 f914 	bl	800ef08 <USBD_Get_USB_Status>
 800ece0:	4603      	mov	r3, r0
 800ece2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ece4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ece6:	4618      	mov	r0, r3
 800ece8:	3710      	adds	r7, #16
 800ecea:	46bd      	mov	sp, r7
 800ecec:	bd80      	pop	{r7, pc}

0800ecee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ecee:	b580      	push	{r7, lr}
 800ecf0:	b084      	sub	sp, #16
 800ecf2:	af00      	add	r7, sp, #0
 800ecf4:	6078      	str	r0, [r7, #4]
 800ecf6:	460b      	mov	r3, r1
 800ecf8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ed08:	78fa      	ldrb	r2, [r7, #3]
 800ed0a:	4611      	mov	r1, r2
 800ed0c:	4618      	mov	r0, r3
 800ed0e:	f7f5 ff9c 	bl	8004c4a <HAL_PCD_EP_Close>
 800ed12:	4603      	mov	r3, r0
 800ed14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed16:	7bfb      	ldrb	r3, [r7, #15]
 800ed18:	4618      	mov	r0, r3
 800ed1a:	f000 f8f5 	bl	800ef08 <USBD_Get_USB_Status>
 800ed1e:	4603      	mov	r3, r0
 800ed20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed22:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed24:	4618      	mov	r0, r3
 800ed26:	3710      	adds	r7, #16
 800ed28:	46bd      	mov	sp, r7
 800ed2a:	bd80      	pop	{r7, pc}

0800ed2c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b084      	sub	sp, #16
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]
 800ed34:	460b      	mov	r3, r1
 800ed36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed38:	2300      	movs	r3, #0
 800ed3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ed46:	78fa      	ldrb	r2, [r7, #3]
 800ed48:	4611      	mov	r1, r2
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	f7f6 f82d 	bl	8004daa <HAL_PCD_EP_SetStall>
 800ed50:	4603      	mov	r3, r0
 800ed52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed54:	7bfb      	ldrb	r3, [r7, #15]
 800ed56:	4618      	mov	r0, r3
 800ed58:	f000 f8d6 	bl	800ef08 <USBD_Get_USB_Status>
 800ed5c:	4603      	mov	r3, r0
 800ed5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed60:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed62:	4618      	mov	r0, r3
 800ed64:	3710      	adds	r7, #16
 800ed66:	46bd      	mov	sp, r7
 800ed68:	bd80      	pop	{r7, pc}

0800ed6a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed6a:	b580      	push	{r7, lr}
 800ed6c:	b084      	sub	sp, #16
 800ed6e:	af00      	add	r7, sp, #0
 800ed70:	6078      	str	r0, [r7, #4]
 800ed72:	460b      	mov	r3, r1
 800ed74:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed76:	2300      	movs	r3, #0
 800ed78:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ed84:	78fa      	ldrb	r2, [r7, #3]
 800ed86:	4611      	mov	r1, r2
 800ed88:	4618      	mov	r0, r3
 800ed8a:	f7f6 f86e 	bl	8004e6a <HAL_PCD_EP_ClrStall>
 800ed8e:	4603      	mov	r3, r0
 800ed90:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed92:	7bfb      	ldrb	r3, [r7, #15]
 800ed94:	4618      	mov	r0, r3
 800ed96:	f000 f8b7 	bl	800ef08 <USBD_Get_USB_Status>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed9e:	7bbb      	ldrb	r3, [r7, #14]
}
 800eda0:	4618      	mov	r0, r3
 800eda2:	3710      	adds	r7, #16
 800eda4:	46bd      	mov	sp, r7
 800eda6:	bd80      	pop	{r7, pc}

0800eda8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eda8:	b480      	push	{r7}
 800edaa:	b085      	sub	sp, #20
 800edac:	af00      	add	r7, sp, #0
 800edae:	6078      	str	r0, [r7, #4]
 800edb0:	460b      	mov	r3, r1
 800edb2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800edba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800edbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	da0b      	bge.n	800eddc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800edc4:	78fb      	ldrb	r3, [r7, #3]
 800edc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800edca:	68f9      	ldr	r1, [r7, #12]
 800edcc:	4613      	mov	r3, r2
 800edce:	009b      	lsls	r3, r3, #2
 800edd0:	4413      	add	r3, r2
 800edd2:	00db      	lsls	r3, r3, #3
 800edd4:	440b      	add	r3, r1
 800edd6:	3312      	adds	r3, #18
 800edd8:	781b      	ldrb	r3, [r3, #0]
 800edda:	e00b      	b.n	800edf4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800eddc:	78fb      	ldrb	r3, [r7, #3]
 800edde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ede2:	68f9      	ldr	r1, [r7, #12]
 800ede4:	4613      	mov	r3, r2
 800ede6:	009b      	lsls	r3, r3, #2
 800ede8:	4413      	add	r3, r2
 800edea:	00db      	lsls	r3, r3, #3
 800edec:	440b      	add	r3, r1
 800edee:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800edf2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800edf4:	4618      	mov	r0, r3
 800edf6:	3714      	adds	r7, #20
 800edf8:	46bd      	mov	sp, r7
 800edfa:	bc80      	pop	{r7}
 800edfc:	4770      	bx	lr

0800edfe <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800edfe:	b580      	push	{r7, lr}
 800ee00:	b084      	sub	sp, #16
 800ee02:	af00      	add	r7, sp, #0
 800ee04:	6078      	str	r0, [r7, #4]
 800ee06:	460b      	mov	r3, r1
 800ee08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ee18:	78fa      	ldrb	r2, [r7, #3]
 800ee1a:	4611      	mov	r1, r2
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f7f5 fe93 	bl	8004b48 <HAL_PCD_SetAddress>
 800ee22:	4603      	mov	r3, r0
 800ee24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee26:	7bfb      	ldrb	r3, [r7, #15]
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f000 f86d 	bl	800ef08 <USBD_Get_USB_Status>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee32:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee34:	4618      	mov	r0, r3
 800ee36:	3710      	adds	r7, #16
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}

0800ee3c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b086      	sub	sp, #24
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	60f8      	str	r0, [r7, #12]
 800ee44:	607a      	str	r2, [r7, #4]
 800ee46:	461a      	mov	r2, r3
 800ee48:	460b      	mov	r3, r1
 800ee4a:	72fb      	strb	r3, [r7, #11]
 800ee4c:	4613      	mov	r3, r2
 800ee4e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee50:	2300      	movs	r3, #0
 800ee52:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee54:	2300      	movs	r3, #0
 800ee56:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ee5e:	893b      	ldrh	r3, [r7, #8]
 800ee60:	7af9      	ldrb	r1, [r7, #11]
 800ee62:	687a      	ldr	r2, [r7, #4]
 800ee64:	f7f5 ff6a 	bl	8004d3c <HAL_PCD_EP_Transmit>
 800ee68:	4603      	mov	r3, r0
 800ee6a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee6c:	7dfb      	ldrb	r3, [r7, #23]
 800ee6e:	4618      	mov	r0, r3
 800ee70:	f000 f84a 	bl	800ef08 <USBD_Get_USB_Status>
 800ee74:	4603      	mov	r3, r0
 800ee76:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ee78:	7dbb      	ldrb	r3, [r7, #22]
}
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	3718      	adds	r7, #24
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	bd80      	pop	{r7, pc}

0800ee82 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ee82:	b580      	push	{r7, lr}
 800ee84:	b086      	sub	sp, #24
 800ee86:	af00      	add	r7, sp, #0
 800ee88:	60f8      	str	r0, [r7, #12]
 800ee8a:	607a      	str	r2, [r7, #4]
 800ee8c:	461a      	mov	r2, r3
 800ee8e:	460b      	mov	r3, r1
 800ee90:	72fb      	strb	r3, [r7, #11]
 800ee92:	4613      	mov	r3, r2
 800ee94:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee96:	2300      	movs	r3, #0
 800ee98:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800eea4:	893b      	ldrh	r3, [r7, #8]
 800eea6:	7af9      	ldrb	r1, [r7, #11]
 800eea8:	687a      	ldr	r2, [r7, #4]
 800eeaa:	f7f5 ff16 	bl	8004cda <HAL_PCD_EP_Receive>
 800eeae:	4603      	mov	r3, r0
 800eeb0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eeb2:	7dfb      	ldrb	r3, [r7, #23]
 800eeb4:	4618      	mov	r0, r3
 800eeb6:	f000 f827 	bl	800ef08 <USBD_Get_USB_Status>
 800eeba:	4603      	mov	r3, r0
 800eebc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800eebe:	7dbb      	ldrb	r3, [r7, #22]
}
 800eec0:	4618      	mov	r0, r3
 800eec2:	3718      	adds	r7, #24
 800eec4:	46bd      	mov	sp, r7
 800eec6:	bd80      	pop	{r7, pc}

0800eec8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800eec8:	b480      	push	{r7}
 800eeca:	b083      	sub	sp, #12
 800eecc:	af00      	add	r7, sp, #0
 800eece:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800eed0:	4b02      	ldr	r3, [pc, #8]	@ (800eedc <USBD_static_malloc+0x14>)
}
 800eed2:	4618      	mov	r0, r3
 800eed4:	370c      	adds	r7, #12
 800eed6:	46bd      	mov	sp, r7
 800eed8:	bc80      	pop	{r7}
 800eeda:	4770      	bx	lr
 800eedc:	20003b88 	.word	0x20003b88

0800eee0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800eee0:	b480      	push	{r7}
 800eee2:	b083      	sub	sp, #12
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]

}
 800eee8:	bf00      	nop
 800eeea:	370c      	adds	r7, #12
 800eeec:	46bd      	mov	sp, r7
 800eeee:	bc80      	pop	{r7}
 800eef0:	4770      	bx	lr

0800eef2 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eef2:	b480      	push	{r7}
 800eef4:	b083      	sub	sp, #12
 800eef6:	af00      	add	r7, sp, #0
 800eef8:	6078      	str	r0, [r7, #4]
 800eefa:	460b      	mov	r3, r1
 800eefc:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800eefe:	bf00      	nop
 800ef00:	370c      	adds	r7, #12
 800ef02:	46bd      	mov	sp, r7
 800ef04:	bc80      	pop	{r7}
 800ef06:	4770      	bx	lr

0800ef08 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ef08:	b480      	push	{r7}
 800ef0a:	b085      	sub	sp, #20
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	4603      	mov	r3, r0
 800ef10:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef12:	2300      	movs	r3, #0
 800ef14:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ef16:	79fb      	ldrb	r3, [r7, #7]
 800ef18:	2b03      	cmp	r3, #3
 800ef1a:	d817      	bhi.n	800ef4c <USBD_Get_USB_Status+0x44>
 800ef1c:	a201      	add	r2, pc, #4	@ (adr r2, 800ef24 <USBD_Get_USB_Status+0x1c>)
 800ef1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef22:	bf00      	nop
 800ef24:	0800ef35 	.word	0x0800ef35
 800ef28:	0800ef3b 	.word	0x0800ef3b
 800ef2c:	0800ef41 	.word	0x0800ef41
 800ef30:	0800ef47 	.word	0x0800ef47
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ef34:	2300      	movs	r3, #0
 800ef36:	73fb      	strb	r3, [r7, #15]
    break;
 800ef38:	e00b      	b.n	800ef52 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ef3a:	2302      	movs	r3, #2
 800ef3c:	73fb      	strb	r3, [r7, #15]
    break;
 800ef3e:	e008      	b.n	800ef52 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ef40:	2301      	movs	r3, #1
 800ef42:	73fb      	strb	r3, [r7, #15]
    break;
 800ef44:	e005      	b.n	800ef52 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ef46:	2302      	movs	r3, #2
 800ef48:	73fb      	strb	r3, [r7, #15]
    break;
 800ef4a:	e002      	b.n	800ef52 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ef4c:	2302      	movs	r3, #2
 800ef4e:	73fb      	strb	r3, [r7, #15]
    break;
 800ef50:	bf00      	nop
  }
  return usb_status;
 800ef52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef54:	4618      	mov	r0, r3
 800ef56:	3714      	adds	r7, #20
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bc80      	pop	{r7}
 800ef5c:	4770      	bx	lr
 800ef5e:	bf00      	nop

0800ef60 <DC_Enable_Actuators>:
/**
 * @brief 
 * @param 
 * @return 
 */
void DC_Enable_Actuators(void) {
 800ef60:	b580      	push	{r7, lr}
 800ef62:	af00      	add	r7, sp, #0
	Actuator_Status = ACTUATOR_RUNNING;
 800ef64:	4b0f      	ldr	r3, [pc, #60]	@ (800efa4 <DC_Enable_Actuators+0x44>)
 800ef66:	2201      	movs	r2, #1
 800ef68:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIO_PWM1, GPIO_PIN_PWM1, GPIO_PIN_SET);
 800ef6a:	2201      	movs	r2, #1
 800ef6c:	2104      	movs	r1, #4
 800ef6e:	480e      	ldr	r0, [pc, #56]	@ (800efa8 <DC_Enable_Actuators+0x48>)
 800ef70:	f7f5 fb6e 	bl	8004650 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIO_PWM2, GPIO_PIN_PWM2, GPIO_PIN_SET);
 800ef74:	2201      	movs	r2, #1
 800ef76:	2108      	movs	r1, #8
 800ef78:	480b      	ldr	r0, [pc, #44]	@ (800efa8 <DC_Enable_Actuators+0x48>)
 800ef7a:	f7f5 fb69 	bl	8004650 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&ACTUATOR_TIM, POSITIVE_ACTUATOR_CHANNEL);
 800ef7e:	2100      	movs	r1, #0
 800ef80:	480a      	ldr	r0, [pc, #40]	@ (800efac <DC_Enable_Actuators+0x4c>)
 800ef82:	f7f7 fec9 	bl	8006d18 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&ACTUATOR_TIM, NEGATIVE_ACTUATOR_CHANNEL);
 800ef86:	2108      	movs	r1, #8
 800ef88:	4808      	ldr	r0, [pc, #32]	@ (800efac <DC_Enable_Actuators+0x4c>)
 800ef8a:	f7f7 fec5 	bl	8006d18 <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_COMPARE(&ACTUATOR_TIM, POSITIVE_ACTUATOR_CHANNEL,
 800ef8e:	4b07      	ldr	r3, [pc, #28]	@ (800efac <DC_Enable_Actuators+0x4c>)
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	2200      	movs	r2, #0
 800ef94:	635a      	str	r2, [r3, #52]	@ 0x34
					INIT_PULSE_VALUE);
	__HAL_TIM_SET_COMPARE(&ACTUATOR_TIM, NEGATIVE_ACTUATOR_CHANNEL,
 800ef96:	4b05      	ldr	r3, [pc, #20]	@ (800efac <DC_Enable_Actuators+0x4c>)
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	2200      	movs	r2, #0
 800ef9c:	63da      	str	r2, [r3, #60]	@ 0x3c
					INIT_PULSE_VALUE);

}
 800ef9e:	bf00      	nop
 800efa0:	bd80      	pop	{r7, pc}
 800efa2:	bf00      	nop
 800efa4:	20003be0 	.word	0x20003be0
 800efa8:	40011000 	.word	0x40011000
 800efac:	20000f98 	.word	0x20000f98

0800efb0 <DC_Disable_Actuators>:
/**
 * @brief 
 * @param 
 * @return 
 */
void DC_Disable_Actuators(void) {
 800efb0:	b580      	push	{r7, lr}
 800efb2:	af00      	add	r7, sp, #0
	Actuator_Status = ACTUATOR_STOPPED;
 800efb4:	4b0b      	ldr	r3, [pc, #44]	@ (800efe4 <DC_Disable_Actuators+0x34>)
 800efb6:	2200      	movs	r2, #0
 800efb8:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIO_PWM1, GPIO_PIN_PWM1, GPIO_PIN_RESET);
 800efba:	2200      	movs	r2, #0
 800efbc:	2104      	movs	r1, #4
 800efbe:	480a      	ldr	r0, [pc, #40]	@ (800efe8 <DC_Disable_Actuators+0x38>)
 800efc0:	f7f5 fb46 	bl	8004650 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIO_PWM2, GPIO_PIN_PWM2, GPIO_PIN_RESET);
 800efc4:	2200      	movs	r2, #0
 800efc6:	2108      	movs	r1, #8
 800efc8:	4807      	ldr	r0, [pc, #28]	@ (800efe8 <DC_Disable_Actuators+0x38>)
 800efca:	f7f5 fb41 	bl	8004650 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Stop(&ACTUATOR_TIM, POSITIVE_ACTUATOR_CHANNEL);
 800efce:	2100      	movs	r1, #0
 800efd0:	4806      	ldr	r0, [pc, #24]	@ (800efec <DC_Disable_Actuators+0x3c>)
 800efd2:	f7f7 ff5b 	bl	8006e8c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&ACTUATOR_TIM, NEGATIVE_ACTUATOR_CHANNEL);
 800efd6:	2108      	movs	r1, #8
 800efd8:	4804      	ldr	r0, [pc, #16]	@ (800efec <DC_Disable_Actuators+0x3c>)
 800efda:	f7f7 ff57 	bl	8006e8c <HAL_TIM_PWM_Stop>
}
 800efde:	bf00      	nop
 800efe0:	bd80      	pop	{r7, pc}
 800efe2:	bf00      	nop
 800efe4:	20003be0 	.word	0x20003be0
 800efe8:	40011000 	.word	0x40011000
 800efec:	20000f98 	.word	0x20000f98

0800eff0 <DC_Effect_Stop_All>:

uint8_t DC_Effect_Stop_All(void) {
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b082      	sub	sp, #8
 800eff4:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 800eff6:	2300      	movs	r3, #0
 800eff8:	71fb      	strb	r3, [r7, #7]
 800effa:	e00b      	b.n	800f014 <DC_Effect_Stop_All+0x24>
		PB_pool[i].effect_state = EFFECT_STOPPED;		//
 800effc:	79fa      	ldrb	r2, [r7, #7]
 800effe:	490d      	ldr	r1, [pc, #52]	@ (800f034 <DC_Effect_Stop_All+0x44>)
 800f000:	4613      	mov	r3, r2
 800f002:	011b      	lsls	r3, r3, #4
 800f004:	4413      	add	r3, r2
 800f006:	009b      	lsls	r3, r3, #2
 800f008:	440b      	add	r3, r1
 800f00a:	2200      	movs	r2, #0
 800f00c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 800f00e:	79fb      	ldrb	r3, [r7, #7]
 800f010:	3301      	adds	r3, #1
 800f012:	71fb      	strb	r3, [r7, #7]
 800f014:	79fb      	ldrb	r3, [r7, #7]
 800f016:	2b08      	cmp	r3, #8
 800f018:	d9f0      	bls.n	800effc <DC_Effect_Stop_All+0xc>
	}
	if (Delete_All_Timers() == TM_OK) {
 800f01a:	f002 f9af 	bl	801137c <Delete_All_Timers>
 800f01e:	4603      	mov	r3, r0
 800f020:	2b00      	cmp	r3, #0
 800f022:	d101      	bne.n	800f028 <DC_Effect_Stop_All+0x38>
		return DC_SUCCESS;
 800f024:	2301      	movs	r3, #1
 800f026:	e000      	b.n	800f02a <DC_Effect_Stop_All+0x3a>
	} else {
		return DC_FAIL;
 800f028:	2300      	movs	r3, #0
	}
}
 800f02a:	4618      	mov	r0, r3
 800f02c:	3708      	adds	r7, #8
 800f02e:	46bd      	mov	sp, r7
 800f030:	bd80      	pop	{r7, pc}
 800f032:	bf00      	nop
 800f034:	20003be4 	.word	0x20003be4

0800f038 <DC_Reset>:
uint8_t DC_Reset(void) {
 800f038:	b580      	push	{r7, lr}
 800f03a:	af00      	add	r7, sp, #0
	//
	if (Delete_All_Timers() != TM_OK) {
 800f03c:	f002 f99e 	bl	801137c <Delete_All_Timers>
 800f040:	4603      	mov	r3, r0
 800f042:	2b00      	cmp	r3, #0
 800f044:	d001      	beq.n	800f04a <DC_Reset+0x12>
		return DC_FAIL;
 800f046:	2300      	movs	r3, #0
 800f048:	e008      	b.n	800f05c <DC_Reset+0x24>
	}
	//PB_Pool
	memset(PB_pool, 0, sizeof(PB_pool));  // 
 800f04a:	f44f 7219 	mov.w	r2, #612	@ 0x264
 800f04e:	2100      	movs	r1, #0
 800f050:	4803      	ldr	r0, [pc, #12]	@ (800f060 <DC_Reset+0x28>)
 800f052:	f003 fae2 	bl	801261a <memset>

	DC_Enable_Actuators();
 800f056:	f7ff ff83 	bl	800ef60 <DC_Enable_Actuators>
	return DC_SUCCESS;
 800f05a:	2301      	movs	r3, #1
}
 800f05c:	4618      	mov	r0, r3
 800f05e:	bd80      	pop	{r7, pc}
 800f060:	20003be4 	.word	0x20003be4

0800f064 <DC_Effect_Pause>:

//
uint8_t DC_Effect_Pause(void) {
 800f064:	b580      	push	{r7, lr}
 800f066:	af00      	add	r7, sp, #0
	DC_Effect_Status = DC_EFFECT_PAUSED;
 800f068:	4b06      	ldr	r3, [pc, #24]	@ (800f084 <DC_Effect_Pause+0x20>)
 800f06a:	2201      	movs	r2, #1
 800f06c:	701a      	strb	r2, [r3, #0]
	if (Pause_All_Timers() == TM_OK) {
 800f06e:	f002 f863 	bl	8011138 <Pause_All_Timers>
 800f072:	4603      	mov	r3, r0
 800f074:	2b00      	cmp	r3, #0
 800f076:	d101      	bne.n	800f07c <DC_Effect_Pause+0x18>
		return DC_SUCCESS;
 800f078:	2301      	movs	r3, #1
 800f07a:	e000      	b.n	800f07e <DC_Effect_Pause+0x1a>
	} else {
		return DC_FAIL;
 800f07c:	2300      	movs	r3, #0
	}

}
 800f07e:	4618      	mov	r0, r3
 800f080:	bd80      	pop	{r7, pc}
 800f082:	bf00      	nop
 800f084:	20003be1 	.word	0x20003be1

0800f088 <DC_Effect_Continue>:
//
uint8_t DC_Effect_Continue(void) {
 800f088:	b580      	push	{r7, lr}
 800f08a:	af00      	add	r7, sp, #0
	DC_Effect_Status = 0;
 800f08c:	4b06      	ldr	r3, [pc, #24]	@ (800f0a8 <DC_Effect_Continue+0x20>)
 800f08e:	2200      	movs	r2, #0
 800f090:	701a      	strb	r2, [r3, #0]
	if (Resume_All_Timers() == TM_OK) {
 800f092:	f002 f8d7 	bl	8011244 <Resume_All_Timers>
 800f096:	4603      	mov	r3, r0
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d101      	bne.n	800f0a0 <DC_Effect_Continue+0x18>
		return DC_SUCCESS;
 800f09c:	2301      	movs	r3, #1
 800f09e:	e000      	b.n	800f0a2 <DC_Effect_Continue+0x1a>
	} else {
		return DC_FAIL;
 800f0a0:	2300      	movs	r3, #0
	}
}
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	bd80      	pop	{r7, pc}
 800f0a6:	bf00      	nop
 800f0a8:	20003be1 	.word	0x20003be1

0800f0ac <OP_Effect_Start>:
 */

#include "global.h"

// 
uint8_t OP_Effect_Start(uint8_t index, uint8_t loop_count) {
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b084      	sub	sp, #16
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	460a      	mov	r2, r1
 800f0b6:	71fb      	strb	r3, [r7, #7]
 800f0b8:	4613      	mov	r3, r2
 800f0ba:	71bb      	strb	r3, [r7, #6]
	if (index == UNUSED_PB || index >= PB_POOL_ARRAY_SIZE ) {  //  index 
 800f0bc:	79fb      	ldrb	r3, [r7, #7]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d002      	beq.n	800f0c8 <OP_Effect_Start+0x1c>
 800f0c2:	79fb      	ldrb	r3, [r7, #7]
 800f0c4:	2b08      	cmp	r3, #8
 800f0c6:	d901      	bls.n	800f0cc <OP_Effect_Start+0x20>
		return OP_FAIL; // 
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	e03d      	b.n	800f148 <OP_Effect_Start+0x9c>
	}
	if(PB_pool[index - 1].effect_parameter.effect_PB_index
 800f0cc:	79fb      	ldrb	r3, [r7, #7]
 800f0ce:	1e5a      	subs	r2, r3, #1
 800f0d0:	491f      	ldr	r1, [pc, #124]	@ (800f150 <OP_Effect_Start+0xa4>)
 800f0d2:	4613      	mov	r3, r2
 800f0d4:	011b      	lsls	r3, r3, #4
 800f0d6:	4413      	add	r3, r2
 800f0d8:	009b      	lsls	r3, r3, #2
 800f0da:	440b      	add	r3, r1
 800f0dc:	3308      	adds	r3, #8
 800f0de:	781b      	ldrb	r3, [r3, #0]
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d101      	bne.n	800f0e8 <OP_Effect_Start+0x3c>
					== UNUSED_EFFECT_TYPE){
		return OP_FAIL; // 
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	e02f      	b.n	800f148 <OP_Effect_Start+0x9c>
	}
	uint8_t PB_Pool_Index = index - 1;
 800f0e8:	79fb      	ldrb	r3, [r7, #7]
 800f0ea:	3b01      	subs	r3, #1
 800f0ec:	73fb      	strb	r3, [r7, #15]
	if (PB_pool[PB_Pool_Index].effect_parameter.effect_PB_index != 0) {
 800f0ee:	7bfa      	ldrb	r2, [r7, #15]
 800f0f0:	4917      	ldr	r1, [pc, #92]	@ (800f150 <OP_Effect_Start+0xa4>)
 800f0f2:	4613      	mov	r3, r2
 800f0f4:	011b      	lsls	r3, r3, #4
 800f0f6:	4413      	add	r3, r2
 800f0f8:	009b      	lsls	r3, r3, #2
 800f0fa:	440b      	add	r3, r1
 800f0fc:	3308      	adds	r3, #8
 800f0fe:	781b      	ldrb	r3, [r3, #0]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d020      	beq.n	800f146 <OP_Effect_Start+0x9a>
		PB_pool[PB_Pool_Index].effect_state = EFFECT_RUNNING;
 800f104:	7bfa      	ldrb	r2, [r7, #15]
 800f106:	4912      	ldr	r1, [pc, #72]	@ (800f150 <OP_Effect_Start+0xa4>)
 800f108:	4613      	mov	r3, r2
 800f10a:	011b      	lsls	r3, r3, #4
 800f10c:	4413      	add	r3, r2
 800f10e:	009b      	lsls	r3, r3, #2
 800f110:	440b      	add	r3, r1
 800f112:	2201      	movs	r2, #1
 800f114:	701a      	strb	r2, [r3, #0]
		PB_pool[PB_Pool_Index].loop_count = loop_count;
 800f116:	7bfa      	ldrb	r2, [r7, #15]
 800f118:	490d      	ldr	r1, [pc, #52]	@ (800f150 <OP_Effect_Start+0xa4>)
 800f11a:	4613      	mov	r3, r2
 800f11c:	011b      	lsls	r3, r3, #4
 800f11e:	4413      	add	r3, r2
 800f120:	009b      	lsls	r3, r3, #2
 800f122:	440b      	add	r3, r1
 800f124:	3340      	adds	r3, #64	@ 0x40
 800f126:	79ba      	ldrb	r2, [r7, #6]
 800f128:	701a      	strb	r2, [r3, #0]

		Start_Timers(PB_pool[PB_Pool_Index].effect_parameter.effect_PB_index);
 800f12a:	7bfa      	ldrb	r2, [r7, #15]
 800f12c:	4908      	ldr	r1, [pc, #32]	@ (800f150 <OP_Effect_Start+0xa4>)
 800f12e:	4613      	mov	r3, r2
 800f130:	011b      	lsls	r3, r3, #4
 800f132:	4413      	add	r3, r2
 800f134:	009b      	lsls	r3, r3, #2
 800f136:	440b      	add	r3, r1
 800f138:	3308      	adds	r3, #8
 800f13a:	781b      	ldrb	r3, [r3, #0]
 800f13c:	4618      	mov	r0, r3
 800f13e:	f001 fef7 	bl	8010f30 <Start_Timers>

		return OP_SUCCESS;
 800f142:	2301      	movs	r3, #1
 800f144:	e000      	b.n	800f148 <OP_Effect_Start+0x9c>
	}
	return OP_FAIL;
 800f146:	2300      	movs	r3, #0

}
 800f148:	4618      	mov	r0, r3
 800f14a:	3710      	adds	r7, #16
 800f14c:	46bd      	mov	sp, r7
 800f14e:	bd80      	pop	{r7, pc}
 800f150:	20003be4 	.word	0x20003be4

0800f154 <OP_Effect_Start_Solo>:

uint8_t OP_Effect_Start_Solo(uint8_t index, uint8_t loop_count) {
 800f154:	b580      	push	{r7, lr}
 800f156:	b084      	sub	sp, #16
 800f158:	af00      	add	r7, sp, #0
 800f15a:	4603      	mov	r3, r0
 800f15c:	460a      	mov	r2, r1
 800f15e:	71fb      	strb	r3, [r7, #7]
 800f160:	4613      	mov	r3, r2
 800f162:	71bb      	strb	r3, [r7, #6]
	if (index == UNUSED_PB || index >= PB_POOL_ARRAY_SIZE ) {  //  index 
 800f164:	79fb      	ldrb	r3, [r7, #7]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d002      	beq.n	800f170 <OP_Effect_Start_Solo+0x1c>
 800f16a:	79fb      	ldrb	r3, [r7, #7]
 800f16c:	2b08      	cmp	r3, #8
 800f16e:	d901      	bls.n	800f174 <OP_Effect_Start_Solo+0x20>
			return OP_FAIL; // 
 800f170:	2300      	movs	r3, #0
 800f172:	e058      	b.n	800f226 <OP_Effect_Start_Solo+0xd2>
		}
		if(PB_pool[index - 1].effect_parameter.effect_PB_index
 800f174:	79fb      	ldrb	r3, [r7, #7]
 800f176:	1e5a      	subs	r2, r3, #1
 800f178:	492d      	ldr	r1, [pc, #180]	@ (800f230 <OP_Effect_Start_Solo+0xdc>)
 800f17a:	4613      	mov	r3, r2
 800f17c:	011b      	lsls	r3, r3, #4
 800f17e:	4413      	add	r3, r2
 800f180:	009b      	lsls	r3, r3, #2
 800f182:	440b      	add	r3, r1
 800f184:	3308      	adds	r3, #8
 800f186:	781b      	ldrb	r3, [r3, #0]
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d101      	bne.n	800f190 <OP_Effect_Start_Solo+0x3c>
						== UNUSED_EFFECT_TYPE){
			return OP_FAIL; // 
 800f18c:	2300      	movs	r3, #0
 800f18e:	e04a      	b.n	800f226 <OP_Effect_Start_Solo+0xd2>
		}
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 800f190:	2300      	movs	r3, #0
 800f192:	73fb      	strb	r3, [r7, #15]
 800f194:	e043      	b.n	800f21e <OP_Effect_Start_Solo+0xca>
		if (PB_pool[i].effect_parameter.effect_PB_index == index) { // 
 800f196:	7bfa      	ldrb	r2, [r7, #15]
 800f198:	4925      	ldr	r1, [pc, #148]	@ (800f230 <OP_Effect_Start_Solo+0xdc>)
 800f19a:	4613      	mov	r3, r2
 800f19c:	011b      	lsls	r3, r3, #4
 800f19e:	4413      	add	r3, r2
 800f1a0:	009b      	lsls	r3, r3, #2
 800f1a2:	440b      	add	r3, r1
 800f1a4:	3308      	adds	r3, #8
 800f1a6:	781b      	ldrb	r3, [r3, #0]
 800f1a8:	79fa      	ldrb	r2, [r7, #7]
 800f1aa:	429a      	cmp	r2, r3
 800f1ac:	d11f      	bne.n	800f1ee <OP_Effect_Start_Solo+0x9a>
			PB_pool[i].effect_state = EFFECT_RUNNING;
 800f1ae:	7bfa      	ldrb	r2, [r7, #15]
 800f1b0:	491f      	ldr	r1, [pc, #124]	@ (800f230 <OP_Effect_Start_Solo+0xdc>)
 800f1b2:	4613      	mov	r3, r2
 800f1b4:	011b      	lsls	r3, r3, #4
 800f1b6:	4413      	add	r3, r2
 800f1b8:	009b      	lsls	r3, r3, #2
 800f1ba:	440b      	add	r3, r1
 800f1bc:	2201      	movs	r2, #1
 800f1be:	701a      	strb	r2, [r3, #0]
			PB_pool[i].loop_count = loop_count;
 800f1c0:	7bfa      	ldrb	r2, [r7, #15]
 800f1c2:	491b      	ldr	r1, [pc, #108]	@ (800f230 <OP_Effect_Start_Solo+0xdc>)
 800f1c4:	4613      	mov	r3, r2
 800f1c6:	011b      	lsls	r3, r3, #4
 800f1c8:	4413      	add	r3, r2
 800f1ca:	009b      	lsls	r3, r3, #2
 800f1cc:	440b      	add	r3, r1
 800f1ce:	3340      	adds	r3, #64	@ 0x40
 800f1d0:	79ba      	ldrb	r2, [r7, #6]
 800f1d2:	701a      	strb	r2, [r3, #0]
			Start_Timers(PB_pool[i].effect_parameter.effect_PB_index);
 800f1d4:	7bfa      	ldrb	r2, [r7, #15]
 800f1d6:	4916      	ldr	r1, [pc, #88]	@ (800f230 <OP_Effect_Start_Solo+0xdc>)
 800f1d8:	4613      	mov	r3, r2
 800f1da:	011b      	lsls	r3, r3, #4
 800f1dc:	4413      	add	r3, r2
 800f1de:	009b      	lsls	r3, r3, #2
 800f1e0:	440b      	add	r3, r1
 800f1e2:	3308      	adds	r3, #8
 800f1e4:	781b      	ldrb	r3, [r3, #0]
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	f001 fea2 	bl	8010f30 <Start_Timers>
 800f1ec:	e014      	b.n	800f218 <OP_Effect_Start_Solo+0xc4>
			//
		} else {	//
			PB_pool[i].effect_state = EFFECT_STOPPED;
 800f1ee:	7bfa      	ldrb	r2, [r7, #15]
 800f1f0:	490f      	ldr	r1, [pc, #60]	@ (800f230 <OP_Effect_Start_Solo+0xdc>)
 800f1f2:	4613      	mov	r3, r2
 800f1f4:	011b      	lsls	r3, r3, #4
 800f1f6:	4413      	add	r3, r2
 800f1f8:	009b      	lsls	r3, r3, #2
 800f1fa:	440b      	add	r3, r1
 800f1fc:	2200      	movs	r2, #0
 800f1fe:	701a      	strb	r2, [r3, #0]
			Delete_Timer(PB_pool[i].effect_parameter.effect_PB_index);
 800f200:	7bfa      	ldrb	r2, [r7, #15]
 800f202:	490b      	ldr	r1, [pc, #44]	@ (800f230 <OP_Effect_Start_Solo+0xdc>)
 800f204:	4613      	mov	r3, r2
 800f206:	011b      	lsls	r3, r3, #4
 800f208:	4413      	add	r3, r2
 800f20a:	009b      	lsls	r3, r3, #2
 800f20c:	440b      	add	r3, r1
 800f20e:	3308      	adds	r3, #8
 800f210:	781b      	ldrb	r3, [r3, #0]
 800f212:	4618      	mov	r0, r3
 800f214:	f002 f966 	bl	80114e4 <Delete_Timer>
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 800f218:	7bfb      	ldrb	r3, [r7, #15]
 800f21a:	3301      	adds	r3, #1
 800f21c:	73fb      	strb	r3, [r7, #15]
 800f21e:	7bfb      	ldrb	r3, [r7, #15]
 800f220:	2b08      	cmp	r3, #8
 800f222:	d9b8      	bls.n	800f196 <OP_Effect_Start_Solo+0x42>
		}
	}
	return OP_SUCCESS;
 800f224:	2301      	movs	r3, #1
}
 800f226:	4618      	mov	r0, r3
 800f228:	3710      	adds	r7, #16
 800f22a:	46bd      	mov	sp, r7
 800f22c:	bd80      	pop	{r7, pc}
 800f22e:	bf00      	nop
 800f230:	20003be4 	.word	0x20003be4

0800f234 <OP_Effect_Stop>:

uint8_t OP_Effect_Stop(uint8_t index) {
 800f234:	b580      	push	{r7, lr}
 800f236:	b084      	sub	sp, #16
 800f238:	af00      	add	r7, sp, #0
 800f23a:	4603      	mov	r3, r0
 800f23c:	71fb      	strb	r3, [r7, #7]
	uint8_t PB_Pool_Index = index - 1;
 800f23e:	79fb      	ldrb	r3, [r7, #7]
 800f240:	3b01      	subs	r3, #1
 800f242:	73fb      	strb	r3, [r7, #15]
	if (PB_pool[PB_Pool_Index].effect_parameter.effect_PB_index != 0) {
 800f244:	7bfa      	ldrb	r2, [r7, #15]
 800f246:	4918      	ldr	r1, [pc, #96]	@ (800f2a8 <OP_Effect_Stop+0x74>)
 800f248:	4613      	mov	r3, r2
 800f24a:	011b      	lsls	r3, r3, #4
 800f24c:	4413      	add	r3, r2
 800f24e:	009b      	lsls	r3, r3, #2
 800f250:	440b      	add	r3, r1
 800f252:	3308      	adds	r3, #8
 800f254:	781b      	ldrb	r3, [r3, #0]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d020      	beq.n	800f29c <OP_Effect_Stop+0x68>
		Delete_Timer(PB_pool[PB_Pool_Index].effect_parameter.effect_PB_index);
 800f25a:	7bfa      	ldrb	r2, [r7, #15]
 800f25c:	4912      	ldr	r1, [pc, #72]	@ (800f2a8 <OP_Effect_Stop+0x74>)
 800f25e:	4613      	mov	r3, r2
 800f260:	011b      	lsls	r3, r3, #4
 800f262:	4413      	add	r3, r2
 800f264:	009b      	lsls	r3, r3, #2
 800f266:	440b      	add	r3, r1
 800f268:	3308      	adds	r3, #8
 800f26a:	781b      	ldrb	r3, [r3, #0]
 800f26c:	4618      	mov	r0, r3
 800f26e:	f002 f939 	bl	80114e4 <Delete_Timer>
		PB_pool[PB_Pool_Index].effect_state = EFFECT_STOPPED;
 800f272:	7bfa      	ldrb	r2, [r7, #15]
 800f274:	490c      	ldr	r1, [pc, #48]	@ (800f2a8 <OP_Effect_Stop+0x74>)
 800f276:	4613      	mov	r3, r2
 800f278:	011b      	lsls	r3, r3, #4
 800f27a:	4413      	add	r3, r2
 800f27c:	009b      	lsls	r3, r3, #2
 800f27e:	440b      	add	r3, r1
 800f280:	2200      	movs	r2, #0
 800f282:	701a      	strb	r2, [r3, #0]
		PB_pool[PB_Pool_Index].loop_count=0;
 800f284:	7bfa      	ldrb	r2, [r7, #15]
 800f286:	4908      	ldr	r1, [pc, #32]	@ (800f2a8 <OP_Effect_Stop+0x74>)
 800f288:	4613      	mov	r3, r2
 800f28a:	011b      	lsls	r3, r3, #4
 800f28c:	4413      	add	r3, r2
 800f28e:	009b      	lsls	r3, r3, #2
 800f290:	440b      	add	r3, r1
 800f292:	3340      	adds	r3, #64	@ 0x40
 800f294:	2200      	movs	r2, #0
 800f296:	701a      	strb	r2, [r3, #0]
		return OP_SUCCESS;
 800f298:	2301      	movs	r3, #1
 800f29a:	e000      	b.n	800f29e <OP_Effect_Stop+0x6a>
	}
	return OP_FAIL;
 800f29c:	2300      	movs	r3, #0
}
 800f29e:	4618      	mov	r0, r3
 800f2a0:	3710      	adds	r7, #16
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}
 800f2a6:	bf00      	nop
 800f2a8:	20003be4 	.word	0x20003be4

0800f2ac <Get_Available_RAM_Size>:
Effect PB_pool[PB_POOL_ARRAY_SIZE];

PM_Create_New_Effect_PB_Results_t PM_Create_New_Effect_PB_Results = {
				.index = 0, .result = PM_FAIL };

uint16_t Get_Available_RAM_Size() {
 800f2ac:	b480      	push	{r7}
 800f2ae:	af00      	add	r7, sp, #0
	return sizeof(PB_pool) - used_bytes; // 
 800f2b0:	4b04      	ldr	r3, [pc, #16]	@ (800f2c4 <Get_Available_RAM_Size+0x18>)
 800f2b2:	881b      	ldrh	r3, [r3, #0]
 800f2b4:	f5c3 7319 	rsb	r3, r3, #612	@ 0x264
 800f2b8:	b29b      	uxth	r3, r3
}
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	46bd      	mov	sp, r7
 800f2be:	bc80      	pop	{r7}
 800f2c0:	4770      	bx	lr
 800f2c2:	bf00      	nop
 800f2c4:	20003be2 	.word	0x20003be2

0800f2c8 <Create_New_Effect_PB>:

void Create_New_Effect_PB(Effect_TypeDef effect_type) {
 800f2c8:	b580      	push	{r7, lr}
 800f2ca:	b084      	sub	sp, #16
 800f2cc:	af00      	add	r7, sp, #0
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	73fb      	strb	r3, [r7, #15]
 800f2d6:	e0f7      	b.n	800f4c8 <Create_New_Effect_PB+0x200>
		// 
		if (PB_pool[i].effect_parameter.effect_PB_index == UNUSED_PB) { // 0
 800f2d8:	7bfa      	ldrb	r2, [r7, #15]
 800f2da:	4982      	ldr	r1, [pc, #520]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f2dc:	4613      	mov	r3, r2
 800f2de:	011b      	lsls	r3, r3, #4
 800f2e0:	4413      	add	r3, r2
 800f2e2:	009b      	lsls	r3, r3, #2
 800f2e4:	440b      	add	r3, r1
 800f2e6:	3308      	adds	r3, #8
 800f2e8:	781b      	ldrb	r3, [r3, #0]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	f040 80e9 	bne.w	800f4c2 <Create_New_Effect_PB+0x1fa>
			// 
			PB_pool[i].effect_parameter.effect_PB_index = i + 1; // 1
 800f2f0:	7bfa      	ldrb	r2, [r7, #15]
 800f2f2:	7bfb      	ldrb	r3, [r7, #15]
 800f2f4:	3301      	adds	r3, #1
 800f2f6:	b2d8      	uxtb	r0, r3
 800f2f8:	497a      	ldr	r1, [pc, #488]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f2fa:	4613      	mov	r3, r2
 800f2fc:	011b      	lsls	r3, r3, #4
 800f2fe:	4413      	add	r3, r2
 800f300:	009b      	lsls	r3, r3, #2
 800f302:	440b      	add	r3, r1
 800f304:	3308      	adds	r3, #8
 800f306:	4602      	mov	r2, r0
 800f308:	701a      	strb	r2, [r3, #0]
			PB_pool[i].effect_parameter.effect_type = effect_type;
 800f30a:	7bfa      	ldrb	r2, [r7, #15]
 800f30c:	4975      	ldr	r1, [pc, #468]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f30e:	4613      	mov	r3, r2
 800f310:	011b      	lsls	r3, r3, #4
 800f312:	4413      	add	r3, r2
 800f314:	009b      	lsls	r3, r3, #2
 800f316:	440b      	add	r3, r1
 800f318:	3309      	adds	r3, #9
 800f31a:	79fa      	ldrb	r2, [r7, #7]
 800f31c:	701a      	strb	r2, [r3, #0]
			PB_pool[i].effect_state = EFFECT_STOPPED;
 800f31e:	7bfa      	ldrb	r2, [r7, #15]
 800f320:	4970      	ldr	r1, [pc, #448]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f322:	4613      	mov	r3, r2
 800f324:	011b      	lsls	r3, r3, #4
 800f326:	4413      	add	r3, r2
 800f328:	009b      	lsls	r3, r3, #2
 800f32a:	440b      	add	r3, r1
 800f32c:	2200      	movs	r2, #0
 800f32e:	701a      	strb	r2, [r3, #0]
			PB_pool[i].time_step = 0;
 800f330:	7bfa      	ldrb	r2, [r7, #15]
 800f332:	496c      	ldr	r1, [pc, #432]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f334:	4613      	mov	r3, r2
 800f336:	011b      	lsls	r3, r3, #4
 800f338:	4413      	add	r3, r2
 800f33a:	009b      	lsls	r3, r3, #2
 800f33c:	440b      	add	r3, r1
 800f33e:	3304      	adds	r3, #4
 800f340:	2200      	movs	r2, #0
 800f342:	601a      	str	r2, [r3, #0]
			PB_pool[i].loop_count = 0;
 800f344:	7bfa      	ldrb	r2, [r7, #15]
 800f346:	4967      	ldr	r1, [pc, #412]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f348:	4613      	mov	r3, r2
 800f34a:	011b      	lsls	r3, r3, #4
 800f34c:	4413      	add	r3, r2
 800f34e:	009b      	lsls	r3, r3, #2
 800f350:	440b      	add	r3, r1
 800f352:	3340      	adds	r3, #64	@ 0x40
 800f354:	2200      	movs	r2, #0
 800f356:	701a      	strb	r2, [r3, #0]
			PB_pool[i].duration_timer_remaining_ticks = 0;
 800f358:	7bfa      	ldrb	r2, [r7, #15]
 800f35a:	4962      	ldr	r1, [pc, #392]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f35c:	4613      	mov	r3, r2
 800f35e:	011b      	lsls	r3, r3, #4
 800f360:	4413      	add	r3, r2
 800f362:	009b      	lsls	r3, r3, #2
 800f364:	440b      	add	r3, r1
 800f366:	3338      	adds	r3, #56	@ 0x38
 800f368:	2200      	movs	r2, #0
 800f36a:	601a      	str	r2, [r3, #0]
			PB_pool[i].sample_period_timer_remaining_ticks = 0;
 800f36c:	7bfa      	ldrb	r2, [r7, #15]
 800f36e:	495d      	ldr	r1, [pc, #372]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f370:	4613      	mov	r3, r2
 800f372:	011b      	lsls	r3, r3, #4
 800f374:	4413      	add	r3, r2
 800f376:	009b      	lsls	r3, r3, #2
 800f378:	440b      	add	r3, r1
 800f37a:	333c      	adds	r3, #60	@ 0x3c
 800f37c:	2200      	movs	r2, #0
 800f37e:	601a      	str	r2, [r3, #0]
			PB_pool[i].duration_timer = NULL;
 800f380:	7bfa      	ldrb	r2, [r7, #15]
 800f382:	4958      	ldr	r1, [pc, #352]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f384:	4613      	mov	r3, r2
 800f386:	011b      	lsls	r3, r3, #4
 800f388:	4413      	add	r3, r2
 800f38a:	009b      	lsls	r3, r3, #2
 800f38c:	440b      	add	r3, r1
 800f38e:	3330      	adds	r3, #48	@ 0x30
 800f390:	2200      	movs	r2, #0
 800f392:	601a      	str	r2, [r3, #0]
			PB_pool[i].sample_period_timer = NULL;
 800f394:	7bfa      	ldrb	r2, [r7, #15]
 800f396:	4953      	ldr	r1, [pc, #332]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f398:	4613      	mov	r3, r2
 800f39a:	011b      	lsls	r3, r3, #4
 800f39c:	4413      	add	r3, r2
 800f39e:	009b      	lsls	r3, r3, #2
 800f3a0:	440b      	add	r3, r1
 800f3a2:	3334      	adds	r3, #52	@ 0x34
 800f3a4:	2200      	movs	r2, #0
 800f3a6:	601a      	str	r2, [r3, #0]
			PB_pool[i].effect_parameter.duration = 0;
 800f3a8:	7bfa      	ldrb	r2, [r7, #15]
 800f3aa:	494e      	ldr	r1, [pc, #312]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f3ac:	4613      	mov	r3, r2
 800f3ae:	011b      	lsls	r3, r3, #4
 800f3b0:	4413      	add	r3, r2
 800f3b2:	009b      	lsls	r3, r3, #2
 800f3b4:	440b      	add	r3, r1
 800f3b6:	330a      	adds	r3, #10
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	801a      	strh	r2, [r3, #0]
			PB_pool[i].effect_parameter.trigger_repeat_interval = 0;
 800f3bc:	7bfa      	ldrb	r2, [r7, #15]
 800f3be:	4949      	ldr	r1, [pc, #292]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f3c0:	4613      	mov	r3, r2
 800f3c2:	011b      	lsls	r3, r3, #4
 800f3c4:	4413      	add	r3, r2
 800f3c6:	009b      	lsls	r3, r3, #2
 800f3c8:	440b      	add	r3, r1
 800f3ca:	330c      	adds	r3, #12
 800f3cc:	2200      	movs	r2, #0
 800f3ce:	701a      	strb	r2, [r3, #0]
			PB_pool[i].effect_parameter.sample_period = 0;
 800f3d0:	7bfa      	ldrb	r2, [r7, #15]
 800f3d2:	4944      	ldr	r1, [pc, #272]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f3d4:	4613      	mov	r3, r2
 800f3d6:	011b      	lsls	r3, r3, #4
 800f3d8:	4413      	add	r3, r2
 800f3da:	009b      	lsls	r3, r3, #2
 800f3dc:	440b      	add	r3, r1
 800f3de:	330d      	adds	r3, #13
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	701a      	strb	r2, [r3, #0]
			PB_pool[i].effect_parameter.gain = 0;
 800f3e4:	7bfa      	ldrb	r2, [r7, #15]
 800f3e6:	493f      	ldr	r1, [pc, #252]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f3e8:	4613      	mov	r3, r2
 800f3ea:	011b      	lsls	r3, r3, #4
 800f3ec:	4413      	add	r3, r2
 800f3ee:	009b      	lsls	r3, r3, #2
 800f3f0:	440b      	add	r3, r1
 800f3f2:	330e      	adds	r3, #14
 800f3f4:	2200      	movs	r2, #0
 800f3f6:	801a      	strh	r2, [r3, #0]
			PB_pool[i].effect_parameter.trigger_button = 0;
 800f3f8:	7bfa      	ldrb	r2, [r7, #15]
 800f3fa:	493a      	ldr	r1, [pc, #232]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f3fc:	4613      	mov	r3, r2
 800f3fe:	011b      	lsls	r3, r3, #4
 800f400:	4413      	add	r3, r2
 800f402:	009b      	lsls	r3, r3, #2
 800f404:	440b      	add	r3, r1
 800f406:	3310      	adds	r3, #16
 800f408:	2200      	movs	r2, #0
 800f40a:	701a      	strb	r2, [r3, #0]
			PB_pool[i].effect_parameter.axes_direction_enable = 0;
 800f40c:	7bfa      	ldrb	r2, [r7, #15]
 800f40e:	4935      	ldr	r1, [pc, #212]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f410:	4613      	mov	r3, r2
 800f412:	011b      	lsls	r3, r3, #4
 800f414:	4413      	add	r3, r2
 800f416:	009b      	lsls	r3, r3, #2
 800f418:	440b      	add	r3, r1
 800f41a:	3311      	adds	r3, #17
 800f41c:	2200      	movs	r2, #0
 800f41e:	701a      	strb	r2, [r3, #0]
			PB_pool[i].effect_parameter.direction_instance1 = 0;
 800f420:	7bfa      	ldrb	r2, [r7, #15]
 800f422:	4930      	ldr	r1, [pc, #192]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f424:	4613      	mov	r3, r2
 800f426:	011b      	lsls	r3, r3, #4
 800f428:	4413      	add	r3, r2
 800f42a:	009b      	lsls	r3, r3, #2
 800f42c:	440b      	add	r3, r1
 800f42e:	3312      	adds	r3, #18
 800f430:	2200      	movs	r2, #0
 800f432:	701a      	strb	r2, [r3, #0]
			PB_pool[i].effect_parameter.direction_instance2 = 0;
 800f434:	7bfa      	ldrb	r2, [r7, #15]
 800f436:	492b      	ldr	r1, [pc, #172]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f438:	4613      	mov	r3, r2
 800f43a:	011b      	lsls	r3, r3, #4
 800f43c:	4413      	add	r3, r2
 800f43e:	009b      	lsls	r3, r3, #2
 800f440:	440b      	add	r3, r1
 800f442:	3313      	adds	r3, #19
 800f444:	2200      	movs	r2, #0
 800f446:	701a      	strb	r2, [r3, #0]

			//  memset  parameters_array 
			memset(PB_pool[i].parameters_array, 0,
 800f448:	7bfa      	ldrb	r2, [r7, #15]
 800f44a:	4613      	mov	r3, r2
 800f44c:	011b      	lsls	r3, r3, #4
 800f44e:	4413      	add	r3, r2
 800f450:	009b      	lsls	r3, r3, #2
 800f452:	3310      	adds	r3, #16
 800f454:	4a23      	ldr	r2, [pc, #140]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f456:	4413      	add	r3, r2
 800f458:	3304      	adds	r3, #4
 800f45a:	221c      	movs	r2, #28
 800f45c:	2100      	movs	r1, #0
 800f45e:	4618      	mov	r0, r3
 800f460:	f003 f8db 	bl	801261a <memset>
							sizeof(PB_pool[i].parameters_array));

			for (uint8_t j = 0; j < MAX_TYPE_SPECIFIC_BLOCKS; j++) {
 800f464:	2300      	movs	r3, #0
 800f466:	73bb      	strb	r3, [r7, #14]
 800f468:	e013      	b.n	800f492 <Create_New_Effect_PB+0x1ca>
				PB_pool[i].parameters_array[j].type =
 800f46a:	7bf9      	ldrb	r1, [r7, #15]
 800f46c:	7bbb      	ldrb	r3, [r7, #14]
 800f46e:	481d      	ldr	r0, [pc, #116]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f470:	461a      	mov	r2, r3
 800f472:	00d2      	lsls	r2, r2, #3
 800f474:	1ad2      	subs	r2, r2, r3
 800f476:	0053      	lsls	r3, r2, #1
 800f478:	461a      	mov	r2, r3
 800f47a:	460b      	mov	r3, r1
 800f47c:	011b      	lsls	r3, r3, #4
 800f47e:	440b      	add	r3, r1
 800f480:	009b      	lsls	r3, r3, #2
 800f482:	4413      	add	r3, r2
 800f484:	4403      	add	r3, r0
 800f486:	3314      	adds	r3, #20
 800f488:	2200      	movs	r2, #0
 800f48a:	701a      	strb	r2, [r3, #0]
			for (uint8_t j = 0; j < MAX_TYPE_SPECIFIC_BLOCKS; j++) {
 800f48c:	7bbb      	ldrb	r3, [r7, #14]
 800f48e:	3301      	adds	r3, #1
 800f490:	73bb      	strb	r3, [r7, #14]
 800f492:	7bbb      	ldrb	r3, [r7, #14]
 800f494:	2b01      	cmp	r3, #1
 800f496:	d9e8      	bls.n	800f46a <Create_New_Effect_PB+0x1a2>
								UNUSED_TYPE_SPECIFIC_EFFECT_TYPE; // 
			}
			used_bytes += PB_SIZE;
 800f498:	4b13      	ldr	r3, [pc, #76]	@ (800f4e8 <Create_New_Effect_PB+0x220>)
 800f49a:	881b      	ldrh	r3, [r3, #0]
 800f49c:	3344      	adds	r3, #68	@ 0x44
 800f49e:	b29a      	uxth	r2, r3
 800f4a0:	4b11      	ldr	r3, [pc, #68]	@ (800f4e8 <Create_New_Effect_PB+0x220>)
 800f4a2:	801a      	strh	r2, [r3, #0]
			// 
			PM_Create_New_Effect_PB_Results.index =
							PB_pool[i].effect_parameter.effect_PB_index;
 800f4a4:	7bfa      	ldrb	r2, [r7, #15]
 800f4a6:	490f      	ldr	r1, [pc, #60]	@ (800f4e4 <Create_New_Effect_PB+0x21c>)
 800f4a8:	4613      	mov	r3, r2
 800f4aa:	011b      	lsls	r3, r3, #4
 800f4ac:	4413      	add	r3, r2
 800f4ae:	009b      	lsls	r3, r3, #2
 800f4b0:	440b      	add	r3, r1
 800f4b2:	3308      	adds	r3, #8
 800f4b4:	781a      	ldrb	r2, [r3, #0]
			PM_Create_New_Effect_PB_Results.index =
 800f4b6:	4b0d      	ldr	r3, [pc, #52]	@ (800f4ec <Create_New_Effect_PB+0x224>)
 800f4b8:	701a      	strb	r2, [r3, #0]
			PM_Create_New_Effect_PB_Results.result = BLOCK_LOAD_SUCCESS;
 800f4ba:	4b0c      	ldr	r3, [pc, #48]	@ (800f4ec <Create_New_Effect_PB+0x224>)
 800f4bc:	2201      	movs	r2, #1
 800f4be:	705a      	strb	r2, [r3, #1]
			return;
 800f4c0:	e00d      	b.n	800f4de <Create_New_Effect_PB+0x216>
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 800f4c2:	7bfb      	ldrb	r3, [r7, #15]
 800f4c4:	3301      	adds	r3, #1
 800f4c6:	73fb      	strb	r3, [r7, #15]
 800f4c8:	7bfb      	ldrb	r3, [r7, #15]
 800f4ca:	2b08      	cmp	r3, #8
 800f4cc:	f67f af04 	bls.w	800f2d8 <Create_New_Effect_PB+0x10>
		}
	}

	// 
	PM_Create_New_Effect_PB_Results.index = 0;
 800f4d0:	4b06      	ldr	r3, [pc, #24]	@ (800f4ec <Create_New_Effect_PB+0x224>)
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	701a      	strb	r2, [r3, #0]
	PM_Create_New_Effect_PB_Results.result = BLOCK_LOAD_FULL;
 800f4d6:	4b05      	ldr	r3, [pc, #20]	@ (800f4ec <Create_New_Effect_PB+0x224>)
 800f4d8:	2202      	movs	r2, #2
 800f4da:	705a      	strb	r2, [r3, #1]
	return;
 800f4dc:	bf00      	nop
}
 800f4de:	3710      	adds	r7, #16
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	bd80      	pop	{r7, pc}
 800f4e4:	20003be4 	.word	0x20003be4
 800f4e8:	20003be2 	.word	0x20003be2
 800f4ec:	20003e48 	.word	0x20003e48

0800f4f0 <Set_Effect_Parameter>:
				uint16_t duration,
				uint8_t trigger_repeat_interval,			//NOUSED
				uint8_t sample_period, uint16_t gain,
				uint8_t trigger_button,							//NOUSED
				uint8_t axes_direction_enable, uint8_t direction_instance1,
				uint8_t direction_instance2) {
 800f4f0:	b490      	push	{r4, r7}
 800f4f2:	b082      	sub	sp, #8
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	4604      	mov	r4, r0
 800f4f8:	4608      	mov	r0, r1
 800f4fa:	4611      	mov	r1, r2
 800f4fc:	461a      	mov	r2, r3
 800f4fe:	4623      	mov	r3, r4
 800f500:	71fb      	strb	r3, [r7, #7]
 800f502:	4603      	mov	r3, r0
 800f504:	71bb      	strb	r3, [r7, #6]
 800f506:	460b      	mov	r3, r1
 800f508:	80bb      	strh	r3, [r7, #4]
 800f50a:	4613      	mov	r3, r2
 800f50c:	70fb      	strb	r3, [r7, #3]
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 800f50e:	79fb      	ldrb	r3, [r7, #7]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d002      	beq.n	800f51a <Set_Effect_Parameter+0x2a>
 800f514:	79fb      	ldrb	r3, [r7, #7]
 800f516:	2b09      	cmp	r3, #9
 800f518:	d901      	bls.n	800f51e <Set_Effect_Parameter+0x2e>
		return PM_FAIL; // 
 800f51a:	2300      	movs	r3, #0
 800f51c:	e067      	b.n	800f5ee <Set_Effect_Parameter+0xfe>
	}
	index--;
 800f51e:	79fb      	ldrb	r3, [r7, #7]
 800f520:	3b01      	subs	r3, #1
 800f522:	71fb      	strb	r3, [r7, #7]
	PB_pool[index].effect_parameter.effect_type = effect_type; // 
 800f524:	79fa      	ldrb	r2, [r7, #7]
 800f526:	4934      	ldr	r1, [pc, #208]	@ (800f5f8 <Set_Effect_Parameter+0x108>)
 800f528:	4613      	mov	r3, r2
 800f52a:	011b      	lsls	r3, r3, #4
 800f52c:	4413      	add	r3, r2
 800f52e:	009b      	lsls	r3, r3, #2
 800f530:	440b      	add	r3, r1
 800f532:	3309      	adds	r3, #9
 800f534:	79ba      	ldrb	r2, [r7, #6]
 800f536:	701a      	strb	r2, [r3, #0]
	if(duration>DURATION_INFINITE){
 800f538:	88bb      	ldrh	r3, [r7, #4]
 800f53a:	f247 5231 	movw	r2, #30001	@ 0x7531
 800f53e:	4293      	cmp	r3, r2
 800f540:	d902      	bls.n	800f548 <Set_Effect_Parameter+0x58>
		duration=DURATION_INFINITE;
 800f542:	f247 5331 	movw	r3, #30001	@ 0x7531
 800f546:	80bb      	strh	r3, [r7, #4]
	}
	PB_pool[index].effect_parameter.duration = duration;
 800f548:	79fa      	ldrb	r2, [r7, #7]
 800f54a:	492b      	ldr	r1, [pc, #172]	@ (800f5f8 <Set_Effect_Parameter+0x108>)
 800f54c:	4613      	mov	r3, r2
 800f54e:	011b      	lsls	r3, r3, #4
 800f550:	4413      	add	r3, r2
 800f552:	009b      	lsls	r3, r3, #2
 800f554:	440b      	add	r3, r1
 800f556:	330a      	adds	r3, #10
 800f558:	88ba      	ldrh	r2, [r7, #4]
 800f55a:	801a      	strh	r2, [r3, #0]
	PB_pool[index].effect_parameter.trigger_repeat_interval =
 800f55c:	79fa      	ldrb	r2, [r7, #7]
 800f55e:	4926      	ldr	r1, [pc, #152]	@ (800f5f8 <Set_Effect_Parameter+0x108>)
 800f560:	4613      	mov	r3, r2
 800f562:	011b      	lsls	r3, r3, #4
 800f564:	4413      	add	r3, r2
 800f566:	009b      	lsls	r3, r3, #2
 800f568:	440b      	add	r3, r1
 800f56a:	330c      	adds	r3, #12
 800f56c:	78fa      	ldrb	r2, [r7, #3]
 800f56e:	701a      	strb	r2, [r3, #0]
					trigger_repeat_interval;
	PB_pool[index].effect_parameter.sample_period = sample_period;
 800f570:	79fa      	ldrb	r2, [r7, #7]
 800f572:	4921      	ldr	r1, [pc, #132]	@ (800f5f8 <Set_Effect_Parameter+0x108>)
 800f574:	4613      	mov	r3, r2
 800f576:	011b      	lsls	r3, r3, #4
 800f578:	4413      	add	r3, r2
 800f57a:	009b      	lsls	r3, r3, #2
 800f57c:	440b      	add	r3, r1
 800f57e:	330d      	adds	r3, #13
 800f580:	7c3a      	ldrb	r2, [r7, #16]
 800f582:	701a      	strb	r2, [r3, #0]
	PB_pool[index].effect_parameter.gain = gain;
 800f584:	79fa      	ldrb	r2, [r7, #7]
 800f586:	491c      	ldr	r1, [pc, #112]	@ (800f5f8 <Set_Effect_Parameter+0x108>)
 800f588:	4613      	mov	r3, r2
 800f58a:	011b      	lsls	r3, r3, #4
 800f58c:	4413      	add	r3, r2
 800f58e:	009b      	lsls	r3, r3, #2
 800f590:	440b      	add	r3, r1
 800f592:	330e      	adds	r3, #14
 800f594:	8aba      	ldrh	r2, [r7, #20]
 800f596:	801a      	strh	r2, [r3, #0]
	PB_pool[index].effect_parameter.trigger_button = trigger_button;
 800f598:	79fa      	ldrb	r2, [r7, #7]
 800f59a:	4917      	ldr	r1, [pc, #92]	@ (800f5f8 <Set_Effect_Parameter+0x108>)
 800f59c:	4613      	mov	r3, r2
 800f59e:	011b      	lsls	r3, r3, #4
 800f5a0:	4413      	add	r3, r2
 800f5a2:	009b      	lsls	r3, r3, #2
 800f5a4:	440b      	add	r3, r1
 800f5a6:	3310      	adds	r3, #16
 800f5a8:	7e3a      	ldrb	r2, [r7, #24]
 800f5aa:	701a      	strb	r2, [r3, #0]
	PB_pool[index].effect_parameter.axes_direction_enable =
 800f5ac:	79fa      	ldrb	r2, [r7, #7]
 800f5ae:	4912      	ldr	r1, [pc, #72]	@ (800f5f8 <Set_Effect_Parameter+0x108>)
 800f5b0:	4613      	mov	r3, r2
 800f5b2:	011b      	lsls	r3, r3, #4
 800f5b4:	4413      	add	r3, r2
 800f5b6:	009b      	lsls	r3, r3, #2
 800f5b8:	440b      	add	r3, r1
 800f5ba:	3311      	adds	r3, #17
 800f5bc:	7f3a      	ldrb	r2, [r7, #28]
 800f5be:	701a      	strb	r2, [r3, #0]
					axes_direction_enable;
	PB_pool[index].effect_parameter.direction_instance1 =
 800f5c0:	79fa      	ldrb	r2, [r7, #7]
 800f5c2:	490d      	ldr	r1, [pc, #52]	@ (800f5f8 <Set_Effect_Parameter+0x108>)
 800f5c4:	4613      	mov	r3, r2
 800f5c6:	011b      	lsls	r3, r3, #4
 800f5c8:	4413      	add	r3, r2
 800f5ca:	009b      	lsls	r3, r3, #2
 800f5cc:	440b      	add	r3, r1
 800f5ce:	3312      	adds	r3, #18
 800f5d0:	f897 2020 	ldrb.w	r2, [r7, #32]
 800f5d4:	701a      	strb	r2, [r3, #0]
					direction_instance1;
	PB_pool[index].effect_parameter.direction_instance2 =
 800f5d6:	79fa      	ldrb	r2, [r7, #7]
 800f5d8:	4907      	ldr	r1, [pc, #28]	@ (800f5f8 <Set_Effect_Parameter+0x108>)
 800f5da:	4613      	mov	r3, r2
 800f5dc:	011b      	lsls	r3, r3, #4
 800f5de:	4413      	add	r3, r2
 800f5e0:	009b      	lsls	r3, r3, #2
 800f5e2:	440b      	add	r3, r1
 800f5e4:	3313      	adds	r3, #19
 800f5e6:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800f5ea:	701a      	strb	r2, [r3, #0]
					direction_instance2;

	return PM_SUCCESS;
 800f5ec:	2301      	movs	r3, #1
}
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	3708      	adds	r7, #8
 800f5f2:	46bd      	mov	sp, r7
 800f5f4:	bc90      	pop	{r4, r7}
 800f5f6:	4770      	bx	lr
 800f5f8:	20003be4 	.word	0x20003be4

0800f5fc <Add_Constant_Force_PB>:
uint8_t Add_Constant_Force_PB(uint8_t index, int16_t magnitude) {
 800f5fc:	b480      	push	{r7}
 800f5fe:	b083      	sub	sp, #12
 800f600:	af00      	add	r7, sp, #0
 800f602:	4603      	mov	r3, r0
 800f604:	460a      	mov	r2, r1
 800f606:	71fb      	strb	r3, [r7, #7]
 800f608:	4613      	mov	r3, r2
 800f60a:	80bb      	strh	r3, [r7, #4]
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 800f60c:	79fb      	ldrb	r3, [r7, #7]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d002      	beq.n	800f618 <Add_Constant_Force_PB+0x1c>
 800f612:	79fb      	ldrb	r3, [r7, #7]
 800f614:	2b09      	cmp	r3, #9
 800f616:	d901      	bls.n	800f61c <Add_Constant_Force_PB+0x20>
		return PM_FAIL; // 
 800f618:	2300      	movs	r3, #0
 800f61a:	e024      	b.n	800f666 <Add_Constant_Force_PB+0x6a>
	}
	index--;
 800f61c:	79fb      	ldrb	r3, [r7, #7]
 800f61e:	3b01      	subs	r3, #1
 800f620:	71fb      	strb	r3, [r7, #7]
	if (PB_pool[index].effect_parameter.effect_PB_index
 800f622:	79fa      	ldrb	r2, [r7, #7]
 800f624:	4912      	ldr	r1, [pc, #72]	@ (800f670 <Add_Constant_Force_PB+0x74>)
 800f626:	4613      	mov	r3, r2
 800f628:	011b      	lsls	r3, r3, #4
 800f62a:	4413      	add	r3, r2
 800f62c:	009b      	lsls	r3, r3, #2
 800f62e:	440b      	add	r3, r1
 800f630:	3308      	adds	r3, #8
 800f632:	781b      	ldrb	r3, [r3, #0]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d101      	bne.n	800f63c <Add_Constant_Force_PB+0x40>
					== UNUSED_EFFECT_TYPE) {
		return PM_FAIL; // 
 800f638:	2300      	movs	r3, #0
 800f63a:	e014      	b.n	800f666 <Add_Constant_Force_PB+0x6a>
	}
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].type =
 800f63c:	79fa      	ldrb	r2, [r7, #7]
 800f63e:	490c      	ldr	r1, [pc, #48]	@ (800f670 <Add_Constant_Force_PB+0x74>)
 800f640:	4613      	mov	r3, r2
 800f642:	011b      	lsls	r3, r3, #4
 800f644:	4413      	add	r3, r2
 800f646:	009b      	lsls	r3, r3, #2
 800f648:	440b      	add	r3, r1
 800f64a:	3314      	adds	r3, #20
 800f64c:	2203      	movs	r2, #3
 800f64e:	701a      	strb	r2, [r3, #0]
					Constant_Force;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.constant_force_parameters.magnitude =
 800f650:	79fa      	ldrb	r2, [r7, #7]
 800f652:	4907      	ldr	r1, [pc, #28]	@ (800f670 <Add_Constant_Force_PB+0x74>)
 800f654:	4613      	mov	r3, r2
 800f656:	011b      	lsls	r3, r3, #4
 800f658:	4413      	add	r3, r2
 800f65a:	009b      	lsls	r3, r3, #2
 800f65c:	440b      	add	r3, r1
 800f65e:	3316      	adds	r3, #22
 800f660:	88ba      	ldrh	r2, [r7, #4]
 800f662:	801a      	strh	r2, [r3, #0]
					magnitude;
	return PM_SUCCESS;
 800f664:	2301      	movs	r3, #1
}
 800f666:	4618      	mov	r0, r3
 800f668:	370c      	adds	r7, #12
 800f66a:	46bd      	mov	sp, r7
 800f66c:	bc80      	pop	{r7}
 800f66e:	4770      	bx	lr
 800f670:	20003be4 	.word	0x20003be4

0800f674 <Add_Ramp_Force_PB>:
uint8_t Add_Ramp_Force_PB(uint8_t index, uint16_t ramp_start,uint16_t ramp_end) {
 800f674:	b480      	push	{r7}
 800f676:	b083      	sub	sp, #12
 800f678:	af00      	add	r7, sp, #0
 800f67a:	4603      	mov	r3, r0
 800f67c:	71fb      	strb	r3, [r7, #7]
 800f67e:	460b      	mov	r3, r1
 800f680:	80bb      	strh	r3, [r7, #4]
 800f682:	4613      	mov	r3, r2
 800f684:	807b      	strh	r3, [r7, #2]
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 800f686:	79fb      	ldrb	r3, [r7, #7]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d002      	beq.n	800f692 <Add_Ramp_Force_PB+0x1e>
 800f68c:	79fb      	ldrb	r3, [r7, #7]
 800f68e:	2b09      	cmp	r3, #9
 800f690:	d901      	bls.n	800f696 <Add_Ramp_Force_PB+0x22>
		return PM_FAIL; // 
 800f692:	2300      	movs	r3, #0
 800f694:	e02e      	b.n	800f6f4 <Add_Ramp_Force_PB+0x80>
	}
	index--;
 800f696:	79fb      	ldrb	r3, [r7, #7]
 800f698:	3b01      	subs	r3, #1
 800f69a:	71fb      	strb	r3, [r7, #7]
	if (PB_pool[index].effect_parameter.effect_PB_index
 800f69c:	79fa      	ldrb	r2, [r7, #7]
 800f69e:	4918      	ldr	r1, [pc, #96]	@ (800f700 <Add_Ramp_Force_PB+0x8c>)
 800f6a0:	4613      	mov	r3, r2
 800f6a2:	011b      	lsls	r3, r3, #4
 800f6a4:	4413      	add	r3, r2
 800f6a6:	009b      	lsls	r3, r3, #2
 800f6a8:	440b      	add	r3, r1
 800f6aa:	3308      	adds	r3, #8
 800f6ac:	781b      	ldrb	r3, [r3, #0]
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d101      	bne.n	800f6b6 <Add_Ramp_Force_PB+0x42>
					== UNUSED_EFFECT_TYPE) {
		return PM_FAIL; // 
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	e01e      	b.n	800f6f4 <Add_Ramp_Force_PB+0x80>
	}
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].type =
 800f6b6:	79fa      	ldrb	r2, [r7, #7]
 800f6b8:	4911      	ldr	r1, [pc, #68]	@ (800f700 <Add_Ramp_Force_PB+0x8c>)
 800f6ba:	4613      	mov	r3, r2
 800f6bc:	011b      	lsls	r3, r3, #4
 800f6be:	4413      	add	r3, r2
 800f6c0:	009b      	lsls	r3, r3, #2
 800f6c2:	440b      	add	r3, r1
 800f6c4:	3314      	adds	r3, #20
 800f6c6:	2205      	movs	r2, #5
 800f6c8:	701a      	strb	r2, [r3, #0]
					Ramp_Force;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.ramp_force_parameters.ramp_start =
 800f6ca:	79fa      	ldrb	r2, [r7, #7]
 800f6cc:	490c      	ldr	r1, [pc, #48]	@ (800f700 <Add_Ramp_Force_PB+0x8c>)
 800f6ce:	4613      	mov	r3, r2
 800f6d0:	011b      	lsls	r3, r3, #4
 800f6d2:	4413      	add	r3, r2
 800f6d4:	009b      	lsls	r3, r3, #2
 800f6d6:	440b      	add	r3, r1
 800f6d8:	3316      	adds	r3, #22
 800f6da:	88ba      	ldrh	r2, [r7, #4]
 800f6dc:	801a      	strh	r2, [r3, #0]
					ramp_start;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.ramp_force_parameters.ramp_end =
 800f6de:	79fa      	ldrb	r2, [r7, #7]
 800f6e0:	4907      	ldr	r1, [pc, #28]	@ (800f700 <Add_Ramp_Force_PB+0x8c>)
 800f6e2:	4613      	mov	r3, r2
 800f6e4:	011b      	lsls	r3, r3, #4
 800f6e6:	4413      	add	r3, r2
 800f6e8:	009b      	lsls	r3, r3, #2
 800f6ea:	440b      	add	r3, r1
 800f6ec:	3318      	adds	r3, #24
 800f6ee:	887a      	ldrh	r2, [r7, #2]
 800f6f0:	801a      	strh	r2, [r3, #0]
					ramp_end;
	return PM_SUCCESS;
 800f6f2:	2301      	movs	r3, #1
}
 800f6f4:	4618      	mov	r0, r3
 800f6f6:	370c      	adds	r7, #12
 800f6f8:	46bd      	mov	sp, r7
 800f6fa:	bc80      	pop	{r7}
 800f6fc:	4770      	bx	lr
 800f6fe:	bf00      	nop
 800f700:	20003be4 	.word	0x20003be4

0800f704 <Add_Envelope_PB>:
uint8_t Add_Envelope_PB(uint8_t index, uint8_t attack_level, uint8_t fade_level,
				uint8_t attack_time, uint8_t fade_time) {
 800f704:	b490      	push	{r4, r7}
 800f706:	b082      	sub	sp, #8
 800f708:	af00      	add	r7, sp, #0
 800f70a:	4604      	mov	r4, r0
 800f70c:	4608      	mov	r0, r1
 800f70e:	4611      	mov	r1, r2
 800f710:	461a      	mov	r2, r3
 800f712:	4623      	mov	r3, r4
 800f714:	71fb      	strb	r3, [r7, #7]
 800f716:	4603      	mov	r3, r0
 800f718:	71bb      	strb	r3, [r7, #6]
 800f71a:	460b      	mov	r3, r1
 800f71c:	717b      	strb	r3, [r7, #5]
 800f71e:	4613      	mov	r3, r2
 800f720:	713b      	strb	r3, [r7, #4]
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 800f722:	79fb      	ldrb	r3, [r7, #7]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d002      	beq.n	800f72e <Add_Envelope_PB+0x2a>
 800f728:	79fb      	ldrb	r3, [r7, #7]
 800f72a:	2b09      	cmp	r3, #9
 800f72c:	d901      	bls.n	800f732 <Add_Envelope_PB+0x2e>
		return PM_FAIL; // 
 800f72e:	2300      	movs	r3, #0
 800f730:	e042      	b.n	800f7b8 <Add_Envelope_PB+0xb4>
	}
	index--;
 800f732:	79fb      	ldrb	r3, [r7, #7]
 800f734:	3b01      	subs	r3, #1
 800f736:	71fb      	strb	r3, [r7, #7]
	if (PB_pool[index].effect_parameter.effect_PB_index
 800f738:	79fa      	ldrb	r2, [r7, #7]
 800f73a:	4922      	ldr	r1, [pc, #136]	@ (800f7c4 <Add_Envelope_PB+0xc0>)
 800f73c:	4613      	mov	r3, r2
 800f73e:	011b      	lsls	r3, r3, #4
 800f740:	4413      	add	r3, r2
 800f742:	009b      	lsls	r3, r3, #2
 800f744:	440b      	add	r3, r1
 800f746:	3308      	adds	r3, #8
 800f748:	781b      	ldrb	r3, [r3, #0]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d101      	bne.n	800f752 <Add_Envelope_PB+0x4e>
					== UNUSED_EFFECT_TYPE) {
		return PM_FAIL; // 
 800f74e:	2300      	movs	r3, #0
 800f750:	e032      	b.n	800f7b8 <Add_Envelope_PB+0xb4>
	}
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_2].type =
 800f752:	79fa      	ldrb	r2, [r7, #7]
 800f754:	491b      	ldr	r1, [pc, #108]	@ (800f7c4 <Add_Envelope_PB+0xc0>)
 800f756:	4613      	mov	r3, r2
 800f758:	011b      	lsls	r3, r3, #4
 800f75a:	4413      	add	r3, r2
 800f75c:	009b      	lsls	r3, r3, #2
 800f75e:	440b      	add	r3, r1
 800f760:	3322      	adds	r3, #34	@ 0x22
 800f762:	2201      	movs	r2, #1
 800f764:	701a      	strb	r2, [r3, #0]
					Envelope;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_2].Parameters.envelope_parameters.attack_level =
 800f766:	79fa      	ldrb	r2, [r7, #7]
 800f768:	4916      	ldr	r1, [pc, #88]	@ (800f7c4 <Add_Envelope_PB+0xc0>)
 800f76a:	4613      	mov	r3, r2
 800f76c:	011b      	lsls	r3, r3, #4
 800f76e:	4413      	add	r3, r2
 800f770:	009b      	lsls	r3, r3, #2
 800f772:	440b      	add	r3, r1
 800f774:	3324      	adds	r3, #36	@ 0x24
 800f776:	79ba      	ldrb	r2, [r7, #6]
 800f778:	701a      	strb	r2, [r3, #0]
					attack_level;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_2].Parameters.envelope_parameters.fade_level =
 800f77a:	79fa      	ldrb	r2, [r7, #7]
 800f77c:	4911      	ldr	r1, [pc, #68]	@ (800f7c4 <Add_Envelope_PB+0xc0>)
 800f77e:	4613      	mov	r3, r2
 800f780:	011b      	lsls	r3, r3, #4
 800f782:	4413      	add	r3, r2
 800f784:	009b      	lsls	r3, r3, #2
 800f786:	440b      	add	r3, r1
 800f788:	3325      	adds	r3, #37	@ 0x25
 800f78a:	797a      	ldrb	r2, [r7, #5]
 800f78c:	701a      	strb	r2, [r3, #0]
					fade_level;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_2].Parameters.envelope_parameters.attack_time =
 800f78e:	79fa      	ldrb	r2, [r7, #7]
 800f790:	490c      	ldr	r1, [pc, #48]	@ (800f7c4 <Add_Envelope_PB+0xc0>)
 800f792:	4613      	mov	r3, r2
 800f794:	011b      	lsls	r3, r3, #4
 800f796:	4413      	add	r3, r2
 800f798:	009b      	lsls	r3, r3, #2
 800f79a:	440b      	add	r3, r1
 800f79c:	3326      	adds	r3, #38	@ 0x26
 800f79e:	793a      	ldrb	r2, [r7, #4]
 800f7a0:	701a      	strb	r2, [r3, #0]
					attack_time;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_2].Parameters.envelope_parameters.fade_time =
 800f7a2:	79fa      	ldrb	r2, [r7, #7]
 800f7a4:	4907      	ldr	r1, [pc, #28]	@ (800f7c4 <Add_Envelope_PB+0xc0>)
 800f7a6:	4613      	mov	r3, r2
 800f7a8:	011b      	lsls	r3, r3, #4
 800f7aa:	4413      	add	r3, r2
 800f7ac:	009b      	lsls	r3, r3, #2
 800f7ae:	440b      	add	r3, r1
 800f7b0:	3327      	adds	r3, #39	@ 0x27
 800f7b2:	7c3a      	ldrb	r2, [r7, #16]
 800f7b4:	701a      	strb	r2, [r3, #0]
					fade_time;
	return PM_SUCCESS;
 800f7b6:	2301      	movs	r3, #1
}
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	3708      	adds	r7, #8
 800f7bc:	46bd      	mov	sp, r7
 800f7be:	bc90      	pop	{r4, r7}
 800f7c0:	4770      	bx	lr
 800f7c2:	bf00      	nop
 800f7c4:	20003be4 	.word	0x20003be4

0800f7c8 <Add_Periodic_PB>:
uint8_t Add_Periodic_PB(uint8_t index, uint8_t phase, uint16_t magnitude,
				int16_t offset, uint16_t period) {
 800f7c8:	b490      	push	{r4, r7}
 800f7ca:	b082      	sub	sp, #8
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	4604      	mov	r4, r0
 800f7d0:	4608      	mov	r0, r1
 800f7d2:	4611      	mov	r1, r2
 800f7d4:	461a      	mov	r2, r3
 800f7d6:	4623      	mov	r3, r4
 800f7d8:	71fb      	strb	r3, [r7, #7]
 800f7da:	4603      	mov	r3, r0
 800f7dc:	71bb      	strb	r3, [r7, #6]
 800f7de:	460b      	mov	r3, r1
 800f7e0:	80bb      	strh	r3, [r7, #4]
 800f7e2:	4613      	mov	r3, r2
 800f7e4:	807b      	strh	r3, [r7, #2]
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 800f7e6:	79fb      	ldrb	r3, [r7, #7]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d002      	beq.n	800f7f2 <Add_Periodic_PB+0x2a>
 800f7ec:	79fb      	ldrb	r3, [r7, #7]
 800f7ee:	2b09      	cmp	r3, #9
 800f7f0:	d901      	bls.n	800f7f6 <Add_Periodic_PB+0x2e>
		return PM_FAIL; // 
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	e042      	b.n	800f87c <Add_Periodic_PB+0xb4>
	}
	index--;
 800f7f6:	79fb      	ldrb	r3, [r7, #7]
 800f7f8:	3b01      	subs	r3, #1
 800f7fa:	71fb      	strb	r3, [r7, #7]
	if (PB_pool[index].effect_parameter.effect_PB_index
 800f7fc:	79fa      	ldrb	r2, [r7, #7]
 800f7fe:	4922      	ldr	r1, [pc, #136]	@ (800f888 <Add_Periodic_PB+0xc0>)
 800f800:	4613      	mov	r3, r2
 800f802:	011b      	lsls	r3, r3, #4
 800f804:	4413      	add	r3, r2
 800f806:	009b      	lsls	r3, r3, #2
 800f808:	440b      	add	r3, r1
 800f80a:	3308      	adds	r3, #8
 800f80c:	781b      	ldrb	r3, [r3, #0]
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d101      	bne.n	800f816 <Add_Periodic_PB+0x4e>
					== UNUSED_EFFECT_TYPE) {
		return PM_FAIL; // 
 800f812:	2300      	movs	r3, #0
 800f814:	e032      	b.n	800f87c <Add_Periodic_PB+0xb4>
	}
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].type =
 800f816:	79fa      	ldrb	r2, [r7, #7]
 800f818:	491b      	ldr	r1, [pc, #108]	@ (800f888 <Add_Periodic_PB+0xc0>)
 800f81a:	4613      	mov	r3, r2
 800f81c:	011b      	lsls	r3, r3, #4
 800f81e:	4413      	add	r3, r2
 800f820:	009b      	lsls	r3, r3, #2
 800f822:	440b      	add	r3, r1
 800f824:	3314      	adds	r3, #20
 800f826:	2204      	movs	r2, #4
 800f828:	701a      	strb	r2, [r3, #0]
					Periodic;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.phase =
 800f82a:	79fa      	ldrb	r2, [r7, #7]
 800f82c:	4916      	ldr	r1, [pc, #88]	@ (800f888 <Add_Periodic_PB+0xc0>)
 800f82e:	4613      	mov	r3, r2
 800f830:	011b      	lsls	r3, r3, #4
 800f832:	4413      	add	r3, r2
 800f834:	009b      	lsls	r3, r3, #2
 800f836:	440b      	add	r3, r1
 800f838:	3316      	adds	r3, #22
 800f83a:	79ba      	ldrb	r2, [r7, #6]
 800f83c:	701a      	strb	r2, [r3, #0]
					phase;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude =
 800f83e:	79fa      	ldrb	r2, [r7, #7]
 800f840:	4911      	ldr	r1, [pc, #68]	@ (800f888 <Add_Periodic_PB+0xc0>)
 800f842:	4613      	mov	r3, r2
 800f844:	011b      	lsls	r3, r3, #4
 800f846:	4413      	add	r3, r2
 800f848:	009b      	lsls	r3, r3, #2
 800f84a:	440b      	add	r3, r1
 800f84c:	3318      	adds	r3, #24
 800f84e:	88ba      	ldrh	r2, [r7, #4]
 800f850:	801a      	strh	r2, [r3, #0]
					magnitude;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.offset =
 800f852:	79fa      	ldrb	r2, [r7, #7]
 800f854:	490c      	ldr	r1, [pc, #48]	@ (800f888 <Add_Periodic_PB+0xc0>)
 800f856:	4613      	mov	r3, r2
 800f858:	011b      	lsls	r3, r3, #4
 800f85a:	4413      	add	r3, r2
 800f85c:	009b      	lsls	r3, r3, #2
 800f85e:	440b      	add	r3, r1
 800f860:	331a      	adds	r3, #26
 800f862:	887a      	ldrh	r2, [r7, #2]
 800f864:	801a      	strh	r2, [r3, #0]
					offset;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period =
 800f866:	79fa      	ldrb	r2, [r7, #7]
 800f868:	4907      	ldr	r1, [pc, #28]	@ (800f888 <Add_Periodic_PB+0xc0>)
 800f86a:	4613      	mov	r3, r2
 800f86c:	011b      	lsls	r3, r3, #4
 800f86e:	4413      	add	r3, r2
 800f870:	009b      	lsls	r3, r3, #2
 800f872:	440b      	add	r3, r1
 800f874:	331c      	adds	r3, #28
 800f876:	8a3a      	ldrh	r2, [r7, #16]
 800f878:	801a      	strh	r2, [r3, #0]
					period;
	return PM_SUCCESS;
 800f87a:	2301      	movs	r3, #1
}
 800f87c:	4618      	mov	r0, r3
 800f87e:	3708      	adds	r7, #8
 800f880:	46bd      	mov	sp, r7
 800f882:	bc90      	pop	{r4, r7}
 800f884:	4770      	bx	lr
 800f886:	bf00      	nop
 800f888:	20003be4 	.word	0x20003be4

0800f88c <Add_Condition_PB>:
uint8_t Add_Condition_PB(uint8_t index, int16_t center_point_offset,
				int16_t positive_coefficient, int16_t negative_coefficient,
				uint16_t positive_saturation, uint16_t negative_saturation,
				uint16_t dead_band) {
 800f88c:	b490      	push	{r4, r7}
 800f88e:	b082      	sub	sp, #8
 800f890:	af00      	add	r7, sp, #0
 800f892:	4604      	mov	r4, r0
 800f894:	4608      	mov	r0, r1
 800f896:	4611      	mov	r1, r2
 800f898:	461a      	mov	r2, r3
 800f89a:	4623      	mov	r3, r4
 800f89c:	71fb      	strb	r3, [r7, #7]
 800f89e:	4603      	mov	r3, r0
 800f8a0:	80bb      	strh	r3, [r7, #4]
 800f8a2:	460b      	mov	r3, r1
 800f8a4:	807b      	strh	r3, [r7, #2]
 800f8a6:	4613      	mov	r3, r2
 800f8a8:	803b      	strh	r3, [r7, #0]
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 800f8aa:	79fb      	ldrb	r3, [r7, #7]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d002      	beq.n	800f8b6 <Add_Condition_PB+0x2a>
 800f8b0:	79fb      	ldrb	r3, [r7, #7]
 800f8b2:	2b09      	cmp	r3, #9
 800f8b4:	d901      	bls.n	800f8ba <Add_Condition_PB+0x2e>
		return PM_FAIL; // 
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	e056      	b.n	800f968 <Add_Condition_PB+0xdc>
	}
	index--;
 800f8ba:	79fb      	ldrb	r3, [r7, #7]
 800f8bc:	3b01      	subs	r3, #1
 800f8be:	71fb      	strb	r3, [r7, #7]
	if (PB_pool[index].effect_parameter.effect_PB_index
 800f8c0:	79fa      	ldrb	r2, [r7, #7]
 800f8c2:	492c      	ldr	r1, [pc, #176]	@ (800f974 <Add_Condition_PB+0xe8>)
 800f8c4:	4613      	mov	r3, r2
 800f8c6:	011b      	lsls	r3, r3, #4
 800f8c8:	4413      	add	r3, r2
 800f8ca:	009b      	lsls	r3, r3, #2
 800f8cc:	440b      	add	r3, r1
 800f8ce:	3308      	adds	r3, #8
 800f8d0:	781b      	ldrb	r3, [r3, #0]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d101      	bne.n	800f8da <Add_Condition_PB+0x4e>
					== UNUSED_EFFECT_TYPE) {
		return PM_FAIL; // 
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	e046      	b.n	800f968 <Add_Condition_PB+0xdc>
	}
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].type =
 800f8da:	79fa      	ldrb	r2, [r7, #7]
 800f8dc:	4925      	ldr	r1, [pc, #148]	@ (800f974 <Add_Condition_PB+0xe8>)
 800f8de:	4613      	mov	r3, r2
 800f8e0:	011b      	lsls	r3, r3, #4
 800f8e2:	4413      	add	r3, r2
 800f8e4:	009b      	lsls	r3, r3, #2
 800f8e6:	440b      	add	r3, r1
 800f8e8:	3314      	adds	r3, #20
 800f8ea:	2202      	movs	r2, #2
 800f8ec:	701a      	strb	r2, [r3, #0]
					Condition;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.center_point_offset =
 800f8ee:	79fa      	ldrb	r2, [r7, #7]
 800f8f0:	4920      	ldr	r1, [pc, #128]	@ (800f974 <Add_Condition_PB+0xe8>)
 800f8f2:	4613      	mov	r3, r2
 800f8f4:	011b      	lsls	r3, r3, #4
 800f8f6:	4413      	add	r3, r2
 800f8f8:	009b      	lsls	r3, r3, #2
 800f8fa:	440b      	add	r3, r1
 800f8fc:	3316      	adds	r3, #22
 800f8fe:	88ba      	ldrh	r2, [r7, #4]
 800f900:	801a      	strh	r2, [r3, #0]
					center_point_offset;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_coefficient =
 800f902:	79fa      	ldrb	r2, [r7, #7]
 800f904:	491b      	ldr	r1, [pc, #108]	@ (800f974 <Add_Condition_PB+0xe8>)
 800f906:	4613      	mov	r3, r2
 800f908:	011b      	lsls	r3, r3, #4
 800f90a:	4413      	add	r3, r2
 800f90c:	009b      	lsls	r3, r3, #2
 800f90e:	440b      	add	r3, r1
 800f910:	3318      	adds	r3, #24
 800f912:	887a      	ldrh	r2, [r7, #2]
 800f914:	801a      	strh	r2, [r3, #0]
					positive_coefficient;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_coefficient =
 800f916:	79fa      	ldrb	r2, [r7, #7]
 800f918:	4916      	ldr	r1, [pc, #88]	@ (800f974 <Add_Condition_PB+0xe8>)
 800f91a:	4613      	mov	r3, r2
 800f91c:	011b      	lsls	r3, r3, #4
 800f91e:	4413      	add	r3, r2
 800f920:	009b      	lsls	r3, r3, #2
 800f922:	440b      	add	r3, r1
 800f924:	331a      	adds	r3, #26
 800f926:	883a      	ldrh	r2, [r7, #0]
 800f928:	801a      	strh	r2, [r3, #0]
					negative_coefficient;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_saturation =
 800f92a:	79fa      	ldrb	r2, [r7, #7]
 800f92c:	4911      	ldr	r1, [pc, #68]	@ (800f974 <Add_Condition_PB+0xe8>)
 800f92e:	4613      	mov	r3, r2
 800f930:	011b      	lsls	r3, r3, #4
 800f932:	4413      	add	r3, r2
 800f934:	009b      	lsls	r3, r3, #2
 800f936:	440b      	add	r3, r1
 800f938:	331c      	adds	r3, #28
 800f93a:	8a3a      	ldrh	r2, [r7, #16]
 800f93c:	801a      	strh	r2, [r3, #0]
					positive_saturation;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation =
 800f93e:	79fa      	ldrb	r2, [r7, #7]
 800f940:	490c      	ldr	r1, [pc, #48]	@ (800f974 <Add_Condition_PB+0xe8>)
 800f942:	4613      	mov	r3, r2
 800f944:	011b      	lsls	r3, r3, #4
 800f946:	4413      	add	r3, r2
 800f948:	009b      	lsls	r3, r3, #2
 800f94a:	440b      	add	r3, r1
 800f94c:	331e      	adds	r3, #30
 800f94e:	8aba      	ldrh	r2, [r7, #20]
 800f950:	801a      	strh	r2, [r3, #0]
					negative_saturation;
	PB_pool[index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.dead_band =
 800f952:	79fa      	ldrb	r2, [r7, #7]
 800f954:	4907      	ldr	r1, [pc, #28]	@ (800f974 <Add_Condition_PB+0xe8>)
 800f956:	4613      	mov	r3, r2
 800f958:	011b      	lsls	r3, r3, #4
 800f95a:	4413      	add	r3, r2
 800f95c:	009b      	lsls	r3, r3, #2
 800f95e:	440b      	add	r3, r1
 800f960:	3320      	adds	r3, #32
 800f962:	8b3a      	ldrh	r2, [r7, #24]
 800f964:	801a      	strh	r2, [r3, #0]
					dead_band;
	return PM_SUCCESS;
 800f966:	2301      	movs	r3, #1
}
 800f968:	4618      	mov	r0, r3
 800f96a:	3708      	adds	r7, #8
 800f96c:	46bd      	mov	sp, r7
 800f96e:	bc90      	pop	{r4, r7}
 800f970:	4770      	bx	lr
 800f972:	bf00      	nop
 800f974:	20003be4 	.word	0x20003be4

0800f978 <Free_Effect_PB>:
/**
 * @brief 
 * @param index 
 * @return PM_FAIL  PM_SUCCESS 
 */
uint8_t Free_Effect_PB(uint8_t index) {
 800f978:	b580      	push	{r7, lr}
 800f97a:	b084      	sub	sp, #16
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	4603      	mov	r3, r0
 800f980:	71fb      	strb	r3, [r7, #7]
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 800f982:	79fb      	ldrb	r3, [r7, #7]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d002      	beq.n	800f98e <Free_Effect_PB+0x16>
 800f988:	79fb      	ldrb	r3, [r7, #7]
 800f98a:	2b09      	cmp	r3, #9
 800f98c:	d901      	bls.n	800f992 <Free_Effect_PB+0x1a>
		return PM_FAIL; // 
 800f98e:	2300      	movs	r3, #0
 800f990:	e0da      	b.n	800fb48 <Free_Effect_PB+0x1d0>
	}
	uint8_t PB_Pool_Index = index - 1;
 800f992:	79fb      	ldrb	r3, [r7, #7]
 800f994:	3b01      	subs	r3, #1
 800f996:	73bb      	strb	r3, [r7, #14]
	PB_pool[PB_Pool_Index].effect_parameter.effect_PB_index = UNUSED_PB; // 
 800f998:	7bba      	ldrb	r2, [r7, #14]
 800f99a:	496d      	ldr	r1, [pc, #436]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800f99c:	4613      	mov	r3, r2
 800f99e:	011b      	lsls	r3, r3, #4
 800f9a0:	4413      	add	r3, r2
 800f9a2:	009b      	lsls	r3, r3, #2
 800f9a4:	440b      	add	r3, r1
 800f9a6:	3308      	adds	r3, #8
 800f9a8:	2200      	movs	r2, #0
 800f9aa:	701a      	strb	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_parameter.effect_type = UNUSED_EFFECT_TYPE;
 800f9ac:	7bba      	ldrb	r2, [r7, #14]
 800f9ae:	4968      	ldr	r1, [pc, #416]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800f9b0:	4613      	mov	r3, r2
 800f9b2:	011b      	lsls	r3, r3, #4
 800f9b4:	4413      	add	r3, r2
 800f9b6:	009b      	lsls	r3, r3, #2
 800f9b8:	440b      	add	r3, r1
 800f9ba:	3309      	adds	r3, #9
 800f9bc:	2200      	movs	r2, #0
 800f9be:	701a      	strb	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_state = EFFECT_STOPPED;
 800f9c0:	7bba      	ldrb	r2, [r7, #14]
 800f9c2:	4963      	ldr	r1, [pc, #396]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800f9c4:	4613      	mov	r3, r2
 800f9c6:	011b      	lsls	r3, r3, #4
 800f9c8:	4413      	add	r3, r2
 800f9ca:	009b      	lsls	r3, r3, #2
 800f9cc:	440b      	add	r3, r1
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	701a      	strb	r2, [r3, #0]
	PB_pool[PB_Pool_Index].time_step = 0;
 800f9d2:	7bba      	ldrb	r2, [r7, #14]
 800f9d4:	495e      	ldr	r1, [pc, #376]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800f9d6:	4613      	mov	r3, r2
 800f9d8:	011b      	lsls	r3, r3, #4
 800f9da:	4413      	add	r3, r2
 800f9dc:	009b      	lsls	r3, r3, #2
 800f9de:	440b      	add	r3, r1
 800f9e0:	3304      	adds	r3, #4
 800f9e2:	2200      	movs	r2, #0
 800f9e4:	601a      	str	r2, [r3, #0]
	PB_pool[PB_Pool_Index].loop_count = 0;
 800f9e6:	7bba      	ldrb	r2, [r7, #14]
 800f9e8:	4959      	ldr	r1, [pc, #356]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800f9ea:	4613      	mov	r3, r2
 800f9ec:	011b      	lsls	r3, r3, #4
 800f9ee:	4413      	add	r3, r2
 800f9f0:	009b      	lsls	r3, r3, #2
 800f9f2:	440b      	add	r3, r1
 800f9f4:	3340      	adds	r3, #64	@ 0x40
 800f9f6:	2200      	movs	r2, #0
 800f9f8:	701a      	strb	r2, [r3, #0]
	PB_pool[PB_Pool_Index].duration_timer_remaining_ticks = 0;
 800f9fa:	7bba      	ldrb	r2, [r7, #14]
 800f9fc:	4954      	ldr	r1, [pc, #336]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800f9fe:	4613      	mov	r3, r2
 800fa00:	011b      	lsls	r3, r3, #4
 800fa02:	4413      	add	r3, r2
 800fa04:	009b      	lsls	r3, r3, #2
 800fa06:	440b      	add	r3, r1
 800fa08:	3338      	adds	r3, #56	@ 0x38
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	601a      	str	r2, [r3, #0]
	PB_pool[PB_Pool_Index].sample_period_timer_remaining_ticks = 0;
 800fa0e:	7bba      	ldrb	r2, [r7, #14]
 800fa10:	494f      	ldr	r1, [pc, #316]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fa12:	4613      	mov	r3, r2
 800fa14:	011b      	lsls	r3, r3, #4
 800fa16:	4413      	add	r3, r2
 800fa18:	009b      	lsls	r3, r3, #2
 800fa1a:	440b      	add	r3, r1
 800fa1c:	333c      	adds	r3, #60	@ 0x3c
 800fa1e:	2200      	movs	r2, #0
 800fa20:	601a      	str	r2, [r3, #0]
	PB_pool[PB_Pool_Index].duration_timer = NULL;
 800fa22:	7bba      	ldrb	r2, [r7, #14]
 800fa24:	494a      	ldr	r1, [pc, #296]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fa26:	4613      	mov	r3, r2
 800fa28:	011b      	lsls	r3, r3, #4
 800fa2a:	4413      	add	r3, r2
 800fa2c:	009b      	lsls	r3, r3, #2
 800fa2e:	440b      	add	r3, r1
 800fa30:	3330      	adds	r3, #48	@ 0x30
 800fa32:	2200      	movs	r2, #0
 800fa34:	601a      	str	r2, [r3, #0]
	PB_pool[PB_Pool_Index].sample_period_timer = NULL;
 800fa36:	7bba      	ldrb	r2, [r7, #14]
 800fa38:	4945      	ldr	r1, [pc, #276]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fa3a:	4613      	mov	r3, r2
 800fa3c:	011b      	lsls	r3, r3, #4
 800fa3e:	4413      	add	r3, r2
 800fa40:	009b      	lsls	r3, r3, #2
 800fa42:	440b      	add	r3, r1
 800fa44:	3334      	adds	r3, #52	@ 0x34
 800fa46:	2200      	movs	r2, #0
 800fa48:	601a      	str	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_parameter.duration = 0;
 800fa4a:	7bba      	ldrb	r2, [r7, #14]
 800fa4c:	4940      	ldr	r1, [pc, #256]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fa4e:	4613      	mov	r3, r2
 800fa50:	011b      	lsls	r3, r3, #4
 800fa52:	4413      	add	r3, r2
 800fa54:	009b      	lsls	r3, r3, #2
 800fa56:	440b      	add	r3, r1
 800fa58:	330a      	adds	r3, #10
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	801a      	strh	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_parameter.trigger_repeat_interval = 0;
 800fa5e:	7bba      	ldrb	r2, [r7, #14]
 800fa60:	493b      	ldr	r1, [pc, #236]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fa62:	4613      	mov	r3, r2
 800fa64:	011b      	lsls	r3, r3, #4
 800fa66:	4413      	add	r3, r2
 800fa68:	009b      	lsls	r3, r3, #2
 800fa6a:	440b      	add	r3, r1
 800fa6c:	330c      	adds	r3, #12
 800fa6e:	2200      	movs	r2, #0
 800fa70:	701a      	strb	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_parameter.sample_period = 0;
 800fa72:	7bba      	ldrb	r2, [r7, #14]
 800fa74:	4936      	ldr	r1, [pc, #216]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fa76:	4613      	mov	r3, r2
 800fa78:	011b      	lsls	r3, r3, #4
 800fa7a:	4413      	add	r3, r2
 800fa7c:	009b      	lsls	r3, r3, #2
 800fa7e:	440b      	add	r3, r1
 800fa80:	330d      	adds	r3, #13
 800fa82:	2200      	movs	r2, #0
 800fa84:	701a      	strb	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_parameter.gain = 0;
 800fa86:	7bba      	ldrb	r2, [r7, #14]
 800fa88:	4931      	ldr	r1, [pc, #196]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fa8a:	4613      	mov	r3, r2
 800fa8c:	011b      	lsls	r3, r3, #4
 800fa8e:	4413      	add	r3, r2
 800fa90:	009b      	lsls	r3, r3, #2
 800fa92:	440b      	add	r3, r1
 800fa94:	330e      	adds	r3, #14
 800fa96:	2200      	movs	r2, #0
 800fa98:	801a      	strh	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_parameter.trigger_button = 0;
 800fa9a:	7bba      	ldrb	r2, [r7, #14]
 800fa9c:	492c      	ldr	r1, [pc, #176]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fa9e:	4613      	mov	r3, r2
 800faa0:	011b      	lsls	r3, r3, #4
 800faa2:	4413      	add	r3, r2
 800faa4:	009b      	lsls	r3, r3, #2
 800faa6:	440b      	add	r3, r1
 800faa8:	3310      	adds	r3, #16
 800faaa:	2200      	movs	r2, #0
 800faac:	701a      	strb	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_parameter.axes_direction_enable = 0;
 800faae:	7bba      	ldrb	r2, [r7, #14]
 800fab0:	4927      	ldr	r1, [pc, #156]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fab2:	4613      	mov	r3, r2
 800fab4:	011b      	lsls	r3, r3, #4
 800fab6:	4413      	add	r3, r2
 800fab8:	009b      	lsls	r3, r3, #2
 800faba:	440b      	add	r3, r1
 800fabc:	3311      	adds	r3, #17
 800fabe:	2200      	movs	r2, #0
 800fac0:	701a      	strb	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_parameter.direction_instance1 = 0;
 800fac2:	7bba      	ldrb	r2, [r7, #14]
 800fac4:	4922      	ldr	r1, [pc, #136]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fac6:	4613      	mov	r3, r2
 800fac8:	011b      	lsls	r3, r3, #4
 800faca:	4413      	add	r3, r2
 800facc:	009b      	lsls	r3, r3, #2
 800face:	440b      	add	r3, r1
 800fad0:	3312      	adds	r3, #18
 800fad2:	2200      	movs	r2, #0
 800fad4:	701a      	strb	r2, [r3, #0]
	PB_pool[PB_Pool_Index].effect_parameter.direction_instance2 = 0;
 800fad6:	7bba      	ldrb	r2, [r7, #14]
 800fad8:	491d      	ldr	r1, [pc, #116]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fada:	4613      	mov	r3, r2
 800fadc:	011b      	lsls	r3, r3, #4
 800fade:	4413      	add	r3, r2
 800fae0:	009b      	lsls	r3, r3, #2
 800fae2:	440b      	add	r3, r1
 800fae4:	3313      	adds	r3, #19
 800fae6:	2200      	movs	r2, #0
 800fae8:	701a      	strb	r2, [r3, #0]

	//  memset  parameters_array 
	memset(PB_pool[PB_Pool_Index].parameters_array, 0,
 800faea:	7bba      	ldrb	r2, [r7, #14]
 800faec:	4613      	mov	r3, r2
 800faee:	011b      	lsls	r3, r3, #4
 800faf0:	4413      	add	r3, r2
 800faf2:	009b      	lsls	r3, r3, #2
 800faf4:	3310      	adds	r3, #16
 800faf6:	4a16      	ldr	r2, [pc, #88]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800faf8:	4413      	add	r3, r2
 800fafa:	3304      	adds	r3, #4
 800fafc:	221c      	movs	r2, #28
 800fafe:	2100      	movs	r1, #0
 800fb00:	4618      	mov	r0, r3
 800fb02:	f002 fd8a 	bl	801261a <memset>
					sizeof(PB_pool[PB_Pool_Index].parameters_array));

	//  lifetime  LIFETIME_GONE
	for (uint8_t j = 0; j < MAX_TYPE_SPECIFIC_BLOCKS; j++) {
 800fb06:	2300      	movs	r3, #0
 800fb08:	73fb      	strb	r3, [r7, #15]
 800fb0a:	e013      	b.n	800fb34 <Free_Effect_PB+0x1bc>
		PB_pool[PB_Pool_Index].parameters_array[j].type =
 800fb0c:	7bb9      	ldrb	r1, [r7, #14]
 800fb0e:	7bfb      	ldrb	r3, [r7, #15]
 800fb10:	480f      	ldr	r0, [pc, #60]	@ (800fb50 <Free_Effect_PB+0x1d8>)
 800fb12:	461a      	mov	r2, r3
 800fb14:	00d2      	lsls	r2, r2, #3
 800fb16:	1ad2      	subs	r2, r2, r3
 800fb18:	0053      	lsls	r3, r2, #1
 800fb1a:	461a      	mov	r2, r3
 800fb1c:	460b      	mov	r3, r1
 800fb1e:	011b      	lsls	r3, r3, #4
 800fb20:	440b      	add	r3, r1
 800fb22:	009b      	lsls	r3, r3, #2
 800fb24:	4413      	add	r3, r2
 800fb26:	4403      	add	r3, r0
 800fb28:	3314      	adds	r3, #20
 800fb2a:	2200      	movs	r2, #0
 800fb2c:	701a      	strb	r2, [r3, #0]
	for (uint8_t j = 0; j < MAX_TYPE_SPECIFIC_BLOCKS; j++) {
 800fb2e:	7bfb      	ldrb	r3, [r7, #15]
 800fb30:	3301      	adds	r3, #1
 800fb32:	73fb      	strb	r3, [r7, #15]
 800fb34:	7bfb      	ldrb	r3, [r7, #15]
 800fb36:	2b01      	cmp	r3, #1
 800fb38:	d9e8      	bls.n	800fb0c <Free_Effect_PB+0x194>
						UNUSED_TYPE_SPECIFIC_EFFECT_TYPE; // 
	}
	used_bytes -= PB_SIZE; // 
 800fb3a:	4b06      	ldr	r3, [pc, #24]	@ (800fb54 <Free_Effect_PB+0x1dc>)
 800fb3c:	881b      	ldrh	r3, [r3, #0]
 800fb3e:	3b44      	subs	r3, #68	@ 0x44
 800fb40:	b29a      	uxth	r2, r3
 800fb42:	4b04      	ldr	r3, [pc, #16]	@ (800fb54 <Free_Effect_PB+0x1dc>)
 800fb44:	801a      	strh	r2, [r3, #0]
	//
	return PM_SUCCESS;
 800fb46:	2301      	movs	r3, #1

}
 800fb48:	4618      	mov	r0, r3
 800fb4a:	3710      	adds	r7, #16
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	bd80      	pop	{r7, pc}
 800fb50:	20003be4 	.word	0x20003be4
 800fb54:	20003be2 	.word	0x20003be2

0800fb58 <Spring_PID_Init>:
// PID
float_t Spring_Kp = 4.0f;
float_t Spring_Ki = 0.1f;
float_t Spring_Kd = 1.0f;

void Spring_PID_Init(PID_Controller *pid, float_t Kp, float_t Ki, float_t Kd) {
 800fb58:	b480      	push	{r7}
 800fb5a:	b085      	sub	sp, #20
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	60f8      	str	r0, [r7, #12]
 800fb60:	60b9      	str	r1, [r7, #8]
 800fb62:	607a      	str	r2, [r7, #4]
 800fb64:	603b      	str	r3, [r7, #0]
	pid->Kp = Kp;
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	68ba      	ldr	r2, [r7, #8]
 800fb6a:	601a      	str	r2, [r3, #0]
	pid->Ki = Ki;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	687a      	ldr	r2, [r7, #4]
 800fb70:	605a      	str	r2, [r3, #4]
	pid->Kd = Kd;
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	683a      	ldr	r2, [r7, #0]
 800fb76:	609a      	str	r2, [r3, #8]
	pid->previous_error = 0.0f;
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	f04f 0200 	mov.w	r2, #0
 800fb7e:	60da      	str	r2, [r3, #12]
	pid->integral = 0.0f;
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	f04f 0200 	mov.w	r2, #0
 800fb86:	611a      	str	r2, [r3, #16]
}
 800fb88:	bf00      	nop
 800fb8a:	3714      	adds	r7, #20
 800fb8c:	46bd      	mov	sp, r7
 800fb8e:	bc80      	pop	{r7}
 800fb90:	4770      	bx	lr

0800fb92 <PID_Compute>:

//PID
float_t PID_Compute(PID_Controller *pid, float_t setpoint,
				float_t measured_value, float_t dt) {
 800fb92:	b590      	push	{r4, r7, lr}
 800fb94:	b087      	sub	sp, #28
 800fb96:	af00      	add	r7, sp, #0
 800fb98:	60f8      	str	r0, [r7, #12]
 800fb9a:	60b9      	str	r1, [r7, #8]
 800fb9c:	607a      	str	r2, [r7, #4]
 800fb9e:	603b      	str	r3, [r7, #0]
	float_t error = setpoint - measured_value;
 800fba0:	6879      	ldr	r1, [r7, #4]
 800fba2:	68b8      	ldr	r0, [r7, #8]
 800fba4:	f7f1 f854 	bl	8000c50 <__aeabi_fsub>
 800fba8:	4603      	mov	r3, r0
 800fbaa:	617b      	str	r3, [r7, #20]
	pid->integral += error * dt;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	691c      	ldr	r4, [r3, #16]
 800fbb0:	6839      	ldr	r1, [r7, #0]
 800fbb2:	6978      	ldr	r0, [r7, #20]
 800fbb4:	f7f1 f956 	bl	8000e64 <__aeabi_fmul>
 800fbb8:	4603      	mov	r3, r0
 800fbba:	4619      	mov	r1, r3
 800fbbc:	4620      	mov	r0, r4
 800fbbe:	f7f1 f849 	bl	8000c54 <__addsf3>
 800fbc2:	4603      	mov	r3, r0
 800fbc4:	461a      	mov	r2, r3
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	611a      	str	r2, [r3, #16]
	float_t derivative = error - pid->previous_error;
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	68db      	ldr	r3, [r3, #12]
 800fbce:	4619      	mov	r1, r3
 800fbd0:	6978      	ldr	r0, [r7, #20]
 800fbd2:	f7f1 f83d 	bl	8000c50 <__aeabi_fsub>
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	613b      	str	r3, [r7, #16]
	pid->previous_error = error;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	697a      	ldr	r2, [r7, #20]
 800fbde:	60da      	str	r2, [r3, #12]

	return pid->Kp * error + pid->Ki * pid->integral + pid->Kd * derivative;
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	6979      	ldr	r1, [r7, #20]
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f7f1 f93c 	bl	8000e64 <__aeabi_fmul>
 800fbec:	4603      	mov	r3, r0
 800fbee:	461c      	mov	r4, r3
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	685a      	ldr	r2, [r3, #4]
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	691b      	ldr	r3, [r3, #16]
 800fbf8:	4619      	mov	r1, r3
 800fbfa:	4610      	mov	r0, r2
 800fbfc:	f7f1 f932 	bl	8000e64 <__aeabi_fmul>
 800fc00:	4603      	mov	r3, r0
 800fc02:	4619      	mov	r1, r3
 800fc04:	4620      	mov	r0, r4
 800fc06:	f7f1 f825 	bl	8000c54 <__addsf3>
 800fc0a:	4603      	mov	r3, r0
 800fc0c:	461c      	mov	r4, r3
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	689b      	ldr	r3, [r3, #8]
 800fc12:	6939      	ldr	r1, [r7, #16]
 800fc14:	4618      	mov	r0, r3
 800fc16:	f7f1 f925 	bl	8000e64 <__aeabi_fmul>
 800fc1a:	4603      	mov	r3, r0
 800fc1c:	4619      	mov	r1, r3
 800fc1e:	4620      	mov	r0, r4
 800fc20:	f7f1 f818 	bl	8000c54 <__addsf3>
 800fc24:	4603      	mov	r3, r0
}
 800fc26:	4618      	mov	r0, r3
 800fc28:	371c      	adds	r7, #28
 800fc2a:	46bd      	mov	sp, r7
 800fc2c:	bd90      	pop	{r4, r7, pc}
	...

0800fc30 <Is_PWM_Running>:

// PWM
uint8_t Is_PWM_Running(void) {
 800fc30:	b480      	push	{r7}
 800fc32:	af00      	add	r7, sp, #0
	return (__HAL_TIM_GET_COMPARE(&ACTUATOR_TIM,
 800fc34:	4b08      	ldr	r3, [pc, #32]	@ (800fc58 <Is_PWM_Running+0x28>)
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
					POSITIVE_ACTUATOR_CHANNEL) > 0 ||
	__HAL_TIM_GET_COMPARE(&ACTUATOR_TIM, NEGATIVE_ACTUATOR_CHANNEL) > 0) ?
					PWM_RUNNING : PWM_STOPPED;
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d104      	bne.n	800fc48 <Is_PWM_Running+0x18>
	__HAL_TIM_GET_COMPARE(&ACTUATOR_TIM, NEGATIVE_ACTUATOR_CHANNEL) > 0) ?
 800fc3e:	4b06      	ldr	r3, [pc, #24]	@ (800fc58 <Is_PWM_Running+0x28>)
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
					POSITIVE_ACTUATOR_CHANNEL) > 0 ||
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d001      	beq.n	800fc4c <Is_PWM_Running+0x1c>
					PWM_RUNNING : PWM_STOPPED;
 800fc48:	2301      	movs	r3, #1
 800fc4a:	e000      	b.n	800fc4e <Is_PWM_Running+0x1e>
 800fc4c:	2300      	movs	r3, #0
}
 800fc4e:	4618      	mov	r0, r3
 800fc50:	46bd      	mov	sp, r7
 800fc52:	bc80      	pop	{r7}
 800fc54:	4770      	bx	lr
 800fc56:	bf00      	nop
 800fc58:	20000f98 	.word	0x20000f98

0800fc5c <Clear_PWM>:

// PWM
void Clear_PWM(void) {
 800fc5c:	b480      	push	{r7}
 800fc5e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&ACTUATOR_TIM, POSITIVE_ACTUATOR_CHANNEL, 0);
 800fc60:	4b05      	ldr	r3, [pc, #20]	@ (800fc78 <Clear_PWM+0x1c>)
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	2200      	movs	r2, #0
 800fc66:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&ACTUATOR_TIM, NEGATIVE_ACTUATOR_CHANNEL, 0);
 800fc68:	4b03      	ldr	r3, [pc, #12]	@ (800fc78 <Clear_PWM+0x1c>)
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800fc70:	bf00      	nop
 800fc72:	46bd      	mov	sp, r7
 800fc74:	bc80      	pop	{r7}
 800fc76:	4770      	bx	lr
 800fc78:	20000f98 	.word	0x20000f98

0800fc7c <Set_PWM_Value>:

// PWM
void Set_PWM_Value(int16_t combined_value) {
 800fc7c:	b590      	push	{r4, r7, lr}
 800fc7e:	b083      	sub	sp, #12
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	4603      	mov	r3, r0
 800fc84:	80fb      	strh	r3, [r7, #6]
	//  combined_value  PWM 
	if (combined_value > 0) {
 800fc86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	dd21      	ble.n	800fcd2 <Set_PWM_Value+0x56>
		combined_value = (combined_value > MAX_PWM) ? MAX_PWM : combined_value;
 800fc8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800fc92:	4b27      	ldr	r3, [pc, #156]	@ (800fd30 <Set_PWM_Value+0xb4>)
 800fc94:	68db      	ldr	r3, [r3, #12]
 800fc96:	4293      	cmp	r3, r2
 800fc98:	bf28      	it	cs
 800fc9a:	4613      	movcs	r3, r2
 800fc9c:	80fb      	strh	r3, [r7, #6]
		__HAL_TIM_SET_COMPARE(&ACTUATOR_TIM, POSITIVE_ACTUATOR_CHANNEL,
 800fc9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fca2:	4618      	mov	r0, r3
 800fca4:	f7f1 f88a 	bl	8000dbc <__aeabi_i2f>
 800fca8:	4602      	mov	r2, r0
 800fcaa:	4b22      	ldr	r3, [pc, #136]	@ (800fd34 <Set_PWM_Value+0xb8>)
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	4619      	mov	r1, r3
 800fcb0:	4610      	mov	r0, r2
 800fcb2:	f7f1 f8d7 	bl	8000e64 <__aeabi_fmul>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	461a      	mov	r2, r3
 800fcba:	4b1d      	ldr	r3, [pc, #116]	@ (800fd30 <Set_PWM_Value+0xb4>)
 800fcbc:	681c      	ldr	r4, [r3, #0]
 800fcbe:	4610      	mov	r0, r2
 800fcc0:	f7f1 fabc 	bl	800123c <__aeabi_f2uiz>
 800fcc4:	4603      	mov	r3, r0
 800fcc6:	6363      	str	r3, [r4, #52]	@ 0x34
						combined_value
										* PWM_Global_Parameters.pwm_gain_multiple);
		__HAL_TIM_SET_COMPARE(&ACTUATOR_TIM, NEGATIVE_ACTUATOR_CHANNEL, 0);
 800fcc8:	4b19      	ldr	r3, [pc, #100]	@ (800fd30 <Set_PWM_Value+0xb4>)
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	2200      	movs	r2, #0
 800fcce:	63da      	str	r2, [r3, #60]	@ 0x3c
										* PWM_Global_Parameters.pwm_gain_multiple);
		__HAL_TIM_SET_COMPARE(&ACTUATOR_TIM, POSITIVE_ACTUATOR_CHANNEL, 0);
	} else {
		Clear_PWM();
	}
}
 800fcd0:	e029      	b.n	800fd26 <Set_PWM_Value+0xaa>
	} else if (combined_value < 0) {
 800fcd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	da23      	bge.n	800fd22 <Set_PWM_Value+0xa6>
						(combined_value < -MAX_PWM) ? -MAX_PWM : combined_value;
 800fcda:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800fcde:	4b14      	ldr	r3, [pc, #80]	@ (800fd30 <Set_PWM_Value+0xb4>)
 800fce0:	68db      	ldr	r3, [r3, #12]
 800fce2:	425b      	negs	r3, r3
 800fce4:	4293      	cmp	r3, r2
 800fce6:	bf38      	it	cc
 800fce8:	4613      	movcc	r3, r2
		combined_value =
 800fcea:	80fb      	strh	r3, [r7, #6]
		__HAL_TIM_SET_COMPARE(&ACTUATOR_TIM, NEGATIVE_ACTUATOR_CHANNEL,
 800fcec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fcf0:	425b      	negs	r3, r3
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	f7f1 f862 	bl	8000dbc <__aeabi_i2f>
 800fcf8:	4602      	mov	r2, r0
 800fcfa:	4b0e      	ldr	r3, [pc, #56]	@ (800fd34 <Set_PWM_Value+0xb8>)
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	4619      	mov	r1, r3
 800fd00:	4610      	mov	r0, r2
 800fd02:	f7f1 f8af 	bl	8000e64 <__aeabi_fmul>
 800fd06:	4603      	mov	r3, r0
 800fd08:	461a      	mov	r2, r3
 800fd0a:	4b09      	ldr	r3, [pc, #36]	@ (800fd30 <Set_PWM_Value+0xb4>)
 800fd0c:	681c      	ldr	r4, [r3, #0]
 800fd0e:	4610      	mov	r0, r2
 800fd10:	f7f1 fa94 	bl	800123c <__aeabi_f2uiz>
 800fd14:	4603      	mov	r3, r0
 800fd16:	63e3      	str	r3, [r4, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&ACTUATOR_TIM, POSITIVE_ACTUATOR_CHANNEL, 0);
 800fd18:	4b05      	ldr	r3, [pc, #20]	@ (800fd30 <Set_PWM_Value+0xb4>)
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800fd20:	e001      	b.n	800fd26 <Set_PWM_Value+0xaa>
		Clear_PWM();
 800fd22:	f7ff ff9b 	bl	800fc5c <Clear_PWM>
}
 800fd26:	bf00      	nop
 800fd28:	370c      	adds	r7, #12
 800fd2a:	46bd      	mov	sp, r7
 800fd2c:	bd90      	pop	{r4, r7, pc}
 800fd2e:	bf00      	nop
 800fd30:	20000f98 	.word	0x20000f98
 800fd34:	20000584 	.word	0x20000584

0800fd38 <Update_Time_Setp>:
void Update_Time_Setp(uint8_t pb_pool_index) {
 800fd38:	b480      	push	{r7}
 800fd3a:	b083      	sub	sp, #12
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	4603      	mov	r3, r0
 800fd40:	71fb      	strb	r3, [r7, #7]
	PB_pool[pb_pool_index].time_step++;
 800fd42:	79fa      	ldrb	r2, [r7, #7]
 800fd44:	4919      	ldr	r1, [pc, #100]	@ (800fdac <Update_Time_Setp+0x74>)
 800fd46:	4613      	mov	r3, r2
 800fd48:	011b      	lsls	r3, r3, #4
 800fd4a:	4413      	add	r3, r2
 800fd4c:	009b      	lsls	r3, r3, #2
 800fd4e:	440b      	add	r3, r1
 800fd50:	3304      	adds	r3, #4
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	1c59      	adds	r1, r3, #1
 800fd56:	4815      	ldr	r0, [pc, #84]	@ (800fdac <Update_Time_Setp+0x74>)
 800fd58:	4613      	mov	r3, r2
 800fd5a:	011b      	lsls	r3, r3, #4
 800fd5c:	4413      	add	r3, r2
 800fd5e:	009b      	lsls	r3, r3, #2
 800fd60:	4403      	add	r3, r0
 800fd62:	3304      	adds	r3, #4
 800fd64:	6019      	str	r1, [r3, #0]
	// 
	if (PB_pool[pb_pool_index].time_step
 800fd66:	79fa      	ldrb	r2, [r7, #7]
 800fd68:	4910      	ldr	r1, [pc, #64]	@ (800fdac <Update_Time_Setp+0x74>)
 800fd6a:	4613      	mov	r3, r2
 800fd6c:	011b      	lsls	r3, r3, #4
 800fd6e:	4413      	add	r3, r2
 800fd70:	009b      	lsls	r3, r3, #2
 800fd72:	440b      	add	r3, r1
 800fd74:	3304      	adds	r3, #4
 800fd76:	6819      	ldr	r1, [r3, #0]
					>= PB_pool[pb_pool_index].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period) {
 800fd78:	79fa      	ldrb	r2, [r7, #7]
 800fd7a:	480c      	ldr	r0, [pc, #48]	@ (800fdac <Update_Time_Setp+0x74>)
 800fd7c:	4613      	mov	r3, r2
 800fd7e:	011b      	lsls	r3, r3, #4
 800fd80:	4413      	add	r3, r2
 800fd82:	009b      	lsls	r3, r3, #2
 800fd84:	4403      	add	r3, r0
 800fd86:	331c      	adds	r3, #28
 800fd88:	881b      	ldrh	r3, [r3, #0]
	if (PB_pool[pb_pool_index].time_step
 800fd8a:	4299      	cmp	r1, r3
 800fd8c:	d309      	bcc.n	800fda2 <Update_Time_Setp+0x6a>
		PB_pool[pb_pool_index].time_step = 0; // 
 800fd8e:	79fa      	ldrb	r2, [r7, #7]
 800fd90:	4906      	ldr	r1, [pc, #24]	@ (800fdac <Update_Time_Setp+0x74>)
 800fd92:	4613      	mov	r3, r2
 800fd94:	011b      	lsls	r3, r3, #4
 800fd96:	4413      	add	r3, r2
 800fd98:	009b      	lsls	r3, r3, #2
 800fd9a:	440b      	add	r3, r1
 800fd9c:	3304      	adds	r3, #4
 800fd9e:	2200      	movs	r2, #0
 800fda0:	601a      	str	r2, [r3, #0]
	}
}
 800fda2:	bf00      	nop
 800fda4:	370c      	adds	r7, #12
 800fda6:	46bd      	mov	sp, r7
 800fda8:	bc80      	pop	{r7}
 800fdaa:	4770      	bx	lr
 800fdac:	20003be4 	.word	0x20003be4

0800fdb0 <Synthesize_Effects_To_PWM>:
// PWM
void Synthesize_Effects_To_PWM() {
 800fdb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fdb4:	b090      	sub	sp, #64	@ 0x40
 800fdb6:	af00      	add	r7, sp, #0
	int32_t total_force = 0; // 
 800fdb8:	2300      	movs	r3, #0
 800fdba:	63fb      	str	r3, [r7, #60]	@ 0x3c
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800fdc2:	f000 bf7d 	b.w	8010cc0 <Synthesize_Effects_To_PWM+0xf10>
		if ((PB_pool[i].effect_state == EFFECT_RUNNING)
 800fdc6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fdca:	49a4      	ldr	r1, [pc, #656]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fdcc:	4613      	mov	r3, r2
 800fdce:	011b      	lsls	r3, r3, #4
 800fdd0:	4413      	add	r3, r2
 800fdd2:	009b      	lsls	r3, r3, #2
 800fdd4:	440b      	add	r3, r1
 800fdd6:	781b      	ldrb	r3, [r3, #0]
 800fdd8:	2b01      	cmp	r3, #1
 800fdda:	f040 876c 	bne.w	8010cb6 <Synthesize_Effects_To_PWM+0xf06>
						&& (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].type
 800fdde:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fde2:	499e      	ldr	r1, [pc, #632]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fde4:	4613      	mov	r3, r2
 800fde6:	011b      	lsls	r3, r3, #4
 800fde8:	4413      	add	r3, r2
 800fdea:	009b      	lsls	r3, r3, #2
 800fdec:	440b      	add	r3, r1
 800fdee:	3314      	adds	r3, #20
 800fdf0:	781b      	ldrb	r3, [r3, #0]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	f000 875f 	beq.w	8010cb6 <Synthesize_Effects_To_PWM+0xf06>
										!= UNUSED_TYPE_SPECIFIC_EFFECT_TYPE)) { //   
			int32_t calculated_force = 0;
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	637b      	str	r3, [r7, #52]	@ 0x34
			int16_t angle_deviation = 0;
 800fdfc:	2300      	movs	r3, #0
 800fdfe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
			int16_t angle_dead_band = 0;
 800fe00:	2300      	movs	r3, #0
 800fe02:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			int16_t previous_angle = 0;
 800fe04:	2300      	movs	r3, #0
 800fe06:	857b      	strh	r3, [r7, #42]	@ 0x2a
			uint32_t current_time = 0;
 800fe08:	2300      	movs	r3, #0
 800fe0a:	627b      	str	r3, [r7, #36]	@ 0x24
			float_t dt = 0;
 800fe0c:	f04f 0300 	mov.w	r3, #0
 800fe10:	623b      	str	r3, [r7, #32]
			// 
			switch (PB_pool[i].effect_parameter.effect_type) {
 800fe12:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fe16:	4991      	ldr	r1, [pc, #580]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fe18:	4613      	mov	r3, r2
 800fe1a:	011b      	lsls	r3, r3, #4
 800fe1c:	4413      	add	r3, r2
 800fe1e:	009b      	lsls	r3, r3, #2
 800fe20:	440b      	add	r3, r1
 800fe22:	3309      	adds	r3, #9
 800fe24:	781b      	ldrb	r3, [r3, #0]
 800fe26:	3b01      	subs	r3, #1
 800fe28:	2b0a      	cmp	r3, #10
 800fe2a:	f200 8706 	bhi.w	8010c3a <Synthesize_Effects_To_PWM+0xe8a>
 800fe2e:	a201      	add	r2, pc, #4	@ (adr r2, 800fe34 <Synthesize_Effects_To_PWM+0x84>)
 800fe30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe34:	0800fe61 	.word	0x0800fe61
 800fe38:	08010061 	.word	0x08010061
 800fe3c:	08010491 	.word	0x08010491
 800fe40:	080106df 	.word	0x080106df
 800fe44:	080108c5 	.word	0x080108c5
 800fe48:	08010a71 	.word	0x08010a71
 800fe4c:	080101e5 	.word	0x080101e5
 800fe50:	08010365 	.word	0x08010365
 800fe54:	0800fe83 	.word	0x0800fe83
 800fe58:	0800ff55 	.word	0x0800ff55
 800fe5c:	0800ffcd 	.word	0x0800ffcd
			case CONSTANT_FORCE:
				calculated_force +=
								-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.constant_force_parameters.magnitude;
 800fe60:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fe64:	497d      	ldr	r1, [pc, #500]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fe66:	4613      	mov	r3, r2
 800fe68:	011b      	lsls	r3, r3, #4
 800fe6a:	4413      	add	r3, r2
 800fe6c:	009b      	lsls	r3, r3, #2
 800fe6e:	440b      	add	r3, r1
 800fe70:	3316      	adds	r3, #22
 800fe72:	f9b3 3000 	ldrsh.w	r3, [r3]
				calculated_force +=
 800fe76:	461a      	mov	r2, r3
 800fe78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe7a:	1a9b      	subs	r3, r3, r2
 800fe7c:	637b      	str	r3, [r7, #52]	@ 0x34
//											PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_2].Parameters.envelope_parameters.fade_level;
//						}
//					}
//
//				}
				break;
 800fe7e:	f000 beeb 	b.w	8010c58 <Synthesize_Effects_To_PWM+0xea8>
			case RAMP:
				// WARNING: 
				if (PB_pool[i].time_step
 800fe82:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fe86:	4975      	ldr	r1, [pc, #468]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fe88:	4613      	mov	r3, r2
 800fe8a:	011b      	lsls	r3, r3, #4
 800fe8c:	4413      	add	r3, r2
 800fe8e:	009b      	lsls	r3, r3, #2
 800fe90:	440b      	add	r3, r1
 800fe92:	3304      	adds	r3, #4
 800fe94:	6819      	ldr	r1, [r3, #0]
								>= PB_pool[i].effect_parameter.duration) {
 800fe96:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fe9a:	4870      	ldr	r0, [pc, #448]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fe9c:	4613      	mov	r3, r2
 800fe9e:	011b      	lsls	r3, r3, #4
 800fea0:	4413      	add	r3, r2
 800fea2:	009b      	lsls	r3, r3, #2
 800fea4:	4403      	add	r3, r0
 800fea6:	330a      	adds	r3, #10
 800fea8:	881b      	ldrh	r3, [r3, #0]
				if (PB_pool[i].time_step
 800feaa:	4299      	cmp	r1, r3
 800feac:	d30d      	bcc.n	800feca <Synthesize_Effects_To_PWM+0x11a>
					calculated_force +=
									PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.ramp_force_parameters.ramp_end;
 800feae:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800feb2:	496a      	ldr	r1, [pc, #424]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800feb4:	4613      	mov	r3, r2
 800feb6:	011b      	lsls	r3, r3, #4
 800feb8:	4413      	add	r3, r2
 800feba:	009b      	lsls	r3, r3, #2
 800febc:	440b      	add	r3, r1
 800febe:	3318      	adds	r3, #24
 800fec0:	881b      	ldrh	r3, [r3, #0]
 800fec2:	461a      	mov	r2, r3
					calculated_force +=
 800fec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fec6:	4413      	add	r3, r2
 800fec8:	637b      	str	r3, [r7, #52]	@ 0x34
				}
				calculated_force +=
								PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.ramp_force_parameters.ramp_start
 800feca:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fece:	4963      	ldr	r1, [pc, #396]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fed0:	4613      	mov	r3, r2
 800fed2:	011b      	lsls	r3, r3, #4
 800fed4:	4413      	add	r3, r2
 800fed6:	009b      	lsls	r3, r3, #2
 800fed8:	440b      	add	r3, r1
 800feda:	3316      	adds	r3, #22
 800fedc:	881b      	ldrh	r3, [r3, #0]
 800fede:	461c      	mov	r4, r3
												+ ((PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.ramp_force_parameters.ramp_end
 800fee0:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fee4:	495d      	ldr	r1, [pc, #372]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fee6:	4613      	mov	r3, r2
 800fee8:	011b      	lsls	r3, r3, #4
 800feea:	4413      	add	r3, r2
 800feec:	009b      	lsls	r3, r3, #2
 800feee:	440b      	add	r3, r1
 800fef0:	3318      	adds	r3, #24
 800fef2:	881b      	ldrh	r3, [r3, #0]
 800fef4:	4618      	mov	r0, r3
																- PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.ramp_force_parameters.ramp_start)
 800fef6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fefa:	4958      	ldr	r1, [pc, #352]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fefc:	4613      	mov	r3, r2
 800fefe:	011b      	lsls	r3, r3, #4
 800ff00:	4413      	add	r3, r2
 800ff02:	009b      	lsls	r3, r3, #2
 800ff04:	440b      	add	r3, r1
 800ff06:	3316      	adds	r3, #22
 800ff08:	881b      	ldrh	r3, [r3, #0]
 800ff0a:	1ac3      	subs	r3, r0, r3
 800ff0c:	4618      	mov	r0, r3
																* PB_pool[i].time_step)
 800ff0e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800ff12:	4952      	ldr	r1, [pc, #328]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800ff14:	4613      	mov	r3, r2
 800ff16:	011b      	lsls	r3, r3, #4
 800ff18:	4413      	add	r3, r2
 800ff1a:	009b      	lsls	r3, r3, #2
 800ff1c:	440b      	add	r3, r1
 800ff1e:	3304      	adds	r3, #4
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	fb03 f100 	mul.w	r1, r3, r0
																/ PB_pool[i].effect_parameter.duration;
 800ff26:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800ff2a:	484c      	ldr	r0, [pc, #304]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800ff2c:	4613      	mov	r3, r2
 800ff2e:	011b      	lsls	r3, r3, #4
 800ff30:	4413      	add	r3, r2
 800ff32:	009b      	lsls	r3, r3, #2
 800ff34:	4403      	add	r3, r0
 800ff36:	330a      	adds	r3, #10
 800ff38:	881b      	ldrh	r3, [r3, #0]
 800ff3a:	fbb1 f3f3 	udiv	r3, r1, r3
												+ ((PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.ramp_force_parameters.ramp_end
 800ff3e:	18e2      	adds	r2, r4, r3
				calculated_force +=
 800ff40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff42:	4413      	add	r3, r2
 800ff44:	637b      	str	r3, [r7, #52]	@ 0x34
				Update_Time_Setp(i);
 800ff46:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	f7ff fef4 	bl	800fd38 <Update_Time_Setp>
				break;
 800ff50:	f000 be82 	b.w	8010c58 <Synthesize_Effects_To_PWM+0xea8>
			case SAWTOOTH_UP:
				//				uint32_t phase_time =
				//								PB_pool[i].time_step
				//												% PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period; // 
				calculated_force +=
								(PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude
 800ff54:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800ff58:	4940      	ldr	r1, [pc, #256]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800ff5a:	4613      	mov	r3, r2
 800ff5c:	011b      	lsls	r3, r3, #4
 800ff5e:	4413      	add	r3, r2
 800ff60:	009b      	lsls	r3, r3, #2
 800ff62:	440b      	add	r3, r1
 800ff64:	3318      	adds	r3, #24
 800ff66:	881b      	ldrh	r3, [r3, #0]
 800ff68:	461c      	mov	r4, r3
												* (PB_pool[i].time_step
 800ff6a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800ff6e:	493b      	ldr	r1, [pc, #236]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800ff70:	4613      	mov	r3, r2
 800ff72:	011b      	lsls	r3, r3, #4
 800ff74:	4413      	add	r3, r2
 800ff76:	009b      	lsls	r3, r3, #2
 800ff78:	440b      	add	r3, r1
 800ff7a:	3304      	adds	r3, #4
 800ff7c:	681a      	ldr	r2, [r3, #0]
																% PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period))
 800ff7e:	f897 103b 	ldrb.w	r1, [r7, #59]	@ 0x3b
 800ff82:	4836      	ldr	r0, [pc, #216]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800ff84:	460b      	mov	r3, r1
 800ff86:	011b      	lsls	r3, r3, #4
 800ff88:	440b      	add	r3, r1
 800ff8a:	009b      	lsls	r3, r3, #2
 800ff8c:	4403      	add	r3, r0
 800ff8e:	331c      	adds	r3, #28
 800ff90:	881b      	ldrh	r3, [r3, #0]
 800ff92:	fbb2 f1f3 	udiv	r1, r2, r3
 800ff96:	fb01 f303 	mul.w	r3, r1, r3
 800ff9a:	1ad3      	subs	r3, r2, r3
												* (PB_pool[i].time_step
 800ff9c:	fb03 f104 	mul.w	r1, r3, r4
												/ PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period;
 800ffa0:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800ffa4:	482d      	ldr	r0, [pc, #180]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800ffa6:	4613      	mov	r3, r2
 800ffa8:	011b      	lsls	r3, r3, #4
 800ffaa:	4413      	add	r3, r2
 800ffac:	009b      	lsls	r3, r3, #2
 800ffae:	4403      	add	r3, r0
 800ffb0:	331c      	adds	r3, #28
 800ffb2:	881b      	ldrh	r3, [r3, #0]
 800ffb4:	fbb1 f2f3 	udiv	r2, r1, r3
				calculated_force +=
 800ffb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ffba:	4413      	add	r3, r2
 800ffbc:	637b      	str	r3, [r7, #52]	@ 0x34

				Update_Time_Setp(i);
 800ffbe:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ffc2:	4618      	mov	r0, r3
 800ffc4:	f7ff feb8 	bl	800fd38 <Update_Time_Setp>
				break;
 800ffc8:	f000 be46 	b.w	8010c58 <Synthesize_Effects_To_PWM+0xea8>
			case SAWTOOTH_DOWN:
				//				uint32_t phase_time =
				//								(PB_pool[i].time_step
				//												% PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period); // 
				calculated_force +=
								PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude
 800ffcc:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800ffd0:	4922      	ldr	r1, [pc, #136]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800ffd2:	4613      	mov	r3, r2
 800ffd4:	011b      	lsls	r3, r3, #4
 800ffd6:	4413      	add	r3, r2
 800ffd8:	009b      	lsls	r3, r3, #2
 800ffda:	440b      	add	r3, r1
 800ffdc:	3318      	adds	r3, #24
 800ffde:	881b      	ldrh	r3, [r3, #0]
 800ffe0:	461c      	mov	r4, r3
												- ((PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude
 800ffe2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800ffe6:	491d      	ldr	r1, [pc, #116]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800ffe8:	4613      	mov	r3, r2
 800ffea:	011b      	lsls	r3, r3, #4
 800ffec:	4413      	add	r3, r2
 800ffee:	009b      	lsls	r3, r3, #2
 800fff0:	440b      	add	r3, r1
 800fff2:	3318      	adds	r3, #24
 800fff4:	881b      	ldrh	r3, [r3, #0]
 800fff6:	461d      	mov	r5, r3
																* (PB_pool[i].time_step
 800fff8:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800fffc:	4917      	ldr	r1, [pc, #92]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 800fffe:	4613      	mov	r3, r2
 8010000:	011b      	lsls	r3, r3, #4
 8010002:	4413      	add	r3, r2
 8010004:	009b      	lsls	r3, r3, #2
 8010006:	440b      	add	r3, r1
 8010008:	3304      	adds	r3, #4
 801000a:	681a      	ldr	r2, [r3, #0]
																				% PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period))
 801000c:	f897 103b 	ldrb.w	r1, [r7, #59]	@ 0x3b
 8010010:	4812      	ldr	r0, [pc, #72]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 8010012:	460b      	mov	r3, r1
 8010014:	011b      	lsls	r3, r3, #4
 8010016:	440b      	add	r3, r1
 8010018:	009b      	lsls	r3, r3, #2
 801001a:	4403      	add	r3, r0
 801001c:	331c      	adds	r3, #28
 801001e:	881b      	ldrh	r3, [r3, #0]
 8010020:	fbb2 f1f3 	udiv	r1, r2, r3
 8010024:	fb01 f303 	mul.w	r3, r1, r3
 8010028:	1ad3      	subs	r3, r2, r3
																* (PB_pool[i].time_step
 801002a:	fb03 f105 	mul.w	r1, r3, r5
																/ PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period);
 801002e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010032:	480a      	ldr	r0, [pc, #40]	@ (801005c <Synthesize_Effects_To_PWM+0x2ac>)
 8010034:	4613      	mov	r3, r2
 8010036:	011b      	lsls	r3, r3, #4
 8010038:	4413      	add	r3, r2
 801003a:	009b      	lsls	r3, r3, #2
 801003c:	4403      	add	r3, r0
 801003e:	331c      	adds	r3, #28
 8010040:	881b      	ldrh	r3, [r3, #0]
 8010042:	fbb1 f3f3 	udiv	r3, r1, r3
												- ((PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude
 8010046:	1ae2      	subs	r2, r4, r3
				calculated_force +=
 8010048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801004a:	4413      	add	r3, r2
 801004c:	637b      	str	r3, [r7, #52]	@ 0x34

				Update_Time_Setp(i);
 801004e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010052:	4618      	mov	r0, r3
 8010054:	f7ff fe70 	bl	800fd38 <Update_Time_Setp>
				break;
 8010058:	f000 bdfe 	b.w	8010c58 <Synthesize_Effects_To_PWM+0xea8>
 801005c:	20003be4 	.word	0x20003be4
			case SINE:
				// WARNING: 
				//  
				angle_deviation =
								Steering_Wheel.current_angle
 8010060:	4bbd      	ldr	r3, [pc, #756]	@ (8010358 <Synthesize_Effects_To_PWM+0x5a8>)
 8010062:	681c      	ldr	r4, [r3, #0]
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.offset
 8010064:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010068:	49bc      	ldr	r1, [pc, #752]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 801006a:	4613      	mov	r3, r2
 801006c:	011b      	lsls	r3, r3, #4
 801006e:	4413      	add	r3, r2
 8010070:	009b      	lsls	r3, r3, #2
 8010072:	440b      	add	r3, r1
 8010074:	331a      	adds	r3, #26
 8010076:	f9b3 3000 	ldrsh.w	r3, [r3]
 801007a:	461a      	mov	r2, r3
																* Steering_Wheel.rotation_range
 801007c:	4bb6      	ldr	r3, [pc, #728]	@ (8010358 <Synthesize_Effects_To_PWM+0x5a8>)
 801007e:	889b      	ldrh	r3, [r3, #4]
 8010080:	b29b      	uxth	r3, r3
 8010082:	fb02 f303 	mul.w	r3, r2, r3
																/ 20000);
 8010086:	4ab6      	ldr	r2, [pc, #728]	@ (8010360 <Synthesize_Effects_To_PWM+0x5b0>)
 8010088:	fb82 1203 	smull	r1, r2, r2, r3
 801008c:	1352      	asrs	r2, r2, #13
 801008e:	17db      	asrs	r3, r3, #31
 8010090:	1ad3      	subs	r3, r2, r3
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.offset
 8010092:	4618      	mov	r0, r3
 8010094:	f7f0 fe92 	bl	8000dbc <__aeabi_i2f>
 8010098:	4603      	mov	r3, r0
 801009a:	4619      	mov	r1, r3
 801009c:	4620      	mov	r0, r4
 801009e:	f7f0 fdd7 	bl	8000c50 <__aeabi_fsub>
 80100a2:	4603      	mov	r3, r0
				angle_deviation =
 80100a4:	4618      	mov	r0, r3
 80100a6:	f7f1 f8a3 	bl	80011f0 <__aeabi_f2iz>
 80100aa:	4603      	mov	r3, r0
 80100ac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
				calculated_force +=
 80100ae:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80100b0:	f7f0 fa18 	bl	80004e4 <__aeabi_i2d>
 80100b4:	4604      	mov	r4, r0
 80100b6:	460d      	mov	r5, r1
								(int16_t) angle_deviation
												+ (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude
 80100b8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80100bc:	4618      	mov	r0, r3
 80100be:	f7f0 fa11 	bl	80004e4 <__aeabi_i2d>
 80100c2:	4680      	mov	r8, r0
 80100c4:	4689      	mov	r9, r1
 80100c6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80100ca:	49a4      	ldr	r1, [pc, #656]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80100cc:	4613      	mov	r3, r2
 80100ce:	011b      	lsls	r3, r3, #4
 80100d0:	4413      	add	r3, r2
 80100d2:	009b      	lsls	r3, r3, #2
 80100d4:	440b      	add	r3, r1
 80100d6:	3318      	adds	r3, #24
 80100d8:	881b      	ldrh	r3, [r3, #0]
																* sin(
 80100da:	4618      	mov	r0, r3
 80100dc:	f7f0 fa02 	bl	80004e4 <__aeabi_i2d>
 80100e0:	4682      	mov	sl, r0
 80100e2:	468b      	mov	fp, r1
																				2
																								* M_PI
																								* PB_pool[i].time_step
 80100e4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80100e8:	499c      	ldr	r1, [pc, #624]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80100ea:	4613      	mov	r3, r2
 80100ec:	011b      	lsls	r3, r3, #4
 80100ee:	4413      	add	r3, r2
 80100f0:	009b      	lsls	r3, r3, #2
 80100f2:	440b      	add	r3, r1
 80100f4:	3304      	adds	r3, #4
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	4618      	mov	r0, r3
 80100fa:	f7f0 f9e3 	bl	80004c4 <__aeabi_ui2d>
 80100fe:	a394      	add	r3, pc, #592	@ (adr r3, 8010350 <Synthesize_Effects_To_PWM+0x5a0>)
 8010100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010104:	f7f0 fa58 	bl	80005b8 <__aeabi_dmul>
 8010108:	4602      	mov	r2, r0
 801010a:	460b      	mov	r3, r1
 801010c:	e9c7 2300 	strd	r2, r3, [r7]
																								/ PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period));
 8010110:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010114:	4991      	ldr	r1, [pc, #580]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 8010116:	4613      	mov	r3, r2
 8010118:	011b      	lsls	r3, r3, #4
 801011a:	4413      	add	r3, r2
 801011c:	009b      	lsls	r3, r3, #2
 801011e:	440b      	add	r3, r1
 8010120:	331c      	adds	r3, #28
 8010122:	881b      	ldrh	r3, [r3, #0]
																* sin(
 8010124:	4618      	mov	r0, r3
 8010126:	f7f0 f9dd 	bl	80004e4 <__aeabi_i2d>
 801012a:	4602      	mov	r2, r0
 801012c:	460b      	mov	r3, r1
 801012e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8010132:	f7f0 fb6b 	bl	800080c <__aeabi_ddiv>
 8010136:	4602      	mov	r2, r0
 8010138:	460b      	mov	r3, r1
 801013a:	4610      	mov	r0, r2
 801013c:	4619      	mov	r1, r3
 801013e:	f005 fe8b 	bl	8015e58 <sin>
 8010142:	4602      	mov	r2, r0
 8010144:	460b      	mov	r3, r1
 8010146:	4650      	mov	r0, sl
 8010148:	4659      	mov	r1, fp
 801014a:	f7f0 fa35 	bl	80005b8 <__aeabi_dmul>
 801014e:	4602      	mov	r2, r0
 8010150:	460b      	mov	r3, r1
												+ (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude
 8010152:	4640      	mov	r0, r8
 8010154:	4649      	mov	r1, r9
 8010156:	f7f0 f879 	bl	800024c <__adddf3>
 801015a:	4602      	mov	r2, r0
 801015c:	460b      	mov	r3, r1
				calculated_force +=
 801015e:	4620      	mov	r0, r4
 8010160:	4629      	mov	r1, r5
 8010162:	f7f0 f873 	bl	800024c <__adddf3>
 8010166:	4602      	mov	r2, r0
 8010168:	460b      	mov	r3, r1
 801016a:	4610      	mov	r0, r2
 801016c:	4619      	mov	r1, r3
 801016e:	f7f0 fcd3 	bl	8000b18 <__aeabi_d2iz>
 8010172:	4603      	mov	r3, r0
 8010174:	637b      	str	r3, [r7, #52]	@ 0x34
				PB_pool[i].time_step++;
 8010176:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801017a:	4978      	ldr	r1, [pc, #480]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 801017c:	4613      	mov	r3, r2
 801017e:	011b      	lsls	r3, r3, #4
 8010180:	4413      	add	r3, r2
 8010182:	009b      	lsls	r3, r3, #2
 8010184:	440b      	add	r3, r1
 8010186:	3304      	adds	r3, #4
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	1c59      	adds	r1, r3, #1
 801018c:	4873      	ldr	r0, [pc, #460]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 801018e:	4613      	mov	r3, r2
 8010190:	011b      	lsls	r3, r3, #4
 8010192:	4413      	add	r3, r2
 8010194:	009b      	lsls	r3, r3, #2
 8010196:	4403      	add	r3, r0
 8010198:	3304      	adds	r3, #4
 801019a:	6019      	str	r1, [r3, #0]
				// 
				if (PB_pool[i].time_step
 801019c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80101a0:	496e      	ldr	r1, [pc, #440]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80101a2:	4613      	mov	r3, r2
 80101a4:	011b      	lsls	r3, r3, #4
 80101a6:	4413      	add	r3, r2
 80101a8:	009b      	lsls	r3, r3, #2
 80101aa:	440b      	add	r3, r1
 80101ac:	3304      	adds	r3, #4
 80101ae:	6819      	ldr	r1, [r3, #0]
								>= PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period) {
 80101b0:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80101b4:	4869      	ldr	r0, [pc, #420]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80101b6:	4613      	mov	r3, r2
 80101b8:	011b      	lsls	r3, r3, #4
 80101ba:	4413      	add	r3, r2
 80101bc:	009b      	lsls	r3, r3, #2
 80101be:	4403      	add	r3, r0
 80101c0:	331c      	adds	r3, #28
 80101c2:	881b      	ldrh	r3, [r3, #0]
				if (PB_pool[i].time_step
 80101c4:	4299      	cmp	r1, r3
 80101c6:	f0c0 853a 	bcc.w	8010c3e <Synthesize_Effects_To_PWM+0xe8e>
					PB_pool[i].time_step = 0; // 
 80101ca:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80101ce:	4963      	ldr	r1, [pc, #396]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80101d0:	4613      	mov	r3, r2
 80101d2:	011b      	lsls	r3, r3, #4
 80101d4:	4413      	add	r3, r2
 80101d6:	009b      	lsls	r3, r3, #2
 80101d8:	440b      	add	r3, r1
 80101da:	3304      	adds	r3, #4
 80101dc:	2200      	movs	r2, #0
 80101de:	601a      	str	r2, [r3, #0]
				}

				break;
 80101e0:	f000 bd2d 	b.w	8010c3e <Synthesize_Effects_To_PWM+0xe8e>

			case SQUARE:
				// WARNING: 
				//  
				angle_deviation =
								Steering_Wheel.current_angle
 80101e4:	4b5c      	ldr	r3, [pc, #368]	@ (8010358 <Synthesize_Effects_To_PWM+0x5a8>)
 80101e6:	681c      	ldr	r4, [r3, #0]
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.offset
 80101e8:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80101ec:	495b      	ldr	r1, [pc, #364]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80101ee:	4613      	mov	r3, r2
 80101f0:	011b      	lsls	r3, r3, #4
 80101f2:	4413      	add	r3, r2
 80101f4:	009b      	lsls	r3, r3, #2
 80101f6:	440b      	add	r3, r1
 80101f8:	331a      	adds	r3, #26
 80101fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80101fe:	461a      	mov	r2, r3
																* Steering_Wheel.rotation_range
 8010200:	4b55      	ldr	r3, [pc, #340]	@ (8010358 <Synthesize_Effects_To_PWM+0x5a8>)
 8010202:	889b      	ldrh	r3, [r3, #4]
 8010204:	b29b      	uxth	r3, r3
 8010206:	fb02 f303 	mul.w	r3, r2, r3
																/ 20000);
 801020a:	4a55      	ldr	r2, [pc, #340]	@ (8010360 <Synthesize_Effects_To_PWM+0x5b0>)
 801020c:	fb82 1203 	smull	r1, r2, r2, r3
 8010210:	1352      	asrs	r2, r2, #13
 8010212:	17db      	asrs	r3, r3, #31
 8010214:	1ad3      	subs	r3, r2, r3
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.offset
 8010216:	4618      	mov	r0, r3
 8010218:	f7f0 fdd0 	bl	8000dbc <__aeabi_i2f>
 801021c:	4603      	mov	r3, r0
 801021e:	4619      	mov	r1, r3
 8010220:	4620      	mov	r0, r4
 8010222:	f7f0 fd15 	bl	8000c50 <__aeabi_fsub>
 8010226:	4603      	mov	r3, r0
				angle_deviation =
 8010228:	4618      	mov	r0, r3
 801022a:	f7f0 ffe1 	bl	80011f0 <__aeabi_f2iz>
 801022e:	4603      	mov	r3, r0
 8010230:	85fb      	strh	r3, [r7, #46]	@ 0x2e

				uint16_t half_period =
								PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period
 8010232:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010236:	4949      	ldr	r1, [pc, #292]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 8010238:	4613      	mov	r3, r2
 801023a:	011b      	lsls	r3, r3, #4
 801023c:	4413      	add	r3, r2
 801023e:	009b      	lsls	r3, r3, #2
 8010240:	440b      	add	r3, r1
 8010242:	331c      	adds	r3, #28
 8010244:	881b      	ldrh	r3, [r3, #0]
				uint16_t half_period =
 8010246:	085b      	lsrs	r3, r3, #1
 8010248:	837b      	strh	r3, [r7, #26]
												/ 2;

				// 
				uint16_t adjusted_time_step =
								(PB_pool[i].time_step
 801024a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801024e:	4943      	ldr	r1, [pc, #268]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 8010250:	4613      	mov	r3, r2
 8010252:	011b      	lsls	r3, r3, #4
 8010254:	4413      	add	r3, r2
 8010256:	009b      	lsls	r3, r3, #2
 8010258:	440b      	add	r3, r1
 801025a:	3304      	adds	r3, #4
 801025c:	6819      	ldr	r1, [r3, #0]
												+ PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.phase)
 801025e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010262:	483e      	ldr	r0, [pc, #248]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 8010264:	4613      	mov	r3, r2
 8010266:	011b      	lsls	r3, r3, #4
 8010268:	4413      	add	r3, r2
 801026a:	009b      	lsls	r3, r3, #2
 801026c:	4403      	add	r3, r0
 801026e:	3316      	adds	r3, #22
 8010270:	781b      	ldrb	r3, [r3, #0]
 8010272:	18ca      	adds	r2, r1, r3
												% PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period;
 8010274:	f897 103b 	ldrb.w	r1, [r7, #59]	@ 0x3b
 8010278:	4838      	ldr	r0, [pc, #224]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 801027a:	460b      	mov	r3, r1
 801027c:	011b      	lsls	r3, r3, #4
 801027e:	440b      	add	r3, r1
 8010280:	009b      	lsls	r3, r3, #2
 8010282:	4403      	add	r3, r0
 8010284:	331c      	adds	r3, #28
 8010286:	881b      	ldrh	r3, [r3, #0]
 8010288:	fbb2 f1f3 	udiv	r1, r2, r3
 801028c:	fb01 f303 	mul.w	r3, r1, r3
 8010290:	1ad3      	subs	r3, r2, r3
				uint16_t adjusted_time_step =
 8010292:	833b      	strh	r3, [r7, #24]

				// 
				if (adjusted_time_step < half_period) {
 8010294:	8b3a      	ldrh	r2, [r7, #24]
 8010296:	8b7b      	ldrh	r3, [r7, #26]
 8010298:	429a      	cmp	r2, r3
 801029a:	d211      	bcs.n	80102c0 <Synthesize_Effects_To_PWM+0x510>
					calculated_force +=
									(PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude
 801029c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80102a0:	492e      	ldr	r1, [pc, #184]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80102a2:	4613      	mov	r3, r2
 80102a4:	011b      	lsls	r3, r3, #4
 80102a6:	4413      	add	r3, r2
 80102a8:	009b      	lsls	r3, r3, #2
 80102aa:	440b      	add	r3, r1
 80102ac:	3318      	adds	r3, #24
 80102ae:	881b      	ldrh	r3, [r3, #0]
 80102b0:	461a      	mov	r2, r3
													+ angle_deviation);
 80102b2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80102b6:	4413      	add	r3, r2
					calculated_force +=
 80102b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80102ba:	4413      	add	r3, r2
 80102bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80102be:	e00f      	b.n	80102e0 <Synthesize_Effects_To_PWM+0x530>
				} else {
					calculated_force +=
									(-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude
													+ angle_deviation);
 80102c0:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	@ 0x2e
									(-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude
 80102c4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80102c8:	4824      	ldr	r0, [pc, #144]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80102ca:	4613      	mov	r3, r2
 80102cc:	011b      	lsls	r3, r3, #4
 80102ce:	4413      	add	r3, r2
 80102d0:	009b      	lsls	r3, r3, #2
 80102d2:	4403      	add	r3, r0
 80102d4:	3318      	adds	r3, #24
 80102d6:	881b      	ldrh	r3, [r3, #0]
													+ angle_deviation);
 80102d8:	1acb      	subs	r3, r1, r3
					calculated_force +=
 80102da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80102dc:	4413      	add	r3, r2
 80102de:	637b      	str	r3, [r7, #52]	@ 0x34
				}

				// 
				PB_pool[i].time_step++;
 80102e0:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80102e4:	491d      	ldr	r1, [pc, #116]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80102e6:	4613      	mov	r3, r2
 80102e8:	011b      	lsls	r3, r3, #4
 80102ea:	4413      	add	r3, r2
 80102ec:	009b      	lsls	r3, r3, #2
 80102ee:	440b      	add	r3, r1
 80102f0:	3304      	adds	r3, #4
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	1c59      	adds	r1, r3, #1
 80102f6:	4819      	ldr	r0, [pc, #100]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 80102f8:	4613      	mov	r3, r2
 80102fa:	011b      	lsls	r3, r3, #4
 80102fc:	4413      	add	r3, r2
 80102fe:	009b      	lsls	r3, r3, #2
 8010300:	4403      	add	r3, r0
 8010302:	3304      	adds	r3, #4
 8010304:	6019      	str	r1, [r3, #0]

				// 
				if (PB_pool[i].time_step
 8010306:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801030a:	4914      	ldr	r1, [pc, #80]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 801030c:	4613      	mov	r3, r2
 801030e:	011b      	lsls	r3, r3, #4
 8010310:	4413      	add	r3, r2
 8010312:	009b      	lsls	r3, r3, #2
 8010314:	440b      	add	r3, r1
 8010316:	3304      	adds	r3, #4
 8010318:	6819      	ldr	r1, [r3, #0]
								>= PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period) {
 801031a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801031e:	480f      	ldr	r0, [pc, #60]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 8010320:	4613      	mov	r3, r2
 8010322:	011b      	lsls	r3, r3, #4
 8010324:	4413      	add	r3, r2
 8010326:	009b      	lsls	r3, r3, #2
 8010328:	4403      	add	r3, r0
 801032a:	331c      	adds	r3, #28
 801032c:	881b      	ldrh	r3, [r3, #0]
				if (PB_pool[i].time_step
 801032e:	4299      	cmp	r1, r3
 8010330:	f0c0 8487 	bcc.w	8010c42 <Synthesize_Effects_To_PWM+0xe92>
					PB_pool[i].time_step = 0; // 
 8010334:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010338:	4908      	ldr	r1, [pc, #32]	@ (801035c <Synthesize_Effects_To_PWM+0x5ac>)
 801033a:	4613      	mov	r3, r2
 801033c:	011b      	lsls	r3, r3, #4
 801033e:	4413      	add	r3, r2
 8010340:	009b      	lsls	r3, r3, #2
 8010342:	440b      	add	r3, r1
 8010344:	3304      	adds	r3, #4
 8010346:	2200      	movs	r2, #0
 8010348:	601a      	str	r2, [r3, #0]
				}

				break;
 801034a:	f000 bc7a 	b.w	8010c42 <Synthesize_Effects_To_PWM+0xe92>
 801034e:	bf00      	nop
 8010350:	54442d18 	.word	0x54442d18
 8010354:	401921fb 	.word	0x401921fb
 8010358:	20000594 	.word	0x20000594
 801035c:	20003be4 	.word	0x20003be4
 8010360:	68db8bad 	.word	0x68db8bad

			case TRIANGLE:
				// WARNING: 
				//  
				angle_deviation =
								Steering_Wheel.current_angle
 8010364:	4b95      	ldr	r3, [pc, #596]	@ (80105bc <Synthesize_Effects_To_PWM+0x80c>)
 8010366:	681c      	ldr	r4, [r3, #0]
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.offset
 8010368:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801036c:	4994      	ldr	r1, [pc, #592]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 801036e:	4613      	mov	r3, r2
 8010370:	011b      	lsls	r3, r3, #4
 8010372:	4413      	add	r3, r2
 8010374:	009b      	lsls	r3, r3, #2
 8010376:	440b      	add	r3, r1
 8010378:	331a      	adds	r3, #26
 801037a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801037e:	461a      	mov	r2, r3
																* Steering_Wheel.rotation_range
 8010380:	4b8e      	ldr	r3, [pc, #568]	@ (80105bc <Synthesize_Effects_To_PWM+0x80c>)
 8010382:	889b      	ldrh	r3, [r3, #4]
 8010384:	b29b      	uxth	r3, r3
 8010386:	fb02 f303 	mul.w	r3, r2, r3
																/ 20000);
 801038a:	4a8e      	ldr	r2, [pc, #568]	@ (80105c4 <Synthesize_Effects_To_PWM+0x814>)
 801038c:	fb82 1203 	smull	r1, r2, r2, r3
 8010390:	1352      	asrs	r2, r2, #13
 8010392:	17db      	asrs	r3, r3, #31
 8010394:	1ad3      	subs	r3, r2, r3
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.offset
 8010396:	4618      	mov	r0, r3
 8010398:	f7f0 fd10 	bl	8000dbc <__aeabi_i2f>
 801039c:	4603      	mov	r3, r0
 801039e:	4619      	mov	r1, r3
 80103a0:	4620      	mov	r0, r4
 80103a2:	f7f0 fc55 	bl	8000c50 <__aeabi_fsub>
 80103a6:	4603      	mov	r3, r0
				angle_deviation =
 80103a8:	4618      	mov	r0, r3
 80103aa:	f7f0 ff21 	bl	80011f0 <__aeabi_f2iz>
 80103ae:	4603      	mov	r3, r0
 80103b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e

				uint16_t period =
								PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period;
 80103b2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
				uint16_t period =
 80103b6:	4982      	ldr	r1, [pc, #520]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 80103b8:	4613      	mov	r3, r2
 80103ba:	011b      	lsls	r3, r3, #4
 80103bc:	4413      	add	r3, r2
 80103be:	009b      	lsls	r3, r3, #2
 80103c0:	440b      	add	r3, r1
 80103c2:	331c      	adds	r3, #28
 80103c4:	881b      	ldrh	r3, [r3, #0]
 80103c6:	83fb      	strh	r3, [r7, #30]
				int16_t triangle_value = ((2 * PB_pool[i].time_step)
 80103c8:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80103cc:	497c      	ldr	r1, [pc, #496]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 80103ce:	4613      	mov	r3, r2
 80103d0:	011b      	lsls	r3, r3, #4
 80103d2:	4413      	add	r3, r2
 80103d4:	009b      	lsls	r3, r3, #2
 80103d6:	440b      	add	r3, r1
 80103d8:	3304      	adds	r3, #4
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	005b      	lsls	r3, r3, #1
								% (2 * period)) - period;
 80103de:	8bfa      	ldrh	r2, [r7, #30]
 80103e0:	0052      	lsls	r2, r2, #1
 80103e2:	fbb3 f1f2 	udiv	r1, r3, r2
 80103e6:	fb01 f202 	mul.w	r2, r1, r2
 80103ea:	1a9b      	subs	r3, r3, r2
 80103ec:	b29a      	uxth	r2, r3
 80103ee:	8bfb      	ldrh	r3, [r7, #30]
 80103f0:	1ad3      	subs	r3, r2, r3
 80103f2:	b29b      	uxth	r3, r3
				int16_t triangle_value = ((2 * PB_pool[i].time_step)
 80103f4:	83bb      	strh	r3, [r7, #28]
				calculated_force +=
								angle_deviation
												+ ((triangle_value
 80103f6:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	@ 0x2e
																* PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.magnitude)
 80103fa:	f9b7 001c 	ldrsh.w	r0, [r7, #28]
 80103fe:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010402:	4c6f      	ldr	r4, [pc, #444]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 8010404:	4613      	mov	r3, r2
 8010406:	011b      	lsls	r3, r3, #4
 8010408:	4413      	add	r3, r2
 801040a:	009b      	lsls	r3, r3, #2
 801040c:	4423      	add	r3, r4
 801040e:	3318      	adds	r3, #24
 8010410:	881b      	ldrh	r3, [r3, #0]
 8010412:	fb03 f200 	mul.w	r2, r3, r0
																/ period);
 8010416:	8bfb      	ldrh	r3, [r7, #30]
 8010418:	fb92 f3f3 	sdiv	r3, r2, r3
												+ ((triangle_value
 801041c:	440b      	add	r3, r1
				calculated_force +=
 801041e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010420:	4413      	add	r3, r2
 8010422:	637b      	str	r3, [r7, #52]	@ 0x34
				PB_pool[i].time_step++;
 8010424:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010428:	4965      	ldr	r1, [pc, #404]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 801042a:	4613      	mov	r3, r2
 801042c:	011b      	lsls	r3, r3, #4
 801042e:	4413      	add	r3, r2
 8010430:	009b      	lsls	r3, r3, #2
 8010432:	440b      	add	r3, r1
 8010434:	3304      	adds	r3, #4
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	1c59      	adds	r1, r3, #1
 801043a:	4861      	ldr	r0, [pc, #388]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 801043c:	4613      	mov	r3, r2
 801043e:	011b      	lsls	r3, r3, #4
 8010440:	4413      	add	r3, r2
 8010442:	009b      	lsls	r3, r3, #2
 8010444:	4403      	add	r3, r0
 8010446:	3304      	adds	r3, #4
 8010448:	6019      	str	r1, [r3, #0]

				// 
				if (PB_pool[i].time_step
 801044a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801044e:	495c      	ldr	r1, [pc, #368]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 8010450:	4613      	mov	r3, r2
 8010452:	011b      	lsls	r3, r3, #4
 8010454:	4413      	add	r3, r2
 8010456:	009b      	lsls	r3, r3, #2
 8010458:	440b      	add	r3, r1
 801045a:	3304      	adds	r3, #4
 801045c:	6819      	ldr	r1, [r3, #0]
								>= PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.periodic_parameters.period) {
 801045e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010462:	4857      	ldr	r0, [pc, #348]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 8010464:	4613      	mov	r3, r2
 8010466:	011b      	lsls	r3, r3, #4
 8010468:	4413      	add	r3, r2
 801046a:	009b      	lsls	r3, r3, #2
 801046c:	4403      	add	r3, r0
 801046e:	331c      	adds	r3, #28
 8010470:	881b      	ldrh	r3, [r3, #0]
				if (PB_pool[i].time_step
 8010472:	4299      	cmp	r1, r3
 8010474:	f0c0 83e7 	bcc.w	8010c46 <Synthesize_Effects_To_PWM+0xe96>
					PB_pool[i].time_step = 0; // 
 8010478:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801047c:	4950      	ldr	r1, [pc, #320]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 801047e:	4613      	mov	r3, r2
 8010480:	011b      	lsls	r3, r3, #4
 8010482:	4413      	add	r3, r2
 8010484:	009b      	lsls	r3, r3, #2
 8010486:	440b      	add	r3, r1
 8010488:	3304      	adds	r3, #4
 801048a:	2200      	movs	r2, #0
 801048c:	601a      	str	r2, [r3, #0]
				}
				break;
 801048e:	e3da      	b.n	8010c46 <Synthesize_Effects_To_PWM+0xe96>
//				calculated_force += spring_force;

//				Steering_Wheel.current_angle =
//								(float_t) (Steering_Wheel.encoder.pulse_count
//												* 0.15f);
				current_time = HAL_GetTick(); // 
 8010490:	f7f2 ff4c 	bl	800332c <HAL_GetTick>
 8010494:	6278      	str	r0, [r7, #36]	@ 0x24
				dt = (current_time - pid_last_time) / 1000.0f;
 8010496:	4b4c      	ldr	r3, [pc, #304]	@ (80105c8 <Synthesize_Effects_To_PWM+0x818>)
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801049c:	1ad3      	subs	r3, r2, r3
 801049e:	4618      	mov	r0, r3
 80104a0:	f7f0 fc88 	bl	8000db4 <__aeabi_ui2f>
 80104a4:	4603      	mov	r3, r0
 80104a6:	4949      	ldr	r1, [pc, #292]	@ (80105cc <Synthesize_Effects_To_PWM+0x81c>)
 80104a8:	4618      	mov	r0, r3
 80104aa:	f7f0 fd8f 	bl	8000fcc <__aeabi_fdiv>
 80104ae:	4603      	mov	r3, r0
 80104b0:	623b      	str	r3, [r7, #32]

				//  
				angle_deviation =
								Steering_Wheel.current_angle
 80104b2:	4b42      	ldr	r3, [pc, #264]	@ (80105bc <Synthesize_Effects_To_PWM+0x80c>)
 80104b4:	681c      	ldr	r4, [r3, #0]
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.center_point_offset
 80104b6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80104ba:	4941      	ldr	r1, [pc, #260]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 80104bc:	4613      	mov	r3, r2
 80104be:	011b      	lsls	r3, r3, #4
 80104c0:	4413      	add	r3, r2
 80104c2:	009b      	lsls	r3, r3, #2
 80104c4:	440b      	add	r3, r1
 80104c6:	3316      	adds	r3, #22
 80104c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80104cc:	461a      	mov	r2, r3
																* Steering_Wheel.rotation_range
 80104ce:	4b3b      	ldr	r3, [pc, #236]	@ (80105bc <Synthesize_Effects_To_PWM+0x80c>)
 80104d0:	889b      	ldrh	r3, [r3, #4]
 80104d2:	b29b      	uxth	r3, r3
 80104d4:	fb02 f303 	mul.w	r3, r2, r3
																/ 65534);
 80104d8:	4a3d      	ldr	r2, [pc, #244]	@ (80105d0 <Synthesize_Effects_To_PWM+0x820>)
 80104da:	fb82 1203 	smull	r1, r2, r2, r3
 80104de:	441a      	add	r2, r3
 80104e0:	13d2      	asrs	r2, r2, #15
 80104e2:	17db      	asrs	r3, r3, #31
 80104e4:	1ad3      	subs	r3, r2, r3
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.center_point_offset
 80104e6:	4618      	mov	r0, r3
 80104e8:	f7f0 fc68 	bl	8000dbc <__aeabi_i2f>
 80104ec:	4603      	mov	r3, r0
 80104ee:	4619      	mov	r1, r3
 80104f0:	4620      	mov	r0, r4
 80104f2:	f7f0 fbad 	bl	8000c50 <__aeabi_fsub>
 80104f6:	4603      	mov	r3, r0
				angle_deviation =
 80104f8:	4618      	mov	r0, r3
 80104fa:	f7f0 fe79 	bl	80011f0 <__aeabi_f2iz>
 80104fe:	4603      	mov	r3, r0
 8010500:	85fb      	strh	r3, [r7, #46]	@ 0x2e

				// 
				angle_dead_band =
								PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.dead_band
 8010502:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010506:	492e      	ldr	r1, [pc, #184]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 8010508:	4613      	mov	r3, r2
 801050a:	011b      	lsls	r3, r3, #4
 801050c:	4413      	add	r3, r2
 801050e:	009b      	lsls	r3, r3, #2
 8010510:	440b      	add	r3, r1
 8010512:	3320      	adds	r3, #32
 8010514:	881b      	ldrh	r3, [r3, #0]
 8010516:	461a      	mov	r2, r3
												* Steering_Wheel.rotation_range
 8010518:	4b28      	ldr	r3, [pc, #160]	@ (80105bc <Synthesize_Effects_To_PWM+0x80c>)
 801051a:	889b      	ldrh	r3, [r3, #4]
 801051c:	b29b      	uxth	r3, r3
 801051e:	fb02 f303 	mul.w	r3, r2, r3
												/ 20000;
 8010522:	4a28      	ldr	r2, [pc, #160]	@ (80105c4 <Synthesize_Effects_To_PWM+0x814>)
 8010524:	fb82 1203 	smull	r1, r2, r2, r3
 8010528:	1352      	asrs	r2, r2, #13
 801052a:	17db      	asrs	r3, r3, #31
 801052c:	1ad3      	subs	r3, r2, r3
				angle_dead_band =
 801052e:	85bb      	strh	r3, [r7, #44]	@ 0x2c

				// 
				if (angle_deviation > angle_dead_band) { //
 8010530:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	@ 0x2e
 8010534:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8010538:	429a      	cmp	r2, r3
 801053a:	dd51      	ble.n	80105e0 <Synthesize_Effects_To_PWM+0x830>

					// PID
					float_t pid_output = PID_Compute(&spring_pid,
 801053c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8010540:	4618      	mov	r0, r3
 8010542:	f7f0 fc3b 	bl	8000dbc <__aeabi_i2f>
 8010546:	4604      	mov	r4, r0
 8010548:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 801054c:	4618      	mov	r0, r3
 801054e:	f7f0 fc35 	bl	8000dbc <__aeabi_i2f>
 8010552:	4602      	mov	r2, r0
 8010554:	6a3b      	ldr	r3, [r7, #32]
 8010556:	4621      	mov	r1, r4
 8010558:	481e      	ldr	r0, [pc, #120]	@ (80105d4 <Synthesize_Effects_To_PWM+0x824>)
 801055a:	f7ff fb1a 	bl	800fb92 <PID_Compute>
 801055e:	60f8      	str	r0, [r7, #12]
									angle_dead_band, (float_t) angle_deviation,
									dt);
					//=PID*
					calculated_force +=
									(int32_t) (pid_output
													* Effect_Gain_Controller.spring_gain
 8010560:	4b1d      	ldr	r3, [pc, #116]	@ (80105d8 <Synthesize_Effects_To_PWM+0x828>)
 8010562:	881b      	ldrh	r3, [r3, #0]
 8010564:	4618      	mov	r0, r3
 8010566:	f7f0 fc29 	bl	8000dbc <__aeabi_i2f>
 801056a:	4603      	mov	r3, r0
 801056c:	68f9      	ldr	r1, [r7, #12]
 801056e:	4618      	mov	r0, r3
 8010570:	f7f0 fc78 	bl	8000e64 <__aeabi_fmul>
 8010574:	4603      	mov	r3, r0
 8010576:	461c      	mov	r4, r3
													* PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_coefficient
 8010578:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801057c:	4910      	ldr	r1, [pc, #64]	@ (80105c0 <Synthesize_Effects_To_PWM+0x810>)
 801057e:	4613      	mov	r3, r2
 8010580:	011b      	lsls	r3, r3, #4
 8010582:	4413      	add	r3, r2
 8010584:	009b      	lsls	r3, r3, #2
 8010586:	440b      	add	r3, r1
 8010588:	3318      	adds	r3, #24
 801058a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801058e:	4618      	mov	r0, r3
 8010590:	f7f0 fc14 	bl	8000dbc <__aeabi_i2f>
 8010594:	4603      	mov	r3, r0
 8010596:	4619      	mov	r1, r3
 8010598:	4620      	mov	r0, r4
 801059a:	f7f0 fc63 	bl	8000e64 <__aeabi_fmul>
 801059e:	4603      	mov	r3, r0
													/ 10000);
 80105a0:	490e      	ldr	r1, [pc, #56]	@ (80105dc <Synthesize_Effects_To_PWM+0x82c>)
 80105a2:	4618      	mov	r0, r3
 80105a4:	f7f0 fd12 	bl	8000fcc <__aeabi_fdiv>
 80105a8:	4603      	mov	r3, r0
									(int32_t) (pid_output
 80105aa:	4618      	mov	r0, r3
 80105ac:	f7f0 fe20 	bl	80011f0 <__aeabi_f2iz>
 80105b0:	4602      	mov	r2, r0
					calculated_force +=
 80105b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105b4:	4413      	add	r3, r2
 80105b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80105b8:	e058      	b.n	801066c <Synthesize_Effects_To_PWM+0x8bc>
 80105ba:	bf00      	nop
 80105bc:	20000594 	.word	0x20000594
 80105c0:	20003be4 	.word	0x20003be4
 80105c4:	68db8bad 	.word	0x68db8bad
 80105c8:	20003e4c 	.word	0x20003e4c
 80105cc:	447a0000 	.word	0x447a0000
 80105d0:	80010003 	.word	0x80010003
 80105d4:	20003e50 	.word	0x20003e50
 80105d8:	20000578 	.word	0x20000578
 80105dc:	461c4000 	.word	0x461c4000

				} else if (angle_deviation < -angle_dead_band) { //
 80105e0:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	@ 0x2e
 80105e4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80105e8:	425b      	negs	r3, r3
 80105ea:	429a      	cmp	r2, r3
 80105ec:	da3e      	bge.n	801066c <Synthesize_Effects_To_PWM+0x8bc>

					// PID
					float_t pid_output = PID_Compute(&spring_pid,
									-angle_dead_band, (float_t) angle_deviation,
 80105ee:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80105f2:	425b      	negs	r3, r3
					float_t pid_output = PID_Compute(&spring_pid,
 80105f4:	4618      	mov	r0, r3
 80105f6:	f7f0 fbe1 	bl	8000dbc <__aeabi_i2f>
 80105fa:	4604      	mov	r4, r0
 80105fc:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8010600:	4618      	mov	r0, r3
 8010602:	f7f0 fbdb 	bl	8000dbc <__aeabi_i2f>
 8010606:	4602      	mov	r2, r0
 8010608:	6a3b      	ldr	r3, [r7, #32]
 801060a:	4621      	mov	r1, r4
 801060c:	48a5      	ldr	r0, [pc, #660]	@ (80108a4 <Synthesize_Effects_To_PWM+0xaf4>)
 801060e:	f7ff fac0 	bl	800fb92 <PID_Compute>
 8010612:	6138      	str	r0, [r7, #16]
									dt);
					//=PID*
					calculated_force +=
									(int32_t) (pid_output
													* Effect_Gain_Controller.spring_gain
 8010614:	4ba4      	ldr	r3, [pc, #656]	@ (80108a8 <Synthesize_Effects_To_PWM+0xaf8>)
 8010616:	881b      	ldrh	r3, [r3, #0]
 8010618:	4618      	mov	r0, r3
 801061a:	f7f0 fbcf 	bl	8000dbc <__aeabi_i2f>
 801061e:	4603      	mov	r3, r0
 8010620:	6939      	ldr	r1, [r7, #16]
 8010622:	4618      	mov	r0, r3
 8010624:	f7f0 fc1e 	bl	8000e64 <__aeabi_fmul>
 8010628:	4603      	mov	r3, r0
 801062a:	461c      	mov	r4, r3
													* PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_coefficient
 801062c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010630:	499e      	ldr	r1, [pc, #632]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 8010632:	4613      	mov	r3, r2
 8010634:	011b      	lsls	r3, r3, #4
 8010636:	4413      	add	r3, r2
 8010638:	009b      	lsls	r3, r3, #2
 801063a:	440b      	add	r3, r1
 801063c:	331a      	adds	r3, #26
 801063e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010642:	4618      	mov	r0, r3
 8010644:	f7f0 fbba 	bl	8000dbc <__aeabi_i2f>
 8010648:	4603      	mov	r3, r0
 801064a:	4619      	mov	r1, r3
 801064c:	4620      	mov	r0, r4
 801064e:	f7f0 fc09 	bl	8000e64 <__aeabi_fmul>
 8010652:	4603      	mov	r3, r0
													/ 10000);
 8010654:	4996      	ldr	r1, [pc, #600]	@ (80108b0 <Synthesize_Effects_To_PWM+0xb00>)
 8010656:	4618      	mov	r0, r3
 8010658:	f7f0 fcb8 	bl	8000fcc <__aeabi_fdiv>
 801065c:	4603      	mov	r3, r0
									(int32_t) (pid_output
 801065e:	4618      	mov	r0, r3
 8010660:	f7f0 fdc6 	bl	80011f0 <__aeabi_f2iz>
 8010664:	4602      	mov	r2, r0
					calculated_force +=
 8010666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010668:	4413      	add	r3, r2
 801066a:	637b      	str	r3, [r7, #52]	@ 0x34

				}

				pid_last_time = current_time;
 801066c:	4a91      	ldr	r2, [pc, #580]	@ (80108b4 <Synthesize_Effects_To_PWM+0xb04>)
 801066e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010670:	6013      	str	r3, [r2, #0]
				if (calculated_force
								> PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_saturation) {
 8010672:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010676:	498d      	ldr	r1, [pc, #564]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 8010678:	4613      	mov	r3, r2
 801067a:	011b      	lsls	r3, r3, #4
 801067c:	4413      	add	r3, r2
 801067e:	009b      	lsls	r3, r3, #2
 8010680:	440b      	add	r3, r1
 8010682:	331c      	adds	r3, #28
 8010684:	881b      	ldrh	r3, [r3, #0]
 8010686:	461a      	mov	r2, r3
				if (calculated_force
 8010688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801068a:	4293      	cmp	r3, r2
 801068c:	dd0b      	ble.n	80106a6 <Synthesize_Effects_To_PWM+0x8f6>
					calculated_force =
									PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_saturation;
 801068e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010692:	4986      	ldr	r1, [pc, #536]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 8010694:	4613      	mov	r3, r2
 8010696:	011b      	lsls	r3, r3, #4
 8010698:	4413      	add	r3, r2
 801069a:	009b      	lsls	r3, r3, #2
 801069c:	440b      	add	r3, r1
 801069e:	331c      	adds	r3, #28
 80106a0:	881b      	ldrh	r3, [r3, #0]
					calculated_force =
 80106a2:	637b      	str	r3, [r7, #52]	@ 0x34
				} else if (calculated_force
								< -PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation) {
					calculated_force =
									-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation;
				}
				break;
 80106a4:	e2d1      	b.n	8010c4a <Synthesize_Effects_To_PWM+0xe9a>
								< -PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation) {
 80106a6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80106aa:	4980      	ldr	r1, [pc, #512]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 80106ac:	4613      	mov	r3, r2
 80106ae:	011b      	lsls	r3, r3, #4
 80106b0:	4413      	add	r3, r2
 80106b2:	009b      	lsls	r3, r3, #2
 80106b4:	440b      	add	r3, r1
 80106b6:	331e      	adds	r3, #30
 80106b8:	881b      	ldrh	r3, [r3, #0]
 80106ba:	425b      	negs	r3, r3
				} else if (calculated_force
 80106bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80106be:	429a      	cmp	r2, r3
 80106c0:	f280 82c3 	bge.w	8010c4a <Synthesize_Effects_To_PWM+0xe9a>
									-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation;
 80106c4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80106c8:	4978      	ldr	r1, [pc, #480]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 80106ca:	4613      	mov	r3, r2
 80106cc:	011b      	lsls	r3, r3, #4
 80106ce:	4413      	add	r3, r2
 80106d0:	009b      	lsls	r3, r3, #2
 80106d2:	440b      	add	r3, r1
 80106d4:	331e      	adds	r3, #30
 80106d6:	881b      	ldrh	r3, [r3, #0]
					calculated_force =
 80106d8:	425b      	negs	r3, r3
 80106da:	637b      	str	r3, [r7, #52]	@ 0x34
				break;
 80106dc:	e2b5      	b.n	8010c4a <Synthesize_Effects_To_PWM+0xe9a>

			case DAMPER:
				//  
				angle_deviation =
								Steering_Wheel.current_angle
 80106de:	4b76      	ldr	r3, [pc, #472]	@ (80108b8 <Synthesize_Effects_To_PWM+0xb08>)
 80106e0:	681c      	ldr	r4, [r3, #0]
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.center_point_offset
 80106e2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80106e6:	4971      	ldr	r1, [pc, #452]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 80106e8:	4613      	mov	r3, r2
 80106ea:	011b      	lsls	r3, r3, #4
 80106ec:	4413      	add	r3, r2
 80106ee:	009b      	lsls	r3, r3, #2
 80106f0:	440b      	add	r3, r1
 80106f2:	3316      	adds	r3, #22
 80106f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80106f8:	461a      	mov	r2, r3
																* Steering_Wheel.rotation_range
 80106fa:	4b6f      	ldr	r3, [pc, #444]	@ (80108b8 <Synthesize_Effects_To_PWM+0xb08>)
 80106fc:	889b      	ldrh	r3, [r3, #4]
 80106fe:	b29b      	uxth	r3, r3
 8010700:	fb02 f303 	mul.w	r3, r2, r3
																/ 65534);
 8010704:	4a6d      	ldr	r2, [pc, #436]	@ (80108bc <Synthesize_Effects_To_PWM+0xb0c>)
 8010706:	fb82 1203 	smull	r1, r2, r2, r3
 801070a:	441a      	add	r2, r3
 801070c:	13d2      	asrs	r2, r2, #15
 801070e:	17db      	asrs	r3, r3, #31
 8010710:	1ad3      	subs	r3, r2, r3
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.center_point_offset
 8010712:	4618      	mov	r0, r3
 8010714:	f7f0 fb52 	bl	8000dbc <__aeabi_i2f>
 8010718:	4603      	mov	r3, r0
 801071a:	4619      	mov	r1, r3
 801071c:	4620      	mov	r0, r4
 801071e:	f7f0 fa97 	bl	8000c50 <__aeabi_fsub>
 8010722:	4603      	mov	r3, r0
				angle_deviation =
 8010724:	4618      	mov	r0, r3
 8010726:	f7f0 fd63 	bl	80011f0 <__aeabi_f2iz>
 801072a:	4603      	mov	r3, r0
 801072c:	85fb      	strh	r3, [r7, #46]	@ 0x2e

				// 
				angle_dead_band =
								PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.dead_band
 801072e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010732:	495e      	ldr	r1, [pc, #376]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 8010734:	4613      	mov	r3, r2
 8010736:	011b      	lsls	r3, r3, #4
 8010738:	4413      	add	r3, r2
 801073a:	009b      	lsls	r3, r3, #2
 801073c:	440b      	add	r3, r1
 801073e:	3320      	adds	r3, #32
 8010740:	881b      	ldrh	r3, [r3, #0]
 8010742:	461a      	mov	r2, r3
												* Steering_Wheel.rotation_range
 8010744:	4b5c      	ldr	r3, [pc, #368]	@ (80108b8 <Synthesize_Effects_To_PWM+0xb08>)
 8010746:	889b      	ldrh	r3, [r3, #4]
 8010748:	b29b      	uxth	r3, r3
 801074a:	fb02 f303 	mul.w	r3, r2, r3
												/ 20000;
 801074e:	4a5c      	ldr	r2, [pc, #368]	@ (80108c0 <Synthesize_Effects_To_PWM+0xb10>)
 8010750:	fb82 1203 	smull	r1, r2, r2, r3
 8010754:	1352      	asrs	r2, r2, #13
 8010756:	17db      	asrs	r3, r3, #31
 8010758:	1ad3      	subs	r3, r2, r3
				angle_dead_band =
 801075a:	85bb      	strh	r3, [r7, #44]	@ 0x2c

				// 
				if (angle_deviation > angle_dead_band) { //
 801075c:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	@ 0x2e
 8010760:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8010764:	429a      	cmp	r2, r3
 8010766:	dd30      	ble.n	80107ca <Synthesize_Effects_To_PWM+0xa1a>
					//=*
					calculated_force +=
									(int32_t) (-Steering_Wheel.angular_velocity
 8010768:	4b53      	ldr	r3, [pc, #332]	@ (80108b8 <Synthesize_Effects_To_PWM+0xb08>)
 801076a:	689b      	ldr	r3, [r3, #8]
 801076c:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
													* Effect_Gain_Controller.damper_gain
 8010770:	4b4d      	ldr	r3, [pc, #308]	@ (80108a8 <Synthesize_Effects_To_PWM+0xaf8>)
 8010772:	885b      	ldrh	r3, [r3, #2]
 8010774:	4618      	mov	r0, r3
 8010776:	f7f0 fb21 	bl	8000dbc <__aeabi_i2f>
 801077a:	4603      	mov	r3, r0
 801077c:	4619      	mov	r1, r3
 801077e:	4620      	mov	r0, r4
 8010780:	f7f0 fb70 	bl	8000e64 <__aeabi_fmul>
 8010784:	4603      	mov	r3, r0
 8010786:	461c      	mov	r4, r3
													* PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_coefficient
 8010788:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801078c:	4947      	ldr	r1, [pc, #284]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 801078e:	4613      	mov	r3, r2
 8010790:	011b      	lsls	r3, r3, #4
 8010792:	4413      	add	r3, r2
 8010794:	009b      	lsls	r3, r3, #2
 8010796:	440b      	add	r3, r1
 8010798:	3318      	adds	r3, #24
 801079a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801079e:	4618      	mov	r0, r3
 80107a0:	f7f0 fb0c 	bl	8000dbc <__aeabi_i2f>
 80107a4:	4603      	mov	r3, r0
 80107a6:	4619      	mov	r1, r3
 80107a8:	4620      	mov	r0, r4
 80107aa:	f7f0 fb5b 	bl	8000e64 <__aeabi_fmul>
 80107ae:	4603      	mov	r3, r0
													/ 10000);
 80107b0:	493f      	ldr	r1, [pc, #252]	@ (80108b0 <Synthesize_Effects_To_PWM+0xb00>)
 80107b2:	4618      	mov	r0, r3
 80107b4:	f7f0 fc0a 	bl	8000fcc <__aeabi_fdiv>
 80107b8:	4603      	mov	r3, r0
									(int32_t) (-Steering_Wheel.angular_velocity
 80107ba:	4618      	mov	r0, r3
 80107bc:	f7f0 fd18 	bl	80011f0 <__aeabi_f2iz>
 80107c0:	4602      	mov	r2, r0
					calculated_force +=
 80107c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107c4:	4413      	add	r3, r2
 80107c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80107c8:	e036      	b.n	8010838 <Synthesize_Effects_To_PWM+0xa88>
				} else if (angle_deviation < -angle_dead_band) { //
 80107ca:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	@ 0x2e
 80107ce:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80107d2:	425b      	negs	r3, r3
 80107d4:	429a      	cmp	r2, r3
 80107d6:	da2f      	bge.n	8010838 <Synthesize_Effects_To_PWM+0xa88>
					//=*
					calculated_force +=
									(int32_t) (-Steering_Wheel.angular_velocity
 80107d8:	4b37      	ldr	r3, [pc, #220]	@ (80108b8 <Synthesize_Effects_To_PWM+0xb08>)
 80107da:	689b      	ldr	r3, [r3, #8]
 80107dc:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
													* Effect_Gain_Controller.damper_gain
 80107e0:	4b31      	ldr	r3, [pc, #196]	@ (80108a8 <Synthesize_Effects_To_PWM+0xaf8>)
 80107e2:	885b      	ldrh	r3, [r3, #2]
 80107e4:	4618      	mov	r0, r3
 80107e6:	f7f0 fae9 	bl	8000dbc <__aeabi_i2f>
 80107ea:	4603      	mov	r3, r0
 80107ec:	4619      	mov	r1, r3
 80107ee:	4620      	mov	r0, r4
 80107f0:	f7f0 fb38 	bl	8000e64 <__aeabi_fmul>
 80107f4:	4603      	mov	r3, r0
 80107f6:	461c      	mov	r4, r3
													* PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_coefficient
 80107f8:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80107fc:	492b      	ldr	r1, [pc, #172]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 80107fe:	4613      	mov	r3, r2
 8010800:	011b      	lsls	r3, r3, #4
 8010802:	4413      	add	r3, r2
 8010804:	009b      	lsls	r3, r3, #2
 8010806:	440b      	add	r3, r1
 8010808:	331a      	adds	r3, #26
 801080a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801080e:	4618      	mov	r0, r3
 8010810:	f7f0 fad4 	bl	8000dbc <__aeabi_i2f>
 8010814:	4603      	mov	r3, r0
 8010816:	4619      	mov	r1, r3
 8010818:	4620      	mov	r0, r4
 801081a:	f7f0 fb23 	bl	8000e64 <__aeabi_fmul>
 801081e:	4603      	mov	r3, r0
													/ 10000);
 8010820:	4923      	ldr	r1, [pc, #140]	@ (80108b0 <Synthesize_Effects_To_PWM+0xb00>)
 8010822:	4618      	mov	r0, r3
 8010824:	f7f0 fbd2 	bl	8000fcc <__aeabi_fdiv>
 8010828:	4603      	mov	r3, r0
									(int32_t) (-Steering_Wheel.angular_velocity
 801082a:	4618      	mov	r0, r3
 801082c:	f7f0 fce0 	bl	80011f0 <__aeabi_f2iz>
 8010830:	4602      	mov	r2, r0
					calculated_force +=
 8010832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010834:	4413      	add	r3, r2
 8010836:	637b      	str	r3, [r7, #52]	@ 0x34
				}

				if (calculated_force
								> PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_saturation) {
 8010838:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801083c:	491b      	ldr	r1, [pc, #108]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 801083e:	4613      	mov	r3, r2
 8010840:	011b      	lsls	r3, r3, #4
 8010842:	4413      	add	r3, r2
 8010844:	009b      	lsls	r3, r3, #2
 8010846:	440b      	add	r3, r1
 8010848:	331c      	adds	r3, #28
 801084a:	881b      	ldrh	r3, [r3, #0]
 801084c:	461a      	mov	r2, r3
				if (calculated_force
 801084e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010850:	4293      	cmp	r3, r2
 8010852:	dd0b      	ble.n	801086c <Synthesize_Effects_To_PWM+0xabc>
					calculated_force =
									PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_saturation;
 8010854:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010858:	4914      	ldr	r1, [pc, #80]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 801085a:	4613      	mov	r3, r2
 801085c:	011b      	lsls	r3, r3, #4
 801085e:	4413      	add	r3, r2
 8010860:	009b      	lsls	r3, r3, #2
 8010862:	440b      	add	r3, r1
 8010864:	331c      	adds	r3, #28
 8010866:	881b      	ldrh	r3, [r3, #0]
					calculated_force =
 8010868:	637b      	str	r3, [r7, #52]	@ 0x34
								< -PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation) {
					calculated_force =
									-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation;
				}

				break;
 801086a:	e1f0      	b.n	8010c4e <Synthesize_Effects_To_PWM+0xe9e>
								< -PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation) {
 801086c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010870:	490e      	ldr	r1, [pc, #56]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 8010872:	4613      	mov	r3, r2
 8010874:	011b      	lsls	r3, r3, #4
 8010876:	4413      	add	r3, r2
 8010878:	009b      	lsls	r3, r3, #2
 801087a:	440b      	add	r3, r1
 801087c:	331e      	adds	r3, #30
 801087e:	881b      	ldrh	r3, [r3, #0]
 8010880:	425b      	negs	r3, r3
				} else if (calculated_force
 8010882:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010884:	429a      	cmp	r2, r3
 8010886:	f280 81e2 	bge.w	8010c4e <Synthesize_Effects_To_PWM+0xe9e>
									-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation;
 801088a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801088e:	4907      	ldr	r1, [pc, #28]	@ (80108ac <Synthesize_Effects_To_PWM+0xafc>)
 8010890:	4613      	mov	r3, r2
 8010892:	011b      	lsls	r3, r3, #4
 8010894:	4413      	add	r3, r2
 8010896:	009b      	lsls	r3, r3, #2
 8010898:	440b      	add	r3, r1
 801089a:	331e      	adds	r3, #30
 801089c:	881b      	ldrh	r3, [r3, #0]
					calculated_force =
 801089e:	425b      	negs	r3, r3
 80108a0:	637b      	str	r3, [r7, #52]	@ 0x34
				break;
 80108a2:	e1d4      	b.n	8010c4e <Synthesize_Effects_To_PWM+0xe9e>
 80108a4:	20003e50 	.word	0x20003e50
 80108a8:	20000578 	.word	0x20000578
 80108ac:	20003be4 	.word	0x20003be4
 80108b0:	461c4000 	.word	0x461c4000
 80108b4:	20003e4c 	.word	0x20003e4c
 80108b8:	20000594 	.word	0x20000594
 80108bc:	80010003 	.word	0x80010003
 80108c0:	68db8bad 	.word	0x68db8bad

			case FRICTION:
				int16_t angle_offset = Steering_Wheel.current_angle
 80108c4:	4b9c      	ldr	r3, [pc, #624]	@ (8010b38 <Synthesize_Effects_To_PWM+0xd88>)
 80108c6:	681c      	ldr	r4, [r3, #0]
								- previous_angle;
 80108c8:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80108cc:	4618      	mov	r0, r3
 80108ce:	f7f0 fa75 	bl	8000dbc <__aeabi_i2f>
 80108d2:	4603      	mov	r3, r0
 80108d4:	4619      	mov	r1, r3
 80108d6:	4620      	mov	r0, r4
 80108d8:	f7f0 f9ba 	bl	8000c50 <__aeabi_fsub>
 80108dc:	4603      	mov	r3, r0
				int16_t angle_offset = Steering_Wheel.current_angle
 80108de:	4618      	mov	r0, r3
 80108e0:	f7f0 fc86 	bl	80011f0 <__aeabi_f2iz>
 80108e4:	4603      	mov	r3, r0
 80108e6:	82fb      	strh	r3, [r7, #22]
				previous_angle = Steering_Wheel.current_angle;
 80108e8:	4b93      	ldr	r3, [pc, #588]	@ (8010b38 <Synthesize_Effects_To_PWM+0xd88>)
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	4618      	mov	r0, r3
 80108ee:	f7f0 fc7f 	bl	80011f0 <__aeabi_f2iz>
 80108f2:	4603      	mov	r3, r0
 80108f4:	857b      	strh	r3, [r7, #42]	@ 0x2a
				//  
				angle_deviation =
								Steering_Wheel.current_angle
 80108f6:	4b90      	ldr	r3, [pc, #576]	@ (8010b38 <Synthesize_Effects_To_PWM+0xd88>)
 80108f8:	681c      	ldr	r4, [r3, #0]
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.center_point_offset
 80108fa:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80108fe:	498f      	ldr	r1, [pc, #572]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 8010900:	4613      	mov	r3, r2
 8010902:	011b      	lsls	r3, r3, #4
 8010904:	4413      	add	r3, r2
 8010906:	009b      	lsls	r3, r3, #2
 8010908:	440b      	add	r3, r1
 801090a:	3316      	adds	r3, #22
 801090c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010910:	461a      	mov	r2, r3
																* Steering_Wheel.rotation_range
 8010912:	4b89      	ldr	r3, [pc, #548]	@ (8010b38 <Synthesize_Effects_To_PWM+0xd88>)
 8010914:	889b      	ldrh	r3, [r3, #4]
 8010916:	b29b      	uxth	r3, r3
 8010918:	fb02 f303 	mul.w	r3, r2, r3
																/ 65534);
 801091c:	4a88      	ldr	r2, [pc, #544]	@ (8010b40 <Synthesize_Effects_To_PWM+0xd90>)
 801091e:	fb82 1203 	smull	r1, r2, r2, r3
 8010922:	441a      	add	r2, r3
 8010924:	13d2      	asrs	r2, r2, #15
 8010926:	17db      	asrs	r3, r3, #31
 8010928:	1ad3      	subs	r3, r2, r3
												- (PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.center_point_offset
 801092a:	4618      	mov	r0, r3
 801092c:	f7f0 fa46 	bl	8000dbc <__aeabi_i2f>
 8010930:	4603      	mov	r3, r0
 8010932:	4619      	mov	r1, r3
 8010934:	4620      	mov	r0, r4
 8010936:	f7f0 f98b 	bl	8000c50 <__aeabi_fsub>
 801093a:	4603      	mov	r3, r0
				angle_deviation =
 801093c:	4618      	mov	r0, r3
 801093e:	f7f0 fc57 	bl	80011f0 <__aeabi_f2iz>
 8010942:	4603      	mov	r3, r0
 8010944:	85fb      	strh	r3, [r7, #46]	@ 0x2e

				// 
				angle_dead_band =
								PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.dead_band
 8010946:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801094a:	497c      	ldr	r1, [pc, #496]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 801094c:	4613      	mov	r3, r2
 801094e:	011b      	lsls	r3, r3, #4
 8010950:	4413      	add	r3, r2
 8010952:	009b      	lsls	r3, r3, #2
 8010954:	440b      	add	r3, r1
 8010956:	3320      	adds	r3, #32
 8010958:	881b      	ldrh	r3, [r3, #0]
 801095a:	461a      	mov	r2, r3
												* Steering_Wheel.rotation_range
 801095c:	4b76      	ldr	r3, [pc, #472]	@ (8010b38 <Synthesize_Effects_To_PWM+0xd88>)
 801095e:	889b      	ldrh	r3, [r3, #4]
 8010960:	b29b      	uxth	r3, r3
 8010962:	fb02 f303 	mul.w	r3, r2, r3
												/ 20000;
 8010966:	4a77      	ldr	r2, [pc, #476]	@ (8010b44 <Synthesize_Effects_To_PWM+0xd94>)
 8010968:	fb82 1203 	smull	r1, r2, r2, r3
 801096c:	1352      	asrs	r2, r2, #13
 801096e:	17db      	asrs	r3, r3, #31
 8010970:	1ad3      	subs	r3, r2, r3
				angle_dead_band =
 8010972:	85bb      	strh	r3, [r7, #44]	@ 0x2c

				// 
				if (angle_deviation > angle_dead_band) { //
 8010974:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	@ 0x2e
 8010978:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 801097c:	429a      	cmp	r2, r3
 801097e:	dd1d      	ble.n	80109bc <Synthesize_Effects_To_PWM+0xc0c>
					//=*
					calculated_force +=
									(int32_t) (-angle_offset
 8010980:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8010984:	425b      	negs	r3, r3
													* Effect_Gain_Controller.friction_gain
 8010986:	4a70      	ldr	r2, [pc, #448]	@ (8010b48 <Synthesize_Effects_To_PWM+0xd98>)
 8010988:	8892      	ldrh	r2, [r2, #4]
 801098a:	fb02 f103 	mul.w	r1, r2, r3
													* PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_coefficient
 801098e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010992:	486a      	ldr	r0, [pc, #424]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 8010994:	4613      	mov	r3, r2
 8010996:	011b      	lsls	r3, r3, #4
 8010998:	4413      	add	r3, r2
 801099a:	009b      	lsls	r3, r3, #2
 801099c:	4403      	add	r3, r0
 801099e:	3318      	adds	r3, #24
 80109a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80109a4:	fb01 f303 	mul.w	r3, r1, r3
													/ 10000);
 80109a8:	4a66      	ldr	r2, [pc, #408]	@ (8010b44 <Synthesize_Effects_To_PWM+0xd94>)
 80109aa:	fb82 1203 	smull	r1, r2, r2, r3
 80109ae:	1312      	asrs	r2, r2, #12
 80109b0:	17db      	asrs	r3, r3, #31
 80109b2:	1ad3      	subs	r3, r2, r3
					calculated_force +=
 80109b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80109b6:	4413      	add	r3, r2
 80109b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80109ba:	e023      	b.n	8010a04 <Synthesize_Effects_To_PWM+0xc54>
				} else if (angle_deviation < -angle_dead_band) { //
 80109bc:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	@ 0x2e
 80109c0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80109c4:	425b      	negs	r3, r3
 80109c6:	429a      	cmp	r2, r3
 80109c8:	da1c      	bge.n	8010a04 <Synthesize_Effects_To_PWM+0xc54>
					//=*
					calculated_force +=
									(int32_t) (-angle_offset
 80109ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80109ce:	425b      	negs	r3, r3
													* Effect_Gain_Controller.friction_gain
 80109d0:	4a5d      	ldr	r2, [pc, #372]	@ (8010b48 <Synthesize_Effects_To_PWM+0xd98>)
 80109d2:	8892      	ldrh	r2, [r2, #4]
 80109d4:	fb02 f103 	mul.w	r1, r2, r3
													* PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_coefficient
 80109d8:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80109dc:	4857      	ldr	r0, [pc, #348]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 80109de:	4613      	mov	r3, r2
 80109e0:	011b      	lsls	r3, r3, #4
 80109e2:	4413      	add	r3, r2
 80109e4:	009b      	lsls	r3, r3, #2
 80109e6:	4403      	add	r3, r0
 80109e8:	331a      	adds	r3, #26
 80109ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80109ee:	fb01 f303 	mul.w	r3, r1, r3
													/ 10000);
 80109f2:	4a54      	ldr	r2, [pc, #336]	@ (8010b44 <Synthesize_Effects_To_PWM+0xd94>)
 80109f4:	fb82 1203 	smull	r1, r2, r2, r3
 80109f8:	1312      	asrs	r2, r2, #12
 80109fa:	17db      	asrs	r3, r3, #31
 80109fc:	1ad3      	subs	r3, r2, r3
					calculated_force +=
 80109fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010a00:	4413      	add	r3, r2
 8010a02:	637b      	str	r3, [r7, #52]	@ 0x34
				}

				if (calculated_force
								> PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_saturation) {
 8010a04:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010a08:	494c      	ldr	r1, [pc, #304]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 8010a0a:	4613      	mov	r3, r2
 8010a0c:	011b      	lsls	r3, r3, #4
 8010a0e:	4413      	add	r3, r2
 8010a10:	009b      	lsls	r3, r3, #2
 8010a12:	440b      	add	r3, r1
 8010a14:	331c      	adds	r3, #28
 8010a16:	881b      	ldrh	r3, [r3, #0]
 8010a18:	461a      	mov	r2, r3
				if (calculated_force
 8010a1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a1c:	4293      	cmp	r3, r2
 8010a1e:	dd0b      	ble.n	8010a38 <Synthesize_Effects_To_PWM+0xc88>
					calculated_force =
									PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_saturation;
 8010a20:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010a24:	4945      	ldr	r1, [pc, #276]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 8010a26:	4613      	mov	r3, r2
 8010a28:	011b      	lsls	r3, r3, #4
 8010a2a:	4413      	add	r3, r2
 8010a2c:	009b      	lsls	r3, r3, #2
 8010a2e:	440b      	add	r3, r1
 8010a30:	331c      	adds	r3, #28
 8010a32:	881b      	ldrh	r3, [r3, #0]
					calculated_force =
 8010a34:	637b      	str	r3, [r7, #52]	@ 0x34
								< -PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation) {
					calculated_force =
									-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation;
				}

				break;
 8010a36:	e10c      	b.n	8010c52 <Synthesize_Effects_To_PWM+0xea2>
								< -PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation) {
 8010a38:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010a3c:	493f      	ldr	r1, [pc, #252]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 8010a3e:	4613      	mov	r3, r2
 8010a40:	011b      	lsls	r3, r3, #4
 8010a42:	4413      	add	r3, r2
 8010a44:	009b      	lsls	r3, r3, #2
 8010a46:	440b      	add	r3, r1
 8010a48:	331e      	adds	r3, #30
 8010a4a:	881b      	ldrh	r3, [r3, #0]
 8010a4c:	425b      	negs	r3, r3
				} else if (calculated_force
 8010a4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010a50:	429a      	cmp	r2, r3
 8010a52:	f280 80fe 	bge.w	8010c52 <Synthesize_Effects_To_PWM+0xea2>
									-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation;
 8010a56:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010a5a:	4938      	ldr	r1, [pc, #224]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 8010a5c:	4613      	mov	r3, r2
 8010a5e:	011b      	lsls	r3, r3, #4
 8010a60:	4413      	add	r3, r2
 8010a62:	009b      	lsls	r3, r3, #2
 8010a64:	440b      	add	r3, r1
 8010a66:	331e      	adds	r3, #30
 8010a68:	881b      	ldrh	r3, [r3, #0]
					calculated_force =
 8010a6a:	425b      	negs	r3, r3
 8010a6c:	637b      	str	r3, [r7, #52]	@ 0x34
				break;
 8010a6e:	e0f0      	b.n	8010c52 <Synthesize_Effects_To_PWM+0xea2>

			case INERTIA:
				if (fabs(Steering_Wheel.angular_acceleration)
 8010a70:	4b31      	ldr	r3, [pc, #196]	@ (8010b38 <Synthesize_Effects_To_PWM+0xd88>)
 8010a72:	68db      	ldr	r3, [r3, #12]
 8010a74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
								> Effect_Limiter.inertia_limiter) {
 8010a78:	4a34      	ldr	r2, [pc, #208]	@ (8010b4c <Synthesize_Effects_To_PWM+0xd9c>)
 8010a7a:	6812      	ldr	r2, [r2, #0]
				if (fabs(Steering_Wheel.angular_acceleration)
 8010a7c:	4611      	mov	r1, r2
 8010a7e:	4618      	mov	r0, r3
 8010a80:	f7f0 fbac 	bl	80011dc <__aeabi_fcmpgt>
 8010a84:	4603      	mov	r3, r0
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d100      	bne.n	8010a8c <Synthesize_Effects_To_PWM+0xcdc>
									< -PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation) {
						calculated_force =
										-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation;
					}
				}
				break;
 8010a8a:	e0e4      	b.n	8010c56 <Synthesize_Effects_To_PWM+0xea6>
									PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.dead_band
 8010a8c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010a90:	492a      	ldr	r1, [pc, #168]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 8010a92:	4613      	mov	r3, r2
 8010a94:	011b      	lsls	r3, r3, #4
 8010a96:	4413      	add	r3, r2
 8010a98:	009b      	lsls	r3, r3, #2
 8010a9a:	440b      	add	r3, r1
 8010a9c:	3320      	adds	r3, #32
 8010a9e:	881b      	ldrh	r3, [r3, #0]
 8010aa0:	461a      	mov	r2, r3
													* Steering_Wheel.rotation_range
 8010aa2:	4b25      	ldr	r3, [pc, #148]	@ (8010b38 <Synthesize_Effects_To_PWM+0xd88>)
 8010aa4:	889b      	ldrh	r3, [r3, #4]
 8010aa6:	b29b      	uxth	r3, r3
 8010aa8:	fb02 f303 	mul.w	r3, r2, r3
													/ 20000;
 8010aac:	4a25      	ldr	r2, [pc, #148]	@ (8010b44 <Synthesize_Effects_To_PWM+0xd94>)
 8010aae:	fb82 1203 	smull	r1, r2, r2, r3
 8010ab2:	1352      	asrs	r2, r2, #13
 8010ab4:	17db      	asrs	r3, r3, #31
 8010ab6:	1ad3      	subs	r3, r2, r3
					angle_dead_band =
 8010ab8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					if (Steering_Wheel.current_angle > angle_dead_band) { //
 8010aba:	4b1f      	ldr	r3, [pc, #124]	@ (8010b38 <Synthesize_Effects_To_PWM+0xd88>)
 8010abc:	681c      	ldr	r4, [r3, #0]
 8010abe:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	f7f0 f97a 	bl	8000dbc <__aeabi_i2f>
 8010ac8:	4603      	mov	r3, r0
 8010aca:	4619      	mov	r1, r3
 8010acc:	4620      	mov	r0, r4
 8010ace:	f7f0 fb85 	bl	80011dc <__aeabi_fcmpgt>
 8010ad2:	4603      	mov	r3, r0
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d03d      	beq.n	8010b54 <Synthesize_Effects_To_PWM+0xda4>
										(int32_t) (Steering_Wheel.angular_velocity
 8010ad8:	4b17      	ldr	r3, [pc, #92]	@ (8010b38 <Synthesize_Effects_To_PWM+0xd88>)
 8010ada:	689c      	ldr	r4, [r3, #8]
														* Effect_Gain_Controller.inertia_gain
 8010adc:	4b1a      	ldr	r3, [pc, #104]	@ (8010b48 <Synthesize_Effects_To_PWM+0xd98>)
 8010ade:	88db      	ldrh	r3, [r3, #6]
 8010ae0:	4618      	mov	r0, r3
 8010ae2:	f7f0 f96b 	bl	8000dbc <__aeabi_i2f>
 8010ae6:	4603      	mov	r3, r0
 8010ae8:	4619      	mov	r1, r3
 8010aea:	4620      	mov	r0, r4
 8010aec:	f7f0 f9ba 	bl	8000e64 <__aeabi_fmul>
 8010af0:	4603      	mov	r3, r0
 8010af2:	461c      	mov	r4, r3
														* PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_coefficient
 8010af4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010af8:	4910      	ldr	r1, [pc, #64]	@ (8010b3c <Synthesize_Effects_To_PWM+0xd8c>)
 8010afa:	4613      	mov	r3, r2
 8010afc:	011b      	lsls	r3, r3, #4
 8010afe:	4413      	add	r3, r2
 8010b00:	009b      	lsls	r3, r3, #2
 8010b02:	440b      	add	r3, r1
 8010b04:	3318      	adds	r3, #24
 8010b06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010b0a:	4618      	mov	r0, r3
 8010b0c:	f7f0 f956 	bl	8000dbc <__aeabi_i2f>
 8010b10:	4603      	mov	r3, r0
 8010b12:	4619      	mov	r1, r3
 8010b14:	4620      	mov	r0, r4
 8010b16:	f7f0 f9a5 	bl	8000e64 <__aeabi_fmul>
 8010b1a:	4603      	mov	r3, r0
														/ 10000);
 8010b1c:	490c      	ldr	r1, [pc, #48]	@ (8010b50 <Synthesize_Effects_To_PWM+0xda0>)
 8010b1e:	4618      	mov	r0, r3
 8010b20:	f7f0 fa54 	bl	8000fcc <__aeabi_fdiv>
 8010b24:	4603      	mov	r3, r0
										(int32_t) (Steering_Wheel.angular_velocity
 8010b26:	4618      	mov	r0, r3
 8010b28:	f7f0 fb62 	bl	80011f0 <__aeabi_f2iz>
 8010b2c:	4602      	mov	r2, r0
						calculated_force +=
 8010b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b30:	4413      	add	r3, r2
 8010b32:	637b      	str	r3, [r7, #52]	@ 0x34
 8010b34:	e04c      	b.n	8010bd0 <Synthesize_Effects_To_PWM+0xe20>
 8010b36:	bf00      	nop
 8010b38:	20000594 	.word	0x20000594
 8010b3c:	20003be4 	.word	0x20003be4
 8010b40:	80010003 	.word	0x80010003
 8010b44:	68db8bad 	.word	0x68db8bad
 8010b48:	20000578 	.word	0x20000578
 8010b4c:	20000580 	.word	0x20000580
 8010b50:	461c4000 	.word	0x461c4000
					} else if (Steering_Wheel.current_angle
 8010b54:	4b82      	ldr	r3, [pc, #520]	@ (8010d60 <Synthesize_Effects_To_PWM+0xfb0>)
 8010b56:	681c      	ldr	r4, [r3, #0]
									< -angle_dead_band) { //
 8010b58:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8010b5c:	425b      	negs	r3, r3
 8010b5e:	4618      	mov	r0, r3
 8010b60:	f7f0 f92c 	bl	8000dbc <__aeabi_i2f>
 8010b64:	4603      	mov	r3, r0
					} else if (Steering_Wheel.current_angle
 8010b66:	4619      	mov	r1, r3
 8010b68:	4620      	mov	r0, r4
 8010b6a:	f7f0 fb19 	bl	80011a0 <__aeabi_fcmplt>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d02d      	beq.n	8010bd0 <Synthesize_Effects_To_PWM+0xe20>
										(int32_t) (Steering_Wheel.angular_velocity
 8010b74:	4b7a      	ldr	r3, [pc, #488]	@ (8010d60 <Synthesize_Effects_To_PWM+0xfb0>)
 8010b76:	689c      	ldr	r4, [r3, #8]
														* Effect_Gain_Controller.inertia_gain
 8010b78:	4b7a      	ldr	r3, [pc, #488]	@ (8010d64 <Synthesize_Effects_To_PWM+0xfb4>)
 8010b7a:	88db      	ldrh	r3, [r3, #6]
 8010b7c:	4618      	mov	r0, r3
 8010b7e:	f7f0 f91d 	bl	8000dbc <__aeabi_i2f>
 8010b82:	4603      	mov	r3, r0
 8010b84:	4619      	mov	r1, r3
 8010b86:	4620      	mov	r0, r4
 8010b88:	f7f0 f96c 	bl	8000e64 <__aeabi_fmul>
 8010b8c:	4603      	mov	r3, r0
 8010b8e:	461c      	mov	r4, r3
														* PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_coefficient
 8010b90:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010b94:	4974      	ldr	r1, [pc, #464]	@ (8010d68 <Synthesize_Effects_To_PWM+0xfb8>)
 8010b96:	4613      	mov	r3, r2
 8010b98:	011b      	lsls	r3, r3, #4
 8010b9a:	4413      	add	r3, r2
 8010b9c:	009b      	lsls	r3, r3, #2
 8010b9e:	440b      	add	r3, r1
 8010ba0:	331a      	adds	r3, #26
 8010ba2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010ba6:	4618      	mov	r0, r3
 8010ba8:	f7f0 f908 	bl	8000dbc <__aeabi_i2f>
 8010bac:	4603      	mov	r3, r0
 8010bae:	4619      	mov	r1, r3
 8010bb0:	4620      	mov	r0, r4
 8010bb2:	f7f0 f957 	bl	8000e64 <__aeabi_fmul>
 8010bb6:	4603      	mov	r3, r0
														/ 10000);
 8010bb8:	496c      	ldr	r1, [pc, #432]	@ (8010d6c <Synthesize_Effects_To_PWM+0xfbc>)
 8010bba:	4618      	mov	r0, r3
 8010bbc:	f7f0 fa06 	bl	8000fcc <__aeabi_fdiv>
 8010bc0:	4603      	mov	r3, r0
										(int32_t) (Steering_Wheel.angular_velocity
 8010bc2:	4618      	mov	r0, r3
 8010bc4:	f7f0 fb14 	bl	80011f0 <__aeabi_f2iz>
 8010bc8:	4602      	mov	r2, r0
						calculated_force +=
 8010bca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bcc:	4413      	add	r3, r2
 8010bce:	637b      	str	r3, [r7, #52]	@ 0x34
									> PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_saturation) {
 8010bd0:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010bd4:	4964      	ldr	r1, [pc, #400]	@ (8010d68 <Synthesize_Effects_To_PWM+0xfb8>)
 8010bd6:	4613      	mov	r3, r2
 8010bd8:	011b      	lsls	r3, r3, #4
 8010bda:	4413      	add	r3, r2
 8010bdc:	009b      	lsls	r3, r3, #2
 8010bde:	440b      	add	r3, r1
 8010be0:	331c      	adds	r3, #28
 8010be2:	881b      	ldrh	r3, [r3, #0]
 8010be4:	461a      	mov	r2, r3
					if (calculated_force
 8010be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010be8:	4293      	cmp	r3, r2
 8010bea:	dd0b      	ble.n	8010c04 <Synthesize_Effects_To_PWM+0xe54>
										PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.positive_saturation;
 8010bec:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010bf0:	495d      	ldr	r1, [pc, #372]	@ (8010d68 <Synthesize_Effects_To_PWM+0xfb8>)
 8010bf2:	4613      	mov	r3, r2
 8010bf4:	011b      	lsls	r3, r3, #4
 8010bf6:	4413      	add	r3, r2
 8010bf8:	009b      	lsls	r3, r3, #2
 8010bfa:	440b      	add	r3, r1
 8010bfc:	331c      	adds	r3, #28
 8010bfe:	881b      	ldrh	r3, [r3, #0]
						calculated_force =
 8010c00:	637b      	str	r3, [r7, #52]	@ 0x34
				break;
 8010c02:	e028      	b.n	8010c56 <Synthesize_Effects_To_PWM+0xea6>
									< -PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation) {
 8010c04:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010c08:	4957      	ldr	r1, [pc, #348]	@ (8010d68 <Synthesize_Effects_To_PWM+0xfb8>)
 8010c0a:	4613      	mov	r3, r2
 8010c0c:	011b      	lsls	r3, r3, #4
 8010c0e:	4413      	add	r3, r2
 8010c10:	009b      	lsls	r3, r3, #2
 8010c12:	440b      	add	r3, r1
 8010c14:	331e      	adds	r3, #30
 8010c16:	881b      	ldrh	r3, [r3, #0]
 8010c18:	425b      	negs	r3, r3
					} else if (calculated_force
 8010c1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010c1c:	429a      	cmp	r2, r3
 8010c1e:	da1a      	bge.n	8010c56 <Synthesize_Effects_To_PWM+0xea6>
										-PB_pool[i].parameters_array[TYPE_SPECIFIC_PB_INDEX_1].Parameters.condition_parameters.negative_saturation;
 8010c20:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010c24:	4950      	ldr	r1, [pc, #320]	@ (8010d68 <Synthesize_Effects_To_PWM+0xfb8>)
 8010c26:	4613      	mov	r3, r2
 8010c28:	011b      	lsls	r3, r3, #4
 8010c2a:	4413      	add	r3, r2
 8010c2c:	009b      	lsls	r3, r3, #2
 8010c2e:	440b      	add	r3, r1
 8010c30:	331e      	adds	r3, #30
 8010c32:	881b      	ldrh	r3, [r3, #0]
						calculated_force =
 8010c34:	425b      	negs	r3, r3
 8010c36:	637b      	str	r3, [r7, #52]	@ 0x34
				break;
 8010c38:	e00d      	b.n	8010c56 <Synthesize_Effects_To_PWM+0xea6>

			default:
				break;
 8010c3a:	bf00      	nop
 8010c3c:	e00c      	b.n	8010c58 <Synthesize_Effects_To_PWM+0xea8>
				break;
 8010c3e:	bf00      	nop
 8010c40:	e00a      	b.n	8010c58 <Synthesize_Effects_To_PWM+0xea8>
				break;
 8010c42:	bf00      	nop
 8010c44:	e008      	b.n	8010c58 <Synthesize_Effects_To_PWM+0xea8>
				break;
 8010c46:	bf00      	nop
 8010c48:	e006      	b.n	8010c58 <Synthesize_Effects_To_PWM+0xea8>
				break;
 8010c4a:	bf00      	nop
 8010c4c:	e004      	b.n	8010c58 <Synthesize_Effects_To_PWM+0xea8>
				break;
 8010c4e:	bf00      	nop
 8010c50:	e002      	b.n	8010c58 <Synthesize_Effects_To_PWM+0xea8>
				break;
 8010c52:	bf00      	nop
 8010c54:	e000      	b.n	8010c58 <Synthesize_Effects_To_PWM+0xea8>
				break;
 8010c56:	bf00      	nop

			}

			// 
			calculated_force = (calculated_force
							* PB_pool[i].effect_parameter.gain) / 10000;
 8010c58:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010c5c:	4942      	ldr	r1, [pc, #264]	@ (8010d68 <Synthesize_Effects_To_PWM+0xfb8>)
 8010c5e:	4613      	mov	r3, r2
 8010c60:	011b      	lsls	r3, r3, #4
 8010c62:	4413      	add	r3, r2
 8010c64:	009b      	lsls	r3, r3, #2
 8010c66:	440b      	add	r3, r1
 8010c68:	330e      	adds	r3, #14
 8010c6a:	881b      	ldrh	r3, [r3, #0]
 8010c6c:	461a      	mov	r2, r3
 8010c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c70:	fb02 f303 	mul.w	r3, r2, r3
			calculated_force = (calculated_force
 8010c74:	4a3e      	ldr	r2, [pc, #248]	@ (8010d70 <Synthesize_Effects_To_PWM+0xfc0>)
 8010c76:	fb82 1203 	smull	r1, r2, r2, r3
 8010c7a:	1312      	asrs	r2, r2, #12
 8010c7c:	17db      	asrs	r3, r3, #31
 8010c7e:	1ad3      	subs	r3, r2, r3
 8010c80:	637b      	str	r3, [r7, #52]	@ 0x34
			total_force += calculated_force;
 8010c82:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c86:	4413      	add	r3, r2
 8010c88:	63fb      	str	r3, [r7, #60]	@ 0x3c

			// 
			if (PB_pool[i].sample_period_timer != NULL) {
 8010c8a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010c8e:	4936      	ldr	r1, [pc, #216]	@ (8010d68 <Synthesize_Effects_To_PWM+0xfb8>)
 8010c90:	4613      	mov	r3, r2
 8010c92:	011b      	lsls	r3, r3, #4
 8010c94:	4413      	add	r3, r2
 8010c96:	009b      	lsls	r3, r3, #2
 8010c98:	440b      	add	r3, r1
 8010c9a:	3334      	adds	r3, #52	@ 0x34
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d009      	beq.n	8010cb6 <Synthesize_Effects_To_PWM+0xf06>
				PB_pool[i].effect_state = EFFECT_WAITING; // 
 8010ca2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010ca6:	4930      	ldr	r1, [pc, #192]	@ (8010d68 <Synthesize_Effects_To_PWM+0xfb8>)
 8010ca8:	4613      	mov	r3, r2
 8010caa:	011b      	lsls	r3, r3, #4
 8010cac:	4413      	add	r3, r2
 8010cae:	009b      	lsls	r3, r3, #2
 8010cb0:	440b      	add	r3, r1
 8010cb2:	2203      	movs	r2, #3
 8010cb4:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 8010cb6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010cba:	3301      	adds	r3, #1
 8010cbc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8010cc0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010cc4:	2b08      	cmp	r3, #8
 8010cc6:	f67f a87e 	bls.w	800fdc6 <Synthesize_Effects_To_PWM+0x16>
			}
		}
	}
	if (total_force != 0) {
 8010cca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d03a      	beq.n	8010d46 <Synthesize_Effects_To_PWM+0xf96>
		// 
		total_force = (total_force * Synthesizer_Global_Gain) / 10000;
 8010cd0:	4b28      	ldr	r3, [pc, #160]	@ (8010d74 <Synthesize_Effects_To_PWM+0xfc4>)
 8010cd2:	881b      	ldrh	r3, [r3, #0]
 8010cd4:	461a      	mov	r2, r3
 8010cd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cd8:	fb02 f303 	mul.w	r3, r2, r3
 8010cdc:	4a24      	ldr	r2, [pc, #144]	@ (8010d70 <Synthesize_Effects_To_PWM+0xfc0>)
 8010cde:	fb82 1203 	smull	r1, r2, r2, r3
 8010ce2:	1312      	asrs	r2, r2, #12
 8010ce4:	17db      	asrs	r3, r3, #31
 8010ce6:	1ad3      	subs	r3, r2, r3
 8010ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c

		if (total_force > MAX_FORCE) {
 8010cea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cec:	f242 7210 	movw	r2, #10000	@ 0x2710
 8010cf0:	4293      	cmp	r3, r2
 8010cf2:	dd03      	ble.n	8010cfc <Synthesize_Effects_To_PWM+0xf4c>
			total_force =
 8010cf4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8010cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010cfa:	e005      	b.n	8010d08 <Synthesize_Effects_To_PWM+0xf58>
			MAX_FORCE;
		} else if (total_force < MIN_FORCE) {
 8010cfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cfe:	4a1e      	ldr	r2, [pc, #120]	@ (8010d78 <Synthesize_Effects_To_PWM+0xfc8>)
 8010d00:	4293      	cmp	r3, r2
 8010d02:	da01      	bge.n	8010d08 <Synthesize_Effects_To_PWM+0xf58>
			total_force =
 8010d04:	4b1c      	ldr	r3, [pc, #112]	@ (8010d78 <Synthesize_Effects_To_PWM+0xfc8>)
 8010d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
			MIN_FORCE;
		}

		// PWM
		float_t pwm_value_float = ((float_t) total_force / (float_t) MAX_FORCE)
 8010d08:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010d0a:	f7f0 f857 	bl	8000dbc <__aeabi_i2f>
 8010d0e:	4603      	mov	r3, r0
 8010d10:	4916      	ldr	r1, [pc, #88]	@ (8010d6c <Synthesize_Effects_To_PWM+0xfbc>)
 8010d12:	4618      	mov	r0, r3
 8010d14:	f7f0 f95a 	bl	8000fcc <__aeabi_fdiv>
 8010d18:	4603      	mov	r3, r0
 8010d1a:	461c      	mov	r4, r3
						* MAX_PWM;
 8010d1c:	4b17      	ldr	r3, [pc, #92]	@ (8010d7c <Synthesize_Effects_To_PWM+0xfcc>)
 8010d1e:	68db      	ldr	r3, [r3, #12]
 8010d20:	4618      	mov	r0, r3
 8010d22:	f7f0 f847 	bl	8000db4 <__aeabi_ui2f>
 8010d26:	4603      	mov	r3, r0
		float_t pwm_value_float = ((float_t) total_force / (float_t) MAX_FORCE)
 8010d28:	4619      	mov	r1, r3
 8010d2a:	4620      	mov	r0, r4
 8010d2c:	f7f0 f89a 	bl	8000e64 <__aeabi_fmul>
 8010d30:	4603      	mov	r3, r0
 8010d32:	633b      	str	r3, [r7, #48]	@ 0x30
		Set_PWM_Value((int16_t) pwm_value_float);
 8010d34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010d36:	f7f0 fa5b 	bl	80011f0 <__aeabi_f2iz>
 8010d3a:	4603      	mov	r3, r0
 8010d3c:	b21b      	sxth	r3, r3
 8010d3e:	4618      	mov	r0, r3
 8010d40:	f7fe ff9c 	bl	800fc7c <Set_PWM_Value>
	} else if (Is_PWM_Running()) {
		Clear_PWM();
	}
}
 8010d44:	e006      	b.n	8010d54 <Synthesize_Effects_To_PWM+0xfa4>
	} else if (Is_PWM_Running()) {
 8010d46:	f7fe ff73 	bl	800fc30 <Is_PWM_Running>
 8010d4a:	4603      	mov	r3, r0
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d001      	beq.n	8010d54 <Synthesize_Effects_To_PWM+0xfa4>
		Clear_PWM();
 8010d50:	f7fe ff84 	bl	800fc5c <Clear_PWM>
}
 8010d54:	bf00      	nop
 8010d56:	3740      	adds	r7, #64	@ 0x40
 8010d58:	46bd      	mov	sp, r7
 8010d5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010d5e:	bf00      	nop
 8010d60:	20000594 	.word	0x20000594
 8010d64:	20000578 	.word	0x20000578
 8010d68:	20003be4 	.word	0x20003be4
 8010d6c:	461c4000 	.word	0x461c4000
 8010d70:	68db8bad 	.word	0x68db8bad
 8010d74:	20003e4a 	.word	0x20003e4a
 8010d78:	ffffd8f0 	.word	0xffffd8f0
 8010d7c:	20000f98 	.word	0x20000f98

08010d80 <Calculate_Steering_Wheel_Mechanical_Parameters>:
volatile float_t previous_angle = 0;
///volatile float_t previous_angular_velocity = 0.0;
volatile uint32_t last_time = 0;

//150ms
void Calculate_Steering_Wheel_Mechanical_Parameters(void) {
 8010d80:	b580      	push	{r7, lr}
 8010d82:	af00      	add	r7, sp, #0

    // 
    Steering_Wheel.angular_velocity = (Steering_Wheel.current_angle - previous_angle)  / TIM4_PERIOD_SECONDS;
 8010d84:	4b0b      	ldr	r3, [pc, #44]	@ (8010db4 <Calculate_Steering_Wheel_Mechanical_Parameters+0x34>)
 8010d86:	681b      	ldr	r3, [r3, #0]
 8010d88:	4a0b      	ldr	r2, [pc, #44]	@ (8010db8 <Calculate_Steering_Wheel_Mechanical_Parameters+0x38>)
 8010d8a:	6812      	ldr	r2, [r2, #0]
 8010d8c:	4611      	mov	r1, r2
 8010d8e:	4618      	mov	r0, r3
 8010d90:	f7ef ff5e 	bl	8000c50 <__aeabi_fsub>
 8010d94:	4603      	mov	r3, r0
 8010d96:	4909      	ldr	r1, [pc, #36]	@ (8010dbc <Calculate_Steering_Wheel_Mechanical_Parameters+0x3c>)
 8010d98:	4618      	mov	r0, r3
 8010d9a:	f7f0 f917 	bl	8000fcc <__aeabi_fdiv>
 8010d9e:	4603      	mov	r3, r0
 8010da0:	461a      	mov	r2, r3
 8010da2:	4b04      	ldr	r3, [pc, #16]	@ (8010db4 <Calculate_Steering_Wheel_Mechanical_Parameters+0x34>)
 8010da4:	609a      	str	r2, [r3, #8]
    // 
    //Steering_Wheel.angular_acceleration = (Steering_Wheel.angular_velocity - previous_angular_velocity) / TIM4_PERIOD_SECONDS;

    // 
    //previous_angular_velocity = Steering_Wheel.angular_velocity;
    previous_angle = Steering_Wheel.current_angle;
 8010da6:	4b03      	ldr	r3, [pc, #12]	@ (8010db4 <Calculate_Steering_Wheel_Mechanical_Parameters+0x34>)
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	4a03      	ldr	r2, [pc, #12]	@ (8010db8 <Calculate_Steering_Wheel_Mechanical_Parameters+0x38>)
 8010dac:	6013      	str	r3, [r2, #0]
}
 8010dae:	bf00      	nop
 8010db0:	bd80      	pop	{r7, pc}
 8010db2:	bf00      	nop
 8010db4:	20000594 	.word	0x20000594
 8010db8:	20003e64 	.word	0x20003e64
 8010dbc:	3e19999a 	.word	0x3e19999a

08010dc0 <Effect_Timer_Callback>:
 */



// Duration Timer
void Effect_Timer_Callback(TimerHandle_t xTimer) {
 8010dc0:	b590      	push	{r4, r7, lr}
 8010dc2:	b087      	sub	sp, #28
 8010dc4:	af02      	add	r7, sp, #8
 8010dc6:	6078      	str	r0, [r7, #4]
	uint32_t index = (uint32_t) pvTimerGetTimerID(xTimer);	//
 8010dc8:	6878      	ldr	r0, [r7, #4]
 8010dca:	f7fc fef5 	bl	800dbb8 <pvTimerGetTimerID>
 8010dce:	4603      	mov	r3, r0
 8010dd0:	60fb      	str	r3, [r7, #12]
	// Effect
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	f000 8081 	beq.w	8010edc <Effect_Timer_Callback+0x11c>
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	2b09      	cmp	r3, #9
 8010dde:	d87d      	bhi.n	8010edc <Effect_Timer_Callback+0x11c>
		return; // 
	}
	uint8_t PB_Pool_Index = index - 1;
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	b2db      	uxtb	r3, r3
 8010de4:	3b01      	subs	r3, #1
 8010de6:	72fb      	strb	r3, [r7, #11]
	// Loop Count>0
	//>0
	if (PB_pool[PB_Pool_Index].loop_count == LOOP_INFINITE) {	//
 8010de8:	7afa      	ldrb	r2, [r7, #11]
 8010dea:	493e      	ldr	r1, [pc, #248]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010dec:	4613      	mov	r3, r2
 8010dee:	011b      	lsls	r3, r3, #4
 8010df0:	4413      	add	r3, r2
 8010df2:	009b      	lsls	r3, r3, #2
 8010df4:	440b      	add	r3, r1
 8010df6:	3340      	adds	r3, #64	@ 0x40
 8010df8:	781b      	ldrb	r3, [r3, #0]
 8010dfa:	2bff      	cmp	r3, #255	@ 0xff
 8010dfc:	d11c      	bne.n	8010e38 <Effect_Timer_Callback+0x78>
		PB_pool[PB_Pool_Index].effect_state = EFFECT_RUNNING;
 8010dfe:	7afa      	ldrb	r2, [r7, #11]
 8010e00:	4938      	ldr	r1, [pc, #224]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010e02:	4613      	mov	r3, r2
 8010e04:	011b      	lsls	r3, r3, #4
 8010e06:	4413      	add	r3, r2
 8010e08:	009b      	lsls	r3, r3, #2
 8010e0a:	440b      	add	r3, r1
 8010e0c:	2201      	movs	r2, #1
 8010e0e:	701a      	strb	r2, [r3, #0]
		xTimerStart(PB_pool[PB_Pool_Index].duration_timer, 0);
 8010e10:	7afa      	ldrb	r2, [r7, #11]
 8010e12:	4934      	ldr	r1, [pc, #208]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010e14:	4613      	mov	r3, r2
 8010e16:	011b      	lsls	r3, r3, #4
 8010e18:	4413      	add	r3, r2
 8010e1a:	009b      	lsls	r3, r3, #2
 8010e1c:	440b      	add	r3, r1
 8010e1e:	3330      	adds	r3, #48	@ 0x30
 8010e20:	681c      	ldr	r4, [r3, #0]
 8010e22:	f7fb fec3 	bl	800cbac <xTaskGetTickCount>
 8010e26:	4602      	mov	r2, r0
 8010e28:	2300      	movs	r3, #0
 8010e2a:	9300      	str	r3, [sp, #0]
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	2101      	movs	r1, #1
 8010e30:	4620      	mov	r0, r4
 8010e32:	f7fc fbb1 	bl	800d598 <xTimerGenericCommand>
		PB_pool[PB_Pool_Index].effect_state = EFFECT_STOPPED;
		Delete_Duration_Timer(PB_pool[PB_Pool_Index].effect_parameter.effect_PB_index);
		//loop_countloop_count
	}

	return;
 8010e36:	e052      	b.n	8010ede <Effect_Timer_Callback+0x11e>
	} else if (PB_pool[PB_Pool_Index].loop_count > 0) {
 8010e38:	7afa      	ldrb	r2, [r7, #11]
 8010e3a:	492a      	ldr	r1, [pc, #168]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010e3c:	4613      	mov	r3, r2
 8010e3e:	011b      	lsls	r3, r3, #4
 8010e40:	4413      	add	r3, r2
 8010e42:	009b      	lsls	r3, r3, #2
 8010e44:	440b      	add	r3, r1
 8010e46:	3340      	adds	r3, #64	@ 0x40
 8010e48:	781b      	ldrb	r3, [r3, #0]
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d030      	beq.n	8010eb0 <Effect_Timer_Callback+0xf0>
		PB_pool[PB_Pool_Index].effect_state = EFFECT_RUNNING;
 8010e4e:	7afa      	ldrb	r2, [r7, #11]
 8010e50:	4924      	ldr	r1, [pc, #144]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010e52:	4613      	mov	r3, r2
 8010e54:	011b      	lsls	r3, r3, #4
 8010e56:	4413      	add	r3, r2
 8010e58:	009b      	lsls	r3, r3, #2
 8010e5a:	440b      	add	r3, r1
 8010e5c:	2201      	movs	r2, #1
 8010e5e:	701a      	strb	r2, [r3, #0]
		xTimerStart(PB_pool[PB_Pool_Index].duration_timer, 0);
 8010e60:	7afa      	ldrb	r2, [r7, #11]
 8010e62:	4920      	ldr	r1, [pc, #128]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010e64:	4613      	mov	r3, r2
 8010e66:	011b      	lsls	r3, r3, #4
 8010e68:	4413      	add	r3, r2
 8010e6a:	009b      	lsls	r3, r3, #2
 8010e6c:	440b      	add	r3, r1
 8010e6e:	3330      	adds	r3, #48	@ 0x30
 8010e70:	681c      	ldr	r4, [r3, #0]
 8010e72:	f7fb fe9b 	bl	800cbac <xTaskGetTickCount>
 8010e76:	4602      	mov	r2, r0
 8010e78:	2300      	movs	r3, #0
 8010e7a:	9300      	str	r3, [sp, #0]
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	2101      	movs	r1, #1
 8010e80:	4620      	mov	r0, r4
 8010e82:	f7fc fb89 	bl	800d598 <xTimerGenericCommand>
		PB_pool[PB_Pool_Index].loop_count--;
 8010e86:	7afa      	ldrb	r2, [r7, #11]
 8010e88:	4916      	ldr	r1, [pc, #88]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010e8a:	4613      	mov	r3, r2
 8010e8c:	011b      	lsls	r3, r3, #4
 8010e8e:	4413      	add	r3, r2
 8010e90:	009b      	lsls	r3, r3, #2
 8010e92:	440b      	add	r3, r1
 8010e94:	3340      	adds	r3, #64	@ 0x40
 8010e96:	781b      	ldrb	r3, [r3, #0]
 8010e98:	3b01      	subs	r3, #1
 8010e9a:	b2d8      	uxtb	r0, r3
 8010e9c:	4911      	ldr	r1, [pc, #68]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010e9e:	4613      	mov	r3, r2
 8010ea0:	011b      	lsls	r3, r3, #4
 8010ea2:	4413      	add	r3, r2
 8010ea4:	009b      	lsls	r3, r3, #2
 8010ea6:	440b      	add	r3, r1
 8010ea8:	3340      	adds	r3, #64	@ 0x40
 8010eaa:	4602      	mov	r2, r0
 8010eac:	701a      	strb	r2, [r3, #0]
	return;
 8010eae:	e016      	b.n	8010ede <Effect_Timer_Callback+0x11e>
		PB_pool[PB_Pool_Index].effect_state = EFFECT_STOPPED;
 8010eb0:	7afa      	ldrb	r2, [r7, #11]
 8010eb2:	490c      	ldr	r1, [pc, #48]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010eb4:	4613      	mov	r3, r2
 8010eb6:	011b      	lsls	r3, r3, #4
 8010eb8:	4413      	add	r3, r2
 8010eba:	009b      	lsls	r3, r3, #2
 8010ebc:	440b      	add	r3, r1
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	701a      	strb	r2, [r3, #0]
		Delete_Duration_Timer(PB_pool[PB_Pool_Index].effect_parameter.effect_PB_index);
 8010ec2:	7afa      	ldrb	r2, [r7, #11]
 8010ec4:	4907      	ldr	r1, [pc, #28]	@ (8010ee4 <Effect_Timer_Callback+0x124>)
 8010ec6:	4613      	mov	r3, r2
 8010ec8:	011b      	lsls	r3, r3, #4
 8010eca:	4413      	add	r3, r2
 8010ecc:	009b      	lsls	r3, r3, #2
 8010ece:	440b      	add	r3, r1
 8010ed0:	3308      	adds	r3, #8
 8010ed2:	781b      	ldrb	r3, [r3, #0]
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	f000 fbab 	bl	8011630 <Delete_Duration_Timer>
	return;
 8010eda:	e000      	b.n	8010ede <Effect_Timer_Callback+0x11e>
		return; // 
 8010edc:	bf00      	nop
}
 8010ede:	3714      	adds	r7, #20
 8010ee0:	46bd      	mov	sp, r7
 8010ee2:	bd90      	pop	{r4, r7, pc}
 8010ee4:	20003be4 	.word	0x20003be4

08010ee8 <Effect_Sample_Period_Callback>:
// 
void Effect_Sample_Period_Callback(TimerHandle_t xTimer) {
 8010ee8:	b580      	push	{r7, lr}
 8010eea:	b084      	sub	sp, #16
 8010eec:	af00      	add	r7, sp, #0
 8010eee:	6078      	str	r0, [r7, #4]
	uint32_t index = (uint32_t) pvTimerGetTimerID(xTimer) - PB_POOL_ARRAY_SIZE;	// PB_POOL_ARRAY_SIZE
 8010ef0:	6878      	ldr	r0, [r7, #4]
 8010ef2:	f7fc fe61 	bl	800dbb8 <pvTimerGetTimerID>
 8010ef6:	4603      	mov	r3, r0
 8010ef8:	3b09      	subs	r3, #9
 8010efa:	60fb      	str	r3, [r7, #12]
	// Effect
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d010      	beq.n	8010f24 <Effect_Sample_Period_Callback+0x3c>
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	2b09      	cmp	r3, #9
 8010f06:	d80d      	bhi.n	8010f24 <Effect_Sample_Period_Callback+0x3c>
		return; // 
	}
	uint8_t PB_Pool_Index = index - 1;
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	b2db      	uxtb	r3, r3
 8010f0c:	3b01      	subs	r3, #1
 8010f0e:	72fb      	strb	r3, [r7, #11]
	PB_pool[PB_Pool_Index].effect_state = EFFECT_RUNNING; //EFFECT_WAITING
 8010f10:	7afa      	ldrb	r2, [r7, #11]
 8010f12:	4906      	ldr	r1, [pc, #24]	@ (8010f2c <Effect_Sample_Period_Callback+0x44>)
 8010f14:	4613      	mov	r3, r2
 8010f16:	011b      	lsls	r3, r3, #4
 8010f18:	4413      	add	r3, r2
 8010f1a:	009b      	lsls	r3, r3, #2
 8010f1c:	440b      	add	r3, r1
 8010f1e:	2201      	movs	r2, #1
 8010f20:	701a      	strb	r2, [r3, #0]
	return;
 8010f22:	e000      	b.n	8010f26 <Effect_Sample_Period_Callback+0x3e>
		return; // 
 8010f24:	bf00      	nop
}
 8010f26:	3710      	adds	r7, #16
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	bd80      	pop	{r7, pc}
 8010f2c:	20003be4 	.word	0x20003be4

08010f30 <Start_Timers>:

uint8_t Start_Timers(uint8_t index){
 8010f30:	b590      	push	{r4, r7, lr}
 8010f32:	b087      	sub	sp, #28
 8010f34:	af02      	add	r7, sp, #8
 8010f36:	4603      	mov	r3, r0
 8010f38:	71fb      	strb	r3, [r7, #7]
	uint8_t PB_Pool_Index = index - 1;
 8010f3a:	79fb      	ldrb	r3, [r7, #7]
 8010f3c:	3b01      	subs	r3, #1
 8010f3e:	73fb      	strb	r3, [r7, #15]
	//  Duration 
		if (PB_pool[PB_Pool_Index].effect_parameter.duration != DURATION_INFINITE) {
 8010f40:	7bfa      	ldrb	r2, [r7, #15]
 8010f42:	4977      	ldr	r1, [pc, #476]	@ (8011120 <Start_Timers+0x1f0>)
 8010f44:	4613      	mov	r3, r2
 8010f46:	011b      	lsls	r3, r3, #4
 8010f48:	4413      	add	r3, r2
 8010f4a:	009b      	lsls	r3, r3, #2
 8010f4c:	440b      	add	r3, r1
 8010f4e:	330a      	adds	r3, #10
 8010f50:	881b      	ldrh	r3, [r3, #0]
 8010f52:	f247 5231 	movw	r2, #30001	@ 0x7531
 8010f56:	4293      	cmp	r3, r2
 8010f58:	d068      	beq.n	801102c <Start_Timers+0xfc>
			if (PB_pool[PB_Pool_Index].duration_timer != NULL) {
 8010f5a:	7bfa      	ldrb	r2, [r7, #15]
 8010f5c:	4970      	ldr	r1, [pc, #448]	@ (8011120 <Start_Timers+0x1f0>)
 8010f5e:	4613      	mov	r3, r2
 8010f60:	011b      	lsls	r3, r3, #4
 8010f62:	4413      	add	r3, r2
 8010f64:	009b      	lsls	r3, r3, #2
 8010f66:	440b      	add	r3, r1
 8010f68:	3330      	adds	r3, #48	@ 0x30
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d00f      	beq.n	8010f90 <Start_Timers+0x60>
				xTimerDelete(PB_pool[PB_Pool_Index].duration_timer, 0); // 
 8010f70:	7bfa      	ldrb	r2, [r7, #15]
 8010f72:	496b      	ldr	r1, [pc, #428]	@ (8011120 <Start_Timers+0x1f0>)
 8010f74:	4613      	mov	r3, r2
 8010f76:	011b      	lsls	r3, r3, #4
 8010f78:	4413      	add	r3, r2
 8010f7a:	009b      	lsls	r3, r3, #2
 8010f7c:	440b      	add	r3, r1
 8010f7e:	3330      	adds	r3, #48	@ 0x30
 8010f80:	6818      	ldr	r0, [r3, #0]
 8010f82:	2300      	movs	r3, #0
 8010f84:	9300      	str	r3, [sp, #0]
 8010f86:	2300      	movs	r3, #0
 8010f88:	2200      	movs	r2, #0
 8010f8a:	2105      	movs	r1, #5
 8010f8c:	f7fc fb04 	bl	800d598 <xTimerGenericCommand>
			}

			PB_pool[PB_Pool_Index].duration_timer =
							xTimerCreate("EffectTimer",
											pdMS_TO_TICKS(
 8010f90:	7bfa      	ldrb	r2, [r7, #15]
 8010f92:	4963      	ldr	r1, [pc, #396]	@ (8011120 <Start_Timers+0x1f0>)
 8010f94:	4613      	mov	r3, r2
 8010f96:	011b      	lsls	r3, r3, #4
 8010f98:	4413      	add	r3, r2
 8010f9a:	009b      	lsls	r3, r3, #2
 8010f9c:	440b      	add	r3, r1
 8010f9e:	330a      	adds	r3, #10
 8010fa0:	881b      	ldrh	r3, [r3, #0]
 8010fa2:	461a      	mov	r2, r3
 8010fa4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010fa8:	fb02 f303 	mul.w	r3, r2, r3
							xTimerCreate("EffectTimer",
 8010fac:	4a5d      	ldr	r2, [pc, #372]	@ (8011124 <Start_Timers+0x1f4>)
 8010fae:	fba2 2303 	umull	r2, r3, r2, r3
 8010fb2:	0999      	lsrs	r1, r3, #6
															PB_pool[PB_Pool_Index].effect_parameter.duration),
											pdFALSE,
											(void*) (uintptr_t) PB_pool[PB_Pool_Index].effect_parameter.effect_PB_index, //index
 8010fb4:	7bfa      	ldrb	r2, [r7, #15]
 8010fb6:	485a      	ldr	r0, [pc, #360]	@ (8011120 <Start_Timers+0x1f0>)
 8010fb8:	4613      	mov	r3, r2
 8010fba:	011b      	lsls	r3, r3, #4
 8010fbc:	4413      	add	r3, r2
 8010fbe:	009b      	lsls	r3, r3, #2
 8010fc0:	4403      	add	r3, r0
 8010fc2:	3308      	adds	r3, #8
 8010fc4:	781b      	ldrb	r3, [r3, #0]
							xTimerCreate("EffectTimer",
 8010fc6:	461a      	mov	r2, r3
			PB_pool[PB_Pool_Index].duration_timer =
 8010fc8:	7bfc      	ldrb	r4, [r7, #15]
							xTimerCreate("EffectTimer",
 8010fca:	4b57      	ldr	r3, [pc, #348]	@ (8011128 <Start_Timers+0x1f8>)
 8010fcc:	9300      	str	r3, [sp, #0]
 8010fce:	4613      	mov	r3, r2
 8010fd0:	2200      	movs	r2, #0
 8010fd2:	4856      	ldr	r0, [pc, #344]	@ (801112c <Start_Timers+0x1fc>)
 8010fd4:	f7fc fa82 	bl	800d4dc <xTimerCreate>
 8010fd8:	4602      	mov	r2, r0
			PB_pool[PB_Pool_Index].duration_timer =
 8010fda:	4951      	ldr	r1, [pc, #324]	@ (8011120 <Start_Timers+0x1f0>)
 8010fdc:	4623      	mov	r3, r4
 8010fde:	011b      	lsls	r3, r3, #4
 8010fe0:	4423      	add	r3, r4
 8010fe2:	009b      	lsls	r3, r3, #2
 8010fe4:	440b      	add	r3, r1
 8010fe6:	3330      	adds	r3, #48	@ 0x30
 8010fe8:	601a      	str	r2, [r3, #0]
											Effect_Timer_Callback);

			if (PB_pool[PB_Pool_Index].duration_timer != NULL) {
 8010fea:	7bfa      	ldrb	r2, [r7, #15]
 8010fec:	494c      	ldr	r1, [pc, #304]	@ (8011120 <Start_Timers+0x1f0>)
 8010fee:	4613      	mov	r3, r2
 8010ff0:	011b      	lsls	r3, r3, #4
 8010ff2:	4413      	add	r3, r2
 8010ff4:	009b      	lsls	r3, r3, #2
 8010ff6:	440b      	add	r3, r1
 8010ff8:	3330      	adds	r3, #48	@ 0x30
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d013      	beq.n	8011028 <Start_Timers+0xf8>
				xTimerStart(PB_pool[PB_Pool_Index].duration_timer, 0);
 8011000:	7bfa      	ldrb	r2, [r7, #15]
 8011002:	4947      	ldr	r1, [pc, #284]	@ (8011120 <Start_Timers+0x1f0>)
 8011004:	4613      	mov	r3, r2
 8011006:	011b      	lsls	r3, r3, #4
 8011008:	4413      	add	r3, r2
 801100a:	009b      	lsls	r3, r3, #2
 801100c:	440b      	add	r3, r1
 801100e:	3330      	adds	r3, #48	@ 0x30
 8011010:	681c      	ldr	r4, [r3, #0]
 8011012:	f7fb fdcb 	bl	800cbac <xTaskGetTickCount>
 8011016:	4602      	mov	r2, r0
 8011018:	2300      	movs	r3, #0
 801101a:	9300      	str	r3, [sp, #0]
 801101c:	2300      	movs	r3, #0
 801101e:	2101      	movs	r1, #1
 8011020:	4620      	mov	r0, r4
 8011022:	f7fc fab9 	bl	800d598 <xTimerGenericCommand>
 8011026:	e001      	b.n	801102c <Start_Timers+0xfc>
			} else {
				return TM_FAIL;  // 
 8011028:	2301      	movs	r3, #1
 801102a:	e075      	b.n	8011118 <Start_Timers+0x1e8>
		/**
		 *  Sample Period 
		 *  Sample Period 
		 * Effect
		 */
		if (PB_pool[PB_Pool_Index].effect_parameter.sample_period
 801102c:	7bfa      	ldrb	r2, [r7, #15]
 801102e:	493c      	ldr	r1, [pc, #240]	@ (8011120 <Start_Timers+0x1f0>)
 8011030:	4613      	mov	r3, r2
 8011032:	011b      	lsls	r3, r3, #4
 8011034:	4413      	add	r3, r2
 8011036:	009b      	lsls	r3, r3, #2
 8011038:	440b      	add	r3, r1
 801103a:	330d      	adds	r3, #13
 801103c:	781b      	ldrb	r3, [r3, #0]
 801103e:	2b00      	cmp	r3, #0
 8011040:	d069      	beq.n	8011116 <Start_Timers+0x1e6>
						!= DEFAULT_SAMPLE_RATE) {
			if (PB_pool[PB_Pool_Index].sample_period_timer != NULL) {
 8011042:	7bfa      	ldrb	r2, [r7, #15]
 8011044:	4936      	ldr	r1, [pc, #216]	@ (8011120 <Start_Timers+0x1f0>)
 8011046:	4613      	mov	r3, r2
 8011048:	011b      	lsls	r3, r3, #4
 801104a:	4413      	add	r3, r2
 801104c:	009b      	lsls	r3, r3, #2
 801104e:	440b      	add	r3, r1
 8011050:	3334      	adds	r3, #52	@ 0x34
 8011052:	681b      	ldr	r3, [r3, #0]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d00f      	beq.n	8011078 <Start_Timers+0x148>
				xTimerDelete(PB_pool[PB_Pool_Index].sample_period_timer, 0); // 
 8011058:	7bfa      	ldrb	r2, [r7, #15]
 801105a:	4931      	ldr	r1, [pc, #196]	@ (8011120 <Start_Timers+0x1f0>)
 801105c:	4613      	mov	r3, r2
 801105e:	011b      	lsls	r3, r3, #4
 8011060:	4413      	add	r3, r2
 8011062:	009b      	lsls	r3, r3, #2
 8011064:	440b      	add	r3, r1
 8011066:	3334      	adds	r3, #52	@ 0x34
 8011068:	6818      	ldr	r0, [r3, #0]
 801106a:	2300      	movs	r3, #0
 801106c:	9300      	str	r3, [sp, #0]
 801106e:	2300      	movs	r3, #0
 8011070:	2200      	movs	r2, #0
 8011072:	2105      	movs	r1, #5
 8011074:	f7fc fa90 	bl	800d598 <xTimerGenericCommand>
			}

			PB_pool[PB_Pool_Index].sample_period_timer =
							xTimerCreate("EffectSamplePeriodTimer",
											pdMS_TO_TICKS(
 8011078:	7bfa      	ldrb	r2, [r7, #15]
 801107a:	4929      	ldr	r1, [pc, #164]	@ (8011120 <Start_Timers+0x1f0>)
 801107c:	4613      	mov	r3, r2
 801107e:	011b      	lsls	r3, r3, #4
 8011080:	4413      	add	r3, r2
 8011082:	009b      	lsls	r3, r3, #2
 8011084:	440b      	add	r3, r1
 8011086:	330d      	adds	r3, #13
 8011088:	781b      	ldrb	r3, [r3, #0]
 801108a:	461a      	mov	r2, r3
 801108c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011090:	fb02 f303 	mul.w	r3, r2, r3
							xTimerCreate("EffectSamplePeriodTimer",
 8011094:	4a23      	ldr	r2, [pc, #140]	@ (8011124 <Start_Timers+0x1f4>)
 8011096:	fba2 2303 	umull	r2, r3, r2, r3
 801109a:	0999      	lsrs	r1, r3, #6
															PB_pool[PB_Pool_Index].effect_parameter.sample_period),
											pdTRUE,  // 
											(void*) (uintptr_t) PB_pool[PB_Pool_Index].effect_parameter.effect_PB_index
 801109c:	7bfa      	ldrb	r2, [r7, #15]
 801109e:	4820      	ldr	r0, [pc, #128]	@ (8011120 <Start_Timers+0x1f0>)
 80110a0:	4613      	mov	r3, r2
 80110a2:	011b      	lsls	r3, r3, #4
 80110a4:	4413      	add	r3, r2
 80110a6:	009b      	lsls	r3, r3, #2
 80110a8:	4403      	add	r3, r0
 80110aa:	3308      	adds	r3, #8
 80110ac:	781b      	ldrb	r3, [r3, #0]
															+ PB_POOL_ARRAY_SIZE, //IDPB_POOL_ARRAY_SIZEID
 80110ae:	3309      	adds	r3, #9
							xTimerCreate("EffectSamplePeriodTimer",
 80110b0:	461a      	mov	r2, r3
			PB_pool[PB_Pool_Index].sample_period_timer =
 80110b2:	7bfc      	ldrb	r4, [r7, #15]
							xTimerCreate("EffectSamplePeriodTimer",
 80110b4:	4b1e      	ldr	r3, [pc, #120]	@ (8011130 <Start_Timers+0x200>)
 80110b6:	9300      	str	r3, [sp, #0]
 80110b8:	4613      	mov	r3, r2
 80110ba:	2201      	movs	r2, #1
 80110bc:	481d      	ldr	r0, [pc, #116]	@ (8011134 <Start_Timers+0x204>)
 80110be:	f7fc fa0d 	bl	800d4dc <xTimerCreate>
 80110c2:	4602      	mov	r2, r0
			PB_pool[PB_Pool_Index].sample_period_timer =
 80110c4:	4916      	ldr	r1, [pc, #88]	@ (8011120 <Start_Timers+0x1f0>)
 80110c6:	4623      	mov	r3, r4
 80110c8:	011b      	lsls	r3, r3, #4
 80110ca:	4423      	add	r3, r4
 80110cc:	009b      	lsls	r3, r3, #2
 80110ce:	440b      	add	r3, r1
 80110d0:	3334      	adds	r3, #52	@ 0x34
 80110d2:	601a      	str	r2, [r3, #0]
											Effect_Sample_Period_Callback);

			if (PB_pool[PB_Pool_Index].sample_period_timer != NULL) {
 80110d4:	7bfa      	ldrb	r2, [r7, #15]
 80110d6:	4912      	ldr	r1, [pc, #72]	@ (8011120 <Start_Timers+0x1f0>)
 80110d8:	4613      	mov	r3, r2
 80110da:	011b      	lsls	r3, r3, #4
 80110dc:	4413      	add	r3, r2
 80110de:	009b      	lsls	r3, r3, #2
 80110e0:	440b      	add	r3, r1
 80110e2:	3334      	adds	r3, #52	@ 0x34
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d013      	beq.n	8011112 <Start_Timers+0x1e2>
				xTimerStart(PB_pool[PB_Pool_Index].sample_period_timer, 0);
 80110ea:	7bfa      	ldrb	r2, [r7, #15]
 80110ec:	490c      	ldr	r1, [pc, #48]	@ (8011120 <Start_Timers+0x1f0>)
 80110ee:	4613      	mov	r3, r2
 80110f0:	011b      	lsls	r3, r3, #4
 80110f2:	4413      	add	r3, r2
 80110f4:	009b      	lsls	r3, r3, #2
 80110f6:	440b      	add	r3, r1
 80110f8:	3334      	adds	r3, #52	@ 0x34
 80110fa:	681c      	ldr	r4, [r3, #0]
 80110fc:	f7fb fd56 	bl	800cbac <xTaskGetTickCount>
 8011100:	4602      	mov	r2, r0
 8011102:	2300      	movs	r3, #0
 8011104:	9300      	str	r3, [sp, #0]
 8011106:	2300      	movs	r3, #0
 8011108:	2101      	movs	r1, #1
 801110a:	4620      	mov	r0, r4
 801110c:	f7fc fa44 	bl	800d598 <xTimerGenericCommand>
 8011110:	e001      	b.n	8011116 <Start_Timers+0x1e6>
			} else {
				return TM_FAIL;  // 
 8011112:	2301      	movs	r3, #1
 8011114:	e000      	b.n	8011118 <Start_Timers+0x1e8>
			}
		}
		return TM_OK;
 8011116:	2300      	movs	r3, #0
}
 8011118:	4618      	mov	r0, r3
 801111a:	3714      	adds	r7, #20
 801111c:	46bd      	mov	sp, r7
 801111e:	bd90      	pop	{r4, r7, pc}
 8011120:	20003be4 	.word	0x20003be4
 8011124:	10624dd3 	.word	0x10624dd3
 8011128:	08010dc1 	.word	0x08010dc1
 801112c:	08016f20 	.word	0x08016f20
 8011130:	08010ee9 	.word	0x08010ee9
 8011134:	08016f2c 	.word	0x08016f2c

08011138 <Pause_All_Timers>:


uint8_t Pause_All_Timers(void) {
 8011138:	b590      	push	{r4, r7, lr}
 801113a:	b085      	sub	sp, #20
 801113c:	af02      	add	r7, sp, #8
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 801113e:	2300      	movs	r3, #0
 8011140:	71fb      	strb	r3, [r7, #7]
 8011142:	e037      	b.n	80111b4 <Pause_All_Timers+0x7c>
		if (PB_pool[i].sample_period_timer != NULL) {
 8011144:	79fa      	ldrb	r2, [r7, #7]
 8011146:	493e      	ldr	r1, [pc, #248]	@ (8011240 <Pause_All_Timers+0x108>)
 8011148:	4613      	mov	r3, r2
 801114a:	011b      	lsls	r3, r3, #4
 801114c:	4413      	add	r3, r2
 801114e:	009b      	lsls	r3, r3, #2
 8011150:	440b      	add	r3, r1
 8011152:	3334      	adds	r3, #52	@ 0x34
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	2b00      	cmp	r3, #0
 8011158:	d029      	beq.n	80111ae <Pause_All_Timers+0x76>
			PB_pool[i].sample_period_timer_remaining_ticks =
							xTimerGetExpiryTime(PB_pool[i].sample_period_timer)
 801115a:	79fa      	ldrb	r2, [r7, #7]
 801115c:	4938      	ldr	r1, [pc, #224]	@ (8011240 <Pause_All_Timers+0x108>)
 801115e:	4613      	mov	r3, r2
 8011160:	011b      	lsls	r3, r3, #4
 8011162:	4413      	add	r3, r2
 8011164:	009b      	lsls	r3, r3, #2
 8011166:	440b      	add	r3, r1
 8011168:	3334      	adds	r3, #52	@ 0x34
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	4618      	mov	r0, r3
 801116e:	f7fc fa61 	bl	800d634 <xTimerGetExpiryTime>
 8011172:	4604      	mov	r4, r0
											- xTaskGetTickCount();
 8011174:	f7fb fd1a 	bl	800cbac <xTaskGetTickCount>
 8011178:	4603      	mov	r3, r0
			PB_pool[i].sample_period_timer_remaining_ticks =
 801117a:	79fa      	ldrb	r2, [r7, #7]
											- xTaskGetTickCount();
 801117c:	1ae1      	subs	r1, r4, r3
			PB_pool[i].sample_period_timer_remaining_ticks =
 801117e:	4830      	ldr	r0, [pc, #192]	@ (8011240 <Pause_All_Timers+0x108>)
 8011180:	4613      	mov	r3, r2
 8011182:	011b      	lsls	r3, r3, #4
 8011184:	4413      	add	r3, r2
 8011186:	009b      	lsls	r3, r3, #2
 8011188:	4403      	add	r3, r0
 801118a:	333c      	adds	r3, #60	@ 0x3c
 801118c:	6019      	str	r1, [r3, #0]
			xTimerStop(PB_pool[i].sample_period_timer, 0);  // 
 801118e:	79fa      	ldrb	r2, [r7, #7]
 8011190:	492b      	ldr	r1, [pc, #172]	@ (8011240 <Pause_All_Timers+0x108>)
 8011192:	4613      	mov	r3, r2
 8011194:	011b      	lsls	r3, r3, #4
 8011196:	4413      	add	r3, r2
 8011198:	009b      	lsls	r3, r3, #2
 801119a:	440b      	add	r3, r1
 801119c:	3334      	adds	r3, #52	@ 0x34
 801119e:	6818      	ldr	r0, [r3, #0]
 80111a0:	2300      	movs	r3, #0
 80111a2:	9300      	str	r3, [sp, #0]
 80111a4:	2300      	movs	r3, #0
 80111a6:	2200      	movs	r2, #0
 80111a8:	2103      	movs	r1, #3
 80111aa:	f7fc f9f5 	bl	800d598 <xTimerGenericCommand>
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 80111ae:	79fb      	ldrb	r3, [r7, #7]
 80111b0:	3301      	adds	r3, #1
 80111b2:	71fb      	strb	r3, [r7, #7]
 80111b4:	79fb      	ldrb	r3, [r7, #7]
 80111b6:	2b08      	cmp	r3, #8
 80111b8:	d9c4      	bls.n	8011144 <Pause_All_Timers+0xc>
		}
	}
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 80111ba:	2300      	movs	r3, #0
 80111bc:	71bb      	strb	r3, [r7, #6]
 80111be:	e037      	b.n	8011230 <Pause_All_Timers+0xf8>
		if (PB_pool[i].duration_timer != NULL) {
 80111c0:	79ba      	ldrb	r2, [r7, #6]
 80111c2:	491f      	ldr	r1, [pc, #124]	@ (8011240 <Pause_All_Timers+0x108>)
 80111c4:	4613      	mov	r3, r2
 80111c6:	011b      	lsls	r3, r3, #4
 80111c8:	4413      	add	r3, r2
 80111ca:	009b      	lsls	r3, r3, #2
 80111cc:	440b      	add	r3, r1
 80111ce:	3330      	adds	r3, #48	@ 0x30
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	2b00      	cmp	r3, #0
 80111d4:	d029      	beq.n	801122a <Pause_All_Timers+0xf2>
			PB_pool[i].duration_timer_remaining_ticks = xTimerGetExpiryTime(
 80111d6:	79ba      	ldrb	r2, [r7, #6]
 80111d8:	4919      	ldr	r1, [pc, #100]	@ (8011240 <Pause_All_Timers+0x108>)
 80111da:	4613      	mov	r3, r2
 80111dc:	011b      	lsls	r3, r3, #4
 80111de:	4413      	add	r3, r2
 80111e0:	009b      	lsls	r3, r3, #2
 80111e2:	440b      	add	r3, r1
 80111e4:	3330      	adds	r3, #48	@ 0x30
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	4618      	mov	r0, r3
 80111ea:	f7fc fa23 	bl	800d634 <xTimerGetExpiryTime>
 80111ee:	4604      	mov	r4, r0
							PB_pool[i].duration_timer) - xTaskGetTickCount();
 80111f0:	f7fb fcdc 	bl	800cbac <xTaskGetTickCount>
 80111f4:	4603      	mov	r3, r0
			PB_pool[i].duration_timer_remaining_ticks = xTimerGetExpiryTime(
 80111f6:	79ba      	ldrb	r2, [r7, #6]
							PB_pool[i].duration_timer) - xTaskGetTickCount();
 80111f8:	1ae1      	subs	r1, r4, r3
			PB_pool[i].duration_timer_remaining_ticks = xTimerGetExpiryTime(
 80111fa:	4811      	ldr	r0, [pc, #68]	@ (8011240 <Pause_All_Timers+0x108>)
 80111fc:	4613      	mov	r3, r2
 80111fe:	011b      	lsls	r3, r3, #4
 8011200:	4413      	add	r3, r2
 8011202:	009b      	lsls	r3, r3, #2
 8011204:	4403      	add	r3, r0
 8011206:	3338      	adds	r3, #56	@ 0x38
 8011208:	6019      	str	r1, [r3, #0]
			xTimerStop(PB_pool[i].duration_timer, 0);  // 
 801120a:	79ba      	ldrb	r2, [r7, #6]
 801120c:	490c      	ldr	r1, [pc, #48]	@ (8011240 <Pause_All_Timers+0x108>)
 801120e:	4613      	mov	r3, r2
 8011210:	011b      	lsls	r3, r3, #4
 8011212:	4413      	add	r3, r2
 8011214:	009b      	lsls	r3, r3, #2
 8011216:	440b      	add	r3, r1
 8011218:	3330      	adds	r3, #48	@ 0x30
 801121a:	6818      	ldr	r0, [r3, #0]
 801121c:	2300      	movs	r3, #0
 801121e:	9300      	str	r3, [sp, #0]
 8011220:	2300      	movs	r3, #0
 8011222:	2200      	movs	r2, #0
 8011224:	2103      	movs	r1, #3
 8011226:	f7fc f9b7 	bl	800d598 <xTimerGenericCommand>
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 801122a:	79bb      	ldrb	r3, [r7, #6]
 801122c:	3301      	adds	r3, #1
 801122e:	71bb      	strb	r3, [r7, #6]
 8011230:	79bb      	ldrb	r3, [r7, #6]
 8011232:	2b08      	cmp	r3, #8
 8011234:	d9c4      	bls.n	80111c0 <Pause_All_Timers+0x88>
		}
	}
	return TM_OK;
 8011236:	2300      	movs	r3, #0
}
 8011238:	4618      	mov	r0, r3
 801123a:	370c      	adds	r7, #12
 801123c:	46bd      	mov	sp, r7
 801123e:	bd90      	pop	{r4, r7, pc}
 8011240:	20003be4 	.word	0x20003be4

08011244 <Resume_All_Timers>:
//	return;
//
//}

// 
uint8_t Resume_All_Timers(void) {
 8011244:	b590      	push	{r4, r7, lr}
 8011246:	b085      	sub	sp, #20
 8011248:	af02      	add	r7, sp, #8
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 801124a:	2300      	movs	r3, #0
 801124c:	71fb      	strb	r3, [r7, #7]
 801124e:	e042      	b.n	80112d6 <Resume_All_Timers+0x92>
		if (PB_pool[i].duration_timer_remaining_ticks != 0) {
 8011250:	79fa      	ldrb	r2, [r7, #7]
 8011252:	4949      	ldr	r1, [pc, #292]	@ (8011378 <Resume_All_Timers+0x134>)
 8011254:	4613      	mov	r3, r2
 8011256:	011b      	lsls	r3, r3, #4
 8011258:	4413      	add	r3, r2
 801125a:	009b      	lsls	r3, r3, #2
 801125c:	440b      	add	r3, r1
 801125e:	3338      	adds	r3, #56	@ 0x38
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d034      	beq.n	80112d0 <Resume_All_Timers+0x8c>
			PB_pool[i].duration_timer_remaining_ticks = 0;
 8011266:	79fa      	ldrb	r2, [r7, #7]
 8011268:	4943      	ldr	r1, [pc, #268]	@ (8011378 <Resume_All_Timers+0x134>)
 801126a:	4613      	mov	r3, r2
 801126c:	011b      	lsls	r3, r3, #4
 801126e:	4413      	add	r3, r2
 8011270:	009b      	lsls	r3, r3, #2
 8011272:	440b      	add	r3, r1
 8011274:	3338      	adds	r3, #56	@ 0x38
 8011276:	2200      	movs	r2, #0
 8011278:	601a      	str	r2, [r3, #0]
			xTimerChangePeriod(PB_pool[i].duration_timer,
 801127a:	79fa      	ldrb	r2, [r7, #7]
 801127c:	493e      	ldr	r1, [pc, #248]	@ (8011378 <Resume_All_Timers+0x134>)
 801127e:	4613      	mov	r3, r2
 8011280:	011b      	lsls	r3, r3, #4
 8011282:	4413      	add	r3, r2
 8011284:	009b      	lsls	r3, r3, #2
 8011286:	440b      	add	r3, r1
 8011288:	3330      	adds	r3, #48	@ 0x30
 801128a:	6818      	ldr	r0, [r3, #0]
 801128c:	79fa      	ldrb	r2, [r7, #7]
 801128e:	493a      	ldr	r1, [pc, #232]	@ (8011378 <Resume_All_Timers+0x134>)
 8011290:	4613      	mov	r3, r2
 8011292:	011b      	lsls	r3, r3, #4
 8011294:	4413      	add	r3, r2
 8011296:	009b      	lsls	r3, r3, #2
 8011298:	440b      	add	r3, r1
 801129a:	3338      	adds	r3, #56	@ 0x38
 801129c:	681a      	ldr	r2, [r3, #0]
 801129e:	2300      	movs	r3, #0
 80112a0:	9300      	str	r3, [sp, #0]
 80112a2:	2300      	movs	r3, #0
 80112a4:	2104      	movs	r1, #4
 80112a6:	f7fc f977 	bl	800d598 <xTimerGenericCommand>
							PB_pool[i].duration_timer_remaining_ticks, 0); // 
			xTimerStart(PB_pool[i].duration_timer, 0);  // 
 80112aa:	79fa      	ldrb	r2, [r7, #7]
 80112ac:	4932      	ldr	r1, [pc, #200]	@ (8011378 <Resume_All_Timers+0x134>)
 80112ae:	4613      	mov	r3, r2
 80112b0:	011b      	lsls	r3, r3, #4
 80112b2:	4413      	add	r3, r2
 80112b4:	009b      	lsls	r3, r3, #2
 80112b6:	440b      	add	r3, r1
 80112b8:	3330      	adds	r3, #48	@ 0x30
 80112ba:	681c      	ldr	r4, [r3, #0]
 80112bc:	f7fb fc76 	bl	800cbac <xTaskGetTickCount>
 80112c0:	4602      	mov	r2, r0
 80112c2:	2300      	movs	r3, #0
 80112c4:	9300      	str	r3, [sp, #0]
 80112c6:	2300      	movs	r3, #0
 80112c8:	2101      	movs	r1, #1
 80112ca:	4620      	mov	r0, r4
 80112cc:	f7fc f964 	bl	800d598 <xTimerGenericCommand>
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 80112d0:	79fb      	ldrb	r3, [r7, #7]
 80112d2:	3301      	adds	r3, #1
 80112d4:	71fb      	strb	r3, [r7, #7]
 80112d6:	79fb      	ldrb	r3, [r7, #7]
 80112d8:	2b08      	cmp	r3, #8
 80112da:	d9b9      	bls.n	8011250 <Resume_All_Timers+0xc>
		}
	}
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 80112dc:	2300      	movs	r3, #0
 80112de:	71bb      	strb	r3, [r7, #6]
 80112e0:	e042      	b.n	8011368 <Resume_All_Timers+0x124>
		if (PB_pool[i].sample_period_timer_remaining_ticks != 0) {
 80112e2:	79ba      	ldrb	r2, [r7, #6]
 80112e4:	4924      	ldr	r1, [pc, #144]	@ (8011378 <Resume_All_Timers+0x134>)
 80112e6:	4613      	mov	r3, r2
 80112e8:	011b      	lsls	r3, r3, #4
 80112ea:	4413      	add	r3, r2
 80112ec:	009b      	lsls	r3, r3, #2
 80112ee:	440b      	add	r3, r1
 80112f0:	333c      	adds	r3, #60	@ 0x3c
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d034      	beq.n	8011362 <Resume_All_Timers+0x11e>
			PB_pool[i].sample_period_timer_remaining_ticks = 0;
 80112f8:	79ba      	ldrb	r2, [r7, #6]
 80112fa:	491f      	ldr	r1, [pc, #124]	@ (8011378 <Resume_All_Timers+0x134>)
 80112fc:	4613      	mov	r3, r2
 80112fe:	011b      	lsls	r3, r3, #4
 8011300:	4413      	add	r3, r2
 8011302:	009b      	lsls	r3, r3, #2
 8011304:	440b      	add	r3, r1
 8011306:	333c      	adds	r3, #60	@ 0x3c
 8011308:	2200      	movs	r2, #0
 801130a:	601a      	str	r2, [r3, #0]
			xTimerChangePeriod(PB_pool[i].sample_period_timer,
 801130c:	79ba      	ldrb	r2, [r7, #6]
 801130e:	491a      	ldr	r1, [pc, #104]	@ (8011378 <Resume_All_Timers+0x134>)
 8011310:	4613      	mov	r3, r2
 8011312:	011b      	lsls	r3, r3, #4
 8011314:	4413      	add	r3, r2
 8011316:	009b      	lsls	r3, r3, #2
 8011318:	440b      	add	r3, r1
 801131a:	3334      	adds	r3, #52	@ 0x34
 801131c:	6818      	ldr	r0, [r3, #0]
 801131e:	79ba      	ldrb	r2, [r7, #6]
 8011320:	4915      	ldr	r1, [pc, #84]	@ (8011378 <Resume_All_Timers+0x134>)
 8011322:	4613      	mov	r3, r2
 8011324:	011b      	lsls	r3, r3, #4
 8011326:	4413      	add	r3, r2
 8011328:	009b      	lsls	r3, r3, #2
 801132a:	440b      	add	r3, r1
 801132c:	333c      	adds	r3, #60	@ 0x3c
 801132e:	681a      	ldr	r2, [r3, #0]
 8011330:	2300      	movs	r3, #0
 8011332:	9300      	str	r3, [sp, #0]
 8011334:	2300      	movs	r3, #0
 8011336:	2104      	movs	r1, #4
 8011338:	f7fc f92e 	bl	800d598 <xTimerGenericCommand>
							PB_pool[i].sample_period_timer_remaining_ticks, 0); // 
			xTimerStart(PB_pool[i].sample_period_timer, 0);  // 
 801133c:	79ba      	ldrb	r2, [r7, #6]
 801133e:	490e      	ldr	r1, [pc, #56]	@ (8011378 <Resume_All_Timers+0x134>)
 8011340:	4613      	mov	r3, r2
 8011342:	011b      	lsls	r3, r3, #4
 8011344:	4413      	add	r3, r2
 8011346:	009b      	lsls	r3, r3, #2
 8011348:	440b      	add	r3, r1
 801134a:	3334      	adds	r3, #52	@ 0x34
 801134c:	681c      	ldr	r4, [r3, #0]
 801134e:	f7fb fc2d 	bl	800cbac <xTaskGetTickCount>
 8011352:	4602      	mov	r2, r0
 8011354:	2300      	movs	r3, #0
 8011356:	9300      	str	r3, [sp, #0]
 8011358:	2300      	movs	r3, #0
 801135a:	2101      	movs	r1, #1
 801135c:	4620      	mov	r0, r4
 801135e:	f7fc f91b 	bl	800d598 <xTimerGenericCommand>
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 8011362:	79bb      	ldrb	r3, [r7, #6]
 8011364:	3301      	adds	r3, #1
 8011366:	71bb      	strb	r3, [r7, #6]
 8011368:	79bb      	ldrb	r3, [r7, #6]
 801136a:	2b08      	cmp	r3, #8
 801136c:	d9b9      	bls.n	80112e2 <Resume_All_Timers+0x9e>
		}
	}
	return TM_OK;
 801136e:	2300      	movs	r3, #0
}
 8011370:	4618      	mov	r0, r3
 8011372:	370c      	adds	r7, #12
 8011374:	46bd      	mov	sp, r7
 8011376:	bd90      	pop	{r4, r7, pc}
 8011378:	20003be4 	.word	0x20003be4

0801137c <Delete_All_Timers>:
/**
 * @brief PB_Pool
 * @param 
 * @return TM_OK TM_FAIL
 */
uint8_t Delete_All_Timers(void) {
 801137c:	b580      	push	{r7, lr}
 801137e:	b084      	sub	sp, #16
 8011380:	af02      	add	r7, sp, #8
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 8011382:	2300      	movs	r3, #0
 8011384:	71fb      	strb	r3, [r7, #7]
 8011386:	e04e      	b.n	8011426 <Delete_All_Timers+0xaa>
		if (PB_pool[i].duration_timer != NULL) {
 8011388:	79fa      	ldrb	r2, [r7, #7]
 801138a:	4955      	ldr	r1, [pc, #340]	@ (80114e0 <Delete_All_Timers+0x164>)
 801138c:	4613      	mov	r3, r2
 801138e:	011b      	lsls	r3, r3, #4
 8011390:	4413      	add	r3, r2
 8011392:	009b      	lsls	r3, r3, #2
 8011394:	440b      	add	r3, r1
 8011396:	3330      	adds	r3, #48	@ 0x30
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	2b00      	cmp	r3, #0
 801139c:	d040      	beq.n	8011420 <Delete_All_Timers+0xa4>
			PB_pool[i].duration_timer_remaining_ticks = 0;
 801139e:	79fa      	ldrb	r2, [r7, #7]
 80113a0:	494f      	ldr	r1, [pc, #316]	@ (80114e0 <Delete_All_Timers+0x164>)
 80113a2:	4613      	mov	r3, r2
 80113a4:	011b      	lsls	r3, r3, #4
 80113a6:	4413      	add	r3, r2
 80113a8:	009b      	lsls	r3, r3, #2
 80113aa:	440b      	add	r3, r1
 80113ac:	3338      	adds	r3, #56	@ 0x38
 80113ae:	2200      	movs	r2, #0
 80113b0:	601a      	str	r2, [r3, #0]
			for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 80113b2:	2300      	movs	r3, #0
 80113b4:	71bb      	strb	r3, [r7, #6]
 80113b6:	e030      	b.n	801141a <Delete_All_Timers+0x9e>
				if (xTimerDelete(PB_pool[i].duration_timer,
 80113b8:	79fa      	ldrb	r2, [r7, #7]
 80113ba:	4949      	ldr	r1, [pc, #292]	@ (80114e0 <Delete_All_Timers+0x164>)
 80113bc:	4613      	mov	r3, r2
 80113be:	011b      	lsls	r3, r3, #4
 80113c0:	4413      	add	r3, r2
 80113c2:	009b      	lsls	r3, r3, #2
 80113c4:	440b      	add	r3, r1
 80113c6:	3330      	adds	r3, #48	@ 0x30
 80113c8:	6818      	ldr	r0, [r3, #0]
 80113ca:	f04f 33ff 	mov.w	r3, #4294967295
 80113ce:	9300      	str	r3, [sp, #0]
 80113d0:	2300      	movs	r3, #0
 80113d2:	2200      	movs	r2, #0
 80113d4:	2105      	movs	r1, #5
 80113d6:	f7fc f8df 	bl	800d598 <xTimerGenericCommand>
 80113da:	4603      	mov	r3, r0
 80113dc:	2b01      	cmp	r3, #1
 80113de:	d114      	bne.n	801140a <Delete_All_Timers+0x8e>
								portMAX_DELAY) == pdPASS) {
					PB_pool[i].duration_timer = NULL; //  NULL
 80113e0:	79fa      	ldrb	r2, [r7, #7]
 80113e2:	493f      	ldr	r1, [pc, #252]	@ (80114e0 <Delete_All_Timers+0x164>)
 80113e4:	4613      	mov	r3, r2
 80113e6:	011b      	lsls	r3, r3, #4
 80113e8:	4413      	add	r3, r2
 80113ea:	009b      	lsls	r3, r3, #2
 80113ec:	440b      	add	r3, r1
 80113ee:	3330      	adds	r3, #48	@ 0x30
 80113f0:	2200      	movs	r2, #0
 80113f2:	601a      	str	r2, [r3, #0]
					PB_pool[i].loop_count = 0;
 80113f4:	79fa      	ldrb	r2, [r7, #7]
 80113f6:	493a      	ldr	r1, [pc, #232]	@ (80114e0 <Delete_All_Timers+0x164>)
 80113f8:	4613      	mov	r3, r2
 80113fa:	011b      	lsls	r3, r3, #4
 80113fc:	4413      	add	r3, r2
 80113fe:	009b      	lsls	r3, r3, #2
 8011400:	440b      	add	r3, r1
 8011402:	3340      	adds	r3, #64	@ 0x40
 8011404:	2200      	movs	r2, #0
 8011406:	701a      	strb	r2, [r3, #0]
					break; // 
 8011408:	e00a      	b.n	8011420 <Delete_All_Timers+0xa4>
				}
				// 3 TM_FAIL
				if (retry_count == 2) {
 801140a:	79bb      	ldrb	r3, [r7, #6]
 801140c:	2b02      	cmp	r3, #2
 801140e:	d101      	bne.n	8011414 <Delete_All_Timers+0x98>
					return TM_FAIL;
 8011410:	2301      	movs	r3, #1
 8011412:	e061      	b.n	80114d8 <Delete_All_Timers+0x15c>
			for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 8011414:	79bb      	ldrb	r3, [r7, #6]
 8011416:	3301      	adds	r3, #1
 8011418:	71bb      	strb	r3, [r7, #6]
 801141a:	79bb      	ldrb	r3, [r7, #6]
 801141c:	2b02      	cmp	r3, #2
 801141e:	d9cb      	bls.n	80113b8 <Delete_All_Timers+0x3c>
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 8011420:	79fb      	ldrb	r3, [r7, #7]
 8011422:	3301      	adds	r3, #1
 8011424:	71fb      	strb	r3, [r7, #7]
 8011426:	79fb      	ldrb	r3, [r7, #7]
 8011428:	2b08      	cmp	r3, #8
 801142a:	d9ad      	bls.n	8011388 <Delete_All_Timers+0xc>
				}
			}
		}
	}

	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 801142c:	2300      	movs	r3, #0
 801142e:	717b      	strb	r3, [r7, #5]
 8011430:	e04e      	b.n	80114d0 <Delete_All_Timers+0x154>
		if (PB_pool[i].sample_period_timer != NULL) {
 8011432:	797a      	ldrb	r2, [r7, #5]
 8011434:	492a      	ldr	r1, [pc, #168]	@ (80114e0 <Delete_All_Timers+0x164>)
 8011436:	4613      	mov	r3, r2
 8011438:	011b      	lsls	r3, r3, #4
 801143a:	4413      	add	r3, r2
 801143c:	009b      	lsls	r3, r3, #2
 801143e:	440b      	add	r3, r1
 8011440:	3334      	adds	r3, #52	@ 0x34
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	2b00      	cmp	r3, #0
 8011446:	d040      	beq.n	80114ca <Delete_All_Timers+0x14e>
			PB_pool[i].sample_period_timer_remaining_ticks = 0;
 8011448:	797a      	ldrb	r2, [r7, #5]
 801144a:	4925      	ldr	r1, [pc, #148]	@ (80114e0 <Delete_All_Timers+0x164>)
 801144c:	4613      	mov	r3, r2
 801144e:	011b      	lsls	r3, r3, #4
 8011450:	4413      	add	r3, r2
 8011452:	009b      	lsls	r3, r3, #2
 8011454:	440b      	add	r3, r1
 8011456:	333c      	adds	r3, #60	@ 0x3c
 8011458:	2200      	movs	r2, #0
 801145a:	601a      	str	r2, [r3, #0]
			for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 801145c:	2300      	movs	r3, #0
 801145e:	713b      	strb	r3, [r7, #4]
 8011460:	e030      	b.n	80114c4 <Delete_All_Timers+0x148>
				if (xTimerDelete(PB_pool[i].sample_period_timer,
 8011462:	797a      	ldrb	r2, [r7, #5]
 8011464:	491e      	ldr	r1, [pc, #120]	@ (80114e0 <Delete_All_Timers+0x164>)
 8011466:	4613      	mov	r3, r2
 8011468:	011b      	lsls	r3, r3, #4
 801146a:	4413      	add	r3, r2
 801146c:	009b      	lsls	r3, r3, #2
 801146e:	440b      	add	r3, r1
 8011470:	3334      	adds	r3, #52	@ 0x34
 8011472:	6818      	ldr	r0, [r3, #0]
 8011474:	f04f 33ff 	mov.w	r3, #4294967295
 8011478:	9300      	str	r3, [sp, #0]
 801147a:	2300      	movs	r3, #0
 801147c:	2200      	movs	r2, #0
 801147e:	2105      	movs	r1, #5
 8011480:	f7fc f88a 	bl	800d598 <xTimerGenericCommand>
 8011484:	4603      	mov	r3, r0
 8011486:	2b01      	cmp	r3, #1
 8011488:	d114      	bne.n	80114b4 <Delete_All_Timers+0x138>
								portMAX_DELAY) == pdPASS) {
					PB_pool[i].sample_period_timer = NULL; //  NULL
 801148a:	797a      	ldrb	r2, [r7, #5]
 801148c:	4914      	ldr	r1, [pc, #80]	@ (80114e0 <Delete_All_Timers+0x164>)
 801148e:	4613      	mov	r3, r2
 8011490:	011b      	lsls	r3, r3, #4
 8011492:	4413      	add	r3, r2
 8011494:	009b      	lsls	r3, r3, #2
 8011496:	440b      	add	r3, r1
 8011498:	3334      	adds	r3, #52	@ 0x34
 801149a:	2200      	movs	r2, #0
 801149c:	601a      	str	r2, [r3, #0]
					PB_pool[i].loop_count = 0;
 801149e:	797a      	ldrb	r2, [r7, #5]
 80114a0:	490f      	ldr	r1, [pc, #60]	@ (80114e0 <Delete_All_Timers+0x164>)
 80114a2:	4613      	mov	r3, r2
 80114a4:	011b      	lsls	r3, r3, #4
 80114a6:	4413      	add	r3, r2
 80114a8:	009b      	lsls	r3, r3, #2
 80114aa:	440b      	add	r3, r1
 80114ac:	3340      	adds	r3, #64	@ 0x40
 80114ae:	2200      	movs	r2, #0
 80114b0:	701a      	strb	r2, [r3, #0]
					break; // 
 80114b2:	e00a      	b.n	80114ca <Delete_All_Timers+0x14e>
				}
				// 3 TM_FAIL
				if (retry_count == 2) {
 80114b4:	793b      	ldrb	r3, [r7, #4]
 80114b6:	2b02      	cmp	r3, #2
 80114b8:	d101      	bne.n	80114be <Delete_All_Timers+0x142>
					return TM_FAIL;
 80114ba:	2301      	movs	r3, #1
 80114bc:	e00c      	b.n	80114d8 <Delete_All_Timers+0x15c>
			for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 80114be:	793b      	ldrb	r3, [r7, #4]
 80114c0:	3301      	adds	r3, #1
 80114c2:	713b      	strb	r3, [r7, #4]
 80114c4:	793b      	ldrb	r3, [r7, #4]
 80114c6:	2b02      	cmp	r3, #2
 80114c8:	d9cb      	bls.n	8011462 <Delete_All_Timers+0xe6>
	for (uint8_t i = 0; i < PB_POOL_ARRAY_SIZE; i++) {
 80114ca:	797b      	ldrb	r3, [r7, #5]
 80114cc:	3301      	adds	r3, #1
 80114ce:	717b      	strb	r3, [r7, #5]
 80114d0:	797b      	ldrb	r3, [r7, #5]
 80114d2:	2b08      	cmp	r3, #8
 80114d4:	d9ad      	bls.n	8011432 <Delete_All_Timers+0xb6>
				}
			}
		}
	}

	return TM_OK;
 80114d6:	2300      	movs	r3, #0
}
 80114d8:	4618      	mov	r0, r3
 80114da:	3708      	adds	r7, #8
 80114dc:	46bd      	mov	sp, r7
 80114de:	bd80      	pop	{r7, pc}
 80114e0:	20003be4 	.word	0x20003be4

080114e4 <Delete_Timer>:
uint8_t Delete_Timer(uint8_t index) {
 80114e4:	b580      	push	{r7, lr}
 80114e6:	b086      	sub	sp, #24
 80114e8:	af02      	add	r7, sp, #8
 80114ea:	4603      	mov	r3, r0
 80114ec:	71fb      	strb	r3, [r7, #7]
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 80114ee:	79fb      	ldrb	r3, [r7, #7]
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d002      	beq.n	80114fa <Delete_Timer+0x16>
 80114f4:	79fb      	ldrb	r3, [r7, #7]
 80114f6:	2b09      	cmp	r3, #9
 80114f8:	d901      	bls.n	80114fe <Delete_Timer+0x1a>
		return TM_FAIL; // 
 80114fa:	2301      	movs	r3, #1
 80114fc:	e091      	b.n	8011622 <Delete_Timer+0x13e>
	}
	uint8_t PB_Pool_Index = index - 1;
 80114fe:	79fb      	ldrb	r3, [r7, #7]
 8011500:	3b01      	subs	r3, #1
 8011502:	737b      	strb	r3, [r7, #13]
	if (PB_pool[PB_Pool_Index].duration_timer != NULL) {
 8011504:	7b7a      	ldrb	r2, [r7, #13]
 8011506:	4949      	ldr	r1, [pc, #292]	@ (801162c <Delete_Timer+0x148>)
 8011508:	4613      	mov	r3, r2
 801150a:	011b      	lsls	r3, r3, #4
 801150c:	4413      	add	r3, r2
 801150e:	009b      	lsls	r3, r3, #2
 8011510:	440b      	add	r3, r1
 8011512:	3330      	adds	r3, #48	@ 0x30
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	2b00      	cmp	r3, #0
 8011518:	d036      	beq.n	8011588 <Delete_Timer+0xa4>
		PB_pool[PB_Pool_Index].duration_timer_remaining_ticks = 0;
 801151a:	7b7a      	ldrb	r2, [r7, #13]
 801151c:	4943      	ldr	r1, [pc, #268]	@ (801162c <Delete_Timer+0x148>)
 801151e:	4613      	mov	r3, r2
 8011520:	011b      	lsls	r3, r3, #4
 8011522:	4413      	add	r3, r2
 8011524:	009b      	lsls	r3, r3, #2
 8011526:	440b      	add	r3, r1
 8011528:	3338      	adds	r3, #56	@ 0x38
 801152a:	2200      	movs	r2, #0
 801152c:	601a      	str	r2, [r3, #0]
		for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 801152e:	2300      	movs	r3, #0
 8011530:	73fb      	strb	r3, [r7, #15]
 8011532:	e026      	b.n	8011582 <Delete_Timer+0x9e>
			if (xTimerDelete(PB_pool[PB_Pool_Index].duration_timer,
 8011534:	7b7a      	ldrb	r2, [r7, #13]
 8011536:	493d      	ldr	r1, [pc, #244]	@ (801162c <Delete_Timer+0x148>)
 8011538:	4613      	mov	r3, r2
 801153a:	011b      	lsls	r3, r3, #4
 801153c:	4413      	add	r3, r2
 801153e:	009b      	lsls	r3, r3, #2
 8011540:	440b      	add	r3, r1
 8011542:	3330      	adds	r3, #48	@ 0x30
 8011544:	6818      	ldr	r0, [r3, #0]
 8011546:	f04f 33ff 	mov.w	r3, #4294967295
 801154a:	9300      	str	r3, [sp, #0]
 801154c:	2300      	movs	r3, #0
 801154e:	2200      	movs	r2, #0
 8011550:	2105      	movs	r1, #5
 8011552:	f7fc f821 	bl	800d598 <xTimerGenericCommand>
 8011556:	4603      	mov	r3, r0
 8011558:	2b01      	cmp	r3, #1
 801155a:	d10a      	bne.n	8011572 <Delete_Timer+0x8e>
							portMAX_DELAY) == pdPASS) {
				PB_pool[PB_Pool_Index].duration_timer = NULL; //  NULL
 801155c:	7b7a      	ldrb	r2, [r7, #13]
 801155e:	4933      	ldr	r1, [pc, #204]	@ (801162c <Delete_Timer+0x148>)
 8011560:	4613      	mov	r3, r2
 8011562:	011b      	lsls	r3, r3, #4
 8011564:	4413      	add	r3, r2
 8011566:	009b      	lsls	r3, r3, #2
 8011568:	440b      	add	r3, r1
 801156a:	3330      	adds	r3, #48	@ 0x30
 801156c:	2200      	movs	r2, #0
 801156e:	601a      	str	r2, [r3, #0]
				break; // 
 8011570:	e00a      	b.n	8011588 <Delete_Timer+0xa4>
			}
			// 3 TM_FAIL
			if (retry_count == 2) {
 8011572:	7bfb      	ldrb	r3, [r7, #15]
 8011574:	2b02      	cmp	r3, #2
 8011576:	d101      	bne.n	801157c <Delete_Timer+0x98>
				return TM_FAIL;
 8011578:	2301      	movs	r3, #1
 801157a:	e052      	b.n	8011622 <Delete_Timer+0x13e>
		for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 801157c:	7bfb      	ldrb	r3, [r7, #15]
 801157e:	3301      	adds	r3, #1
 8011580:	73fb      	strb	r3, [r7, #15]
 8011582:	7bfb      	ldrb	r3, [r7, #15]
 8011584:	2b02      	cmp	r3, #2
 8011586:	d9d5      	bls.n	8011534 <Delete_Timer+0x50>
			}
		}
	}
	if (PB_pool[PB_Pool_Index].sample_period_timer != NULL) {
 8011588:	7b7a      	ldrb	r2, [r7, #13]
 801158a:	4928      	ldr	r1, [pc, #160]	@ (801162c <Delete_Timer+0x148>)
 801158c:	4613      	mov	r3, r2
 801158e:	011b      	lsls	r3, r3, #4
 8011590:	4413      	add	r3, r2
 8011592:	009b      	lsls	r3, r3, #2
 8011594:	440b      	add	r3, r1
 8011596:	3334      	adds	r3, #52	@ 0x34
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	2b00      	cmp	r3, #0
 801159c:	d036      	beq.n	801160c <Delete_Timer+0x128>
		PB_pool[PB_Pool_Index].sample_period_timer_remaining_ticks = 0;
 801159e:	7b7a      	ldrb	r2, [r7, #13]
 80115a0:	4922      	ldr	r1, [pc, #136]	@ (801162c <Delete_Timer+0x148>)
 80115a2:	4613      	mov	r3, r2
 80115a4:	011b      	lsls	r3, r3, #4
 80115a6:	4413      	add	r3, r2
 80115a8:	009b      	lsls	r3, r3, #2
 80115aa:	440b      	add	r3, r1
 80115ac:	333c      	adds	r3, #60	@ 0x3c
 80115ae:	2200      	movs	r2, #0
 80115b0:	601a      	str	r2, [r3, #0]
		for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 80115b2:	2300      	movs	r3, #0
 80115b4:	73bb      	strb	r3, [r7, #14]
 80115b6:	e026      	b.n	8011606 <Delete_Timer+0x122>
			if (xTimerDelete(PB_pool[PB_Pool_Index].sample_period_timer,
 80115b8:	7b7a      	ldrb	r2, [r7, #13]
 80115ba:	491c      	ldr	r1, [pc, #112]	@ (801162c <Delete_Timer+0x148>)
 80115bc:	4613      	mov	r3, r2
 80115be:	011b      	lsls	r3, r3, #4
 80115c0:	4413      	add	r3, r2
 80115c2:	009b      	lsls	r3, r3, #2
 80115c4:	440b      	add	r3, r1
 80115c6:	3334      	adds	r3, #52	@ 0x34
 80115c8:	6818      	ldr	r0, [r3, #0]
 80115ca:	f04f 33ff 	mov.w	r3, #4294967295
 80115ce:	9300      	str	r3, [sp, #0]
 80115d0:	2300      	movs	r3, #0
 80115d2:	2200      	movs	r2, #0
 80115d4:	2105      	movs	r1, #5
 80115d6:	f7fb ffdf 	bl	800d598 <xTimerGenericCommand>
 80115da:	4603      	mov	r3, r0
 80115dc:	2b01      	cmp	r3, #1
 80115de:	d10a      	bne.n	80115f6 <Delete_Timer+0x112>
							portMAX_DELAY) == pdPASS) {
				PB_pool[PB_Pool_Index].sample_period_timer = NULL; //  NULL
 80115e0:	7b7a      	ldrb	r2, [r7, #13]
 80115e2:	4912      	ldr	r1, [pc, #72]	@ (801162c <Delete_Timer+0x148>)
 80115e4:	4613      	mov	r3, r2
 80115e6:	011b      	lsls	r3, r3, #4
 80115e8:	4413      	add	r3, r2
 80115ea:	009b      	lsls	r3, r3, #2
 80115ec:	440b      	add	r3, r1
 80115ee:	3334      	adds	r3, #52	@ 0x34
 80115f0:	2200      	movs	r2, #0
 80115f2:	601a      	str	r2, [r3, #0]
				break; // 
 80115f4:	e00a      	b.n	801160c <Delete_Timer+0x128>
			}
			// 3 TM_FAIL
			if (retry_count == 2) {
 80115f6:	7bbb      	ldrb	r3, [r7, #14]
 80115f8:	2b02      	cmp	r3, #2
 80115fa:	d101      	bne.n	8011600 <Delete_Timer+0x11c>
				return TM_FAIL;
 80115fc:	2301      	movs	r3, #1
 80115fe:	e010      	b.n	8011622 <Delete_Timer+0x13e>
		for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 8011600:	7bbb      	ldrb	r3, [r7, #14]
 8011602:	3301      	adds	r3, #1
 8011604:	73bb      	strb	r3, [r7, #14]
 8011606:	7bbb      	ldrb	r3, [r7, #14]
 8011608:	2b02      	cmp	r3, #2
 801160a:	d9d5      	bls.n	80115b8 <Delete_Timer+0xd4>
			}
		}
	}
	PB_pool[PB_Pool_Index].loop_count = 0;
 801160c:	7b7a      	ldrb	r2, [r7, #13]
 801160e:	4907      	ldr	r1, [pc, #28]	@ (801162c <Delete_Timer+0x148>)
 8011610:	4613      	mov	r3, r2
 8011612:	011b      	lsls	r3, r3, #4
 8011614:	4413      	add	r3, r2
 8011616:	009b      	lsls	r3, r3, #2
 8011618:	440b      	add	r3, r1
 801161a:	3340      	adds	r3, #64	@ 0x40
 801161c:	2200      	movs	r2, #0
 801161e:	701a      	strb	r2, [r3, #0]
	return TM_OK;
 8011620:	2300      	movs	r3, #0
}
 8011622:	4618      	mov	r0, r3
 8011624:	3710      	adds	r7, #16
 8011626:	46bd      	mov	sp, r7
 8011628:	bd80      	pop	{r7, pc}
 801162a:	bf00      	nop
 801162c:	20003be4 	.word	0x20003be4

08011630 <Delete_Duration_Timer>:


uint8_t Delete_Duration_Timer(uint8_t index) {
 8011630:	b580      	push	{r7, lr}
 8011632:	b086      	sub	sp, #24
 8011634:	af02      	add	r7, sp, #8
 8011636:	4603      	mov	r3, r0
 8011638:	71fb      	strb	r3, [r7, #7]
	if (index == UNUSED_PB || index > PB_POOL_ARRAY_SIZE) {
 801163a:	79fb      	ldrb	r3, [r7, #7]
 801163c:	2b00      	cmp	r3, #0
 801163e:	d002      	beq.n	8011646 <Delete_Duration_Timer+0x16>
 8011640:	79fb      	ldrb	r3, [r7, #7]
 8011642:	2b09      	cmp	r3, #9
 8011644:	d901      	bls.n	801164a <Delete_Duration_Timer+0x1a>
		return TM_FAIL; // 
 8011646:	2301      	movs	r3, #1
 8011648:	e04f      	b.n	80116ea <Delete_Duration_Timer+0xba>
	}
	uint8_t PB_Pool_Index = index - 1;
 801164a:	79fb      	ldrb	r3, [r7, #7]
 801164c:	3b01      	subs	r3, #1
 801164e:	73bb      	strb	r3, [r7, #14]
	PB_pool[PB_Pool_Index].loop_count = 0;
 8011650:	7bba      	ldrb	r2, [r7, #14]
 8011652:	4928      	ldr	r1, [pc, #160]	@ (80116f4 <Delete_Duration_Timer+0xc4>)
 8011654:	4613      	mov	r3, r2
 8011656:	011b      	lsls	r3, r3, #4
 8011658:	4413      	add	r3, r2
 801165a:	009b      	lsls	r3, r3, #2
 801165c:	440b      	add	r3, r1
 801165e:	3340      	adds	r3, #64	@ 0x40
 8011660:	2200      	movs	r2, #0
 8011662:	701a      	strb	r2, [r3, #0]
	if (PB_pool[PB_Pool_Index].duration_timer != NULL) {
 8011664:	7bba      	ldrb	r2, [r7, #14]
 8011666:	4923      	ldr	r1, [pc, #140]	@ (80116f4 <Delete_Duration_Timer+0xc4>)
 8011668:	4613      	mov	r3, r2
 801166a:	011b      	lsls	r3, r3, #4
 801166c:	4413      	add	r3, r2
 801166e:	009b      	lsls	r3, r3, #2
 8011670:	440b      	add	r3, r1
 8011672:	3330      	adds	r3, #48	@ 0x30
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d036      	beq.n	80116e8 <Delete_Duration_Timer+0xb8>
		PB_pool[PB_Pool_Index].duration_timer_remaining_ticks = 0;
 801167a:	7bba      	ldrb	r2, [r7, #14]
 801167c:	491d      	ldr	r1, [pc, #116]	@ (80116f4 <Delete_Duration_Timer+0xc4>)
 801167e:	4613      	mov	r3, r2
 8011680:	011b      	lsls	r3, r3, #4
 8011682:	4413      	add	r3, r2
 8011684:	009b      	lsls	r3, r3, #2
 8011686:	440b      	add	r3, r1
 8011688:	3338      	adds	r3, #56	@ 0x38
 801168a:	2200      	movs	r2, #0
 801168c:	601a      	str	r2, [r3, #0]
		for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 801168e:	2300      	movs	r3, #0
 8011690:	73fb      	strb	r3, [r7, #15]
 8011692:	e026      	b.n	80116e2 <Delete_Duration_Timer+0xb2>
			if (xTimerDelete(PB_pool[PB_Pool_Index].duration_timer,
 8011694:	7bba      	ldrb	r2, [r7, #14]
 8011696:	4917      	ldr	r1, [pc, #92]	@ (80116f4 <Delete_Duration_Timer+0xc4>)
 8011698:	4613      	mov	r3, r2
 801169a:	011b      	lsls	r3, r3, #4
 801169c:	4413      	add	r3, r2
 801169e:	009b      	lsls	r3, r3, #2
 80116a0:	440b      	add	r3, r1
 80116a2:	3330      	adds	r3, #48	@ 0x30
 80116a4:	6818      	ldr	r0, [r3, #0]
 80116a6:	f04f 33ff 	mov.w	r3, #4294967295
 80116aa:	9300      	str	r3, [sp, #0]
 80116ac:	2300      	movs	r3, #0
 80116ae:	2200      	movs	r2, #0
 80116b0:	2105      	movs	r1, #5
 80116b2:	f7fb ff71 	bl	800d598 <xTimerGenericCommand>
 80116b6:	4603      	mov	r3, r0
 80116b8:	2b01      	cmp	r3, #1
 80116ba:	d10a      	bne.n	80116d2 <Delete_Duration_Timer+0xa2>
							portMAX_DELAY) == pdPASS) {
				PB_pool[PB_Pool_Index].duration_timer = NULL; //  NULL
 80116bc:	7bba      	ldrb	r2, [r7, #14]
 80116be:	490d      	ldr	r1, [pc, #52]	@ (80116f4 <Delete_Duration_Timer+0xc4>)
 80116c0:	4613      	mov	r3, r2
 80116c2:	011b      	lsls	r3, r3, #4
 80116c4:	4413      	add	r3, r2
 80116c6:	009b      	lsls	r3, r3, #2
 80116c8:	440b      	add	r3, r1
 80116ca:	3330      	adds	r3, #48	@ 0x30
 80116cc:	2200      	movs	r2, #0
 80116ce:	601a      	str	r2, [r3, #0]
				break; // 
 80116d0:	e00a      	b.n	80116e8 <Delete_Duration_Timer+0xb8>
			}
			// 3 TM_FAIL
			if (retry_count == 2) {
 80116d2:	7bfb      	ldrb	r3, [r7, #15]
 80116d4:	2b02      	cmp	r3, #2
 80116d6:	d101      	bne.n	80116dc <Delete_Duration_Timer+0xac>
				return TM_FAIL;
 80116d8:	2301      	movs	r3, #1
 80116da:	e006      	b.n	80116ea <Delete_Duration_Timer+0xba>
		for (uint8_t retry_count = 0; retry_count < 3; retry_count++) {
 80116dc:	7bfb      	ldrb	r3, [r7, #15]
 80116de:	3301      	adds	r3, #1
 80116e0:	73fb      	strb	r3, [r7, #15]
 80116e2:	7bfb      	ldrb	r3, [r7, #15]
 80116e4:	2b02      	cmp	r3, #2
 80116e6:	d9d5      	bls.n	8011694 <Delete_Duration_Timer+0x64>
			}
		}
	}
	return TM_OK;
 80116e8:	2300      	movs	r3, #0
}
 80116ea:	4618      	mov	r0, r3
 80116ec:	3710      	adds	r7, #16
 80116ee:	46bd      	mov	sp, r7
 80116f0:	bd80      	pop	{r7, pc}
 80116f2:	bf00      	nop
 80116f4:	20003be4 	.word	0x20003be4

080116f8 <__cvt>:
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116fe:	461d      	mov	r5, r3
 8011700:	bfbb      	ittet	lt
 8011702:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8011706:	461d      	movlt	r5, r3
 8011708:	2300      	movge	r3, #0
 801170a:	232d      	movlt	r3, #45	@ 0x2d
 801170c:	b088      	sub	sp, #32
 801170e:	4614      	mov	r4, r2
 8011710:	bfb8      	it	lt
 8011712:	4614      	movlt	r4, r2
 8011714:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011716:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8011718:	7013      	strb	r3, [r2, #0]
 801171a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801171c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8011720:	f023 0820 	bic.w	r8, r3, #32
 8011724:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011728:	d005      	beq.n	8011736 <__cvt+0x3e>
 801172a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801172e:	d100      	bne.n	8011732 <__cvt+0x3a>
 8011730:	3601      	adds	r6, #1
 8011732:	2302      	movs	r3, #2
 8011734:	e000      	b.n	8011738 <__cvt+0x40>
 8011736:	2303      	movs	r3, #3
 8011738:	aa07      	add	r2, sp, #28
 801173a:	9204      	str	r2, [sp, #16]
 801173c:	aa06      	add	r2, sp, #24
 801173e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8011742:	e9cd 3600 	strd	r3, r6, [sp]
 8011746:	4622      	mov	r2, r4
 8011748:	462b      	mov	r3, r5
 801174a:	f001 f8e5 	bl	8012918 <_dtoa_r>
 801174e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011752:	4607      	mov	r7, r0
 8011754:	d119      	bne.n	801178a <__cvt+0x92>
 8011756:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011758:	07db      	lsls	r3, r3, #31
 801175a:	d50e      	bpl.n	801177a <__cvt+0x82>
 801175c:	eb00 0906 	add.w	r9, r0, r6
 8011760:	2200      	movs	r2, #0
 8011762:	2300      	movs	r3, #0
 8011764:	4620      	mov	r0, r4
 8011766:	4629      	mov	r1, r5
 8011768:	f7ef f98e 	bl	8000a88 <__aeabi_dcmpeq>
 801176c:	b108      	cbz	r0, 8011772 <__cvt+0x7a>
 801176e:	f8cd 901c 	str.w	r9, [sp, #28]
 8011772:	2230      	movs	r2, #48	@ 0x30
 8011774:	9b07      	ldr	r3, [sp, #28]
 8011776:	454b      	cmp	r3, r9
 8011778:	d31e      	bcc.n	80117b8 <__cvt+0xc0>
 801177a:	4638      	mov	r0, r7
 801177c:	9b07      	ldr	r3, [sp, #28]
 801177e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8011780:	1bdb      	subs	r3, r3, r7
 8011782:	6013      	str	r3, [r2, #0]
 8011784:	b008      	add	sp, #32
 8011786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801178a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801178e:	eb00 0906 	add.w	r9, r0, r6
 8011792:	d1e5      	bne.n	8011760 <__cvt+0x68>
 8011794:	7803      	ldrb	r3, [r0, #0]
 8011796:	2b30      	cmp	r3, #48	@ 0x30
 8011798:	d10a      	bne.n	80117b0 <__cvt+0xb8>
 801179a:	2200      	movs	r2, #0
 801179c:	2300      	movs	r3, #0
 801179e:	4620      	mov	r0, r4
 80117a0:	4629      	mov	r1, r5
 80117a2:	f7ef f971 	bl	8000a88 <__aeabi_dcmpeq>
 80117a6:	b918      	cbnz	r0, 80117b0 <__cvt+0xb8>
 80117a8:	f1c6 0601 	rsb	r6, r6, #1
 80117ac:	f8ca 6000 	str.w	r6, [sl]
 80117b0:	f8da 3000 	ldr.w	r3, [sl]
 80117b4:	4499      	add	r9, r3
 80117b6:	e7d3      	b.n	8011760 <__cvt+0x68>
 80117b8:	1c59      	adds	r1, r3, #1
 80117ba:	9107      	str	r1, [sp, #28]
 80117bc:	701a      	strb	r2, [r3, #0]
 80117be:	e7d9      	b.n	8011774 <__cvt+0x7c>

080117c0 <__exponent>:
 80117c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80117c2:	2900      	cmp	r1, #0
 80117c4:	bfb6      	itet	lt
 80117c6:	232d      	movlt	r3, #45	@ 0x2d
 80117c8:	232b      	movge	r3, #43	@ 0x2b
 80117ca:	4249      	neglt	r1, r1
 80117cc:	2909      	cmp	r1, #9
 80117ce:	7002      	strb	r2, [r0, #0]
 80117d0:	7043      	strb	r3, [r0, #1]
 80117d2:	dd29      	ble.n	8011828 <__exponent+0x68>
 80117d4:	f10d 0307 	add.w	r3, sp, #7
 80117d8:	461d      	mov	r5, r3
 80117da:	270a      	movs	r7, #10
 80117dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80117e0:	461a      	mov	r2, r3
 80117e2:	fb07 1416 	mls	r4, r7, r6, r1
 80117e6:	3430      	adds	r4, #48	@ 0x30
 80117e8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80117ec:	460c      	mov	r4, r1
 80117ee:	2c63      	cmp	r4, #99	@ 0x63
 80117f0:	4631      	mov	r1, r6
 80117f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80117f6:	dcf1      	bgt.n	80117dc <__exponent+0x1c>
 80117f8:	3130      	adds	r1, #48	@ 0x30
 80117fa:	1e94      	subs	r4, r2, #2
 80117fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011800:	4623      	mov	r3, r4
 8011802:	1c41      	adds	r1, r0, #1
 8011804:	42ab      	cmp	r3, r5
 8011806:	d30a      	bcc.n	801181e <__exponent+0x5e>
 8011808:	f10d 0309 	add.w	r3, sp, #9
 801180c:	1a9b      	subs	r3, r3, r2
 801180e:	42ac      	cmp	r4, r5
 8011810:	bf88      	it	hi
 8011812:	2300      	movhi	r3, #0
 8011814:	3302      	adds	r3, #2
 8011816:	4403      	add	r3, r0
 8011818:	1a18      	subs	r0, r3, r0
 801181a:	b003      	add	sp, #12
 801181c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801181e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011822:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011826:	e7ed      	b.n	8011804 <__exponent+0x44>
 8011828:	2330      	movs	r3, #48	@ 0x30
 801182a:	3130      	adds	r1, #48	@ 0x30
 801182c:	7083      	strb	r3, [r0, #2]
 801182e:	70c1      	strb	r1, [r0, #3]
 8011830:	1d03      	adds	r3, r0, #4
 8011832:	e7f1      	b.n	8011818 <__exponent+0x58>

08011834 <_printf_float>:
 8011834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011838:	b091      	sub	sp, #68	@ 0x44
 801183a:	460c      	mov	r4, r1
 801183c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8011840:	4616      	mov	r6, r2
 8011842:	461f      	mov	r7, r3
 8011844:	4605      	mov	r5, r0
 8011846:	f000 fef1 	bl	801262c <_localeconv_r>
 801184a:	6803      	ldr	r3, [r0, #0]
 801184c:	4618      	mov	r0, r3
 801184e:	9308      	str	r3, [sp, #32]
 8011850:	f7ee fcee 	bl	8000230 <strlen>
 8011854:	2300      	movs	r3, #0
 8011856:	930e      	str	r3, [sp, #56]	@ 0x38
 8011858:	f8d8 3000 	ldr.w	r3, [r8]
 801185c:	9009      	str	r0, [sp, #36]	@ 0x24
 801185e:	3307      	adds	r3, #7
 8011860:	f023 0307 	bic.w	r3, r3, #7
 8011864:	f103 0208 	add.w	r2, r3, #8
 8011868:	f894 a018 	ldrb.w	sl, [r4, #24]
 801186c:	f8d4 b000 	ldr.w	fp, [r4]
 8011870:	f8c8 2000 	str.w	r2, [r8]
 8011874:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011878:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801187c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801187e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8011882:	f04f 32ff 	mov.w	r2, #4294967295
 8011886:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801188a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801188e:	4b9c      	ldr	r3, [pc, #624]	@ (8011b00 <_printf_float+0x2cc>)
 8011890:	f7ef f92c 	bl	8000aec <__aeabi_dcmpun>
 8011894:	bb70      	cbnz	r0, 80118f4 <_printf_float+0xc0>
 8011896:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801189a:	f04f 32ff 	mov.w	r2, #4294967295
 801189e:	4b98      	ldr	r3, [pc, #608]	@ (8011b00 <_printf_float+0x2cc>)
 80118a0:	f7ef f906 	bl	8000ab0 <__aeabi_dcmple>
 80118a4:	bb30      	cbnz	r0, 80118f4 <_printf_float+0xc0>
 80118a6:	2200      	movs	r2, #0
 80118a8:	2300      	movs	r3, #0
 80118aa:	4640      	mov	r0, r8
 80118ac:	4649      	mov	r1, r9
 80118ae:	f7ef f8f5 	bl	8000a9c <__aeabi_dcmplt>
 80118b2:	b110      	cbz	r0, 80118ba <_printf_float+0x86>
 80118b4:	232d      	movs	r3, #45	@ 0x2d
 80118b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80118ba:	4a92      	ldr	r2, [pc, #584]	@ (8011b04 <_printf_float+0x2d0>)
 80118bc:	4b92      	ldr	r3, [pc, #584]	@ (8011b08 <_printf_float+0x2d4>)
 80118be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80118c2:	bf94      	ite	ls
 80118c4:	4690      	movls	r8, r2
 80118c6:	4698      	movhi	r8, r3
 80118c8:	2303      	movs	r3, #3
 80118ca:	f04f 0900 	mov.w	r9, #0
 80118ce:	6123      	str	r3, [r4, #16]
 80118d0:	f02b 0304 	bic.w	r3, fp, #4
 80118d4:	6023      	str	r3, [r4, #0]
 80118d6:	4633      	mov	r3, r6
 80118d8:	4621      	mov	r1, r4
 80118da:	4628      	mov	r0, r5
 80118dc:	9700      	str	r7, [sp, #0]
 80118de:	aa0f      	add	r2, sp, #60	@ 0x3c
 80118e0:	f000 f9d4 	bl	8011c8c <_printf_common>
 80118e4:	3001      	adds	r0, #1
 80118e6:	f040 8090 	bne.w	8011a0a <_printf_float+0x1d6>
 80118ea:	f04f 30ff 	mov.w	r0, #4294967295
 80118ee:	b011      	add	sp, #68	@ 0x44
 80118f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118f4:	4642      	mov	r2, r8
 80118f6:	464b      	mov	r3, r9
 80118f8:	4640      	mov	r0, r8
 80118fa:	4649      	mov	r1, r9
 80118fc:	f7ef f8f6 	bl	8000aec <__aeabi_dcmpun>
 8011900:	b148      	cbz	r0, 8011916 <_printf_float+0xe2>
 8011902:	464b      	mov	r3, r9
 8011904:	2b00      	cmp	r3, #0
 8011906:	bfb8      	it	lt
 8011908:	232d      	movlt	r3, #45	@ 0x2d
 801190a:	4a80      	ldr	r2, [pc, #512]	@ (8011b0c <_printf_float+0x2d8>)
 801190c:	bfb8      	it	lt
 801190e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011912:	4b7f      	ldr	r3, [pc, #508]	@ (8011b10 <_printf_float+0x2dc>)
 8011914:	e7d3      	b.n	80118be <_printf_float+0x8a>
 8011916:	6863      	ldr	r3, [r4, #4]
 8011918:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 801191c:	1c5a      	adds	r2, r3, #1
 801191e:	d13f      	bne.n	80119a0 <_printf_float+0x16c>
 8011920:	2306      	movs	r3, #6
 8011922:	6063      	str	r3, [r4, #4]
 8011924:	2200      	movs	r2, #0
 8011926:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 801192a:	6023      	str	r3, [r4, #0]
 801192c:	9206      	str	r2, [sp, #24]
 801192e:	aa0e      	add	r2, sp, #56	@ 0x38
 8011930:	e9cd a204 	strd	sl, r2, [sp, #16]
 8011934:	aa0d      	add	r2, sp, #52	@ 0x34
 8011936:	9203      	str	r2, [sp, #12]
 8011938:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 801193c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8011940:	6863      	ldr	r3, [r4, #4]
 8011942:	4642      	mov	r2, r8
 8011944:	9300      	str	r3, [sp, #0]
 8011946:	4628      	mov	r0, r5
 8011948:	464b      	mov	r3, r9
 801194a:	910a      	str	r1, [sp, #40]	@ 0x28
 801194c:	f7ff fed4 	bl	80116f8 <__cvt>
 8011950:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011952:	4680      	mov	r8, r0
 8011954:	2947      	cmp	r1, #71	@ 0x47
 8011956:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8011958:	d128      	bne.n	80119ac <_printf_float+0x178>
 801195a:	1cc8      	adds	r0, r1, #3
 801195c:	db02      	blt.n	8011964 <_printf_float+0x130>
 801195e:	6863      	ldr	r3, [r4, #4]
 8011960:	4299      	cmp	r1, r3
 8011962:	dd40      	ble.n	80119e6 <_printf_float+0x1b2>
 8011964:	f1aa 0a02 	sub.w	sl, sl, #2
 8011968:	fa5f fa8a 	uxtb.w	sl, sl
 801196c:	4652      	mov	r2, sl
 801196e:	3901      	subs	r1, #1
 8011970:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011974:	910d      	str	r1, [sp, #52]	@ 0x34
 8011976:	f7ff ff23 	bl	80117c0 <__exponent>
 801197a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801197c:	4681      	mov	r9, r0
 801197e:	1813      	adds	r3, r2, r0
 8011980:	2a01      	cmp	r2, #1
 8011982:	6123      	str	r3, [r4, #16]
 8011984:	dc02      	bgt.n	801198c <_printf_float+0x158>
 8011986:	6822      	ldr	r2, [r4, #0]
 8011988:	07d2      	lsls	r2, r2, #31
 801198a:	d501      	bpl.n	8011990 <_printf_float+0x15c>
 801198c:	3301      	adds	r3, #1
 801198e:	6123      	str	r3, [r4, #16]
 8011990:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8011994:	2b00      	cmp	r3, #0
 8011996:	d09e      	beq.n	80118d6 <_printf_float+0xa2>
 8011998:	232d      	movs	r3, #45	@ 0x2d
 801199a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801199e:	e79a      	b.n	80118d6 <_printf_float+0xa2>
 80119a0:	2947      	cmp	r1, #71	@ 0x47
 80119a2:	d1bf      	bne.n	8011924 <_printf_float+0xf0>
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d1bd      	bne.n	8011924 <_printf_float+0xf0>
 80119a8:	2301      	movs	r3, #1
 80119aa:	e7ba      	b.n	8011922 <_printf_float+0xee>
 80119ac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80119b0:	d9dc      	bls.n	801196c <_printf_float+0x138>
 80119b2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80119b6:	d118      	bne.n	80119ea <_printf_float+0x1b6>
 80119b8:	2900      	cmp	r1, #0
 80119ba:	6863      	ldr	r3, [r4, #4]
 80119bc:	dd0b      	ble.n	80119d6 <_printf_float+0x1a2>
 80119be:	6121      	str	r1, [r4, #16]
 80119c0:	b913      	cbnz	r3, 80119c8 <_printf_float+0x194>
 80119c2:	6822      	ldr	r2, [r4, #0]
 80119c4:	07d0      	lsls	r0, r2, #31
 80119c6:	d502      	bpl.n	80119ce <_printf_float+0x19a>
 80119c8:	3301      	adds	r3, #1
 80119ca:	440b      	add	r3, r1
 80119cc:	6123      	str	r3, [r4, #16]
 80119ce:	f04f 0900 	mov.w	r9, #0
 80119d2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80119d4:	e7dc      	b.n	8011990 <_printf_float+0x15c>
 80119d6:	b913      	cbnz	r3, 80119de <_printf_float+0x1aa>
 80119d8:	6822      	ldr	r2, [r4, #0]
 80119da:	07d2      	lsls	r2, r2, #31
 80119dc:	d501      	bpl.n	80119e2 <_printf_float+0x1ae>
 80119de:	3302      	adds	r3, #2
 80119e0:	e7f4      	b.n	80119cc <_printf_float+0x198>
 80119e2:	2301      	movs	r3, #1
 80119e4:	e7f2      	b.n	80119cc <_printf_float+0x198>
 80119e6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80119ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80119ec:	4299      	cmp	r1, r3
 80119ee:	db05      	blt.n	80119fc <_printf_float+0x1c8>
 80119f0:	6823      	ldr	r3, [r4, #0]
 80119f2:	6121      	str	r1, [r4, #16]
 80119f4:	07d8      	lsls	r0, r3, #31
 80119f6:	d5ea      	bpl.n	80119ce <_printf_float+0x19a>
 80119f8:	1c4b      	adds	r3, r1, #1
 80119fa:	e7e7      	b.n	80119cc <_printf_float+0x198>
 80119fc:	2900      	cmp	r1, #0
 80119fe:	bfcc      	ite	gt
 8011a00:	2201      	movgt	r2, #1
 8011a02:	f1c1 0202 	rsble	r2, r1, #2
 8011a06:	4413      	add	r3, r2
 8011a08:	e7e0      	b.n	80119cc <_printf_float+0x198>
 8011a0a:	6823      	ldr	r3, [r4, #0]
 8011a0c:	055a      	lsls	r2, r3, #21
 8011a0e:	d407      	bmi.n	8011a20 <_printf_float+0x1ec>
 8011a10:	6923      	ldr	r3, [r4, #16]
 8011a12:	4642      	mov	r2, r8
 8011a14:	4631      	mov	r1, r6
 8011a16:	4628      	mov	r0, r5
 8011a18:	47b8      	blx	r7
 8011a1a:	3001      	adds	r0, #1
 8011a1c:	d12b      	bne.n	8011a76 <_printf_float+0x242>
 8011a1e:	e764      	b.n	80118ea <_printf_float+0xb6>
 8011a20:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011a24:	f240 80dc 	bls.w	8011be0 <_printf_float+0x3ac>
 8011a28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011a2c:	2200      	movs	r2, #0
 8011a2e:	2300      	movs	r3, #0
 8011a30:	f7ef f82a 	bl	8000a88 <__aeabi_dcmpeq>
 8011a34:	2800      	cmp	r0, #0
 8011a36:	d033      	beq.n	8011aa0 <_printf_float+0x26c>
 8011a38:	2301      	movs	r3, #1
 8011a3a:	4631      	mov	r1, r6
 8011a3c:	4628      	mov	r0, r5
 8011a3e:	4a35      	ldr	r2, [pc, #212]	@ (8011b14 <_printf_float+0x2e0>)
 8011a40:	47b8      	blx	r7
 8011a42:	3001      	adds	r0, #1
 8011a44:	f43f af51 	beq.w	80118ea <_printf_float+0xb6>
 8011a48:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8011a4c:	4543      	cmp	r3, r8
 8011a4e:	db02      	blt.n	8011a56 <_printf_float+0x222>
 8011a50:	6823      	ldr	r3, [r4, #0]
 8011a52:	07d8      	lsls	r0, r3, #31
 8011a54:	d50f      	bpl.n	8011a76 <_printf_float+0x242>
 8011a56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011a5a:	4631      	mov	r1, r6
 8011a5c:	4628      	mov	r0, r5
 8011a5e:	47b8      	blx	r7
 8011a60:	3001      	adds	r0, #1
 8011a62:	f43f af42 	beq.w	80118ea <_printf_float+0xb6>
 8011a66:	f04f 0900 	mov.w	r9, #0
 8011a6a:	f108 38ff 	add.w	r8, r8, #4294967295
 8011a6e:	f104 0a1a 	add.w	sl, r4, #26
 8011a72:	45c8      	cmp	r8, r9
 8011a74:	dc09      	bgt.n	8011a8a <_printf_float+0x256>
 8011a76:	6823      	ldr	r3, [r4, #0]
 8011a78:	079b      	lsls	r3, r3, #30
 8011a7a:	f100 8102 	bmi.w	8011c82 <_printf_float+0x44e>
 8011a7e:	68e0      	ldr	r0, [r4, #12]
 8011a80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a82:	4298      	cmp	r0, r3
 8011a84:	bfb8      	it	lt
 8011a86:	4618      	movlt	r0, r3
 8011a88:	e731      	b.n	80118ee <_printf_float+0xba>
 8011a8a:	2301      	movs	r3, #1
 8011a8c:	4652      	mov	r2, sl
 8011a8e:	4631      	mov	r1, r6
 8011a90:	4628      	mov	r0, r5
 8011a92:	47b8      	blx	r7
 8011a94:	3001      	adds	r0, #1
 8011a96:	f43f af28 	beq.w	80118ea <_printf_float+0xb6>
 8011a9a:	f109 0901 	add.w	r9, r9, #1
 8011a9e:	e7e8      	b.n	8011a72 <_printf_float+0x23e>
 8011aa0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	dc38      	bgt.n	8011b18 <_printf_float+0x2e4>
 8011aa6:	2301      	movs	r3, #1
 8011aa8:	4631      	mov	r1, r6
 8011aaa:	4628      	mov	r0, r5
 8011aac:	4a19      	ldr	r2, [pc, #100]	@ (8011b14 <_printf_float+0x2e0>)
 8011aae:	47b8      	blx	r7
 8011ab0:	3001      	adds	r0, #1
 8011ab2:	f43f af1a 	beq.w	80118ea <_printf_float+0xb6>
 8011ab6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8011aba:	ea59 0303 	orrs.w	r3, r9, r3
 8011abe:	d102      	bne.n	8011ac6 <_printf_float+0x292>
 8011ac0:	6823      	ldr	r3, [r4, #0]
 8011ac2:	07d9      	lsls	r1, r3, #31
 8011ac4:	d5d7      	bpl.n	8011a76 <_printf_float+0x242>
 8011ac6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011aca:	4631      	mov	r1, r6
 8011acc:	4628      	mov	r0, r5
 8011ace:	47b8      	blx	r7
 8011ad0:	3001      	adds	r0, #1
 8011ad2:	f43f af0a 	beq.w	80118ea <_printf_float+0xb6>
 8011ad6:	f04f 0a00 	mov.w	sl, #0
 8011ada:	f104 0b1a 	add.w	fp, r4, #26
 8011ade:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011ae0:	425b      	negs	r3, r3
 8011ae2:	4553      	cmp	r3, sl
 8011ae4:	dc01      	bgt.n	8011aea <_printf_float+0x2b6>
 8011ae6:	464b      	mov	r3, r9
 8011ae8:	e793      	b.n	8011a12 <_printf_float+0x1de>
 8011aea:	2301      	movs	r3, #1
 8011aec:	465a      	mov	r2, fp
 8011aee:	4631      	mov	r1, r6
 8011af0:	4628      	mov	r0, r5
 8011af2:	47b8      	blx	r7
 8011af4:	3001      	adds	r0, #1
 8011af6:	f43f aef8 	beq.w	80118ea <_printf_float+0xb6>
 8011afa:	f10a 0a01 	add.w	sl, sl, #1
 8011afe:	e7ee      	b.n	8011ade <_printf_float+0x2aa>
 8011b00:	7fefffff 	.word	0x7fefffff
 8011b04:	08016f6e 	.word	0x08016f6e
 8011b08:	08016f72 	.word	0x08016f72
 8011b0c:	08016f76 	.word	0x08016f76
 8011b10:	08016f7a 	.word	0x08016f7a
 8011b14:	08016f7e 	.word	0x08016f7e
 8011b18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011b1a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8011b1e:	4553      	cmp	r3, sl
 8011b20:	bfa8      	it	ge
 8011b22:	4653      	movge	r3, sl
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	4699      	mov	r9, r3
 8011b28:	dc36      	bgt.n	8011b98 <_printf_float+0x364>
 8011b2a:	f04f 0b00 	mov.w	fp, #0
 8011b2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b32:	f104 021a 	add.w	r2, r4, #26
 8011b36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011b38:	930a      	str	r3, [sp, #40]	@ 0x28
 8011b3a:	eba3 0309 	sub.w	r3, r3, r9
 8011b3e:	455b      	cmp	r3, fp
 8011b40:	dc31      	bgt.n	8011ba6 <_printf_float+0x372>
 8011b42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011b44:	459a      	cmp	sl, r3
 8011b46:	dc3a      	bgt.n	8011bbe <_printf_float+0x38a>
 8011b48:	6823      	ldr	r3, [r4, #0]
 8011b4a:	07da      	lsls	r2, r3, #31
 8011b4c:	d437      	bmi.n	8011bbe <_printf_float+0x38a>
 8011b4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011b50:	ebaa 0903 	sub.w	r9, sl, r3
 8011b54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b56:	ebaa 0303 	sub.w	r3, sl, r3
 8011b5a:	4599      	cmp	r9, r3
 8011b5c:	bfa8      	it	ge
 8011b5e:	4699      	movge	r9, r3
 8011b60:	f1b9 0f00 	cmp.w	r9, #0
 8011b64:	dc33      	bgt.n	8011bce <_printf_float+0x39a>
 8011b66:	f04f 0800 	mov.w	r8, #0
 8011b6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b6e:	f104 0b1a 	add.w	fp, r4, #26
 8011b72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011b74:	ebaa 0303 	sub.w	r3, sl, r3
 8011b78:	eba3 0309 	sub.w	r3, r3, r9
 8011b7c:	4543      	cmp	r3, r8
 8011b7e:	f77f af7a 	ble.w	8011a76 <_printf_float+0x242>
 8011b82:	2301      	movs	r3, #1
 8011b84:	465a      	mov	r2, fp
 8011b86:	4631      	mov	r1, r6
 8011b88:	4628      	mov	r0, r5
 8011b8a:	47b8      	blx	r7
 8011b8c:	3001      	adds	r0, #1
 8011b8e:	f43f aeac 	beq.w	80118ea <_printf_float+0xb6>
 8011b92:	f108 0801 	add.w	r8, r8, #1
 8011b96:	e7ec      	b.n	8011b72 <_printf_float+0x33e>
 8011b98:	4642      	mov	r2, r8
 8011b9a:	4631      	mov	r1, r6
 8011b9c:	4628      	mov	r0, r5
 8011b9e:	47b8      	blx	r7
 8011ba0:	3001      	adds	r0, #1
 8011ba2:	d1c2      	bne.n	8011b2a <_printf_float+0x2f6>
 8011ba4:	e6a1      	b.n	80118ea <_printf_float+0xb6>
 8011ba6:	2301      	movs	r3, #1
 8011ba8:	4631      	mov	r1, r6
 8011baa:	4628      	mov	r0, r5
 8011bac:	920a      	str	r2, [sp, #40]	@ 0x28
 8011bae:	47b8      	blx	r7
 8011bb0:	3001      	adds	r0, #1
 8011bb2:	f43f ae9a 	beq.w	80118ea <_printf_float+0xb6>
 8011bb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011bb8:	f10b 0b01 	add.w	fp, fp, #1
 8011bbc:	e7bb      	b.n	8011b36 <_printf_float+0x302>
 8011bbe:	4631      	mov	r1, r6
 8011bc0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011bc4:	4628      	mov	r0, r5
 8011bc6:	47b8      	blx	r7
 8011bc8:	3001      	adds	r0, #1
 8011bca:	d1c0      	bne.n	8011b4e <_printf_float+0x31a>
 8011bcc:	e68d      	b.n	80118ea <_printf_float+0xb6>
 8011bce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011bd0:	464b      	mov	r3, r9
 8011bd2:	4631      	mov	r1, r6
 8011bd4:	4628      	mov	r0, r5
 8011bd6:	4442      	add	r2, r8
 8011bd8:	47b8      	blx	r7
 8011bda:	3001      	adds	r0, #1
 8011bdc:	d1c3      	bne.n	8011b66 <_printf_float+0x332>
 8011bde:	e684      	b.n	80118ea <_printf_float+0xb6>
 8011be0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8011be4:	f1ba 0f01 	cmp.w	sl, #1
 8011be8:	dc01      	bgt.n	8011bee <_printf_float+0x3ba>
 8011bea:	07db      	lsls	r3, r3, #31
 8011bec:	d536      	bpl.n	8011c5c <_printf_float+0x428>
 8011bee:	2301      	movs	r3, #1
 8011bf0:	4642      	mov	r2, r8
 8011bf2:	4631      	mov	r1, r6
 8011bf4:	4628      	mov	r0, r5
 8011bf6:	47b8      	blx	r7
 8011bf8:	3001      	adds	r0, #1
 8011bfa:	f43f ae76 	beq.w	80118ea <_printf_float+0xb6>
 8011bfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011c02:	4631      	mov	r1, r6
 8011c04:	4628      	mov	r0, r5
 8011c06:	47b8      	blx	r7
 8011c08:	3001      	adds	r0, #1
 8011c0a:	f43f ae6e 	beq.w	80118ea <_printf_float+0xb6>
 8011c0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011c12:	2200      	movs	r2, #0
 8011c14:	2300      	movs	r3, #0
 8011c16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011c1a:	f7ee ff35 	bl	8000a88 <__aeabi_dcmpeq>
 8011c1e:	b9c0      	cbnz	r0, 8011c52 <_printf_float+0x41e>
 8011c20:	4653      	mov	r3, sl
 8011c22:	f108 0201 	add.w	r2, r8, #1
 8011c26:	4631      	mov	r1, r6
 8011c28:	4628      	mov	r0, r5
 8011c2a:	47b8      	blx	r7
 8011c2c:	3001      	adds	r0, #1
 8011c2e:	d10c      	bne.n	8011c4a <_printf_float+0x416>
 8011c30:	e65b      	b.n	80118ea <_printf_float+0xb6>
 8011c32:	2301      	movs	r3, #1
 8011c34:	465a      	mov	r2, fp
 8011c36:	4631      	mov	r1, r6
 8011c38:	4628      	mov	r0, r5
 8011c3a:	47b8      	blx	r7
 8011c3c:	3001      	adds	r0, #1
 8011c3e:	f43f ae54 	beq.w	80118ea <_printf_float+0xb6>
 8011c42:	f108 0801 	add.w	r8, r8, #1
 8011c46:	45d0      	cmp	r8, sl
 8011c48:	dbf3      	blt.n	8011c32 <_printf_float+0x3fe>
 8011c4a:	464b      	mov	r3, r9
 8011c4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011c50:	e6e0      	b.n	8011a14 <_printf_float+0x1e0>
 8011c52:	f04f 0800 	mov.w	r8, #0
 8011c56:	f104 0b1a 	add.w	fp, r4, #26
 8011c5a:	e7f4      	b.n	8011c46 <_printf_float+0x412>
 8011c5c:	2301      	movs	r3, #1
 8011c5e:	4642      	mov	r2, r8
 8011c60:	e7e1      	b.n	8011c26 <_printf_float+0x3f2>
 8011c62:	2301      	movs	r3, #1
 8011c64:	464a      	mov	r2, r9
 8011c66:	4631      	mov	r1, r6
 8011c68:	4628      	mov	r0, r5
 8011c6a:	47b8      	blx	r7
 8011c6c:	3001      	adds	r0, #1
 8011c6e:	f43f ae3c 	beq.w	80118ea <_printf_float+0xb6>
 8011c72:	f108 0801 	add.w	r8, r8, #1
 8011c76:	68e3      	ldr	r3, [r4, #12]
 8011c78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011c7a:	1a5b      	subs	r3, r3, r1
 8011c7c:	4543      	cmp	r3, r8
 8011c7e:	dcf0      	bgt.n	8011c62 <_printf_float+0x42e>
 8011c80:	e6fd      	b.n	8011a7e <_printf_float+0x24a>
 8011c82:	f04f 0800 	mov.w	r8, #0
 8011c86:	f104 0919 	add.w	r9, r4, #25
 8011c8a:	e7f4      	b.n	8011c76 <_printf_float+0x442>

08011c8c <_printf_common>:
 8011c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c90:	4616      	mov	r6, r2
 8011c92:	4698      	mov	r8, r3
 8011c94:	688a      	ldr	r2, [r1, #8]
 8011c96:	690b      	ldr	r3, [r1, #16]
 8011c98:	4607      	mov	r7, r0
 8011c9a:	4293      	cmp	r3, r2
 8011c9c:	bfb8      	it	lt
 8011c9e:	4613      	movlt	r3, r2
 8011ca0:	6033      	str	r3, [r6, #0]
 8011ca2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011ca6:	460c      	mov	r4, r1
 8011ca8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011cac:	b10a      	cbz	r2, 8011cb2 <_printf_common+0x26>
 8011cae:	3301      	adds	r3, #1
 8011cb0:	6033      	str	r3, [r6, #0]
 8011cb2:	6823      	ldr	r3, [r4, #0]
 8011cb4:	0699      	lsls	r1, r3, #26
 8011cb6:	bf42      	ittt	mi
 8011cb8:	6833      	ldrmi	r3, [r6, #0]
 8011cba:	3302      	addmi	r3, #2
 8011cbc:	6033      	strmi	r3, [r6, #0]
 8011cbe:	6825      	ldr	r5, [r4, #0]
 8011cc0:	f015 0506 	ands.w	r5, r5, #6
 8011cc4:	d106      	bne.n	8011cd4 <_printf_common+0x48>
 8011cc6:	f104 0a19 	add.w	sl, r4, #25
 8011cca:	68e3      	ldr	r3, [r4, #12]
 8011ccc:	6832      	ldr	r2, [r6, #0]
 8011cce:	1a9b      	subs	r3, r3, r2
 8011cd0:	42ab      	cmp	r3, r5
 8011cd2:	dc2b      	bgt.n	8011d2c <_printf_common+0xa0>
 8011cd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011cd8:	6822      	ldr	r2, [r4, #0]
 8011cda:	3b00      	subs	r3, #0
 8011cdc:	bf18      	it	ne
 8011cde:	2301      	movne	r3, #1
 8011ce0:	0692      	lsls	r2, r2, #26
 8011ce2:	d430      	bmi.n	8011d46 <_printf_common+0xba>
 8011ce4:	4641      	mov	r1, r8
 8011ce6:	4638      	mov	r0, r7
 8011ce8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011cec:	47c8      	blx	r9
 8011cee:	3001      	adds	r0, #1
 8011cf0:	d023      	beq.n	8011d3a <_printf_common+0xae>
 8011cf2:	6823      	ldr	r3, [r4, #0]
 8011cf4:	6922      	ldr	r2, [r4, #16]
 8011cf6:	f003 0306 	and.w	r3, r3, #6
 8011cfa:	2b04      	cmp	r3, #4
 8011cfc:	bf14      	ite	ne
 8011cfe:	2500      	movne	r5, #0
 8011d00:	6833      	ldreq	r3, [r6, #0]
 8011d02:	f04f 0600 	mov.w	r6, #0
 8011d06:	bf08      	it	eq
 8011d08:	68e5      	ldreq	r5, [r4, #12]
 8011d0a:	f104 041a 	add.w	r4, r4, #26
 8011d0e:	bf08      	it	eq
 8011d10:	1aed      	subeq	r5, r5, r3
 8011d12:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8011d16:	bf08      	it	eq
 8011d18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011d1c:	4293      	cmp	r3, r2
 8011d1e:	bfc4      	itt	gt
 8011d20:	1a9b      	subgt	r3, r3, r2
 8011d22:	18ed      	addgt	r5, r5, r3
 8011d24:	42b5      	cmp	r5, r6
 8011d26:	d11a      	bne.n	8011d5e <_printf_common+0xd2>
 8011d28:	2000      	movs	r0, #0
 8011d2a:	e008      	b.n	8011d3e <_printf_common+0xb2>
 8011d2c:	2301      	movs	r3, #1
 8011d2e:	4652      	mov	r2, sl
 8011d30:	4641      	mov	r1, r8
 8011d32:	4638      	mov	r0, r7
 8011d34:	47c8      	blx	r9
 8011d36:	3001      	adds	r0, #1
 8011d38:	d103      	bne.n	8011d42 <_printf_common+0xb6>
 8011d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8011d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d42:	3501      	adds	r5, #1
 8011d44:	e7c1      	b.n	8011cca <_printf_common+0x3e>
 8011d46:	2030      	movs	r0, #48	@ 0x30
 8011d48:	18e1      	adds	r1, r4, r3
 8011d4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011d4e:	1c5a      	adds	r2, r3, #1
 8011d50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011d54:	4422      	add	r2, r4
 8011d56:	3302      	adds	r3, #2
 8011d58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011d5c:	e7c2      	b.n	8011ce4 <_printf_common+0x58>
 8011d5e:	2301      	movs	r3, #1
 8011d60:	4622      	mov	r2, r4
 8011d62:	4641      	mov	r1, r8
 8011d64:	4638      	mov	r0, r7
 8011d66:	47c8      	blx	r9
 8011d68:	3001      	adds	r0, #1
 8011d6a:	d0e6      	beq.n	8011d3a <_printf_common+0xae>
 8011d6c:	3601      	adds	r6, #1
 8011d6e:	e7d9      	b.n	8011d24 <_printf_common+0x98>

08011d70 <_printf_i>:
 8011d70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011d74:	7e0f      	ldrb	r7, [r1, #24]
 8011d76:	4691      	mov	r9, r2
 8011d78:	2f78      	cmp	r7, #120	@ 0x78
 8011d7a:	4680      	mov	r8, r0
 8011d7c:	460c      	mov	r4, r1
 8011d7e:	469a      	mov	sl, r3
 8011d80:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011d82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011d86:	d807      	bhi.n	8011d98 <_printf_i+0x28>
 8011d88:	2f62      	cmp	r7, #98	@ 0x62
 8011d8a:	d80a      	bhi.n	8011da2 <_printf_i+0x32>
 8011d8c:	2f00      	cmp	r7, #0
 8011d8e:	f000 80d3 	beq.w	8011f38 <_printf_i+0x1c8>
 8011d92:	2f58      	cmp	r7, #88	@ 0x58
 8011d94:	f000 80ba 	beq.w	8011f0c <_printf_i+0x19c>
 8011d98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011d9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011da0:	e03a      	b.n	8011e18 <_printf_i+0xa8>
 8011da2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011da6:	2b15      	cmp	r3, #21
 8011da8:	d8f6      	bhi.n	8011d98 <_printf_i+0x28>
 8011daa:	a101      	add	r1, pc, #4	@ (adr r1, 8011db0 <_printf_i+0x40>)
 8011dac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011db0:	08011e09 	.word	0x08011e09
 8011db4:	08011e1d 	.word	0x08011e1d
 8011db8:	08011d99 	.word	0x08011d99
 8011dbc:	08011d99 	.word	0x08011d99
 8011dc0:	08011d99 	.word	0x08011d99
 8011dc4:	08011d99 	.word	0x08011d99
 8011dc8:	08011e1d 	.word	0x08011e1d
 8011dcc:	08011d99 	.word	0x08011d99
 8011dd0:	08011d99 	.word	0x08011d99
 8011dd4:	08011d99 	.word	0x08011d99
 8011dd8:	08011d99 	.word	0x08011d99
 8011ddc:	08011f1f 	.word	0x08011f1f
 8011de0:	08011e47 	.word	0x08011e47
 8011de4:	08011ed9 	.word	0x08011ed9
 8011de8:	08011d99 	.word	0x08011d99
 8011dec:	08011d99 	.word	0x08011d99
 8011df0:	08011f41 	.word	0x08011f41
 8011df4:	08011d99 	.word	0x08011d99
 8011df8:	08011e47 	.word	0x08011e47
 8011dfc:	08011d99 	.word	0x08011d99
 8011e00:	08011d99 	.word	0x08011d99
 8011e04:	08011ee1 	.word	0x08011ee1
 8011e08:	6833      	ldr	r3, [r6, #0]
 8011e0a:	1d1a      	adds	r2, r3, #4
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	6032      	str	r2, [r6, #0]
 8011e10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011e14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011e18:	2301      	movs	r3, #1
 8011e1a:	e09e      	b.n	8011f5a <_printf_i+0x1ea>
 8011e1c:	6833      	ldr	r3, [r6, #0]
 8011e1e:	6820      	ldr	r0, [r4, #0]
 8011e20:	1d19      	adds	r1, r3, #4
 8011e22:	6031      	str	r1, [r6, #0]
 8011e24:	0606      	lsls	r6, r0, #24
 8011e26:	d501      	bpl.n	8011e2c <_printf_i+0xbc>
 8011e28:	681d      	ldr	r5, [r3, #0]
 8011e2a:	e003      	b.n	8011e34 <_printf_i+0xc4>
 8011e2c:	0645      	lsls	r5, r0, #25
 8011e2e:	d5fb      	bpl.n	8011e28 <_printf_i+0xb8>
 8011e30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011e34:	2d00      	cmp	r5, #0
 8011e36:	da03      	bge.n	8011e40 <_printf_i+0xd0>
 8011e38:	232d      	movs	r3, #45	@ 0x2d
 8011e3a:	426d      	negs	r5, r5
 8011e3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e40:	230a      	movs	r3, #10
 8011e42:	4859      	ldr	r0, [pc, #356]	@ (8011fa8 <_printf_i+0x238>)
 8011e44:	e011      	b.n	8011e6a <_printf_i+0xfa>
 8011e46:	6821      	ldr	r1, [r4, #0]
 8011e48:	6833      	ldr	r3, [r6, #0]
 8011e4a:	0608      	lsls	r0, r1, #24
 8011e4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8011e50:	d402      	bmi.n	8011e58 <_printf_i+0xe8>
 8011e52:	0649      	lsls	r1, r1, #25
 8011e54:	bf48      	it	mi
 8011e56:	b2ad      	uxthmi	r5, r5
 8011e58:	2f6f      	cmp	r7, #111	@ 0x6f
 8011e5a:	6033      	str	r3, [r6, #0]
 8011e5c:	bf14      	ite	ne
 8011e5e:	230a      	movne	r3, #10
 8011e60:	2308      	moveq	r3, #8
 8011e62:	4851      	ldr	r0, [pc, #324]	@ (8011fa8 <_printf_i+0x238>)
 8011e64:	2100      	movs	r1, #0
 8011e66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011e6a:	6866      	ldr	r6, [r4, #4]
 8011e6c:	2e00      	cmp	r6, #0
 8011e6e:	bfa8      	it	ge
 8011e70:	6821      	ldrge	r1, [r4, #0]
 8011e72:	60a6      	str	r6, [r4, #8]
 8011e74:	bfa4      	itt	ge
 8011e76:	f021 0104 	bicge.w	r1, r1, #4
 8011e7a:	6021      	strge	r1, [r4, #0]
 8011e7c:	b90d      	cbnz	r5, 8011e82 <_printf_i+0x112>
 8011e7e:	2e00      	cmp	r6, #0
 8011e80:	d04b      	beq.n	8011f1a <_printf_i+0x1aa>
 8011e82:	4616      	mov	r6, r2
 8011e84:	fbb5 f1f3 	udiv	r1, r5, r3
 8011e88:	fb03 5711 	mls	r7, r3, r1, r5
 8011e8c:	5dc7      	ldrb	r7, [r0, r7]
 8011e8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011e92:	462f      	mov	r7, r5
 8011e94:	42bb      	cmp	r3, r7
 8011e96:	460d      	mov	r5, r1
 8011e98:	d9f4      	bls.n	8011e84 <_printf_i+0x114>
 8011e9a:	2b08      	cmp	r3, #8
 8011e9c:	d10b      	bne.n	8011eb6 <_printf_i+0x146>
 8011e9e:	6823      	ldr	r3, [r4, #0]
 8011ea0:	07df      	lsls	r7, r3, #31
 8011ea2:	d508      	bpl.n	8011eb6 <_printf_i+0x146>
 8011ea4:	6923      	ldr	r3, [r4, #16]
 8011ea6:	6861      	ldr	r1, [r4, #4]
 8011ea8:	4299      	cmp	r1, r3
 8011eaa:	bfde      	ittt	le
 8011eac:	2330      	movle	r3, #48	@ 0x30
 8011eae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011eb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011eb6:	1b92      	subs	r2, r2, r6
 8011eb8:	6122      	str	r2, [r4, #16]
 8011eba:	464b      	mov	r3, r9
 8011ebc:	4621      	mov	r1, r4
 8011ebe:	4640      	mov	r0, r8
 8011ec0:	f8cd a000 	str.w	sl, [sp]
 8011ec4:	aa03      	add	r2, sp, #12
 8011ec6:	f7ff fee1 	bl	8011c8c <_printf_common>
 8011eca:	3001      	adds	r0, #1
 8011ecc:	d14a      	bne.n	8011f64 <_printf_i+0x1f4>
 8011ece:	f04f 30ff 	mov.w	r0, #4294967295
 8011ed2:	b004      	add	sp, #16
 8011ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ed8:	6823      	ldr	r3, [r4, #0]
 8011eda:	f043 0320 	orr.w	r3, r3, #32
 8011ede:	6023      	str	r3, [r4, #0]
 8011ee0:	2778      	movs	r7, #120	@ 0x78
 8011ee2:	4832      	ldr	r0, [pc, #200]	@ (8011fac <_printf_i+0x23c>)
 8011ee4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011ee8:	6823      	ldr	r3, [r4, #0]
 8011eea:	6831      	ldr	r1, [r6, #0]
 8011eec:	061f      	lsls	r7, r3, #24
 8011eee:	f851 5b04 	ldr.w	r5, [r1], #4
 8011ef2:	d402      	bmi.n	8011efa <_printf_i+0x18a>
 8011ef4:	065f      	lsls	r7, r3, #25
 8011ef6:	bf48      	it	mi
 8011ef8:	b2ad      	uxthmi	r5, r5
 8011efa:	6031      	str	r1, [r6, #0]
 8011efc:	07d9      	lsls	r1, r3, #31
 8011efe:	bf44      	itt	mi
 8011f00:	f043 0320 	orrmi.w	r3, r3, #32
 8011f04:	6023      	strmi	r3, [r4, #0]
 8011f06:	b11d      	cbz	r5, 8011f10 <_printf_i+0x1a0>
 8011f08:	2310      	movs	r3, #16
 8011f0a:	e7ab      	b.n	8011e64 <_printf_i+0xf4>
 8011f0c:	4826      	ldr	r0, [pc, #152]	@ (8011fa8 <_printf_i+0x238>)
 8011f0e:	e7e9      	b.n	8011ee4 <_printf_i+0x174>
 8011f10:	6823      	ldr	r3, [r4, #0]
 8011f12:	f023 0320 	bic.w	r3, r3, #32
 8011f16:	6023      	str	r3, [r4, #0]
 8011f18:	e7f6      	b.n	8011f08 <_printf_i+0x198>
 8011f1a:	4616      	mov	r6, r2
 8011f1c:	e7bd      	b.n	8011e9a <_printf_i+0x12a>
 8011f1e:	6833      	ldr	r3, [r6, #0]
 8011f20:	6825      	ldr	r5, [r4, #0]
 8011f22:	1d18      	adds	r0, r3, #4
 8011f24:	6961      	ldr	r1, [r4, #20]
 8011f26:	6030      	str	r0, [r6, #0]
 8011f28:	062e      	lsls	r6, r5, #24
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	d501      	bpl.n	8011f32 <_printf_i+0x1c2>
 8011f2e:	6019      	str	r1, [r3, #0]
 8011f30:	e002      	b.n	8011f38 <_printf_i+0x1c8>
 8011f32:	0668      	lsls	r0, r5, #25
 8011f34:	d5fb      	bpl.n	8011f2e <_printf_i+0x1be>
 8011f36:	8019      	strh	r1, [r3, #0]
 8011f38:	2300      	movs	r3, #0
 8011f3a:	4616      	mov	r6, r2
 8011f3c:	6123      	str	r3, [r4, #16]
 8011f3e:	e7bc      	b.n	8011eba <_printf_i+0x14a>
 8011f40:	6833      	ldr	r3, [r6, #0]
 8011f42:	2100      	movs	r1, #0
 8011f44:	1d1a      	adds	r2, r3, #4
 8011f46:	6032      	str	r2, [r6, #0]
 8011f48:	681e      	ldr	r6, [r3, #0]
 8011f4a:	6862      	ldr	r2, [r4, #4]
 8011f4c:	4630      	mov	r0, r6
 8011f4e:	f000 fc3a 	bl	80127c6 <memchr>
 8011f52:	b108      	cbz	r0, 8011f58 <_printf_i+0x1e8>
 8011f54:	1b80      	subs	r0, r0, r6
 8011f56:	6060      	str	r0, [r4, #4]
 8011f58:	6863      	ldr	r3, [r4, #4]
 8011f5a:	6123      	str	r3, [r4, #16]
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011f62:	e7aa      	b.n	8011eba <_printf_i+0x14a>
 8011f64:	4632      	mov	r2, r6
 8011f66:	4649      	mov	r1, r9
 8011f68:	4640      	mov	r0, r8
 8011f6a:	6923      	ldr	r3, [r4, #16]
 8011f6c:	47d0      	blx	sl
 8011f6e:	3001      	adds	r0, #1
 8011f70:	d0ad      	beq.n	8011ece <_printf_i+0x15e>
 8011f72:	6823      	ldr	r3, [r4, #0]
 8011f74:	079b      	lsls	r3, r3, #30
 8011f76:	d413      	bmi.n	8011fa0 <_printf_i+0x230>
 8011f78:	68e0      	ldr	r0, [r4, #12]
 8011f7a:	9b03      	ldr	r3, [sp, #12]
 8011f7c:	4298      	cmp	r0, r3
 8011f7e:	bfb8      	it	lt
 8011f80:	4618      	movlt	r0, r3
 8011f82:	e7a6      	b.n	8011ed2 <_printf_i+0x162>
 8011f84:	2301      	movs	r3, #1
 8011f86:	4632      	mov	r2, r6
 8011f88:	4649      	mov	r1, r9
 8011f8a:	4640      	mov	r0, r8
 8011f8c:	47d0      	blx	sl
 8011f8e:	3001      	adds	r0, #1
 8011f90:	d09d      	beq.n	8011ece <_printf_i+0x15e>
 8011f92:	3501      	adds	r5, #1
 8011f94:	68e3      	ldr	r3, [r4, #12]
 8011f96:	9903      	ldr	r1, [sp, #12]
 8011f98:	1a5b      	subs	r3, r3, r1
 8011f9a:	42ab      	cmp	r3, r5
 8011f9c:	dcf2      	bgt.n	8011f84 <_printf_i+0x214>
 8011f9e:	e7eb      	b.n	8011f78 <_printf_i+0x208>
 8011fa0:	2500      	movs	r5, #0
 8011fa2:	f104 0619 	add.w	r6, r4, #25
 8011fa6:	e7f5      	b.n	8011f94 <_printf_i+0x224>
 8011fa8:	08016f80 	.word	0x08016f80
 8011fac:	08016f91 	.word	0x08016f91

08011fb0 <_scanf_float>:
 8011fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fb4:	b087      	sub	sp, #28
 8011fb6:	9303      	str	r3, [sp, #12]
 8011fb8:	688b      	ldr	r3, [r1, #8]
 8011fba:	4617      	mov	r7, r2
 8011fbc:	1e5a      	subs	r2, r3, #1
 8011fbe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011fc2:	bf82      	ittt	hi
 8011fc4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011fc8:	eb03 0b05 	addhi.w	fp, r3, r5
 8011fcc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011fd0:	460a      	mov	r2, r1
 8011fd2:	f04f 0500 	mov.w	r5, #0
 8011fd6:	bf88      	it	hi
 8011fd8:	608b      	strhi	r3, [r1, #8]
 8011fda:	680b      	ldr	r3, [r1, #0]
 8011fdc:	4680      	mov	r8, r0
 8011fde:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8011fe2:	f842 3b1c 	str.w	r3, [r2], #28
 8011fe6:	460c      	mov	r4, r1
 8011fe8:	bf98      	it	ls
 8011fea:	f04f 0b00 	movls.w	fp, #0
 8011fee:	4616      	mov	r6, r2
 8011ff0:	46aa      	mov	sl, r5
 8011ff2:	46a9      	mov	r9, r5
 8011ff4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011ff8:	9201      	str	r2, [sp, #4]
 8011ffa:	9502      	str	r5, [sp, #8]
 8011ffc:	68a2      	ldr	r2, [r4, #8]
 8011ffe:	b152      	cbz	r2, 8012016 <_scanf_float+0x66>
 8012000:	683b      	ldr	r3, [r7, #0]
 8012002:	781b      	ldrb	r3, [r3, #0]
 8012004:	2b4e      	cmp	r3, #78	@ 0x4e
 8012006:	d865      	bhi.n	80120d4 <_scanf_float+0x124>
 8012008:	2b40      	cmp	r3, #64	@ 0x40
 801200a:	d83d      	bhi.n	8012088 <_scanf_float+0xd8>
 801200c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8012010:	b2c8      	uxtb	r0, r1
 8012012:	280e      	cmp	r0, #14
 8012014:	d93b      	bls.n	801208e <_scanf_float+0xde>
 8012016:	f1b9 0f00 	cmp.w	r9, #0
 801201a:	d003      	beq.n	8012024 <_scanf_float+0x74>
 801201c:	6823      	ldr	r3, [r4, #0]
 801201e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012022:	6023      	str	r3, [r4, #0]
 8012024:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012028:	f1ba 0f01 	cmp.w	sl, #1
 801202c:	f200 8118 	bhi.w	8012260 <_scanf_float+0x2b0>
 8012030:	9b01      	ldr	r3, [sp, #4]
 8012032:	429e      	cmp	r6, r3
 8012034:	f200 8109 	bhi.w	801224a <_scanf_float+0x29a>
 8012038:	2001      	movs	r0, #1
 801203a:	b007      	add	sp, #28
 801203c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012040:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8012044:	2a0d      	cmp	r2, #13
 8012046:	d8e6      	bhi.n	8012016 <_scanf_float+0x66>
 8012048:	a101      	add	r1, pc, #4	@ (adr r1, 8012050 <_scanf_float+0xa0>)
 801204a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801204e:	bf00      	nop
 8012050:	08012197 	.word	0x08012197
 8012054:	08012017 	.word	0x08012017
 8012058:	08012017 	.word	0x08012017
 801205c:	08012017 	.word	0x08012017
 8012060:	080121f7 	.word	0x080121f7
 8012064:	080121cf 	.word	0x080121cf
 8012068:	08012017 	.word	0x08012017
 801206c:	08012017 	.word	0x08012017
 8012070:	080121a5 	.word	0x080121a5
 8012074:	08012017 	.word	0x08012017
 8012078:	08012017 	.word	0x08012017
 801207c:	08012017 	.word	0x08012017
 8012080:	08012017 	.word	0x08012017
 8012084:	0801215d 	.word	0x0801215d
 8012088:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801208c:	e7da      	b.n	8012044 <_scanf_float+0x94>
 801208e:	290e      	cmp	r1, #14
 8012090:	d8c1      	bhi.n	8012016 <_scanf_float+0x66>
 8012092:	a001      	add	r0, pc, #4	@ (adr r0, 8012098 <_scanf_float+0xe8>)
 8012094:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012098:	0801214d 	.word	0x0801214d
 801209c:	08012017 	.word	0x08012017
 80120a0:	0801214d 	.word	0x0801214d
 80120a4:	080121e3 	.word	0x080121e3
 80120a8:	08012017 	.word	0x08012017
 80120ac:	080120f5 	.word	0x080120f5
 80120b0:	08012133 	.word	0x08012133
 80120b4:	08012133 	.word	0x08012133
 80120b8:	08012133 	.word	0x08012133
 80120bc:	08012133 	.word	0x08012133
 80120c0:	08012133 	.word	0x08012133
 80120c4:	08012133 	.word	0x08012133
 80120c8:	08012133 	.word	0x08012133
 80120cc:	08012133 	.word	0x08012133
 80120d0:	08012133 	.word	0x08012133
 80120d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80120d6:	d809      	bhi.n	80120ec <_scanf_float+0x13c>
 80120d8:	2b60      	cmp	r3, #96	@ 0x60
 80120da:	d8b1      	bhi.n	8012040 <_scanf_float+0x90>
 80120dc:	2b54      	cmp	r3, #84	@ 0x54
 80120de:	d07b      	beq.n	80121d8 <_scanf_float+0x228>
 80120e0:	2b59      	cmp	r3, #89	@ 0x59
 80120e2:	d198      	bne.n	8012016 <_scanf_float+0x66>
 80120e4:	2d07      	cmp	r5, #7
 80120e6:	d196      	bne.n	8012016 <_scanf_float+0x66>
 80120e8:	2508      	movs	r5, #8
 80120ea:	e02c      	b.n	8012146 <_scanf_float+0x196>
 80120ec:	2b74      	cmp	r3, #116	@ 0x74
 80120ee:	d073      	beq.n	80121d8 <_scanf_float+0x228>
 80120f0:	2b79      	cmp	r3, #121	@ 0x79
 80120f2:	e7f6      	b.n	80120e2 <_scanf_float+0x132>
 80120f4:	6821      	ldr	r1, [r4, #0]
 80120f6:	05c8      	lsls	r0, r1, #23
 80120f8:	d51b      	bpl.n	8012132 <_scanf_float+0x182>
 80120fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80120fe:	6021      	str	r1, [r4, #0]
 8012100:	f109 0901 	add.w	r9, r9, #1
 8012104:	f1bb 0f00 	cmp.w	fp, #0
 8012108:	d003      	beq.n	8012112 <_scanf_float+0x162>
 801210a:	3201      	adds	r2, #1
 801210c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012110:	60a2      	str	r2, [r4, #8]
 8012112:	68a3      	ldr	r3, [r4, #8]
 8012114:	3b01      	subs	r3, #1
 8012116:	60a3      	str	r3, [r4, #8]
 8012118:	6923      	ldr	r3, [r4, #16]
 801211a:	3301      	adds	r3, #1
 801211c:	6123      	str	r3, [r4, #16]
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	3b01      	subs	r3, #1
 8012122:	2b00      	cmp	r3, #0
 8012124:	607b      	str	r3, [r7, #4]
 8012126:	f340 8087 	ble.w	8012238 <_scanf_float+0x288>
 801212a:	683b      	ldr	r3, [r7, #0]
 801212c:	3301      	adds	r3, #1
 801212e:	603b      	str	r3, [r7, #0]
 8012130:	e764      	b.n	8011ffc <_scanf_float+0x4c>
 8012132:	eb1a 0105 	adds.w	r1, sl, r5
 8012136:	f47f af6e 	bne.w	8012016 <_scanf_float+0x66>
 801213a:	460d      	mov	r5, r1
 801213c:	468a      	mov	sl, r1
 801213e:	6822      	ldr	r2, [r4, #0]
 8012140:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8012144:	6022      	str	r2, [r4, #0]
 8012146:	f806 3b01 	strb.w	r3, [r6], #1
 801214a:	e7e2      	b.n	8012112 <_scanf_float+0x162>
 801214c:	6822      	ldr	r2, [r4, #0]
 801214e:	0610      	lsls	r0, r2, #24
 8012150:	f57f af61 	bpl.w	8012016 <_scanf_float+0x66>
 8012154:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8012158:	6022      	str	r2, [r4, #0]
 801215a:	e7f4      	b.n	8012146 <_scanf_float+0x196>
 801215c:	f1ba 0f00 	cmp.w	sl, #0
 8012160:	d10e      	bne.n	8012180 <_scanf_float+0x1d0>
 8012162:	f1b9 0f00 	cmp.w	r9, #0
 8012166:	d10e      	bne.n	8012186 <_scanf_float+0x1d6>
 8012168:	6822      	ldr	r2, [r4, #0]
 801216a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801216e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012172:	d108      	bne.n	8012186 <_scanf_float+0x1d6>
 8012174:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012178:	f04f 0a01 	mov.w	sl, #1
 801217c:	6022      	str	r2, [r4, #0]
 801217e:	e7e2      	b.n	8012146 <_scanf_float+0x196>
 8012180:	f1ba 0f02 	cmp.w	sl, #2
 8012184:	d055      	beq.n	8012232 <_scanf_float+0x282>
 8012186:	2d01      	cmp	r5, #1
 8012188:	d002      	beq.n	8012190 <_scanf_float+0x1e0>
 801218a:	2d04      	cmp	r5, #4
 801218c:	f47f af43 	bne.w	8012016 <_scanf_float+0x66>
 8012190:	3501      	adds	r5, #1
 8012192:	b2ed      	uxtb	r5, r5
 8012194:	e7d7      	b.n	8012146 <_scanf_float+0x196>
 8012196:	f1ba 0f01 	cmp.w	sl, #1
 801219a:	f47f af3c 	bne.w	8012016 <_scanf_float+0x66>
 801219e:	f04f 0a02 	mov.w	sl, #2
 80121a2:	e7d0      	b.n	8012146 <_scanf_float+0x196>
 80121a4:	b97d      	cbnz	r5, 80121c6 <_scanf_float+0x216>
 80121a6:	f1b9 0f00 	cmp.w	r9, #0
 80121aa:	f47f af37 	bne.w	801201c <_scanf_float+0x6c>
 80121ae:	6822      	ldr	r2, [r4, #0]
 80121b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80121b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80121b8:	f040 8103 	bne.w	80123c2 <_scanf_float+0x412>
 80121bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80121c0:	2501      	movs	r5, #1
 80121c2:	6022      	str	r2, [r4, #0]
 80121c4:	e7bf      	b.n	8012146 <_scanf_float+0x196>
 80121c6:	2d03      	cmp	r5, #3
 80121c8:	d0e2      	beq.n	8012190 <_scanf_float+0x1e0>
 80121ca:	2d05      	cmp	r5, #5
 80121cc:	e7de      	b.n	801218c <_scanf_float+0x1dc>
 80121ce:	2d02      	cmp	r5, #2
 80121d0:	f47f af21 	bne.w	8012016 <_scanf_float+0x66>
 80121d4:	2503      	movs	r5, #3
 80121d6:	e7b6      	b.n	8012146 <_scanf_float+0x196>
 80121d8:	2d06      	cmp	r5, #6
 80121da:	f47f af1c 	bne.w	8012016 <_scanf_float+0x66>
 80121de:	2507      	movs	r5, #7
 80121e0:	e7b1      	b.n	8012146 <_scanf_float+0x196>
 80121e2:	6822      	ldr	r2, [r4, #0]
 80121e4:	0591      	lsls	r1, r2, #22
 80121e6:	f57f af16 	bpl.w	8012016 <_scanf_float+0x66>
 80121ea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80121ee:	6022      	str	r2, [r4, #0]
 80121f0:	f8cd 9008 	str.w	r9, [sp, #8]
 80121f4:	e7a7      	b.n	8012146 <_scanf_float+0x196>
 80121f6:	6822      	ldr	r2, [r4, #0]
 80121f8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80121fc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8012200:	d006      	beq.n	8012210 <_scanf_float+0x260>
 8012202:	0550      	lsls	r0, r2, #21
 8012204:	f57f af07 	bpl.w	8012016 <_scanf_float+0x66>
 8012208:	f1b9 0f00 	cmp.w	r9, #0
 801220c:	f000 80d9 	beq.w	80123c2 <_scanf_float+0x412>
 8012210:	0591      	lsls	r1, r2, #22
 8012212:	bf58      	it	pl
 8012214:	9902      	ldrpl	r1, [sp, #8]
 8012216:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801221a:	bf58      	it	pl
 801221c:	eba9 0101 	subpl.w	r1, r9, r1
 8012220:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8012224:	f04f 0900 	mov.w	r9, #0
 8012228:	bf58      	it	pl
 801222a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801222e:	6022      	str	r2, [r4, #0]
 8012230:	e789      	b.n	8012146 <_scanf_float+0x196>
 8012232:	f04f 0a03 	mov.w	sl, #3
 8012236:	e786      	b.n	8012146 <_scanf_float+0x196>
 8012238:	4639      	mov	r1, r7
 801223a:	4640      	mov	r0, r8
 801223c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012240:	4798      	blx	r3
 8012242:	2800      	cmp	r0, #0
 8012244:	f43f aeda 	beq.w	8011ffc <_scanf_float+0x4c>
 8012248:	e6e5      	b.n	8012016 <_scanf_float+0x66>
 801224a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801224e:	463a      	mov	r2, r7
 8012250:	4640      	mov	r0, r8
 8012252:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012256:	4798      	blx	r3
 8012258:	6923      	ldr	r3, [r4, #16]
 801225a:	3b01      	subs	r3, #1
 801225c:	6123      	str	r3, [r4, #16]
 801225e:	e6e7      	b.n	8012030 <_scanf_float+0x80>
 8012260:	1e6b      	subs	r3, r5, #1
 8012262:	2b06      	cmp	r3, #6
 8012264:	d824      	bhi.n	80122b0 <_scanf_float+0x300>
 8012266:	2d02      	cmp	r5, #2
 8012268:	d836      	bhi.n	80122d8 <_scanf_float+0x328>
 801226a:	9b01      	ldr	r3, [sp, #4]
 801226c:	429e      	cmp	r6, r3
 801226e:	f67f aee3 	bls.w	8012038 <_scanf_float+0x88>
 8012272:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012276:	463a      	mov	r2, r7
 8012278:	4640      	mov	r0, r8
 801227a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801227e:	4798      	blx	r3
 8012280:	6923      	ldr	r3, [r4, #16]
 8012282:	3b01      	subs	r3, #1
 8012284:	6123      	str	r3, [r4, #16]
 8012286:	e7f0      	b.n	801226a <_scanf_float+0x2ba>
 8012288:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801228c:	463a      	mov	r2, r7
 801228e:	4640      	mov	r0, r8
 8012290:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012294:	4798      	blx	r3
 8012296:	6923      	ldr	r3, [r4, #16]
 8012298:	3b01      	subs	r3, #1
 801229a:	6123      	str	r3, [r4, #16]
 801229c:	f10a 3aff 	add.w	sl, sl, #4294967295
 80122a0:	fa5f fa8a 	uxtb.w	sl, sl
 80122a4:	f1ba 0f02 	cmp.w	sl, #2
 80122a8:	d1ee      	bne.n	8012288 <_scanf_float+0x2d8>
 80122aa:	3d03      	subs	r5, #3
 80122ac:	b2ed      	uxtb	r5, r5
 80122ae:	1b76      	subs	r6, r6, r5
 80122b0:	6823      	ldr	r3, [r4, #0]
 80122b2:	05da      	lsls	r2, r3, #23
 80122b4:	d530      	bpl.n	8012318 <_scanf_float+0x368>
 80122b6:	055b      	lsls	r3, r3, #21
 80122b8:	d511      	bpl.n	80122de <_scanf_float+0x32e>
 80122ba:	9b01      	ldr	r3, [sp, #4]
 80122bc:	429e      	cmp	r6, r3
 80122be:	f67f aebb 	bls.w	8012038 <_scanf_float+0x88>
 80122c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80122c6:	463a      	mov	r2, r7
 80122c8:	4640      	mov	r0, r8
 80122ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80122ce:	4798      	blx	r3
 80122d0:	6923      	ldr	r3, [r4, #16]
 80122d2:	3b01      	subs	r3, #1
 80122d4:	6123      	str	r3, [r4, #16]
 80122d6:	e7f0      	b.n	80122ba <_scanf_float+0x30a>
 80122d8:	46aa      	mov	sl, r5
 80122da:	46b3      	mov	fp, r6
 80122dc:	e7de      	b.n	801229c <_scanf_float+0x2ec>
 80122de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80122e2:	6923      	ldr	r3, [r4, #16]
 80122e4:	2965      	cmp	r1, #101	@ 0x65
 80122e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80122ea:	f106 35ff 	add.w	r5, r6, #4294967295
 80122ee:	6123      	str	r3, [r4, #16]
 80122f0:	d00c      	beq.n	801230c <_scanf_float+0x35c>
 80122f2:	2945      	cmp	r1, #69	@ 0x45
 80122f4:	d00a      	beq.n	801230c <_scanf_float+0x35c>
 80122f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80122fa:	463a      	mov	r2, r7
 80122fc:	4640      	mov	r0, r8
 80122fe:	4798      	blx	r3
 8012300:	6923      	ldr	r3, [r4, #16]
 8012302:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8012306:	3b01      	subs	r3, #1
 8012308:	1eb5      	subs	r5, r6, #2
 801230a:	6123      	str	r3, [r4, #16]
 801230c:	463a      	mov	r2, r7
 801230e:	4640      	mov	r0, r8
 8012310:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012314:	4798      	blx	r3
 8012316:	462e      	mov	r6, r5
 8012318:	6822      	ldr	r2, [r4, #0]
 801231a:	f012 0210 	ands.w	r2, r2, #16
 801231e:	d001      	beq.n	8012324 <_scanf_float+0x374>
 8012320:	2000      	movs	r0, #0
 8012322:	e68a      	b.n	801203a <_scanf_float+0x8a>
 8012324:	7032      	strb	r2, [r6, #0]
 8012326:	6823      	ldr	r3, [r4, #0]
 8012328:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801232c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012330:	d11c      	bne.n	801236c <_scanf_float+0x3bc>
 8012332:	9b02      	ldr	r3, [sp, #8]
 8012334:	454b      	cmp	r3, r9
 8012336:	eba3 0209 	sub.w	r2, r3, r9
 801233a:	d123      	bne.n	8012384 <_scanf_float+0x3d4>
 801233c:	2200      	movs	r2, #0
 801233e:	4640      	mov	r0, r8
 8012340:	9901      	ldr	r1, [sp, #4]
 8012342:	f002 fc51 	bl	8014be8 <_strtod_r>
 8012346:	9b03      	ldr	r3, [sp, #12]
 8012348:	6825      	ldr	r5, [r4, #0]
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	f015 0f02 	tst.w	r5, #2
 8012350:	4606      	mov	r6, r0
 8012352:	460f      	mov	r7, r1
 8012354:	f103 0204 	add.w	r2, r3, #4
 8012358:	d01f      	beq.n	801239a <_scanf_float+0x3ea>
 801235a:	9903      	ldr	r1, [sp, #12]
 801235c:	600a      	str	r2, [r1, #0]
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	e9c3 6700 	strd	r6, r7, [r3]
 8012364:	68e3      	ldr	r3, [r4, #12]
 8012366:	3301      	adds	r3, #1
 8012368:	60e3      	str	r3, [r4, #12]
 801236a:	e7d9      	b.n	8012320 <_scanf_float+0x370>
 801236c:	9b04      	ldr	r3, [sp, #16]
 801236e:	2b00      	cmp	r3, #0
 8012370:	d0e4      	beq.n	801233c <_scanf_float+0x38c>
 8012372:	9905      	ldr	r1, [sp, #20]
 8012374:	230a      	movs	r3, #10
 8012376:	4640      	mov	r0, r8
 8012378:	3101      	adds	r1, #1
 801237a:	f002 fcb5 	bl	8014ce8 <_strtol_r>
 801237e:	9b04      	ldr	r3, [sp, #16]
 8012380:	9e05      	ldr	r6, [sp, #20]
 8012382:	1ac2      	subs	r2, r0, r3
 8012384:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8012388:	429e      	cmp	r6, r3
 801238a:	bf28      	it	cs
 801238c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8012390:	4630      	mov	r0, r6
 8012392:	490d      	ldr	r1, [pc, #52]	@ (80123c8 <_scanf_float+0x418>)
 8012394:	f000 f8de 	bl	8012554 <siprintf>
 8012398:	e7d0      	b.n	801233c <_scanf_float+0x38c>
 801239a:	076d      	lsls	r5, r5, #29
 801239c:	d4dd      	bmi.n	801235a <_scanf_float+0x3aa>
 801239e:	9d03      	ldr	r5, [sp, #12]
 80123a0:	602a      	str	r2, [r5, #0]
 80123a2:	681d      	ldr	r5, [r3, #0]
 80123a4:	4602      	mov	r2, r0
 80123a6:	460b      	mov	r3, r1
 80123a8:	f7ee fba0 	bl	8000aec <__aeabi_dcmpun>
 80123ac:	b120      	cbz	r0, 80123b8 <_scanf_float+0x408>
 80123ae:	4807      	ldr	r0, [pc, #28]	@ (80123cc <_scanf_float+0x41c>)
 80123b0:	f000 fa26 	bl	8012800 <nanf>
 80123b4:	6028      	str	r0, [r5, #0]
 80123b6:	e7d5      	b.n	8012364 <_scanf_float+0x3b4>
 80123b8:	4630      	mov	r0, r6
 80123ba:	4639      	mov	r1, r7
 80123bc:	f7ee fbf4 	bl	8000ba8 <__aeabi_d2f>
 80123c0:	e7f8      	b.n	80123b4 <_scanf_float+0x404>
 80123c2:	f04f 0900 	mov.w	r9, #0
 80123c6:	e62d      	b.n	8012024 <_scanf_float+0x74>
 80123c8:	08016fa2 	.word	0x08016fa2
 80123cc:	0801733d 	.word	0x0801733d

080123d0 <std>:
 80123d0:	2300      	movs	r3, #0
 80123d2:	b510      	push	{r4, lr}
 80123d4:	4604      	mov	r4, r0
 80123d6:	e9c0 3300 	strd	r3, r3, [r0]
 80123da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80123de:	6083      	str	r3, [r0, #8]
 80123e0:	8181      	strh	r1, [r0, #12]
 80123e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80123e4:	81c2      	strh	r2, [r0, #14]
 80123e6:	6183      	str	r3, [r0, #24]
 80123e8:	4619      	mov	r1, r3
 80123ea:	2208      	movs	r2, #8
 80123ec:	305c      	adds	r0, #92	@ 0x5c
 80123ee:	f000 f914 	bl	801261a <memset>
 80123f2:	4b0d      	ldr	r3, [pc, #52]	@ (8012428 <std+0x58>)
 80123f4:	6224      	str	r4, [r4, #32]
 80123f6:	6263      	str	r3, [r4, #36]	@ 0x24
 80123f8:	4b0c      	ldr	r3, [pc, #48]	@ (801242c <std+0x5c>)
 80123fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80123fc:	4b0c      	ldr	r3, [pc, #48]	@ (8012430 <std+0x60>)
 80123fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012400:	4b0c      	ldr	r3, [pc, #48]	@ (8012434 <std+0x64>)
 8012402:	6323      	str	r3, [r4, #48]	@ 0x30
 8012404:	4b0c      	ldr	r3, [pc, #48]	@ (8012438 <std+0x68>)
 8012406:	429c      	cmp	r4, r3
 8012408:	d006      	beq.n	8012418 <std+0x48>
 801240a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801240e:	4294      	cmp	r4, r2
 8012410:	d002      	beq.n	8012418 <std+0x48>
 8012412:	33d0      	adds	r3, #208	@ 0xd0
 8012414:	429c      	cmp	r4, r3
 8012416:	d105      	bne.n	8012424 <std+0x54>
 8012418:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801241c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012420:	f000 b9ce 	b.w	80127c0 <__retarget_lock_init_recursive>
 8012424:	bd10      	pop	{r4, pc}
 8012426:	bf00      	nop
 8012428:	08012595 	.word	0x08012595
 801242c:	080125b7 	.word	0x080125b7
 8012430:	080125ef 	.word	0x080125ef
 8012434:	08012613 	.word	0x08012613
 8012438:	20003e68 	.word	0x20003e68

0801243c <stdio_exit_handler>:
 801243c:	4a02      	ldr	r2, [pc, #8]	@ (8012448 <stdio_exit_handler+0xc>)
 801243e:	4903      	ldr	r1, [pc, #12]	@ (801244c <stdio_exit_handler+0x10>)
 8012440:	4803      	ldr	r0, [pc, #12]	@ (8012450 <stdio_exit_handler+0x14>)
 8012442:	f000 b869 	b.w	8012518 <_fwalk_sglue>
 8012446:	bf00      	nop
 8012448:	200005b8 	.word	0x200005b8
 801244c:	0801509d 	.word	0x0801509d
 8012450:	200005c8 	.word	0x200005c8

08012454 <cleanup_stdio>:
 8012454:	6841      	ldr	r1, [r0, #4]
 8012456:	4b0c      	ldr	r3, [pc, #48]	@ (8012488 <cleanup_stdio+0x34>)
 8012458:	b510      	push	{r4, lr}
 801245a:	4299      	cmp	r1, r3
 801245c:	4604      	mov	r4, r0
 801245e:	d001      	beq.n	8012464 <cleanup_stdio+0x10>
 8012460:	f002 fe1c 	bl	801509c <_fflush_r>
 8012464:	68a1      	ldr	r1, [r4, #8]
 8012466:	4b09      	ldr	r3, [pc, #36]	@ (801248c <cleanup_stdio+0x38>)
 8012468:	4299      	cmp	r1, r3
 801246a:	d002      	beq.n	8012472 <cleanup_stdio+0x1e>
 801246c:	4620      	mov	r0, r4
 801246e:	f002 fe15 	bl	801509c <_fflush_r>
 8012472:	68e1      	ldr	r1, [r4, #12]
 8012474:	4b06      	ldr	r3, [pc, #24]	@ (8012490 <cleanup_stdio+0x3c>)
 8012476:	4299      	cmp	r1, r3
 8012478:	d004      	beq.n	8012484 <cleanup_stdio+0x30>
 801247a:	4620      	mov	r0, r4
 801247c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012480:	f002 be0c 	b.w	801509c <_fflush_r>
 8012484:	bd10      	pop	{r4, pc}
 8012486:	bf00      	nop
 8012488:	20003e68 	.word	0x20003e68
 801248c:	20003ed0 	.word	0x20003ed0
 8012490:	20003f38 	.word	0x20003f38

08012494 <global_stdio_init.part.0>:
 8012494:	b510      	push	{r4, lr}
 8012496:	4b0b      	ldr	r3, [pc, #44]	@ (80124c4 <global_stdio_init.part.0+0x30>)
 8012498:	4c0b      	ldr	r4, [pc, #44]	@ (80124c8 <global_stdio_init.part.0+0x34>)
 801249a:	4a0c      	ldr	r2, [pc, #48]	@ (80124cc <global_stdio_init.part.0+0x38>)
 801249c:	4620      	mov	r0, r4
 801249e:	601a      	str	r2, [r3, #0]
 80124a0:	2104      	movs	r1, #4
 80124a2:	2200      	movs	r2, #0
 80124a4:	f7ff ff94 	bl	80123d0 <std>
 80124a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80124ac:	2201      	movs	r2, #1
 80124ae:	2109      	movs	r1, #9
 80124b0:	f7ff ff8e 	bl	80123d0 <std>
 80124b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80124b8:	2202      	movs	r2, #2
 80124ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124be:	2112      	movs	r1, #18
 80124c0:	f7ff bf86 	b.w	80123d0 <std>
 80124c4:	20003fa0 	.word	0x20003fa0
 80124c8:	20003e68 	.word	0x20003e68
 80124cc:	0801243d 	.word	0x0801243d

080124d0 <__sfp_lock_acquire>:
 80124d0:	4801      	ldr	r0, [pc, #4]	@ (80124d8 <__sfp_lock_acquire+0x8>)
 80124d2:	f000 b976 	b.w	80127c2 <__retarget_lock_acquire_recursive>
 80124d6:	bf00      	nop
 80124d8:	20003fa9 	.word	0x20003fa9

080124dc <__sfp_lock_release>:
 80124dc:	4801      	ldr	r0, [pc, #4]	@ (80124e4 <__sfp_lock_release+0x8>)
 80124de:	f000 b971 	b.w	80127c4 <__retarget_lock_release_recursive>
 80124e2:	bf00      	nop
 80124e4:	20003fa9 	.word	0x20003fa9

080124e8 <__sinit>:
 80124e8:	b510      	push	{r4, lr}
 80124ea:	4604      	mov	r4, r0
 80124ec:	f7ff fff0 	bl	80124d0 <__sfp_lock_acquire>
 80124f0:	6a23      	ldr	r3, [r4, #32]
 80124f2:	b11b      	cbz	r3, 80124fc <__sinit+0x14>
 80124f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124f8:	f7ff bff0 	b.w	80124dc <__sfp_lock_release>
 80124fc:	4b04      	ldr	r3, [pc, #16]	@ (8012510 <__sinit+0x28>)
 80124fe:	6223      	str	r3, [r4, #32]
 8012500:	4b04      	ldr	r3, [pc, #16]	@ (8012514 <__sinit+0x2c>)
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	2b00      	cmp	r3, #0
 8012506:	d1f5      	bne.n	80124f4 <__sinit+0xc>
 8012508:	f7ff ffc4 	bl	8012494 <global_stdio_init.part.0>
 801250c:	e7f2      	b.n	80124f4 <__sinit+0xc>
 801250e:	bf00      	nop
 8012510:	08012455 	.word	0x08012455
 8012514:	20003fa0 	.word	0x20003fa0

08012518 <_fwalk_sglue>:
 8012518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801251c:	4607      	mov	r7, r0
 801251e:	4688      	mov	r8, r1
 8012520:	4614      	mov	r4, r2
 8012522:	2600      	movs	r6, #0
 8012524:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012528:	f1b9 0901 	subs.w	r9, r9, #1
 801252c:	d505      	bpl.n	801253a <_fwalk_sglue+0x22>
 801252e:	6824      	ldr	r4, [r4, #0]
 8012530:	2c00      	cmp	r4, #0
 8012532:	d1f7      	bne.n	8012524 <_fwalk_sglue+0xc>
 8012534:	4630      	mov	r0, r6
 8012536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801253a:	89ab      	ldrh	r3, [r5, #12]
 801253c:	2b01      	cmp	r3, #1
 801253e:	d907      	bls.n	8012550 <_fwalk_sglue+0x38>
 8012540:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012544:	3301      	adds	r3, #1
 8012546:	d003      	beq.n	8012550 <_fwalk_sglue+0x38>
 8012548:	4629      	mov	r1, r5
 801254a:	4638      	mov	r0, r7
 801254c:	47c0      	blx	r8
 801254e:	4306      	orrs	r6, r0
 8012550:	3568      	adds	r5, #104	@ 0x68
 8012552:	e7e9      	b.n	8012528 <_fwalk_sglue+0x10>

08012554 <siprintf>:
 8012554:	b40e      	push	{r1, r2, r3}
 8012556:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801255a:	b500      	push	{lr}
 801255c:	b09c      	sub	sp, #112	@ 0x70
 801255e:	ab1d      	add	r3, sp, #116	@ 0x74
 8012560:	9002      	str	r0, [sp, #8]
 8012562:	9006      	str	r0, [sp, #24]
 8012564:	9107      	str	r1, [sp, #28]
 8012566:	9104      	str	r1, [sp, #16]
 8012568:	4808      	ldr	r0, [pc, #32]	@ (801258c <siprintf+0x38>)
 801256a:	4909      	ldr	r1, [pc, #36]	@ (8012590 <siprintf+0x3c>)
 801256c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012570:	9105      	str	r1, [sp, #20]
 8012572:	6800      	ldr	r0, [r0, #0]
 8012574:	a902      	add	r1, sp, #8
 8012576:	9301      	str	r3, [sp, #4]
 8012578:	f002 fc14 	bl	8014da4 <_svfiprintf_r>
 801257c:	2200      	movs	r2, #0
 801257e:	9b02      	ldr	r3, [sp, #8]
 8012580:	701a      	strb	r2, [r3, #0]
 8012582:	b01c      	add	sp, #112	@ 0x70
 8012584:	f85d eb04 	ldr.w	lr, [sp], #4
 8012588:	b003      	add	sp, #12
 801258a:	4770      	bx	lr
 801258c:	200005c4 	.word	0x200005c4
 8012590:	ffff0208 	.word	0xffff0208

08012594 <__sread>:
 8012594:	b510      	push	{r4, lr}
 8012596:	460c      	mov	r4, r1
 8012598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801259c:	f000 f8c2 	bl	8012724 <_read_r>
 80125a0:	2800      	cmp	r0, #0
 80125a2:	bfab      	itete	ge
 80125a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80125a6:	89a3      	ldrhlt	r3, [r4, #12]
 80125a8:	181b      	addge	r3, r3, r0
 80125aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80125ae:	bfac      	ite	ge
 80125b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80125b2:	81a3      	strhlt	r3, [r4, #12]
 80125b4:	bd10      	pop	{r4, pc}

080125b6 <__swrite>:
 80125b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125ba:	461f      	mov	r7, r3
 80125bc:	898b      	ldrh	r3, [r1, #12]
 80125be:	4605      	mov	r5, r0
 80125c0:	05db      	lsls	r3, r3, #23
 80125c2:	460c      	mov	r4, r1
 80125c4:	4616      	mov	r6, r2
 80125c6:	d505      	bpl.n	80125d4 <__swrite+0x1e>
 80125c8:	2302      	movs	r3, #2
 80125ca:	2200      	movs	r2, #0
 80125cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125d0:	f000 f896 	bl	8012700 <_lseek_r>
 80125d4:	89a3      	ldrh	r3, [r4, #12]
 80125d6:	4632      	mov	r2, r6
 80125d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80125dc:	81a3      	strh	r3, [r4, #12]
 80125de:	4628      	mov	r0, r5
 80125e0:	463b      	mov	r3, r7
 80125e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125ea:	f000 b8ad 	b.w	8012748 <_write_r>

080125ee <__sseek>:
 80125ee:	b510      	push	{r4, lr}
 80125f0:	460c      	mov	r4, r1
 80125f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125f6:	f000 f883 	bl	8012700 <_lseek_r>
 80125fa:	1c43      	adds	r3, r0, #1
 80125fc:	89a3      	ldrh	r3, [r4, #12]
 80125fe:	bf15      	itete	ne
 8012600:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012602:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012606:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801260a:	81a3      	strheq	r3, [r4, #12]
 801260c:	bf18      	it	ne
 801260e:	81a3      	strhne	r3, [r4, #12]
 8012610:	bd10      	pop	{r4, pc}

08012612 <__sclose>:
 8012612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012616:	f000 b80d 	b.w	8012634 <_close_r>

0801261a <memset>:
 801261a:	4603      	mov	r3, r0
 801261c:	4402      	add	r2, r0
 801261e:	4293      	cmp	r3, r2
 8012620:	d100      	bne.n	8012624 <memset+0xa>
 8012622:	4770      	bx	lr
 8012624:	f803 1b01 	strb.w	r1, [r3], #1
 8012628:	e7f9      	b.n	801261e <memset+0x4>
	...

0801262c <_localeconv_r>:
 801262c:	4800      	ldr	r0, [pc, #0]	@ (8012630 <_localeconv_r+0x4>)
 801262e:	4770      	bx	lr
 8012630:	20000704 	.word	0x20000704

08012634 <_close_r>:
 8012634:	b538      	push	{r3, r4, r5, lr}
 8012636:	2300      	movs	r3, #0
 8012638:	4d05      	ldr	r5, [pc, #20]	@ (8012650 <_close_r+0x1c>)
 801263a:	4604      	mov	r4, r0
 801263c:	4608      	mov	r0, r1
 801263e:	602b      	str	r3, [r5, #0]
 8012640:	f7f0 fdb9 	bl	80031b6 <_close>
 8012644:	1c43      	adds	r3, r0, #1
 8012646:	d102      	bne.n	801264e <_close_r+0x1a>
 8012648:	682b      	ldr	r3, [r5, #0]
 801264a:	b103      	cbz	r3, 801264e <_close_r+0x1a>
 801264c:	6023      	str	r3, [r4, #0]
 801264e:	bd38      	pop	{r3, r4, r5, pc}
 8012650:	20003fa4 	.word	0x20003fa4

08012654 <_reclaim_reent>:
 8012654:	4b29      	ldr	r3, [pc, #164]	@ (80126fc <_reclaim_reent+0xa8>)
 8012656:	b570      	push	{r4, r5, r6, lr}
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	4604      	mov	r4, r0
 801265c:	4283      	cmp	r3, r0
 801265e:	d04b      	beq.n	80126f8 <_reclaim_reent+0xa4>
 8012660:	69c3      	ldr	r3, [r0, #28]
 8012662:	b1ab      	cbz	r3, 8012690 <_reclaim_reent+0x3c>
 8012664:	68db      	ldr	r3, [r3, #12]
 8012666:	b16b      	cbz	r3, 8012684 <_reclaim_reent+0x30>
 8012668:	2500      	movs	r5, #0
 801266a:	69e3      	ldr	r3, [r4, #28]
 801266c:	68db      	ldr	r3, [r3, #12]
 801266e:	5959      	ldr	r1, [r3, r5]
 8012670:	2900      	cmp	r1, #0
 8012672:	d13b      	bne.n	80126ec <_reclaim_reent+0x98>
 8012674:	3504      	adds	r5, #4
 8012676:	2d80      	cmp	r5, #128	@ 0x80
 8012678:	d1f7      	bne.n	801266a <_reclaim_reent+0x16>
 801267a:	69e3      	ldr	r3, [r4, #28]
 801267c:	4620      	mov	r0, r4
 801267e:	68d9      	ldr	r1, [r3, #12]
 8012680:	f000 ff12 	bl	80134a8 <_free_r>
 8012684:	69e3      	ldr	r3, [r4, #28]
 8012686:	6819      	ldr	r1, [r3, #0]
 8012688:	b111      	cbz	r1, 8012690 <_reclaim_reent+0x3c>
 801268a:	4620      	mov	r0, r4
 801268c:	f000 ff0c 	bl	80134a8 <_free_r>
 8012690:	6961      	ldr	r1, [r4, #20]
 8012692:	b111      	cbz	r1, 801269a <_reclaim_reent+0x46>
 8012694:	4620      	mov	r0, r4
 8012696:	f000 ff07 	bl	80134a8 <_free_r>
 801269a:	69e1      	ldr	r1, [r4, #28]
 801269c:	b111      	cbz	r1, 80126a4 <_reclaim_reent+0x50>
 801269e:	4620      	mov	r0, r4
 80126a0:	f000 ff02 	bl	80134a8 <_free_r>
 80126a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80126a6:	b111      	cbz	r1, 80126ae <_reclaim_reent+0x5a>
 80126a8:	4620      	mov	r0, r4
 80126aa:	f000 fefd 	bl	80134a8 <_free_r>
 80126ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80126b0:	b111      	cbz	r1, 80126b8 <_reclaim_reent+0x64>
 80126b2:	4620      	mov	r0, r4
 80126b4:	f000 fef8 	bl	80134a8 <_free_r>
 80126b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80126ba:	b111      	cbz	r1, 80126c2 <_reclaim_reent+0x6e>
 80126bc:	4620      	mov	r0, r4
 80126be:	f000 fef3 	bl	80134a8 <_free_r>
 80126c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80126c4:	b111      	cbz	r1, 80126cc <_reclaim_reent+0x78>
 80126c6:	4620      	mov	r0, r4
 80126c8:	f000 feee 	bl	80134a8 <_free_r>
 80126cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80126ce:	b111      	cbz	r1, 80126d6 <_reclaim_reent+0x82>
 80126d0:	4620      	mov	r0, r4
 80126d2:	f000 fee9 	bl	80134a8 <_free_r>
 80126d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80126d8:	b111      	cbz	r1, 80126e0 <_reclaim_reent+0x8c>
 80126da:	4620      	mov	r0, r4
 80126dc:	f000 fee4 	bl	80134a8 <_free_r>
 80126e0:	6a23      	ldr	r3, [r4, #32]
 80126e2:	b14b      	cbz	r3, 80126f8 <_reclaim_reent+0xa4>
 80126e4:	4620      	mov	r0, r4
 80126e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80126ea:	4718      	bx	r3
 80126ec:	680e      	ldr	r6, [r1, #0]
 80126ee:	4620      	mov	r0, r4
 80126f0:	f000 feda 	bl	80134a8 <_free_r>
 80126f4:	4631      	mov	r1, r6
 80126f6:	e7bb      	b.n	8012670 <_reclaim_reent+0x1c>
 80126f8:	bd70      	pop	{r4, r5, r6, pc}
 80126fa:	bf00      	nop
 80126fc:	200005c4 	.word	0x200005c4

08012700 <_lseek_r>:
 8012700:	b538      	push	{r3, r4, r5, lr}
 8012702:	4604      	mov	r4, r0
 8012704:	4608      	mov	r0, r1
 8012706:	4611      	mov	r1, r2
 8012708:	2200      	movs	r2, #0
 801270a:	4d05      	ldr	r5, [pc, #20]	@ (8012720 <_lseek_r+0x20>)
 801270c:	602a      	str	r2, [r5, #0]
 801270e:	461a      	mov	r2, r3
 8012710:	f7f0 fd75 	bl	80031fe <_lseek>
 8012714:	1c43      	adds	r3, r0, #1
 8012716:	d102      	bne.n	801271e <_lseek_r+0x1e>
 8012718:	682b      	ldr	r3, [r5, #0]
 801271a:	b103      	cbz	r3, 801271e <_lseek_r+0x1e>
 801271c:	6023      	str	r3, [r4, #0]
 801271e:	bd38      	pop	{r3, r4, r5, pc}
 8012720:	20003fa4 	.word	0x20003fa4

08012724 <_read_r>:
 8012724:	b538      	push	{r3, r4, r5, lr}
 8012726:	4604      	mov	r4, r0
 8012728:	4608      	mov	r0, r1
 801272a:	4611      	mov	r1, r2
 801272c:	2200      	movs	r2, #0
 801272e:	4d05      	ldr	r5, [pc, #20]	@ (8012744 <_read_r+0x20>)
 8012730:	602a      	str	r2, [r5, #0]
 8012732:	461a      	mov	r2, r3
 8012734:	f7f0 fd06 	bl	8003144 <_read>
 8012738:	1c43      	adds	r3, r0, #1
 801273a:	d102      	bne.n	8012742 <_read_r+0x1e>
 801273c:	682b      	ldr	r3, [r5, #0]
 801273e:	b103      	cbz	r3, 8012742 <_read_r+0x1e>
 8012740:	6023      	str	r3, [r4, #0]
 8012742:	bd38      	pop	{r3, r4, r5, pc}
 8012744:	20003fa4 	.word	0x20003fa4

08012748 <_write_r>:
 8012748:	b538      	push	{r3, r4, r5, lr}
 801274a:	4604      	mov	r4, r0
 801274c:	4608      	mov	r0, r1
 801274e:	4611      	mov	r1, r2
 8012750:	2200      	movs	r2, #0
 8012752:	4d05      	ldr	r5, [pc, #20]	@ (8012768 <_write_r+0x20>)
 8012754:	602a      	str	r2, [r5, #0]
 8012756:	461a      	mov	r2, r3
 8012758:	f7f0 fd11 	bl	800317e <_write>
 801275c:	1c43      	adds	r3, r0, #1
 801275e:	d102      	bne.n	8012766 <_write_r+0x1e>
 8012760:	682b      	ldr	r3, [r5, #0]
 8012762:	b103      	cbz	r3, 8012766 <_write_r+0x1e>
 8012764:	6023      	str	r3, [r4, #0]
 8012766:	bd38      	pop	{r3, r4, r5, pc}
 8012768:	20003fa4 	.word	0x20003fa4

0801276c <__errno>:
 801276c:	4b01      	ldr	r3, [pc, #4]	@ (8012774 <__errno+0x8>)
 801276e:	6818      	ldr	r0, [r3, #0]
 8012770:	4770      	bx	lr
 8012772:	bf00      	nop
 8012774:	200005c4 	.word	0x200005c4

08012778 <__libc_init_array>:
 8012778:	b570      	push	{r4, r5, r6, lr}
 801277a:	2600      	movs	r6, #0
 801277c:	4d0c      	ldr	r5, [pc, #48]	@ (80127b0 <__libc_init_array+0x38>)
 801277e:	4c0d      	ldr	r4, [pc, #52]	@ (80127b4 <__libc_init_array+0x3c>)
 8012780:	1b64      	subs	r4, r4, r5
 8012782:	10a4      	asrs	r4, r4, #2
 8012784:	42a6      	cmp	r6, r4
 8012786:	d109      	bne.n	801279c <__libc_init_array+0x24>
 8012788:	f004 fb3e 	bl	8016e08 <_init>
 801278c:	2600      	movs	r6, #0
 801278e:	4d0a      	ldr	r5, [pc, #40]	@ (80127b8 <__libc_init_array+0x40>)
 8012790:	4c0a      	ldr	r4, [pc, #40]	@ (80127bc <__libc_init_array+0x44>)
 8012792:	1b64      	subs	r4, r4, r5
 8012794:	10a4      	asrs	r4, r4, #2
 8012796:	42a6      	cmp	r6, r4
 8012798:	d105      	bne.n	80127a6 <__libc_init_array+0x2e>
 801279a:	bd70      	pop	{r4, r5, r6, pc}
 801279c:	f855 3b04 	ldr.w	r3, [r5], #4
 80127a0:	4798      	blx	r3
 80127a2:	3601      	adds	r6, #1
 80127a4:	e7ee      	b.n	8012784 <__libc_init_array+0xc>
 80127a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80127aa:	4798      	blx	r3
 80127ac:	3601      	adds	r6, #1
 80127ae:	e7f2      	b.n	8012796 <__libc_init_array+0x1e>
 80127b0:	08017580 	.word	0x08017580
 80127b4:	08017580 	.word	0x08017580
 80127b8:	08017580 	.word	0x08017580
 80127bc:	08017584 	.word	0x08017584

080127c0 <__retarget_lock_init_recursive>:
 80127c0:	4770      	bx	lr

080127c2 <__retarget_lock_acquire_recursive>:
 80127c2:	4770      	bx	lr

080127c4 <__retarget_lock_release_recursive>:
 80127c4:	4770      	bx	lr

080127c6 <memchr>:
 80127c6:	4603      	mov	r3, r0
 80127c8:	b510      	push	{r4, lr}
 80127ca:	b2c9      	uxtb	r1, r1
 80127cc:	4402      	add	r2, r0
 80127ce:	4293      	cmp	r3, r2
 80127d0:	4618      	mov	r0, r3
 80127d2:	d101      	bne.n	80127d8 <memchr+0x12>
 80127d4:	2000      	movs	r0, #0
 80127d6:	e003      	b.n	80127e0 <memchr+0x1a>
 80127d8:	7804      	ldrb	r4, [r0, #0]
 80127da:	3301      	adds	r3, #1
 80127dc:	428c      	cmp	r4, r1
 80127de:	d1f6      	bne.n	80127ce <memchr+0x8>
 80127e0:	bd10      	pop	{r4, pc}

080127e2 <memcpy>:
 80127e2:	440a      	add	r2, r1
 80127e4:	4291      	cmp	r1, r2
 80127e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80127ea:	d100      	bne.n	80127ee <memcpy+0xc>
 80127ec:	4770      	bx	lr
 80127ee:	b510      	push	{r4, lr}
 80127f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80127f4:	4291      	cmp	r1, r2
 80127f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80127fa:	d1f9      	bne.n	80127f0 <memcpy+0xe>
 80127fc:	bd10      	pop	{r4, pc}
	...

08012800 <nanf>:
 8012800:	4800      	ldr	r0, [pc, #0]	@ (8012804 <nanf+0x4>)
 8012802:	4770      	bx	lr
 8012804:	7fc00000 	.word	0x7fc00000

08012808 <quorem>:
 8012808:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801280c:	6903      	ldr	r3, [r0, #16]
 801280e:	690c      	ldr	r4, [r1, #16]
 8012810:	4607      	mov	r7, r0
 8012812:	42a3      	cmp	r3, r4
 8012814:	db7e      	blt.n	8012914 <quorem+0x10c>
 8012816:	3c01      	subs	r4, #1
 8012818:	00a3      	lsls	r3, r4, #2
 801281a:	f100 0514 	add.w	r5, r0, #20
 801281e:	f101 0814 	add.w	r8, r1, #20
 8012822:	9300      	str	r3, [sp, #0]
 8012824:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012828:	9301      	str	r3, [sp, #4]
 801282a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801282e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012832:	3301      	adds	r3, #1
 8012834:	429a      	cmp	r2, r3
 8012836:	fbb2 f6f3 	udiv	r6, r2, r3
 801283a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801283e:	d32e      	bcc.n	801289e <quorem+0x96>
 8012840:	f04f 0a00 	mov.w	sl, #0
 8012844:	46c4      	mov	ip, r8
 8012846:	46ae      	mov	lr, r5
 8012848:	46d3      	mov	fp, sl
 801284a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801284e:	b298      	uxth	r0, r3
 8012850:	fb06 a000 	mla	r0, r6, r0, sl
 8012854:	0c1b      	lsrs	r3, r3, #16
 8012856:	0c02      	lsrs	r2, r0, #16
 8012858:	fb06 2303 	mla	r3, r6, r3, r2
 801285c:	f8de 2000 	ldr.w	r2, [lr]
 8012860:	b280      	uxth	r0, r0
 8012862:	b292      	uxth	r2, r2
 8012864:	1a12      	subs	r2, r2, r0
 8012866:	445a      	add	r2, fp
 8012868:	f8de 0000 	ldr.w	r0, [lr]
 801286c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012870:	b29b      	uxth	r3, r3
 8012872:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012876:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801287a:	b292      	uxth	r2, r2
 801287c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012880:	45e1      	cmp	r9, ip
 8012882:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012886:	f84e 2b04 	str.w	r2, [lr], #4
 801288a:	d2de      	bcs.n	801284a <quorem+0x42>
 801288c:	9b00      	ldr	r3, [sp, #0]
 801288e:	58eb      	ldr	r3, [r5, r3]
 8012890:	b92b      	cbnz	r3, 801289e <quorem+0x96>
 8012892:	9b01      	ldr	r3, [sp, #4]
 8012894:	3b04      	subs	r3, #4
 8012896:	429d      	cmp	r5, r3
 8012898:	461a      	mov	r2, r3
 801289a:	d32f      	bcc.n	80128fc <quorem+0xf4>
 801289c:	613c      	str	r4, [r7, #16]
 801289e:	4638      	mov	r0, r7
 80128a0:	f001 f9c2 	bl	8013c28 <__mcmp>
 80128a4:	2800      	cmp	r0, #0
 80128a6:	db25      	blt.n	80128f4 <quorem+0xec>
 80128a8:	4629      	mov	r1, r5
 80128aa:	2000      	movs	r0, #0
 80128ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80128b0:	f8d1 c000 	ldr.w	ip, [r1]
 80128b4:	fa1f fe82 	uxth.w	lr, r2
 80128b8:	fa1f f38c 	uxth.w	r3, ip
 80128bc:	eba3 030e 	sub.w	r3, r3, lr
 80128c0:	4403      	add	r3, r0
 80128c2:	0c12      	lsrs	r2, r2, #16
 80128c4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80128c8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80128cc:	b29b      	uxth	r3, r3
 80128ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80128d2:	45c1      	cmp	r9, r8
 80128d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80128d8:	f841 3b04 	str.w	r3, [r1], #4
 80128dc:	d2e6      	bcs.n	80128ac <quorem+0xa4>
 80128de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80128e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80128e6:	b922      	cbnz	r2, 80128f2 <quorem+0xea>
 80128e8:	3b04      	subs	r3, #4
 80128ea:	429d      	cmp	r5, r3
 80128ec:	461a      	mov	r2, r3
 80128ee:	d30b      	bcc.n	8012908 <quorem+0x100>
 80128f0:	613c      	str	r4, [r7, #16]
 80128f2:	3601      	adds	r6, #1
 80128f4:	4630      	mov	r0, r6
 80128f6:	b003      	add	sp, #12
 80128f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128fc:	6812      	ldr	r2, [r2, #0]
 80128fe:	3b04      	subs	r3, #4
 8012900:	2a00      	cmp	r2, #0
 8012902:	d1cb      	bne.n	801289c <quorem+0x94>
 8012904:	3c01      	subs	r4, #1
 8012906:	e7c6      	b.n	8012896 <quorem+0x8e>
 8012908:	6812      	ldr	r2, [r2, #0]
 801290a:	3b04      	subs	r3, #4
 801290c:	2a00      	cmp	r2, #0
 801290e:	d1ef      	bne.n	80128f0 <quorem+0xe8>
 8012910:	3c01      	subs	r4, #1
 8012912:	e7ea      	b.n	80128ea <quorem+0xe2>
 8012914:	2000      	movs	r0, #0
 8012916:	e7ee      	b.n	80128f6 <quorem+0xee>

08012918 <_dtoa_r>:
 8012918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801291c:	4614      	mov	r4, r2
 801291e:	461d      	mov	r5, r3
 8012920:	69c7      	ldr	r7, [r0, #28]
 8012922:	b097      	sub	sp, #92	@ 0x5c
 8012924:	4683      	mov	fp, r0
 8012926:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801292a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 801292c:	b97f      	cbnz	r7, 801294e <_dtoa_r+0x36>
 801292e:	2010      	movs	r0, #16
 8012930:	f000 fe02 	bl	8013538 <malloc>
 8012934:	4602      	mov	r2, r0
 8012936:	f8cb 001c 	str.w	r0, [fp, #28]
 801293a:	b920      	cbnz	r0, 8012946 <_dtoa_r+0x2e>
 801293c:	21ef      	movs	r1, #239	@ 0xef
 801293e:	4ba8      	ldr	r3, [pc, #672]	@ (8012be0 <_dtoa_r+0x2c8>)
 8012940:	48a8      	ldr	r0, [pc, #672]	@ (8012be4 <_dtoa_r+0x2cc>)
 8012942:	f002 fc15 	bl	8015170 <__assert_func>
 8012946:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801294a:	6007      	str	r7, [r0, #0]
 801294c:	60c7      	str	r7, [r0, #12]
 801294e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012952:	6819      	ldr	r1, [r3, #0]
 8012954:	b159      	cbz	r1, 801296e <_dtoa_r+0x56>
 8012956:	685a      	ldr	r2, [r3, #4]
 8012958:	2301      	movs	r3, #1
 801295a:	4093      	lsls	r3, r2
 801295c:	604a      	str	r2, [r1, #4]
 801295e:	608b      	str	r3, [r1, #8]
 8012960:	4658      	mov	r0, fp
 8012962:	f000 fedf 	bl	8013724 <_Bfree>
 8012966:	2200      	movs	r2, #0
 8012968:	f8db 301c 	ldr.w	r3, [fp, #28]
 801296c:	601a      	str	r2, [r3, #0]
 801296e:	1e2b      	subs	r3, r5, #0
 8012970:	bfaf      	iteee	ge
 8012972:	2300      	movge	r3, #0
 8012974:	2201      	movlt	r2, #1
 8012976:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801297a:	9303      	strlt	r3, [sp, #12]
 801297c:	bfa8      	it	ge
 801297e:	6033      	strge	r3, [r6, #0]
 8012980:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012984:	4b98      	ldr	r3, [pc, #608]	@ (8012be8 <_dtoa_r+0x2d0>)
 8012986:	bfb8      	it	lt
 8012988:	6032      	strlt	r2, [r6, #0]
 801298a:	ea33 0308 	bics.w	r3, r3, r8
 801298e:	d112      	bne.n	80129b6 <_dtoa_r+0x9e>
 8012990:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012994:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8012996:	6013      	str	r3, [r2, #0]
 8012998:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801299c:	4323      	orrs	r3, r4
 801299e:	f000 8550 	beq.w	8013442 <_dtoa_r+0xb2a>
 80129a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80129a4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8012bec <_dtoa_r+0x2d4>
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	f000 8552 	beq.w	8013452 <_dtoa_r+0xb3a>
 80129ae:	f10a 0303 	add.w	r3, sl, #3
 80129b2:	f000 bd4c 	b.w	801344e <_dtoa_r+0xb36>
 80129b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80129ba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80129be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80129c2:	2200      	movs	r2, #0
 80129c4:	2300      	movs	r3, #0
 80129c6:	f7ee f85f 	bl	8000a88 <__aeabi_dcmpeq>
 80129ca:	4607      	mov	r7, r0
 80129cc:	b158      	cbz	r0, 80129e6 <_dtoa_r+0xce>
 80129ce:	2301      	movs	r3, #1
 80129d0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80129d2:	6013      	str	r3, [r2, #0]
 80129d4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80129d6:	b113      	cbz	r3, 80129de <_dtoa_r+0xc6>
 80129d8:	4b85      	ldr	r3, [pc, #532]	@ (8012bf0 <_dtoa_r+0x2d8>)
 80129da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80129dc:	6013      	str	r3, [r2, #0]
 80129de:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8012bf4 <_dtoa_r+0x2dc>
 80129e2:	f000 bd36 	b.w	8013452 <_dtoa_r+0xb3a>
 80129e6:	ab14      	add	r3, sp, #80	@ 0x50
 80129e8:	9301      	str	r3, [sp, #4]
 80129ea:	ab15      	add	r3, sp, #84	@ 0x54
 80129ec:	9300      	str	r3, [sp, #0]
 80129ee:	4658      	mov	r0, fp
 80129f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80129f4:	f001 fa30 	bl	8013e58 <__d2b>
 80129f8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80129fc:	4681      	mov	r9, r0
 80129fe:	2e00      	cmp	r6, #0
 8012a00:	d077      	beq.n	8012af2 <_dtoa_r+0x1da>
 8012a02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012a06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012a08:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012a0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012a10:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012a14:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012a18:	9712      	str	r7, [sp, #72]	@ 0x48
 8012a1a:	4619      	mov	r1, r3
 8012a1c:	2200      	movs	r2, #0
 8012a1e:	4b76      	ldr	r3, [pc, #472]	@ (8012bf8 <_dtoa_r+0x2e0>)
 8012a20:	f7ed fc12 	bl	8000248 <__aeabi_dsub>
 8012a24:	a368      	add	r3, pc, #416	@ (adr r3, 8012bc8 <_dtoa_r+0x2b0>)
 8012a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a2a:	f7ed fdc5 	bl	80005b8 <__aeabi_dmul>
 8012a2e:	a368      	add	r3, pc, #416	@ (adr r3, 8012bd0 <_dtoa_r+0x2b8>)
 8012a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a34:	f7ed fc0a 	bl	800024c <__adddf3>
 8012a38:	4604      	mov	r4, r0
 8012a3a:	4630      	mov	r0, r6
 8012a3c:	460d      	mov	r5, r1
 8012a3e:	f7ed fd51 	bl	80004e4 <__aeabi_i2d>
 8012a42:	a365      	add	r3, pc, #404	@ (adr r3, 8012bd8 <_dtoa_r+0x2c0>)
 8012a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a48:	f7ed fdb6 	bl	80005b8 <__aeabi_dmul>
 8012a4c:	4602      	mov	r2, r0
 8012a4e:	460b      	mov	r3, r1
 8012a50:	4620      	mov	r0, r4
 8012a52:	4629      	mov	r1, r5
 8012a54:	f7ed fbfa 	bl	800024c <__adddf3>
 8012a58:	4604      	mov	r4, r0
 8012a5a:	460d      	mov	r5, r1
 8012a5c:	f7ee f85c 	bl	8000b18 <__aeabi_d2iz>
 8012a60:	2200      	movs	r2, #0
 8012a62:	4607      	mov	r7, r0
 8012a64:	2300      	movs	r3, #0
 8012a66:	4620      	mov	r0, r4
 8012a68:	4629      	mov	r1, r5
 8012a6a:	f7ee f817 	bl	8000a9c <__aeabi_dcmplt>
 8012a6e:	b140      	cbz	r0, 8012a82 <_dtoa_r+0x16a>
 8012a70:	4638      	mov	r0, r7
 8012a72:	f7ed fd37 	bl	80004e4 <__aeabi_i2d>
 8012a76:	4622      	mov	r2, r4
 8012a78:	462b      	mov	r3, r5
 8012a7a:	f7ee f805 	bl	8000a88 <__aeabi_dcmpeq>
 8012a7e:	b900      	cbnz	r0, 8012a82 <_dtoa_r+0x16a>
 8012a80:	3f01      	subs	r7, #1
 8012a82:	2f16      	cmp	r7, #22
 8012a84:	d853      	bhi.n	8012b2e <_dtoa_r+0x216>
 8012a86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012a8a:	4b5c      	ldr	r3, [pc, #368]	@ (8012bfc <_dtoa_r+0x2e4>)
 8012a8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a94:	f7ee f802 	bl	8000a9c <__aeabi_dcmplt>
 8012a98:	2800      	cmp	r0, #0
 8012a9a:	d04a      	beq.n	8012b32 <_dtoa_r+0x21a>
 8012a9c:	2300      	movs	r3, #0
 8012a9e:	3f01      	subs	r7, #1
 8012aa0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012aa2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012aa4:	1b9b      	subs	r3, r3, r6
 8012aa6:	1e5a      	subs	r2, r3, #1
 8012aa8:	bf46      	itte	mi
 8012aaa:	f1c3 0801 	rsbmi	r8, r3, #1
 8012aae:	2300      	movmi	r3, #0
 8012ab0:	f04f 0800 	movpl.w	r8, #0
 8012ab4:	9209      	str	r2, [sp, #36]	@ 0x24
 8012ab6:	bf48      	it	mi
 8012ab8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8012aba:	2f00      	cmp	r7, #0
 8012abc:	db3b      	blt.n	8012b36 <_dtoa_r+0x21e>
 8012abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ac0:	970e      	str	r7, [sp, #56]	@ 0x38
 8012ac2:	443b      	add	r3, r7
 8012ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ac6:	2300      	movs	r3, #0
 8012ac8:	930a      	str	r3, [sp, #40]	@ 0x28
 8012aca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012acc:	2b09      	cmp	r3, #9
 8012ace:	d866      	bhi.n	8012b9e <_dtoa_r+0x286>
 8012ad0:	2b05      	cmp	r3, #5
 8012ad2:	bfc4      	itt	gt
 8012ad4:	3b04      	subgt	r3, #4
 8012ad6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8012ad8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012ada:	bfc8      	it	gt
 8012adc:	2400      	movgt	r4, #0
 8012ade:	f1a3 0302 	sub.w	r3, r3, #2
 8012ae2:	bfd8      	it	le
 8012ae4:	2401      	movle	r4, #1
 8012ae6:	2b03      	cmp	r3, #3
 8012ae8:	d864      	bhi.n	8012bb4 <_dtoa_r+0x29c>
 8012aea:	e8df f003 	tbb	[pc, r3]
 8012aee:	382b      	.short	0x382b
 8012af0:	5636      	.short	0x5636
 8012af2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012af6:	441e      	add	r6, r3
 8012af8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012afc:	2b20      	cmp	r3, #32
 8012afe:	bfc1      	itttt	gt
 8012b00:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012b04:	fa08 f803 	lslgt.w	r8, r8, r3
 8012b08:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012b0c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012b10:	bfd6      	itet	le
 8012b12:	f1c3 0320 	rsble	r3, r3, #32
 8012b16:	ea48 0003 	orrgt.w	r0, r8, r3
 8012b1a:	fa04 f003 	lslle.w	r0, r4, r3
 8012b1e:	f7ed fcd1 	bl	80004c4 <__aeabi_ui2d>
 8012b22:	2201      	movs	r2, #1
 8012b24:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012b28:	3e01      	subs	r6, #1
 8012b2a:	9212      	str	r2, [sp, #72]	@ 0x48
 8012b2c:	e775      	b.n	8012a1a <_dtoa_r+0x102>
 8012b2e:	2301      	movs	r3, #1
 8012b30:	e7b6      	b.n	8012aa0 <_dtoa_r+0x188>
 8012b32:	900f      	str	r0, [sp, #60]	@ 0x3c
 8012b34:	e7b5      	b.n	8012aa2 <_dtoa_r+0x18a>
 8012b36:	427b      	negs	r3, r7
 8012b38:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b3a:	2300      	movs	r3, #0
 8012b3c:	eba8 0807 	sub.w	r8, r8, r7
 8012b40:	930e      	str	r3, [sp, #56]	@ 0x38
 8012b42:	e7c2      	b.n	8012aca <_dtoa_r+0x1b2>
 8012b44:	2300      	movs	r3, #0
 8012b46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012b48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	dc35      	bgt.n	8012bba <_dtoa_r+0x2a2>
 8012b4e:	2301      	movs	r3, #1
 8012b50:	461a      	mov	r2, r3
 8012b52:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8012b56:	9221      	str	r2, [sp, #132]	@ 0x84
 8012b58:	e00b      	b.n	8012b72 <_dtoa_r+0x25a>
 8012b5a:	2301      	movs	r3, #1
 8012b5c:	e7f3      	b.n	8012b46 <_dtoa_r+0x22e>
 8012b5e:	2300      	movs	r3, #0
 8012b60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012b62:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012b64:	18fb      	adds	r3, r7, r3
 8012b66:	9308      	str	r3, [sp, #32]
 8012b68:	3301      	adds	r3, #1
 8012b6a:	2b01      	cmp	r3, #1
 8012b6c:	9307      	str	r3, [sp, #28]
 8012b6e:	bfb8      	it	lt
 8012b70:	2301      	movlt	r3, #1
 8012b72:	2100      	movs	r1, #0
 8012b74:	2204      	movs	r2, #4
 8012b76:	f8db 001c 	ldr.w	r0, [fp, #28]
 8012b7a:	f102 0514 	add.w	r5, r2, #20
 8012b7e:	429d      	cmp	r5, r3
 8012b80:	d91f      	bls.n	8012bc2 <_dtoa_r+0x2aa>
 8012b82:	6041      	str	r1, [r0, #4]
 8012b84:	4658      	mov	r0, fp
 8012b86:	f000 fd8d 	bl	80136a4 <_Balloc>
 8012b8a:	4682      	mov	sl, r0
 8012b8c:	2800      	cmp	r0, #0
 8012b8e:	d139      	bne.n	8012c04 <_dtoa_r+0x2ec>
 8012b90:	4602      	mov	r2, r0
 8012b92:	f240 11af 	movw	r1, #431	@ 0x1af
 8012b96:	4b1a      	ldr	r3, [pc, #104]	@ (8012c00 <_dtoa_r+0x2e8>)
 8012b98:	e6d2      	b.n	8012940 <_dtoa_r+0x28>
 8012b9a:	2301      	movs	r3, #1
 8012b9c:	e7e0      	b.n	8012b60 <_dtoa_r+0x248>
 8012b9e:	2401      	movs	r4, #1
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012ba4:	9320      	str	r3, [sp, #128]	@ 0x80
 8012ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8012baa:	2200      	movs	r2, #0
 8012bac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8012bb0:	2312      	movs	r3, #18
 8012bb2:	e7d0      	b.n	8012b56 <_dtoa_r+0x23e>
 8012bb4:	2301      	movs	r3, #1
 8012bb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012bb8:	e7f5      	b.n	8012ba6 <_dtoa_r+0x28e>
 8012bba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012bbc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8012bc0:	e7d7      	b.n	8012b72 <_dtoa_r+0x25a>
 8012bc2:	3101      	adds	r1, #1
 8012bc4:	0052      	lsls	r2, r2, #1
 8012bc6:	e7d8      	b.n	8012b7a <_dtoa_r+0x262>
 8012bc8:	636f4361 	.word	0x636f4361
 8012bcc:	3fd287a7 	.word	0x3fd287a7
 8012bd0:	8b60c8b3 	.word	0x8b60c8b3
 8012bd4:	3fc68a28 	.word	0x3fc68a28
 8012bd8:	509f79fb 	.word	0x509f79fb
 8012bdc:	3fd34413 	.word	0x3fd34413
 8012be0:	08016fb4 	.word	0x08016fb4
 8012be4:	08016fcb 	.word	0x08016fcb
 8012be8:	7ff00000 	.word	0x7ff00000
 8012bec:	08016fb0 	.word	0x08016fb0
 8012bf0:	08016f7f 	.word	0x08016f7f
 8012bf4:	08016f7e 	.word	0x08016f7e
 8012bf8:	3ff80000 	.word	0x3ff80000
 8012bfc:	080170c8 	.word	0x080170c8
 8012c00:	08017023 	.word	0x08017023
 8012c04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012c08:	6018      	str	r0, [r3, #0]
 8012c0a:	9b07      	ldr	r3, [sp, #28]
 8012c0c:	2b0e      	cmp	r3, #14
 8012c0e:	f200 80a4 	bhi.w	8012d5a <_dtoa_r+0x442>
 8012c12:	2c00      	cmp	r4, #0
 8012c14:	f000 80a1 	beq.w	8012d5a <_dtoa_r+0x442>
 8012c18:	2f00      	cmp	r7, #0
 8012c1a:	dd33      	ble.n	8012c84 <_dtoa_r+0x36c>
 8012c1c:	4b86      	ldr	r3, [pc, #536]	@ (8012e38 <_dtoa_r+0x520>)
 8012c1e:	f007 020f 	and.w	r2, r7, #15
 8012c22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c26:	05f8      	lsls	r0, r7, #23
 8012c28:	e9d3 3400 	ldrd	r3, r4, [r3]
 8012c2c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012c30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012c34:	d516      	bpl.n	8012c64 <_dtoa_r+0x34c>
 8012c36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012c3a:	4b80      	ldr	r3, [pc, #512]	@ (8012e3c <_dtoa_r+0x524>)
 8012c3c:	2603      	movs	r6, #3
 8012c3e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012c42:	f7ed fde3 	bl	800080c <__aeabi_ddiv>
 8012c46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012c4a:	f004 040f 	and.w	r4, r4, #15
 8012c4e:	4d7b      	ldr	r5, [pc, #492]	@ (8012e3c <_dtoa_r+0x524>)
 8012c50:	b954      	cbnz	r4, 8012c68 <_dtoa_r+0x350>
 8012c52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c5a:	f7ed fdd7 	bl	800080c <__aeabi_ddiv>
 8012c5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012c62:	e028      	b.n	8012cb6 <_dtoa_r+0x39e>
 8012c64:	2602      	movs	r6, #2
 8012c66:	e7f2      	b.n	8012c4e <_dtoa_r+0x336>
 8012c68:	07e1      	lsls	r1, r4, #31
 8012c6a:	d508      	bpl.n	8012c7e <_dtoa_r+0x366>
 8012c6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012c70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012c74:	f7ed fca0 	bl	80005b8 <__aeabi_dmul>
 8012c78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012c7c:	3601      	adds	r6, #1
 8012c7e:	1064      	asrs	r4, r4, #1
 8012c80:	3508      	adds	r5, #8
 8012c82:	e7e5      	b.n	8012c50 <_dtoa_r+0x338>
 8012c84:	f000 80d2 	beq.w	8012e2c <_dtoa_r+0x514>
 8012c88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012c8c:	427c      	negs	r4, r7
 8012c8e:	4b6a      	ldr	r3, [pc, #424]	@ (8012e38 <_dtoa_r+0x520>)
 8012c90:	f004 020f 	and.w	r2, r4, #15
 8012c94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c9c:	f7ed fc8c 	bl	80005b8 <__aeabi_dmul>
 8012ca0:	2602      	movs	r6, #2
 8012ca2:	2300      	movs	r3, #0
 8012ca4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ca8:	4d64      	ldr	r5, [pc, #400]	@ (8012e3c <_dtoa_r+0x524>)
 8012caa:	1124      	asrs	r4, r4, #4
 8012cac:	2c00      	cmp	r4, #0
 8012cae:	f040 80b2 	bne.w	8012e16 <_dtoa_r+0x4fe>
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d1d3      	bne.n	8012c5e <_dtoa_r+0x346>
 8012cb6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012cba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	f000 80b7 	beq.w	8012e30 <_dtoa_r+0x518>
 8012cc2:	2200      	movs	r2, #0
 8012cc4:	4620      	mov	r0, r4
 8012cc6:	4629      	mov	r1, r5
 8012cc8:	4b5d      	ldr	r3, [pc, #372]	@ (8012e40 <_dtoa_r+0x528>)
 8012cca:	f7ed fee7 	bl	8000a9c <__aeabi_dcmplt>
 8012cce:	2800      	cmp	r0, #0
 8012cd0:	f000 80ae 	beq.w	8012e30 <_dtoa_r+0x518>
 8012cd4:	9b07      	ldr	r3, [sp, #28]
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	f000 80aa 	beq.w	8012e30 <_dtoa_r+0x518>
 8012cdc:	9b08      	ldr	r3, [sp, #32]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	dd37      	ble.n	8012d52 <_dtoa_r+0x43a>
 8012ce2:	1e7b      	subs	r3, r7, #1
 8012ce4:	4620      	mov	r0, r4
 8012ce6:	9304      	str	r3, [sp, #16]
 8012ce8:	2200      	movs	r2, #0
 8012cea:	4629      	mov	r1, r5
 8012cec:	4b55      	ldr	r3, [pc, #340]	@ (8012e44 <_dtoa_r+0x52c>)
 8012cee:	f7ed fc63 	bl	80005b8 <__aeabi_dmul>
 8012cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012cf6:	9c08      	ldr	r4, [sp, #32]
 8012cf8:	3601      	adds	r6, #1
 8012cfa:	4630      	mov	r0, r6
 8012cfc:	f7ed fbf2 	bl	80004e4 <__aeabi_i2d>
 8012d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012d04:	f7ed fc58 	bl	80005b8 <__aeabi_dmul>
 8012d08:	2200      	movs	r2, #0
 8012d0a:	4b4f      	ldr	r3, [pc, #316]	@ (8012e48 <_dtoa_r+0x530>)
 8012d0c:	f7ed fa9e 	bl	800024c <__adddf3>
 8012d10:	4605      	mov	r5, r0
 8012d12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012d16:	2c00      	cmp	r4, #0
 8012d18:	f040 809a 	bne.w	8012e50 <_dtoa_r+0x538>
 8012d1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d20:	2200      	movs	r2, #0
 8012d22:	4b4a      	ldr	r3, [pc, #296]	@ (8012e4c <_dtoa_r+0x534>)
 8012d24:	f7ed fa90 	bl	8000248 <__aeabi_dsub>
 8012d28:	4602      	mov	r2, r0
 8012d2a:	460b      	mov	r3, r1
 8012d2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012d30:	462a      	mov	r2, r5
 8012d32:	4633      	mov	r3, r6
 8012d34:	f7ed fed0 	bl	8000ad8 <__aeabi_dcmpgt>
 8012d38:	2800      	cmp	r0, #0
 8012d3a:	f040 828e 	bne.w	801325a <_dtoa_r+0x942>
 8012d3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d42:	462a      	mov	r2, r5
 8012d44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012d48:	f7ed fea8 	bl	8000a9c <__aeabi_dcmplt>
 8012d4c:	2800      	cmp	r0, #0
 8012d4e:	f040 8127 	bne.w	8012fa0 <_dtoa_r+0x688>
 8012d52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8012d56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8012d5a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	f2c0 8163 	blt.w	8013028 <_dtoa_r+0x710>
 8012d62:	2f0e      	cmp	r7, #14
 8012d64:	f300 8160 	bgt.w	8013028 <_dtoa_r+0x710>
 8012d68:	4b33      	ldr	r3, [pc, #204]	@ (8012e38 <_dtoa_r+0x520>)
 8012d6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012d6e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8012d72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012d76:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	da03      	bge.n	8012d84 <_dtoa_r+0x46c>
 8012d7c:	9b07      	ldr	r3, [sp, #28]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	f340 8100 	ble.w	8012f84 <_dtoa_r+0x66c>
 8012d84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012d88:	4656      	mov	r6, sl
 8012d8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d8e:	4620      	mov	r0, r4
 8012d90:	4629      	mov	r1, r5
 8012d92:	f7ed fd3b 	bl	800080c <__aeabi_ddiv>
 8012d96:	f7ed febf 	bl	8000b18 <__aeabi_d2iz>
 8012d9a:	4680      	mov	r8, r0
 8012d9c:	f7ed fba2 	bl	80004e4 <__aeabi_i2d>
 8012da0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012da4:	f7ed fc08 	bl	80005b8 <__aeabi_dmul>
 8012da8:	4602      	mov	r2, r0
 8012daa:	460b      	mov	r3, r1
 8012dac:	4620      	mov	r0, r4
 8012dae:	4629      	mov	r1, r5
 8012db0:	f7ed fa4a 	bl	8000248 <__aeabi_dsub>
 8012db4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012db8:	9d07      	ldr	r5, [sp, #28]
 8012dba:	f806 4b01 	strb.w	r4, [r6], #1
 8012dbe:	eba6 040a 	sub.w	r4, r6, sl
 8012dc2:	42a5      	cmp	r5, r4
 8012dc4:	4602      	mov	r2, r0
 8012dc6:	460b      	mov	r3, r1
 8012dc8:	f040 8116 	bne.w	8012ff8 <_dtoa_r+0x6e0>
 8012dcc:	f7ed fa3e 	bl	800024c <__adddf3>
 8012dd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012dd4:	4604      	mov	r4, r0
 8012dd6:	460d      	mov	r5, r1
 8012dd8:	f7ed fe7e 	bl	8000ad8 <__aeabi_dcmpgt>
 8012ddc:	2800      	cmp	r0, #0
 8012dde:	f040 80f8 	bne.w	8012fd2 <_dtoa_r+0x6ba>
 8012de2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012de6:	4620      	mov	r0, r4
 8012de8:	4629      	mov	r1, r5
 8012dea:	f7ed fe4d 	bl	8000a88 <__aeabi_dcmpeq>
 8012dee:	b118      	cbz	r0, 8012df8 <_dtoa_r+0x4e0>
 8012df0:	f018 0f01 	tst.w	r8, #1
 8012df4:	f040 80ed 	bne.w	8012fd2 <_dtoa_r+0x6ba>
 8012df8:	4649      	mov	r1, r9
 8012dfa:	4658      	mov	r0, fp
 8012dfc:	f000 fc92 	bl	8013724 <_Bfree>
 8012e00:	2300      	movs	r3, #0
 8012e02:	7033      	strb	r3, [r6, #0]
 8012e04:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8012e06:	3701      	adds	r7, #1
 8012e08:	601f      	str	r7, [r3, #0]
 8012e0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	f000 8320 	beq.w	8013452 <_dtoa_r+0xb3a>
 8012e12:	601e      	str	r6, [r3, #0]
 8012e14:	e31d      	b.n	8013452 <_dtoa_r+0xb3a>
 8012e16:	07e2      	lsls	r2, r4, #31
 8012e18:	d505      	bpl.n	8012e26 <_dtoa_r+0x50e>
 8012e1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012e1e:	f7ed fbcb 	bl	80005b8 <__aeabi_dmul>
 8012e22:	2301      	movs	r3, #1
 8012e24:	3601      	adds	r6, #1
 8012e26:	1064      	asrs	r4, r4, #1
 8012e28:	3508      	adds	r5, #8
 8012e2a:	e73f      	b.n	8012cac <_dtoa_r+0x394>
 8012e2c:	2602      	movs	r6, #2
 8012e2e:	e742      	b.n	8012cb6 <_dtoa_r+0x39e>
 8012e30:	9c07      	ldr	r4, [sp, #28]
 8012e32:	9704      	str	r7, [sp, #16]
 8012e34:	e761      	b.n	8012cfa <_dtoa_r+0x3e2>
 8012e36:	bf00      	nop
 8012e38:	080170c8 	.word	0x080170c8
 8012e3c:	080170a0 	.word	0x080170a0
 8012e40:	3ff00000 	.word	0x3ff00000
 8012e44:	40240000 	.word	0x40240000
 8012e48:	401c0000 	.word	0x401c0000
 8012e4c:	40140000 	.word	0x40140000
 8012e50:	4b70      	ldr	r3, [pc, #448]	@ (8013014 <_dtoa_r+0x6fc>)
 8012e52:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012e54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012e58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012e5c:	4454      	add	r4, sl
 8012e5e:	2900      	cmp	r1, #0
 8012e60:	d045      	beq.n	8012eee <_dtoa_r+0x5d6>
 8012e62:	2000      	movs	r0, #0
 8012e64:	496c      	ldr	r1, [pc, #432]	@ (8013018 <_dtoa_r+0x700>)
 8012e66:	f7ed fcd1 	bl	800080c <__aeabi_ddiv>
 8012e6a:	4633      	mov	r3, r6
 8012e6c:	462a      	mov	r2, r5
 8012e6e:	f7ed f9eb 	bl	8000248 <__aeabi_dsub>
 8012e72:	4656      	mov	r6, sl
 8012e74:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012e78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012e7c:	f7ed fe4c 	bl	8000b18 <__aeabi_d2iz>
 8012e80:	4605      	mov	r5, r0
 8012e82:	f7ed fb2f 	bl	80004e4 <__aeabi_i2d>
 8012e86:	4602      	mov	r2, r0
 8012e88:	460b      	mov	r3, r1
 8012e8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012e8e:	f7ed f9db 	bl	8000248 <__aeabi_dsub>
 8012e92:	4602      	mov	r2, r0
 8012e94:	460b      	mov	r3, r1
 8012e96:	3530      	adds	r5, #48	@ 0x30
 8012e98:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012e9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012ea0:	f806 5b01 	strb.w	r5, [r6], #1
 8012ea4:	f7ed fdfa 	bl	8000a9c <__aeabi_dcmplt>
 8012ea8:	2800      	cmp	r0, #0
 8012eaa:	d163      	bne.n	8012f74 <_dtoa_r+0x65c>
 8012eac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012eb0:	2000      	movs	r0, #0
 8012eb2:	495a      	ldr	r1, [pc, #360]	@ (801301c <_dtoa_r+0x704>)
 8012eb4:	f7ed f9c8 	bl	8000248 <__aeabi_dsub>
 8012eb8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012ebc:	f7ed fdee 	bl	8000a9c <__aeabi_dcmplt>
 8012ec0:	2800      	cmp	r0, #0
 8012ec2:	f040 8087 	bne.w	8012fd4 <_dtoa_r+0x6bc>
 8012ec6:	42a6      	cmp	r6, r4
 8012ec8:	f43f af43 	beq.w	8012d52 <_dtoa_r+0x43a>
 8012ecc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012ed0:	2200      	movs	r2, #0
 8012ed2:	4b53      	ldr	r3, [pc, #332]	@ (8013020 <_dtoa_r+0x708>)
 8012ed4:	f7ed fb70 	bl	80005b8 <__aeabi_dmul>
 8012ed8:	2200      	movs	r2, #0
 8012eda:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012ede:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012ee2:	4b4f      	ldr	r3, [pc, #316]	@ (8013020 <_dtoa_r+0x708>)
 8012ee4:	f7ed fb68 	bl	80005b8 <__aeabi_dmul>
 8012ee8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012eec:	e7c4      	b.n	8012e78 <_dtoa_r+0x560>
 8012eee:	4631      	mov	r1, r6
 8012ef0:	4628      	mov	r0, r5
 8012ef2:	f7ed fb61 	bl	80005b8 <__aeabi_dmul>
 8012ef6:	4656      	mov	r6, sl
 8012ef8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012efc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012efe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f02:	f7ed fe09 	bl	8000b18 <__aeabi_d2iz>
 8012f06:	4605      	mov	r5, r0
 8012f08:	f7ed faec 	bl	80004e4 <__aeabi_i2d>
 8012f0c:	4602      	mov	r2, r0
 8012f0e:	460b      	mov	r3, r1
 8012f10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f14:	f7ed f998 	bl	8000248 <__aeabi_dsub>
 8012f18:	4602      	mov	r2, r0
 8012f1a:	460b      	mov	r3, r1
 8012f1c:	3530      	adds	r5, #48	@ 0x30
 8012f1e:	f806 5b01 	strb.w	r5, [r6], #1
 8012f22:	42a6      	cmp	r6, r4
 8012f24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012f28:	f04f 0200 	mov.w	r2, #0
 8012f2c:	d124      	bne.n	8012f78 <_dtoa_r+0x660>
 8012f2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012f32:	4b39      	ldr	r3, [pc, #228]	@ (8013018 <_dtoa_r+0x700>)
 8012f34:	f7ed f98a 	bl	800024c <__adddf3>
 8012f38:	4602      	mov	r2, r0
 8012f3a:	460b      	mov	r3, r1
 8012f3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f40:	f7ed fdca 	bl	8000ad8 <__aeabi_dcmpgt>
 8012f44:	2800      	cmp	r0, #0
 8012f46:	d145      	bne.n	8012fd4 <_dtoa_r+0x6bc>
 8012f48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012f4c:	2000      	movs	r0, #0
 8012f4e:	4932      	ldr	r1, [pc, #200]	@ (8013018 <_dtoa_r+0x700>)
 8012f50:	f7ed f97a 	bl	8000248 <__aeabi_dsub>
 8012f54:	4602      	mov	r2, r0
 8012f56:	460b      	mov	r3, r1
 8012f58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f5c:	f7ed fd9e 	bl	8000a9c <__aeabi_dcmplt>
 8012f60:	2800      	cmp	r0, #0
 8012f62:	f43f aef6 	beq.w	8012d52 <_dtoa_r+0x43a>
 8012f66:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012f68:	1e73      	subs	r3, r6, #1
 8012f6a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012f6c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012f70:	2b30      	cmp	r3, #48	@ 0x30
 8012f72:	d0f8      	beq.n	8012f66 <_dtoa_r+0x64e>
 8012f74:	9f04      	ldr	r7, [sp, #16]
 8012f76:	e73f      	b.n	8012df8 <_dtoa_r+0x4e0>
 8012f78:	4b29      	ldr	r3, [pc, #164]	@ (8013020 <_dtoa_r+0x708>)
 8012f7a:	f7ed fb1d 	bl	80005b8 <__aeabi_dmul>
 8012f7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012f82:	e7bc      	b.n	8012efe <_dtoa_r+0x5e6>
 8012f84:	d10c      	bne.n	8012fa0 <_dtoa_r+0x688>
 8012f86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f8a:	2200      	movs	r2, #0
 8012f8c:	4b25      	ldr	r3, [pc, #148]	@ (8013024 <_dtoa_r+0x70c>)
 8012f8e:	f7ed fb13 	bl	80005b8 <__aeabi_dmul>
 8012f92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012f96:	f7ed fd95 	bl	8000ac4 <__aeabi_dcmpge>
 8012f9a:	2800      	cmp	r0, #0
 8012f9c:	f000 815b 	beq.w	8013256 <_dtoa_r+0x93e>
 8012fa0:	2400      	movs	r4, #0
 8012fa2:	4625      	mov	r5, r4
 8012fa4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012fa6:	4656      	mov	r6, sl
 8012fa8:	43db      	mvns	r3, r3
 8012faa:	9304      	str	r3, [sp, #16]
 8012fac:	2700      	movs	r7, #0
 8012fae:	4621      	mov	r1, r4
 8012fb0:	4658      	mov	r0, fp
 8012fb2:	f000 fbb7 	bl	8013724 <_Bfree>
 8012fb6:	2d00      	cmp	r5, #0
 8012fb8:	d0dc      	beq.n	8012f74 <_dtoa_r+0x65c>
 8012fba:	b12f      	cbz	r7, 8012fc8 <_dtoa_r+0x6b0>
 8012fbc:	42af      	cmp	r7, r5
 8012fbe:	d003      	beq.n	8012fc8 <_dtoa_r+0x6b0>
 8012fc0:	4639      	mov	r1, r7
 8012fc2:	4658      	mov	r0, fp
 8012fc4:	f000 fbae 	bl	8013724 <_Bfree>
 8012fc8:	4629      	mov	r1, r5
 8012fca:	4658      	mov	r0, fp
 8012fcc:	f000 fbaa 	bl	8013724 <_Bfree>
 8012fd0:	e7d0      	b.n	8012f74 <_dtoa_r+0x65c>
 8012fd2:	9704      	str	r7, [sp, #16]
 8012fd4:	4633      	mov	r3, r6
 8012fd6:	461e      	mov	r6, r3
 8012fd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012fdc:	2a39      	cmp	r2, #57	@ 0x39
 8012fde:	d107      	bne.n	8012ff0 <_dtoa_r+0x6d8>
 8012fe0:	459a      	cmp	sl, r3
 8012fe2:	d1f8      	bne.n	8012fd6 <_dtoa_r+0x6be>
 8012fe4:	9a04      	ldr	r2, [sp, #16]
 8012fe6:	3201      	adds	r2, #1
 8012fe8:	9204      	str	r2, [sp, #16]
 8012fea:	2230      	movs	r2, #48	@ 0x30
 8012fec:	f88a 2000 	strb.w	r2, [sl]
 8012ff0:	781a      	ldrb	r2, [r3, #0]
 8012ff2:	3201      	adds	r2, #1
 8012ff4:	701a      	strb	r2, [r3, #0]
 8012ff6:	e7bd      	b.n	8012f74 <_dtoa_r+0x65c>
 8012ff8:	2200      	movs	r2, #0
 8012ffa:	4b09      	ldr	r3, [pc, #36]	@ (8013020 <_dtoa_r+0x708>)
 8012ffc:	f7ed fadc 	bl	80005b8 <__aeabi_dmul>
 8013000:	2200      	movs	r2, #0
 8013002:	2300      	movs	r3, #0
 8013004:	4604      	mov	r4, r0
 8013006:	460d      	mov	r5, r1
 8013008:	f7ed fd3e 	bl	8000a88 <__aeabi_dcmpeq>
 801300c:	2800      	cmp	r0, #0
 801300e:	f43f aebc 	beq.w	8012d8a <_dtoa_r+0x472>
 8013012:	e6f1      	b.n	8012df8 <_dtoa_r+0x4e0>
 8013014:	080170c8 	.word	0x080170c8
 8013018:	3fe00000 	.word	0x3fe00000
 801301c:	3ff00000 	.word	0x3ff00000
 8013020:	40240000 	.word	0x40240000
 8013024:	40140000 	.word	0x40140000
 8013028:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801302a:	2a00      	cmp	r2, #0
 801302c:	f000 80db 	beq.w	80131e6 <_dtoa_r+0x8ce>
 8013030:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013032:	2a01      	cmp	r2, #1
 8013034:	f300 80bf 	bgt.w	80131b6 <_dtoa_r+0x89e>
 8013038:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801303a:	2a00      	cmp	r2, #0
 801303c:	f000 80b7 	beq.w	80131ae <_dtoa_r+0x896>
 8013040:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013044:	4646      	mov	r6, r8
 8013046:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013048:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801304a:	2101      	movs	r1, #1
 801304c:	441a      	add	r2, r3
 801304e:	4658      	mov	r0, fp
 8013050:	4498      	add	r8, r3
 8013052:	9209      	str	r2, [sp, #36]	@ 0x24
 8013054:	f000 fc64 	bl	8013920 <__i2b>
 8013058:	4605      	mov	r5, r0
 801305a:	b15e      	cbz	r6, 8013074 <_dtoa_r+0x75c>
 801305c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801305e:	2b00      	cmp	r3, #0
 8013060:	dd08      	ble.n	8013074 <_dtoa_r+0x75c>
 8013062:	42b3      	cmp	r3, r6
 8013064:	bfa8      	it	ge
 8013066:	4633      	movge	r3, r6
 8013068:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801306a:	eba8 0803 	sub.w	r8, r8, r3
 801306e:	1af6      	subs	r6, r6, r3
 8013070:	1ad3      	subs	r3, r2, r3
 8013072:	9309      	str	r3, [sp, #36]	@ 0x24
 8013074:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013076:	b1f3      	cbz	r3, 80130b6 <_dtoa_r+0x79e>
 8013078:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801307a:	2b00      	cmp	r3, #0
 801307c:	f000 80b7 	beq.w	80131ee <_dtoa_r+0x8d6>
 8013080:	b18c      	cbz	r4, 80130a6 <_dtoa_r+0x78e>
 8013082:	4629      	mov	r1, r5
 8013084:	4622      	mov	r2, r4
 8013086:	4658      	mov	r0, fp
 8013088:	f000 fd08 	bl	8013a9c <__pow5mult>
 801308c:	464a      	mov	r2, r9
 801308e:	4601      	mov	r1, r0
 8013090:	4605      	mov	r5, r0
 8013092:	4658      	mov	r0, fp
 8013094:	f000 fc5a 	bl	801394c <__multiply>
 8013098:	4649      	mov	r1, r9
 801309a:	9004      	str	r0, [sp, #16]
 801309c:	4658      	mov	r0, fp
 801309e:	f000 fb41 	bl	8013724 <_Bfree>
 80130a2:	9b04      	ldr	r3, [sp, #16]
 80130a4:	4699      	mov	r9, r3
 80130a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80130a8:	1b1a      	subs	r2, r3, r4
 80130aa:	d004      	beq.n	80130b6 <_dtoa_r+0x79e>
 80130ac:	4649      	mov	r1, r9
 80130ae:	4658      	mov	r0, fp
 80130b0:	f000 fcf4 	bl	8013a9c <__pow5mult>
 80130b4:	4681      	mov	r9, r0
 80130b6:	2101      	movs	r1, #1
 80130b8:	4658      	mov	r0, fp
 80130ba:	f000 fc31 	bl	8013920 <__i2b>
 80130be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80130c0:	4604      	mov	r4, r0
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	f000 81c9 	beq.w	801345a <_dtoa_r+0xb42>
 80130c8:	461a      	mov	r2, r3
 80130ca:	4601      	mov	r1, r0
 80130cc:	4658      	mov	r0, fp
 80130ce:	f000 fce5 	bl	8013a9c <__pow5mult>
 80130d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80130d4:	4604      	mov	r4, r0
 80130d6:	2b01      	cmp	r3, #1
 80130d8:	f300 808f 	bgt.w	80131fa <_dtoa_r+0x8e2>
 80130dc:	9b02      	ldr	r3, [sp, #8]
 80130de:	2b00      	cmp	r3, #0
 80130e0:	f040 8087 	bne.w	80131f2 <_dtoa_r+0x8da>
 80130e4:	9b03      	ldr	r3, [sp, #12]
 80130e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	f040 8083 	bne.w	80131f6 <_dtoa_r+0x8de>
 80130f0:	9b03      	ldr	r3, [sp, #12]
 80130f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80130f6:	0d1b      	lsrs	r3, r3, #20
 80130f8:	051b      	lsls	r3, r3, #20
 80130fa:	b12b      	cbz	r3, 8013108 <_dtoa_r+0x7f0>
 80130fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80130fe:	f108 0801 	add.w	r8, r8, #1
 8013102:	3301      	adds	r3, #1
 8013104:	9309      	str	r3, [sp, #36]	@ 0x24
 8013106:	2301      	movs	r3, #1
 8013108:	930a      	str	r3, [sp, #40]	@ 0x28
 801310a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801310c:	2b00      	cmp	r3, #0
 801310e:	f000 81aa 	beq.w	8013466 <_dtoa_r+0xb4e>
 8013112:	6923      	ldr	r3, [r4, #16]
 8013114:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013118:	6918      	ldr	r0, [r3, #16]
 801311a:	f000 fbb5 	bl	8013888 <__hi0bits>
 801311e:	f1c0 0020 	rsb	r0, r0, #32
 8013122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013124:	4418      	add	r0, r3
 8013126:	f010 001f 	ands.w	r0, r0, #31
 801312a:	d071      	beq.n	8013210 <_dtoa_r+0x8f8>
 801312c:	f1c0 0320 	rsb	r3, r0, #32
 8013130:	2b04      	cmp	r3, #4
 8013132:	dd65      	ble.n	8013200 <_dtoa_r+0x8e8>
 8013134:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013136:	f1c0 001c 	rsb	r0, r0, #28
 801313a:	4403      	add	r3, r0
 801313c:	4480      	add	r8, r0
 801313e:	4406      	add	r6, r0
 8013140:	9309      	str	r3, [sp, #36]	@ 0x24
 8013142:	f1b8 0f00 	cmp.w	r8, #0
 8013146:	dd05      	ble.n	8013154 <_dtoa_r+0x83c>
 8013148:	4649      	mov	r1, r9
 801314a:	4642      	mov	r2, r8
 801314c:	4658      	mov	r0, fp
 801314e:	f000 fcff 	bl	8013b50 <__lshift>
 8013152:	4681      	mov	r9, r0
 8013154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013156:	2b00      	cmp	r3, #0
 8013158:	dd05      	ble.n	8013166 <_dtoa_r+0x84e>
 801315a:	4621      	mov	r1, r4
 801315c:	461a      	mov	r2, r3
 801315e:	4658      	mov	r0, fp
 8013160:	f000 fcf6 	bl	8013b50 <__lshift>
 8013164:	4604      	mov	r4, r0
 8013166:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013168:	2b00      	cmp	r3, #0
 801316a:	d053      	beq.n	8013214 <_dtoa_r+0x8fc>
 801316c:	4621      	mov	r1, r4
 801316e:	4648      	mov	r0, r9
 8013170:	f000 fd5a 	bl	8013c28 <__mcmp>
 8013174:	2800      	cmp	r0, #0
 8013176:	da4d      	bge.n	8013214 <_dtoa_r+0x8fc>
 8013178:	1e7b      	subs	r3, r7, #1
 801317a:	4649      	mov	r1, r9
 801317c:	9304      	str	r3, [sp, #16]
 801317e:	220a      	movs	r2, #10
 8013180:	2300      	movs	r3, #0
 8013182:	4658      	mov	r0, fp
 8013184:	f000 faf0 	bl	8013768 <__multadd>
 8013188:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801318a:	4681      	mov	r9, r0
 801318c:	2b00      	cmp	r3, #0
 801318e:	f000 816c 	beq.w	801346a <_dtoa_r+0xb52>
 8013192:	2300      	movs	r3, #0
 8013194:	4629      	mov	r1, r5
 8013196:	220a      	movs	r2, #10
 8013198:	4658      	mov	r0, fp
 801319a:	f000 fae5 	bl	8013768 <__multadd>
 801319e:	9b08      	ldr	r3, [sp, #32]
 80131a0:	4605      	mov	r5, r0
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	dc61      	bgt.n	801326a <_dtoa_r+0x952>
 80131a6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80131a8:	2b02      	cmp	r3, #2
 80131aa:	dc3b      	bgt.n	8013224 <_dtoa_r+0x90c>
 80131ac:	e05d      	b.n	801326a <_dtoa_r+0x952>
 80131ae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80131b0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80131b4:	e746      	b.n	8013044 <_dtoa_r+0x72c>
 80131b6:	9b07      	ldr	r3, [sp, #28]
 80131b8:	1e5c      	subs	r4, r3, #1
 80131ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80131bc:	42a3      	cmp	r3, r4
 80131be:	bfbf      	itttt	lt
 80131c0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80131c2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80131c4:	1ae3      	sublt	r3, r4, r3
 80131c6:	18d2      	addlt	r2, r2, r3
 80131c8:	bfa8      	it	ge
 80131ca:	1b1c      	subge	r4, r3, r4
 80131cc:	9b07      	ldr	r3, [sp, #28]
 80131ce:	bfbe      	ittt	lt
 80131d0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80131d2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80131d4:	2400      	movlt	r4, #0
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	bfb5      	itete	lt
 80131da:	eba8 0603 	sublt.w	r6, r8, r3
 80131de:	4646      	movge	r6, r8
 80131e0:	2300      	movlt	r3, #0
 80131e2:	9b07      	ldrge	r3, [sp, #28]
 80131e4:	e730      	b.n	8013048 <_dtoa_r+0x730>
 80131e6:	4646      	mov	r6, r8
 80131e8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80131ea:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80131ec:	e735      	b.n	801305a <_dtoa_r+0x742>
 80131ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80131f0:	e75c      	b.n	80130ac <_dtoa_r+0x794>
 80131f2:	2300      	movs	r3, #0
 80131f4:	e788      	b.n	8013108 <_dtoa_r+0x7f0>
 80131f6:	9b02      	ldr	r3, [sp, #8]
 80131f8:	e786      	b.n	8013108 <_dtoa_r+0x7f0>
 80131fa:	2300      	movs	r3, #0
 80131fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80131fe:	e788      	b.n	8013112 <_dtoa_r+0x7fa>
 8013200:	d09f      	beq.n	8013142 <_dtoa_r+0x82a>
 8013202:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013204:	331c      	adds	r3, #28
 8013206:	441a      	add	r2, r3
 8013208:	4498      	add	r8, r3
 801320a:	441e      	add	r6, r3
 801320c:	9209      	str	r2, [sp, #36]	@ 0x24
 801320e:	e798      	b.n	8013142 <_dtoa_r+0x82a>
 8013210:	4603      	mov	r3, r0
 8013212:	e7f6      	b.n	8013202 <_dtoa_r+0x8ea>
 8013214:	9b07      	ldr	r3, [sp, #28]
 8013216:	9704      	str	r7, [sp, #16]
 8013218:	2b00      	cmp	r3, #0
 801321a:	dc20      	bgt.n	801325e <_dtoa_r+0x946>
 801321c:	9308      	str	r3, [sp, #32]
 801321e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013220:	2b02      	cmp	r3, #2
 8013222:	dd1e      	ble.n	8013262 <_dtoa_r+0x94a>
 8013224:	9b08      	ldr	r3, [sp, #32]
 8013226:	2b00      	cmp	r3, #0
 8013228:	f47f aebc 	bne.w	8012fa4 <_dtoa_r+0x68c>
 801322c:	4621      	mov	r1, r4
 801322e:	2205      	movs	r2, #5
 8013230:	4658      	mov	r0, fp
 8013232:	f000 fa99 	bl	8013768 <__multadd>
 8013236:	4601      	mov	r1, r0
 8013238:	4604      	mov	r4, r0
 801323a:	4648      	mov	r0, r9
 801323c:	f000 fcf4 	bl	8013c28 <__mcmp>
 8013240:	2800      	cmp	r0, #0
 8013242:	f77f aeaf 	ble.w	8012fa4 <_dtoa_r+0x68c>
 8013246:	2331      	movs	r3, #49	@ 0x31
 8013248:	4656      	mov	r6, sl
 801324a:	f806 3b01 	strb.w	r3, [r6], #1
 801324e:	9b04      	ldr	r3, [sp, #16]
 8013250:	3301      	adds	r3, #1
 8013252:	9304      	str	r3, [sp, #16]
 8013254:	e6aa      	b.n	8012fac <_dtoa_r+0x694>
 8013256:	9c07      	ldr	r4, [sp, #28]
 8013258:	9704      	str	r7, [sp, #16]
 801325a:	4625      	mov	r5, r4
 801325c:	e7f3      	b.n	8013246 <_dtoa_r+0x92e>
 801325e:	9b07      	ldr	r3, [sp, #28]
 8013260:	9308      	str	r3, [sp, #32]
 8013262:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013264:	2b00      	cmp	r3, #0
 8013266:	f000 8104 	beq.w	8013472 <_dtoa_r+0xb5a>
 801326a:	2e00      	cmp	r6, #0
 801326c:	dd05      	ble.n	801327a <_dtoa_r+0x962>
 801326e:	4629      	mov	r1, r5
 8013270:	4632      	mov	r2, r6
 8013272:	4658      	mov	r0, fp
 8013274:	f000 fc6c 	bl	8013b50 <__lshift>
 8013278:	4605      	mov	r5, r0
 801327a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801327c:	2b00      	cmp	r3, #0
 801327e:	d05a      	beq.n	8013336 <_dtoa_r+0xa1e>
 8013280:	4658      	mov	r0, fp
 8013282:	6869      	ldr	r1, [r5, #4]
 8013284:	f000 fa0e 	bl	80136a4 <_Balloc>
 8013288:	4606      	mov	r6, r0
 801328a:	b928      	cbnz	r0, 8013298 <_dtoa_r+0x980>
 801328c:	4602      	mov	r2, r0
 801328e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013292:	4b83      	ldr	r3, [pc, #524]	@ (80134a0 <_dtoa_r+0xb88>)
 8013294:	f7ff bb54 	b.w	8012940 <_dtoa_r+0x28>
 8013298:	692a      	ldr	r2, [r5, #16]
 801329a:	f105 010c 	add.w	r1, r5, #12
 801329e:	3202      	adds	r2, #2
 80132a0:	0092      	lsls	r2, r2, #2
 80132a2:	300c      	adds	r0, #12
 80132a4:	f7ff fa9d 	bl	80127e2 <memcpy>
 80132a8:	2201      	movs	r2, #1
 80132aa:	4631      	mov	r1, r6
 80132ac:	4658      	mov	r0, fp
 80132ae:	f000 fc4f 	bl	8013b50 <__lshift>
 80132b2:	462f      	mov	r7, r5
 80132b4:	4605      	mov	r5, r0
 80132b6:	f10a 0301 	add.w	r3, sl, #1
 80132ba:	9307      	str	r3, [sp, #28]
 80132bc:	9b08      	ldr	r3, [sp, #32]
 80132be:	4453      	add	r3, sl
 80132c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80132c2:	9b02      	ldr	r3, [sp, #8]
 80132c4:	f003 0301 	and.w	r3, r3, #1
 80132c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80132ca:	9b07      	ldr	r3, [sp, #28]
 80132cc:	4621      	mov	r1, r4
 80132ce:	3b01      	subs	r3, #1
 80132d0:	4648      	mov	r0, r9
 80132d2:	9302      	str	r3, [sp, #8]
 80132d4:	f7ff fa98 	bl	8012808 <quorem>
 80132d8:	4639      	mov	r1, r7
 80132da:	9008      	str	r0, [sp, #32]
 80132dc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80132e0:	4648      	mov	r0, r9
 80132e2:	f000 fca1 	bl	8013c28 <__mcmp>
 80132e6:	462a      	mov	r2, r5
 80132e8:	9009      	str	r0, [sp, #36]	@ 0x24
 80132ea:	4621      	mov	r1, r4
 80132ec:	4658      	mov	r0, fp
 80132ee:	f000 fcb7 	bl	8013c60 <__mdiff>
 80132f2:	68c2      	ldr	r2, [r0, #12]
 80132f4:	4606      	mov	r6, r0
 80132f6:	bb02      	cbnz	r2, 801333a <_dtoa_r+0xa22>
 80132f8:	4601      	mov	r1, r0
 80132fa:	4648      	mov	r0, r9
 80132fc:	f000 fc94 	bl	8013c28 <__mcmp>
 8013300:	4602      	mov	r2, r0
 8013302:	4631      	mov	r1, r6
 8013304:	4658      	mov	r0, fp
 8013306:	920c      	str	r2, [sp, #48]	@ 0x30
 8013308:	f000 fa0c 	bl	8013724 <_Bfree>
 801330c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801330e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013310:	9e07      	ldr	r6, [sp, #28]
 8013312:	ea43 0102 	orr.w	r1, r3, r2
 8013316:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013318:	4319      	orrs	r1, r3
 801331a:	d110      	bne.n	801333e <_dtoa_r+0xa26>
 801331c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013320:	d029      	beq.n	8013376 <_dtoa_r+0xa5e>
 8013322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013324:	2b00      	cmp	r3, #0
 8013326:	dd02      	ble.n	801332e <_dtoa_r+0xa16>
 8013328:	9b08      	ldr	r3, [sp, #32]
 801332a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 801332e:	9b02      	ldr	r3, [sp, #8]
 8013330:	f883 8000 	strb.w	r8, [r3]
 8013334:	e63b      	b.n	8012fae <_dtoa_r+0x696>
 8013336:	4628      	mov	r0, r5
 8013338:	e7bb      	b.n	80132b2 <_dtoa_r+0x99a>
 801333a:	2201      	movs	r2, #1
 801333c:	e7e1      	b.n	8013302 <_dtoa_r+0x9ea>
 801333e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013340:	2b00      	cmp	r3, #0
 8013342:	db04      	blt.n	801334e <_dtoa_r+0xa36>
 8013344:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8013346:	430b      	orrs	r3, r1
 8013348:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801334a:	430b      	orrs	r3, r1
 801334c:	d120      	bne.n	8013390 <_dtoa_r+0xa78>
 801334e:	2a00      	cmp	r2, #0
 8013350:	dded      	ble.n	801332e <_dtoa_r+0xa16>
 8013352:	4649      	mov	r1, r9
 8013354:	2201      	movs	r2, #1
 8013356:	4658      	mov	r0, fp
 8013358:	f000 fbfa 	bl	8013b50 <__lshift>
 801335c:	4621      	mov	r1, r4
 801335e:	4681      	mov	r9, r0
 8013360:	f000 fc62 	bl	8013c28 <__mcmp>
 8013364:	2800      	cmp	r0, #0
 8013366:	dc03      	bgt.n	8013370 <_dtoa_r+0xa58>
 8013368:	d1e1      	bne.n	801332e <_dtoa_r+0xa16>
 801336a:	f018 0f01 	tst.w	r8, #1
 801336e:	d0de      	beq.n	801332e <_dtoa_r+0xa16>
 8013370:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013374:	d1d8      	bne.n	8013328 <_dtoa_r+0xa10>
 8013376:	2339      	movs	r3, #57	@ 0x39
 8013378:	9a02      	ldr	r2, [sp, #8]
 801337a:	7013      	strb	r3, [r2, #0]
 801337c:	4633      	mov	r3, r6
 801337e:	461e      	mov	r6, r3
 8013380:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013384:	3b01      	subs	r3, #1
 8013386:	2a39      	cmp	r2, #57	@ 0x39
 8013388:	d052      	beq.n	8013430 <_dtoa_r+0xb18>
 801338a:	3201      	adds	r2, #1
 801338c:	701a      	strb	r2, [r3, #0]
 801338e:	e60e      	b.n	8012fae <_dtoa_r+0x696>
 8013390:	2a00      	cmp	r2, #0
 8013392:	dd07      	ble.n	80133a4 <_dtoa_r+0xa8c>
 8013394:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013398:	d0ed      	beq.n	8013376 <_dtoa_r+0xa5e>
 801339a:	9a02      	ldr	r2, [sp, #8]
 801339c:	f108 0301 	add.w	r3, r8, #1
 80133a0:	7013      	strb	r3, [r2, #0]
 80133a2:	e604      	b.n	8012fae <_dtoa_r+0x696>
 80133a4:	9b07      	ldr	r3, [sp, #28]
 80133a6:	9a07      	ldr	r2, [sp, #28]
 80133a8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80133ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80133ae:	4293      	cmp	r3, r2
 80133b0:	d028      	beq.n	8013404 <_dtoa_r+0xaec>
 80133b2:	4649      	mov	r1, r9
 80133b4:	2300      	movs	r3, #0
 80133b6:	220a      	movs	r2, #10
 80133b8:	4658      	mov	r0, fp
 80133ba:	f000 f9d5 	bl	8013768 <__multadd>
 80133be:	42af      	cmp	r7, r5
 80133c0:	4681      	mov	r9, r0
 80133c2:	f04f 0300 	mov.w	r3, #0
 80133c6:	f04f 020a 	mov.w	r2, #10
 80133ca:	4639      	mov	r1, r7
 80133cc:	4658      	mov	r0, fp
 80133ce:	d107      	bne.n	80133e0 <_dtoa_r+0xac8>
 80133d0:	f000 f9ca 	bl	8013768 <__multadd>
 80133d4:	4607      	mov	r7, r0
 80133d6:	4605      	mov	r5, r0
 80133d8:	9b07      	ldr	r3, [sp, #28]
 80133da:	3301      	adds	r3, #1
 80133dc:	9307      	str	r3, [sp, #28]
 80133de:	e774      	b.n	80132ca <_dtoa_r+0x9b2>
 80133e0:	f000 f9c2 	bl	8013768 <__multadd>
 80133e4:	4629      	mov	r1, r5
 80133e6:	4607      	mov	r7, r0
 80133e8:	2300      	movs	r3, #0
 80133ea:	220a      	movs	r2, #10
 80133ec:	4658      	mov	r0, fp
 80133ee:	f000 f9bb 	bl	8013768 <__multadd>
 80133f2:	4605      	mov	r5, r0
 80133f4:	e7f0      	b.n	80133d8 <_dtoa_r+0xac0>
 80133f6:	9b08      	ldr	r3, [sp, #32]
 80133f8:	2700      	movs	r7, #0
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	bfcc      	ite	gt
 80133fe:	461e      	movgt	r6, r3
 8013400:	2601      	movle	r6, #1
 8013402:	4456      	add	r6, sl
 8013404:	4649      	mov	r1, r9
 8013406:	2201      	movs	r2, #1
 8013408:	4658      	mov	r0, fp
 801340a:	f000 fba1 	bl	8013b50 <__lshift>
 801340e:	4621      	mov	r1, r4
 8013410:	4681      	mov	r9, r0
 8013412:	f000 fc09 	bl	8013c28 <__mcmp>
 8013416:	2800      	cmp	r0, #0
 8013418:	dcb0      	bgt.n	801337c <_dtoa_r+0xa64>
 801341a:	d102      	bne.n	8013422 <_dtoa_r+0xb0a>
 801341c:	f018 0f01 	tst.w	r8, #1
 8013420:	d1ac      	bne.n	801337c <_dtoa_r+0xa64>
 8013422:	4633      	mov	r3, r6
 8013424:	461e      	mov	r6, r3
 8013426:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801342a:	2a30      	cmp	r2, #48	@ 0x30
 801342c:	d0fa      	beq.n	8013424 <_dtoa_r+0xb0c>
 801342e:	e5be      	b.n	8012fae <_dtoa_r+0x696>
 8013430:	459a      	cmp	sl, r3
 8013432:	d1a4      	bne.n	801337e <_dtoa_r+0xa66>
 8013434:	9b04      	ldr	r3, [sp, #16]
 8013436:	3301      	adds	r3, #1
 8013438:	9304      	str	r3, [sp, #16]
 801343a:	2331      	movs	r3, #49	@ 0x31
 801343c:	f88a 3000 	strb.w	r3, [sl]
 8013440:	e5b5      	b.n	8012fae <_dtoa_r+0x696>
 8013442:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8013444:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80134a4 <_dtoa_r+0xb8c>
 8013448:	b11b      	cbz	r3, 8013452 <_dtoa_r+0xb3a>
 801344a:	f10a 0308 	add.w	r3, sl, #8
 801344e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8013450:	6013      	str	r3, [r2, #0]
 8013452:	4650      	mov	r0, sl
 8013454:	b017      	add	sp, #92	@ 0x5c
 8013456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801345a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801345c:	2b01      	cmp	r3, #1
 801345e:	f77f ae3d 	ble.w	80130dc <_dtoa_r+0x7c4>
 8013462:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013464:	930a      	str	r3, [sp, #40]	@ 0x28
 8013466:	2001      	movs	r0, #1
 8013468:	e65b      	b.n	8013122 <_dtoa_r+0x80a>
 801346a:	9b08      	ldr	r3, [sp, #32]
 801346c:	2b00      	cmp	r3, #0
 801346e:	f77f aed6 	ble.w	801321e <_dtoa_r+0x906>
 8013472:	4656      	mov	r6, sl
 8013474:	4621      	mov	r1, r4
 8013476:	4648      	mov	r0, r9
 8013478:	f7ff f9c6 	bl	8012808 <quorem>
 801347c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8013480:	9b08      	ldr	r3, [sp, #32]
 8013482:	f806 8b01 	strb.w	r8, [r6], #1
 8013486:	eba6 020a 	sub.w	r2, r6, sl
 801348a:	4293      	cmp	r3, r2
 801348c:	ddb3      	ble.n	80133f6 <_dtoa_r+0xade>
 801348e:	4649      	mov	r1, r9
 8013490:	2300      	movs	r3, #0
 8013492:	220a      	movs	r2, #10
 8013494:	4658      	mov	r0, fp
 8013496:	f000 f967 	bl	8013768 <__multadd>
 801349a:	4681      	mov	r9, r0
 801349c:	e7ea      	b.n	8013474 <_dtoa_r+0xb5c>
 801349e:	bf00      	nop
 80134a0:	08017023 	.word	0x08017023
 80134a4:	08016fa7 	.word	0x08016fa7

080134a8 <_free_r>:
 80134a8:	b538      	push	{r3, r4, r5, lr}
 80134aa:	4605      	mov	r5, r0
 80134ac:	2900      	cmp	r1, #0
 80134ae:	d040      	beq.n	8013532 <_free_r+0x8a>
 80134b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80134b4:	1f0c      	subs	r4, r1, #4
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	bfb8      	it	lt
 80134ba:	18e4      	addlt	r4, r4, r3
 80134bc:	f000 f8e6 	bl	801368c <__malloc_lock>
 80134c0:	4a1c      	ldr	r2, [pc, #112]	@ (8013534 <_free_r+0x8c>)
 80134c2:	6813      	ldr	r3, [r2, #0]
 80134c4:	b933      	cbnz	r3, 80134d4 <_free_r+0x2c>
 80134c6:	6063      	str	r3, [r4, #4]
 80134c8:	6014      	str	r4, [r2, #0]
 80134ca:	4628      	mov	r0, r5
 80134cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80134d0:	f000 b8e2 	b.w	8013698 <__malloc_unlock>
 80134d4:	42a3      	cmp	r3, r4
 80134d6:	d908      	bls.n	80134ea <_free_r+0x42>
 80134d8:	6820      	ldr	r0, [r4, #0]
 80134da:	1821      	adds	r1, r4, r0
 80134dc:	428b      	cmp	r3, r1
 80134de:	bf01      	itttt	eq
 80134e0:	6819      	ldreq	r1, [r3, #0]
 80134e2:	685b      	ldreq	r3, [r3, #4]
 80134e4:	1809      	addeq	r1, r1, r0
 80134e6:	6021      	streq	r1, [r4, #0]
 80134e8:	e7ed      	b.n	80134c6 <_free_r+0x1e>
 80134ea:	461a      	mov	r2, r3
 80134ec:	685b      	ldr	r3, [r3, #4]
 80134ee:	b10b      	cbz	r3, 80134f4 <_free_r+0x4c>
 80134f0:	42a3      	cmp	r3, r4
 80134f2:	d9fa      	bls.n	80134ea <_free_r+0x42>
 80134f4:	6811      	ldr	r1, [r2, #0]
 80134f6:	1850      	adds	r0, r2, r1
 80134f8:	42a0      	cmp	r0, r4
 80134fa:	d10b      	bne.n	8013514 <_free_r+0x6c>
 80134fc:	6820      	ldr	r0, [r4, #0]
 80134fe:	4401      	add	r1, r0
 8013500:	1850      	adds	r0, r2, r1
 8013502:	4283      	cmp	r3, r0
 8013504:	6011      	str	r1, [r2, #0]
 8013506:	d1e0      	bne.n	80134ca <_free_r+0x22>
 8013508:	6818      	ldr	r0, [r3, #0]
 801350a:	685b      	ldr	r3, [r3, #4]
 801350c:	4408      	add	r0, r1
 801350e:	6010      	str	r0, [r2, #0]
 8013510:	6053      	str	r3, [r2, #4]
 8013512:	e7da      	b.n	80134ca <_free_r+0x22>
 8013514:	d902      	bls.n	801351c <_free_r+0x74>
 8013516:	230c      	movs	r3, #12
 8013518:	602b      	str	r3, [r5, #0]
 801351a:	e7d6      	b.n	80134ca <_free_r+0x22>
 801351c:	6820      	ldr	r0, [r4, #0]
 801351e:	1821      	adds	r1, r4, r0
 8013520:	428b      	cmp	r3, r1
 8013522:	bf01      	itttt	eq
 8013524:	6819      	ldreq	r1, [r3, #0]
 8013526:	685b      	ldreq	r3, [r3, #4]
 8013528:	1809      	addeq	r1, r1, r0
 801352a:	6021      	streq	r1, [r4, #0]
 801352c:	6063      	str	r3, [r4, #4]
 801352e:	6054      	str	r4, [r2, #4]
 8013530:	e7cb      	b.n	80134ca <_free_r+0x22>
 8013532:	bd38      	pop	{r3, r4, r5, pc}
 8013534:	20003fb0 	.word	0x20003fb0

08013538 <malloc>:
 8013538:	4b02      	ldr	r3, [pc, #8]	@ (8013544 <malloc+0xc>)
 801353a:	4601      	mov	r1, r0
 801353c:	6818      	ldr	r0, [r3, #0]
 801353e:	f000 b825 	b.w	801358c <_malloc_r>
 8013542:	bf00      	nop
 8013544:	200005c4 	.word	0x200005c4

08013548 <sbrk_aligned>:
 8013548:	b570      	push	{r4, r5, r6, lr}
 801354a:	4e0f      	ldr	r6, [pc, #60]	@ (8013588 <sbrk_aligned+0x40>)
 801354c:	460c      	mov	r4, r1
 801354e:	6831      	ldr	r1, [r6, #0]
 8013550:	4605      	mov	r5, r0
 8013552:	b911      	cbnz	r1, 801355a <sbrk_aligned+0x12>
 8013554:	f001 fdf6 	bl	8015144 <_sbrk_r>
 8013558:	6030      	str	r0, [r6, #0]
 801355a:	4621      	mov	r1, r4
 801355c:	4628      	mov	r0, r5
 801355e:	f001 fdf1 	bl	8015144 <_sbrk_r>
 8013562:	1c43      	adds	r3, r0, #1
 8013564:	d103      	bne.n	801356e <sbrk_aligned+0x26>
 8013566:	f04f 34ff 	mov.w	r4, #4294967295
 801356a:	4620      	mov	r0, r4
 801356c:	bd70      	pop	{r4, r5, r6, pc}
 801356e:	1cc4      	adds	r4, r0, #3
 8013570:	f024 0403 	bic.w	r4, r4, #3
 8013574:	42a0      	cmp	r0, r4
 8013576:	d0f8      	beq.n	801356a <sbrk_aligned+0x22>
 8013578:	1a21      	subs	r1, r4, r0
 801357a:	4628      	mov	r0, r5
 801357c:	f001 fde2 	bl	8015144 <_sbrk_r>
 8013580:	3001      	adds	r0, #1
 8013582:	d1f2      	bne.n	801356a <sbrk_aligned+0x22>
 8013584:	e7ef      	b.n	8013566 <sbrk_aligned+0x1e>
 8013586:	bf00      	nop
 8013588:	20003fac 	.word	0x20003fac

0801358c <_malloc_r>:
 801358c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013590:	1ccd      	adds	r5, r1, #3
 8013592:	f025 0503 	bic.w	r5, r5, #3
 8013596:	3508      	adds	r5, #8
 8013598:	2d0c      	cmp	r5, #12
 801359a:	bf38      	it	cc
 801359c:	250c      	movcc	r5, #12
 801359e:	2d00      	cmp	r5, #0
 80135a0:	4606      	mov	r6, r0
 80135a2:	db01      	blt.n	80135a8 <_malloc_r+0x1c>
 80135a4:	42a9      	cmp	r1, r5
 80135a6:	d904      	bls.n	80135b2 <_malloc_r+0x26>
 80135a8:	230c      	movs	r3, #12
 80135aa:	6033      	str	r3, [r6, #0]
 80135ac:	2000      	movs	r0, #0
 80135ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013688 <_malloc_r+0xfc>
 80135b6:	f000 f869 	bl	801368c <__malloc_lock>
 80135ba:	f8d8 3000 	ldr.w	r3, [r8]
 80135be:	461c      	mov	r4, r3
 80135c0:	bb44      	cbnz	r4, 8013614 <_malloc_r+0x88>
 80135c2:	4629      	mov	r1, r5
 80135c4:	4630      	mov	r0, r6
 80135c6:	f7ff ffbf 	bl	8013548 <sbrk_aligned>
 80135ca:	1c43      	adds	r3, r0, #1
 80135cc:	4604      	mov	r4, r0
 80135ce:	d158      	bne.n	8013682 <_malloc_r+0xf6>
 80135d0:	f8d8 4000 	ldr.w	r4, [r8]
 80135d4:	4627      	mov	r7, r4
 80135d6:	2f00      	cmp	r7, #0
 80135d8:	d143      	bne.n	8013662 <_malloc_r+0xd6>
 80135da:	2c00      	cmp	r4, #0
 80135dc:	d04b      	beq.n	8013676 <_malloc_r+0xea>
 80135de:	6823      	ldr	r3, [r4, #0]
 80135e0:	4639      	mov	r1, r7
 80135e2:	4630      	mov	r0, r6
 80135e4:	eb04 0903 	add.w	r9, r4, r3
 80135e8:	f001 fdac 	bl	8015144 <_sbrk_r>
 80135ec:	4581      	cmp	r9, r0
 80135ee:	d142      	bne.n	8013676 <_malloc_r+0xea>
 80135f0:	6821      	ldr	r1, [r4, #0]
 80135f2:	4630      	mov	r0, r6
 80135f4:	1a6d      	subs	r5, r5, r1
 80135f6:	4629      	mov	r1, r5
 80135f8:	f7ff ffa6 	bl	8013548 <sbrk_aligned>
 80135fc:	3001      	adds	r0, #1
 80135fe:	d03a      	beq.n	8013676 <_malloc_r+0xea>
 8013600:	6823      	ldr	r3, [r4, #0]
 8013602:	442b      	add	r3, r5
 8013604:	6023      	str	r3, [r4, #0]
 8013606:	f8d8 3000 	ldr.w	r3, [r8]
 801360a:	685a      	ldr	r2, [r3, #4]
 801360c:	bb62      	cbnz	r2, 8013668 <_malloc_r+0xdc>
 801360e:	f8c8 7000 	str.w	r7, [r8]
 8013612:	e00f      	b.n	8013634 <_malloc_r+0xa8>
 8013614:	6822      	ldr	r2, [r4, #0]
 8013616:	1b52      	subs	r2, r2, r5
 8013618:	d420      	bmi.n	801365c <_malloc_r+0xd0>
 801361a:	2a0b      	cmp	r2, #11
 801361c:	d917      	bls.n	801364e <_malloc_r+0xc2>
 801361e:	1961      	adds	r1, r4, r5
 8013620:	42a3      	cmp	r3, r4
 8013622:	6025      	str	r5, [r4, #0]
 8013624:	bf18      	it	ne
 8013626:	6059      	strne	r1, [r3, #4]
 8013628:	6863      	ldr	r3, [r4, #4]
 801362a:	bf08      	it	eq
 801362c:	f8c8 1000 	streq.w	r1, [r8]
 8013630:	5162      	str	r2, [r4, r5]
 8013632:	604b      	str	r3, [r1, #4]
 8013634:	4630      	mov	r0, r6
 8013636:	f000 f82f 	bl	8013698 <__malloc_unlock>
 801363a:	f104 000b 	add.w	r0, r4, #11
 801363e:	1d23      	adds	r3, r4, #4
 8013640:	f020 0007 	bic.w	r0, r0, #7
 8013644:	1ac2      	subs	r2, r0, r3
 8013646:	bf1c      	itt	ne
 8013648:	1a1b      	subne	r3, r3, r0
 801364a:	50a3      	strne	r3, [r4, r2]
 801364c:	e7af      	b.n	80135ae <_malloc_r+0x22>
 801364e:	6862      	ldr	r2, [r4, #4]
 8013650:	42a3      	cmp	r3, r4
 8013652:	bf0c      	ite	eq
 8013654:	f8c8 2000 	streq.w	r2, [r8]
 8013658:	605a      	strne	r2, [r3, #4]
 801365a:	e7eb      	b.n	8013634 <_malloc_r+0xa8>
 801365c:	4623      	mov	r3, r4
 801365e:	6864      	ldr	r4, [r4, #4]
 8013660:	e7ae      	b.n	80135c0 <_malloc_r+0x34>
 8013662:	463c      	mov	r4, r7
 8013664:	687f      	ldr	r7, [r7, #4]
 8013666:	e7b6      	b.n	80135d6 <_malloc_r+0x4a>
 8013668:	461a      	mov	r2, r3
 801366a:	685b      	ldr	r3, [r3, #4]
 801366c:	42a3      	cmp	r3, r4
 801366e:	d1fb      	bne.n	8013668 <_malloc_r+0xdc>
 8013670:	2300      	movs	r3, #0
 8013672:	6053      	str	r3, [r2, #4]
 8013674:	e7de      	b.n	8013634 <_malloc_r+0xa8>
 8013676:	230c      	movs	r3, #12
 8013678:	4630      	mov	r0, r6
 801367a:	6033      	str	r3, [r6, #0]
 801367c:	f000 f80c 	bl	8013698 <__malloc_unlock>
 8013680:	e794      	b.n	80135ac <_malloc_r+0x20>
 8013682:	6005      	str	r5, [r0, #0]
 8013684:	e7d6      	b.n	8013634 <_malloc_r+0xa8>
 8013686:	bf00      	nop
 8013688:	20003fb0 	.word	0x20003fb0

0801368c <__malloc_lock>:
 801368c:	4801      	ldr	r0, [pc, #4]	@ (8013694 <__malloc_lock+0x8>)
 801368e:	f7ff b898 	b.w	80127c2 <__retarget_lock_acquire_recursive>
 8013692:	bf00      	nop
 8013694:	20003fa8 	.word	0x20003fa8

08013698 <__malloc_unlock>:
 8013698:	4801      	ldr	r0, [pc, #4]	@ (80136a0 <__malloc_unlock+0x8>)
 801369a:	f7ff b893 	b.w	80127c4 <__retarget_lock_release_recursive>
 801369e:	bf00      	nop
 80136a0:	20003fa8 	.word	0x20003fa8

080136a4 <_Balloc>:
 80136a4:	b570      	push	{r4, r5, r6, lr}
 80136a6:	69c6      	ldr	r6, [r0, #28]
 80136a8:	4604      	mov	r4, r0
 80136aa:	460d      	mov	r5, r1
 80136ac:	b976      	cbnz	r6, 80136cc <_Balloc+0x28>
 80136ae:	2010      	movs	r0, #16
 80136b0:	f7ff ff42 	bl	8013538 <malloc>
 80136b4:	4602      	mov	r2, r0
 80136b6:	61e0      	str	r0, [r4, #28]
 80136b8:	b920      	cbnz	r0, 80136c4 <_Balloc+0x20>
 80136ba:	216b      	movs	r1, #107	@ 0x6b
 80136bc:	4b17      	ldr	r3, [pc, #92]	@ (801371c <_Balloc+0x78>)
 80136be:	4818      	ldr	r0, [pc, #96]	@ (8013720 <_Balloc+0x7c>)
 80136c0:	f001 fd56 	bl	8015170 <__assert_func>
 80136c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80136c8:	6006      	str	r6, [r0, #0]
 80136ca:	60c6      	str	r6, [r0, #12]
 80136cc:	69e6      	ldr	r6, [r4, #28]
 80136ce:	68f3      	ldr	r3, [r6, #12]
 80136d0:	b183      	cbz	r3, 80136f4 <_Balloc+0x50>
 80136d2:	69e3      	ldr	r3, [r4, #28]
 80136d4:	68db      	ldr	r3, [r3, #12]
 80136d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80136da:	b9b8      	cbnz	r0, 801370c <_Balloc+0x68>
 80136dc:	2101      	movs	r1, #1
 80136de:	fa01 f605 	lsl.w	r6, r1, r5
 80136e2:	1d72      	adds	r2, r6, #5
 80136e4:	4620      	mov	r0, r4
 80136e6:	0092      	lsls	r2, r2, #2
 80136e8:	f001 fd60 	bl	80151ac <_calloc_r>
 80136ec:	b160      	cbz	r0, 8013708 <_Balloc+0x64>
 80136ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80136f2:	e00e      	b.n	8013712 <_Balloc+0x6e>
 80136f4:	2221      	movs	r2, #33	@ 0x21
 80136f6:	2104      	movs	r1, #4
 80136f8:	4620      	mov	r0, r4
 80136fa:	f001 fd57 	bl	80151ac <_calloc_r>
 80136fe:	69e3      	ldr	r3, [r4, #28]
 8013700:	60f0      	str	r0, [r6, #12]
 8013702:	68db      	ldr	r3, [r3, #12]
 8013704:	2b00      	cmp	r3, #0
 8013706:	d1e4      	bne.n	80136d2 <_Balloc+0x2e>
 8013708:	2000      	movs	r0, #0
 801370a:	bd70      	pop	{r4, r5, r6, pc}
 801370c:	6802      	ldr	r2, [r0, #0]
 801370e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013712:	2300      	movs	r3, #0
 8013714:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013718:	e7f7      	b.n	801370a <_Balloc+0x66>
 801371a:	bf00      	nop
 801371c:	08016fb4 	.word	0x08016fb4
 8013720:	08017034 	.word	0x08017034

08013724 <_Bfree>:
 8013724:	b570      	push	{r4, r5, r6, lr}
 8013726:	69c6      	ldr	r6, [r0, #28]
 8013728:	4605      	mov	r5, r0
 801372a:	460c      	mov	r4, r1
 801372c:	b976      	cbnz	r6, 801374c <_Bfree+0x28>
 801372e:	2010      	movs	r0, #16
 8013730:	f7ff ff02 	bl	8013538 <malloc>
 8013734:	4602      	mov	r2, r0
 8013736:	61e8      	str	r0, [r5, #28]
 8013738:	b920      	cbnz	r0, 8013744 <_Bfree+0x20>
 801373a:	218f      	movs	r1, #143	@ 0x8f
 801373c:	4b08      	ldr	r3, [pc, #32]	@ (8013760 <_Bfree+0x3c>)
 801373e:	4809      	ldr	r0, [pc, #36]	@ (8013764 <_Bfree+0x40>)
 8013740:	f001 fd16 	bl	8015170 <__assert_func>
 8013744:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013748:	6006      	str	r6, [r0, #0]
 801374a:	60c6      	str	r6, [r0, #12]
 801374c:	b13c      	cbz	r4, 801375e <_Bfree+0x3a>
 801374e:	69eb      	ldr	r3, [r5, #28]
 8013750:	6862      	ldr	r2, [r4, #4]
 8013752:	68db      	ldr	r3, [r3, #12]
 8013754:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013758:	6021      	str	r1, [r4, #0]
 801375a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801375e:	bd70      	pop	{r4, r5, r6, pc}
 8013760:	08016fb4 	.word	0x08016fb4
 8013764:	08017034 	.word	0x08017034

08013768 <__multadd>:
 8013768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801376c:	4607      	mov	r7, r0
 801376e:	460c      	mov	r4, r1
 8013770:	461e      	mov	r6, r3
 8013772:	2000      	movs	r0, #0
 8013774:	690d      	ldr	r5, [r1, #16]
 8013776:	f101 0c14 	add.w	ip, r1, #20
 801377a:	f8dc 3000 	ldr.w	r3, [ip]
 801377e:	3001      	adds	r0, #1
 8013780:	b299      	uxth	r1, r3
 8013782:	fb02 6101 	mla	r1, r2, r1, r6
 8013786:	0c1e      	lsrs	r6, r3, #16
 8013788:	0c0b      	lsrs	r3, r1, #16
 801378a:	fb02 3306 	mla	r3, r2, r6, r3
 801378e:	b289      	uxth	r1, r1
 8013790:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013794:	4285      	cmp	r5, r0
 8013796:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801379a:	f84c 1b04 	str.w	r1, [ip], #4
 801379e:	dcec      	bgt.n	801377a <__multadd+0x12>
 80137a0:	b30e      	cbz	r6, 80137e6 <__multadd+0x7e>
 80137a2:	68a3      	ldr	r3, [r4, #8]
 80137a4:	42ab      	cmp	r3, r5
 80137a6:	dc19      	bgt.n	80137dc <__multadd+0x74>
 80137a8:	6861      	ldr	r1, [r4, #4]
 80137aa:	4638      	mov	r0, r7
 80137ac:	3101      	adds	r1, #1
 80137ae:	f7ff ff79 	bl	80136a4 <_Balloc>
 80137b2:	4680      	mov	r8, r0
 80137b4:	b928      	cbnz	r0, 80137c2 <__multadd+0x5a>
 80137b6:	4602      	mov	r2, r0
 80137b8:	21ba      	movs	r1, #186	@ 0xba
 80137ba:	4b0c      	ldr	r3, [pc, #48]	@ (80137ec <__multadd+0x84>)
 80137bc:	480c      	ldr	r0, [pc, #48]	@ (80137f0 <__multadd+0x88>)
 80137be:	f001 fcd7 	bl	8015170 <__assert_func>
 80137c2:	6922      	ldr	r2, [r4, #16]
 80137c4:	f104 010c 	add.w	r1, r4, #12
 80137c8:	3202      	adds	r2, #2
 80137ca:	0092      	lsls	r2, r2, #2
 80137cc:	300c      	adds	r0, #12
 80137ce:	f7ff f808 	bl	80127e2 <memcpy>
 80137d2:	4621      	mov	r1, r4
 80137d4:	4638      	mov	r0, r7
 80137d6:	f7ff ffa5 	bl	8013724 <_Bfree>
 80137da:	4644      	mov	r4, r8
 80137dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80137e0:	3501      	adds	r5, #1
 80137e2:	615e      	str	r6, [r3, #20]
 80137e4:	6125      	str	r5, [r4, #16]
 80137e6:	4620      	mov	r0, r4
 80137e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137ec:	08017023 	.word	0x08017023
 80137f0:	08017034 	.word	0x08017034

080137f4 <__s2b>:
 80137f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137f8:	4615      	mov	r5, r2
 80137fa:	2209      	movs	r2, #9
 80137fc:	461f      	mov	r7, r3
 80137fe:	3308      	adds	r3, #8
 8013800:	460c      	mov	r4, r1
 8013802:	fb93 f3f2 	sdiv	r3, r3, r2
 8013806:	4606      	mov	r6, r0
 8013808:	2201      	movs	r2, #1
 801380a:	2100      	movs	r1, #0
 801380c:	429a      	cmp	r2, r3
 801380e:	db09      	blt.n	8013824 <__s2b+0x30>
 8013810:	4630      	mov	r0, r6
 8013812:	f7ff ff47 	bl	80136a4 <_Balloc>
 8013816:	b940      	cbnz	r0, 801382a <__s2b+0x36>
 8013818:	4602      	mov	r2, r0
 801381a:	21d3      	movs	r1, #211	@ 0xd3
 801381c:	4b18      	ldr	r3, [pc, #96]	@ (8013880 <__s2b+0x8c>)
 801381e:	4819      	ldr	r0, [pc, #100]	@ (8013884 <__s2b+0x90>)
 8013820:	f001 fca6 	bl	8015170 <__assert_func>
 8013824:	0052      	lsls	r2, r2, #1
 8013826:	3101      	adds	r1, #1
 8013828:	e7f0      	b.n	801380c <__s2b+0x18>
 801382a:	9b08      	ldr	r3, [sp, #32]
 801382c:	2d09      	cmp	r5, #9
 801382e:	6143      	str	r3, [r0, #20]
 8013830:	f04f 0301 	mov.w	r3, #1
 8013834:	6103      	str	r3, [r0, #16]
 8013836:	dd16      	ble.n	8013866 <__s2b+0x72>
 8013838:	f104 0909 	add.w	r9, r4, #9
 801383c:	46c8      	mov	r8, r9
 801383e:	442c      	add	r4, r5
 8013840:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013844:	4601      	mov	r1, r0
 8013846:	220a      	movs	r2, #10
 8013848:	4630      	mov	r0, r6
 801384a:	3b30      	subs	r3, #48	@ 0x30
 801384c:	f7ff ff8c 	bl	8013768 <__multadd>
 8013850:	45a0      	cmp	r8, r4
 8013852:	d1f5      	bne.n	8013840 <__s2b+0x4c>
 8013854:	f1a5 0408 	sub.w	r4, r5, #8
 8013858:	444c      	add	r4, r9
 801385a:	1b2d      	subs	r5, r5, r4
 801385c:	1963      	adds	r3, r4, r5
 801385e:	42bb      	cmp	r3, r7
 8013860:	db04      	blt.n	801386c <__s2b+0x78>
 8013862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013866:	2509      	movs	r5, #9
 8013868:	340a      	adds	r4, #10
 801386a:	e7f6      	b.n	801385a <__s2b+0x66>
 801386c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013870:	4601      	mov	r1, r0
 8013872:	220a      	movs	r2, #10
 8013874:	4630      	mov	r0, r6
 8013876:	3b30      	subs	r3, #48	@ 0x30
 8013878:	f7ff ff76 	bl	8013768 <__multadd>
 801387c:	e7ee      	b.n	801385c <__s2b+0x68>
 801387e:	bf00      	nop
 8013880:	08017023 	.word	0x08017023
 8013884:	08017034 	.word	0x08017034

08013888 <__hi0bits>:
 8013888:	4603      	mov	r3, r0
 801388a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801388e:	bf3a      	itte	cc
 8013890:	0403      	lslcc	r3, r0, #16
 8013892:	2010      	movcc	r0, #16
 8013894:	2000      	movcs	r0, #0
 8013896:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801389a:	bf3c      	itt	cc
 801389c:	021b      	lslcc	r3, r3, #8
 801389e:	3008      	addcc	r0, #8
 80138a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80138a4:	bf3c      	itt	cc
 80138a6:	011b      	lslcc	r3, r3, #4
 80138a8:	3004      	addcc	r0, #4
 80138aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80138ae:	bf3c      	itt	cc
 80138b0:	009b      	lslcc	r3, r3, #2
 80138b2:	3002      	addcc	r0, #2
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	db05      	blt.n	80138c4 <__hi0bits+0x3c>
 80138b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80138bc:	f100 0001 	add.w	r0, r0, #1
 80138c0:	bf08      	it	eq
 80138c2:	2020      	moveq	r0, #32
 80138c4:	4770      	bx	lr

080138c6 <__lo0bits>:
 80138c6:	6803      	ldr	r3, [r0, #0]
 80138c8:	4602      	mov	r2, r0
 80138ca:	f013 0007 	ands.w	r0, r3, #7
 80138ce:	d00b      	beq.n	80138e8 <__lo0bits+0x22>
 80138d0:	07d9      	lsls	r1, r3, #31
 80138d2:	d421      	bmi.n	8013918 <__lo0bits+0x52>
 80138d4:	0798      	lsls	r0, r3, #30
 80138d6:	bf49      	itett	mi
 80138d8:	085b      	lsrmi	r3, r3, #1
 80138da:	089b      	lsrpl	r3, r3, #2
 80138dc:	2001      	movmi	r0, #1
 80138de:	6013      	strmi	r3, [r2, #0]
 80138e0:	bf5c      	itt	pl
 80138e2:	2002      	movpl	r0, #2
 80138e4:	6013      	strpl	r3, [r2, #0]
 80138e6:	4770      	bx	lr
 80138e8:	b299      	uxth	r1, r3
 80138ea:	b909      	cbnz	r1, 80138f0 <__lo0bits+0x2a>
 80138ec:	2010      	movs	r0, #16
 80138ee:	0c1b      	lsrs	r3, r3, #16
 80138f0:	b2d9      	uxtb	r1, r3
 80138f2:	b909      	cbnz	r1, 80138f8 <__lo0bits+0x32>
 80138f4:	3008      	adds	r0, #8
 80138f6:	0a1b      	lsrs	r3, r3, #8
 80138f8:	0719      	lsls	r1, r3, #28
 80138fa:	bf04      	itt	eq
 80138fc:	091b      	lsreq	r3, r3, #4
 80138fe:	3004      	addeq	r0, #4
 8013900:	0799      	lsls	r1, r3, #30
 8013902:	bf04      	itt	eq
 8013904:	089b      	lsreq	r3, r3, #2
 8013906:	3002      	addeq	r0, #2
 8013908:	07d9      	lsls	r1, r3, #31
 801390a:	d403      	bmi.n	8013914 <__lo0bits+0x4e>
 801390c:	085b      	lsrs	r3, r3, #1
 801390e:	f100 0001 	add.w	r0, r0, #1
 8013912:	d003      	beq.n	801391c <__lo0bits+0x56>
 8013914:	6013      	str	r3, [r2, #0]
 8013916:	4770      	bx	lr
 8013918:	2000      	movs	r0, #0
 801391a:	4770      	bx	lr
 801391c:	2020      	movs	r0, #32
 801391e:	4770      	bx	lr

08013920 <__i2b>:
 8013920:	b510      	push	{r4, lr}
 8013922:	460c      	mov	r4, r1
 8013924:	2101      	movs	r1, #1
 8013926:	f7ff febd 	bl	80136a4 <_Balloc>
 801392a:	4602      	mov	r2, r0
 801392c:	b928      	cbnz	r0, 801393a <__i2b+0x1a>
 801392e:	f240 1145 	movw	r1, #325	@ 0x145
 8013932:	4b04      	ldr	r3, [pc, #16]	@ (8013944 <__i2b+0x24>)
 8013934:	4804      	ldr	r0, [pc, #16]	@ (8013948 <__i2b+0x28>)
 8013936:	f001 fc1b 	bl	8015170 <__assert_func>
 801393a:	2301      	movs	r3, #1
 801393c:	6144      	str	r4, [r0, #20]
 801393e:	6103      	str	r3, [r0, #16]
 8013940:	bd10      	pop	{r4, pc}
 8013942:	bf00      	nop
 8013944:	08017023 	.word	0x08017023
 8013948:	08017034 	.word	0x08017034

0801394c <__multiply>:
 801394c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013950:	4614      	mov	r4, r2
 8013952:	690a      	ldr	r2, [r1, #16]
 8013954:	6923      	ldr	r3, [r4, #16]
 8013956:	460f      	mov	r7, r1
 8013958:	429a      	cmp	r2, r3
 801395a:	bfa2      	ittt	ge
 801395c:	4623      	movge	r3, r4
 801395e:	460c      	movge	r4, r1
 8013960:	461f      	movge	r7, r3
 8013962:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8013966:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801396a:	68a3      	ldr	r3, [r4, #8]
 801396c:	6861      	ldr	r1, [r4, #4]
 801396e:	eb0a 0609 	add.w	r6, sl, r9
 8013972:	42b3      	cmp	r3, r6
 8013974:	b085      	sub	sp, #20
 8013976:	bfb8      	it	lt
 8013978:	3101      	addlt	r1, #1
 801397a:	f7ff fe93 	bl	80136a4 <_Balloc>
 801397e:	b930      	cbnz	r0, 801398e <__multiply+0x42>
 8013980:	4602      	mov	r2, r0
 8013982:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013986:	4b43      	ldr	r3, [pc, #268]	@ (8013a94 <__multiply+0x148>)
 8013988:	4843      	ldr	r0, [pc, #268]	@ (8013a98 <__multiply+0x14c>)
 801398a:	f001 fbf1 	bl	8015170 <__assert_func>
 801398e:	f100 0514 	add.w	r5, r0, #20
 8013992:	462b      	mov	r3, r5
 8013994:	2200      	movs	r2, #0
 8013996:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801399a:	4543      	cmp	r3, r8
 801399c:	d321      	bcc.n	80139e2 <__multiply+0x96>
 801399e:	f107 0114 	add.w	r1, r7, #20
 80139a2:	f104 0214 	add.w	r2, r4, #20
 80139a6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80139aa:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80139ae:	9302      	str	r3, [sp, #8]
 80139b0:	1b13      	subs	r3, r2, r4
 80139b2:	3b15      	subs	r3, #21
 80139b4:	f023 0303 	bic.w	r3, r3, #3
 80139b8:	3304      	adds	r3, #4
 80139ba:	f104 0715 	add.w	r7, r4, #21
 80139be:	42ba      	cmp	r2, r7
 80139c0:	bf38      	it	cc
 80139c2:	2304      	movcc	r3, #4
 80139c4:	9301      	str	r3, [sp, #4]
 80139c6:	9b02      	ldr	r3, [sp, #8]
 80139c8:	9103      	str	r1, [sp, #12]
 80139ca:	428b      	cmp	r3, r1
 80139cc:	d80c      	bhi.n	80139e8 <__multiply+0x9c>
 80139ce:	2e00      	cmp	r6, #0
 80139d0:	dd03      	ble.n	80139da <__multiply+0x8e>
 80139d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	d05a      	beq.n	8013a90 <__multiply+0x144>
 80139da:	6106      	str	r6, [r0, #16]
 80139dc:	b005      	add	sp, #20
 80139de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139e2:	f843 2b04 	str.w	r2, [r3], #4
 80139e6:	e7d8      	b.n	801399a <__multiply+0x4e>
 80139e8:	f8b1 a000 	ldrh.w	sl, [r1]
 80139ec:	f1ba 0f00 	cmp.w	sl, #0
 80139f0:	d023      	beq.n	8013a3a <__multiply+0xee>
 80139f2:	46a9      	mov	r9, r5
 80139f4:	f04f 0c00 	mov.w	ip, #0
 80139f8:	f104 0e14 	add.w	lr, r4, #20
 80139fc:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013a00:	f8d9 3000 	ldr.w	r3, [r9]
 8013a04:	fa1f fb87 	uxth.w	fp, r7
 8013a08:	b29b      	uxth	r3, r3
 8013a0a:	fb0a 330b 	mla	r3, sl, fp, r3
 8013a0e:	4463      	add	r3, ip
 8013a10:	f8d9 c000 	ldr.w	ip, [r9]
 8013a14:	0c3f      	lsrs	r7, r7, #16
 8013a16:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8013a1a:	fb0a c707 	mla	r7, sl, r7, ip
 8013a1e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013a22:	b29b      	uxth	r3, r3
 8013a24:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013a28:	4572      	cmp	r2, lr
 8013a2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013a2e:	f849 3b04 	str.w	r3, [r9], #4
 8013a32:	d8e3      	bhi.n	80139fc <__multiply+0xb0>
 8013a34:	9b01      	ldr	r3, [sp, #4]
 8013a36:	f845 c003 	str.w	ip, [r5, r3]
 8013a3a:	9b03      	ldr	r3, [sp, #12]
 8013a3c:	3104      	adds	r1, #4
 8013a3e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013a42:	f1b9 0f00 	cmp.w	r9, #0
 8013a46:	d021      	beq.n	8013a8c <__multiply+0x140>
 8013a48:	46ae      	mov	lr, r5
 8013a4a:	f04f 0a00 	mov.w	sl, #0
 8013a4e:	682b      	ldr	r3, [r5, #0]
 8013a50:	f104 0c14 	add.w	ip, r4, #20
 8013a54:	f8bc b000 	ldrh.w	fp, [ip]
 8013a58:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8013a5c:	b29b      	uxth	r3, r3
 8013a5e:	fb09 770b 	mla	r7, r9, fp, r7
 8013a62:	4457      	add	r7, sl
 8013a64:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013a68:	f84e 3b04 	str.w	r3, [lr], #4
 8013a6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013a70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013a74:	f8be 3000 	ldrh.w	r3, [lr]
 8013a78:	4562      	cmp	r2, ip
 8013a7a:	fb09 330a 	mla	r3, r9, sl, r3
 8013a7e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013a82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013a86:	d8e5      	bhi.n	8013a54 <__multiply+0x108>
 8013a88:	9f01      	ldr	r7, [sp, #4]
 8013a8a:	51eb      	str	r3, [r5, r7]
 8013a8c:	3504      	adds	r5, #4
 8013a8e:	e79a      	b.n	80139c6 <__multiply+0x7a>
 8013a90:	3e01      	subs	r6, #1
 8013a92:	e79c      	b.n	80139ce <__multiply+0x82>
 8013a94:	08017023 	.word	0x08017023
 8013a98:	08017034 	.word	0x08017034

08013a9c <__pow5mult>:
 8013a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013aa0:	4615      	mov	r5, r2
 8013aa2:	f012 0203 	ands.w	r2, r2, #3
 8013aa6:	4607      	mov	r7, r0
 8013aa8:	460e      	mov	r6, r1
 8013aaa:	d007      	beq.n	8013abc <__pow5mult+0x20>
 8013aac:	4c25      	ldr	r4, [pc, #148]	@ (8013b44 <__pow5mult+0xa8>)
 8013aae:	3a01      	subs	r2, #1
 8013ab0:	2300      	movs	r3, #0
 8013ab2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013ab6:	f7ff fe57 	bl	8013768 <__multadd>
 8013aba:	4606      	mov	r6, r0
 8013abc:	10ad      	asrs	r5, r5, #2
 8013abe:	d03d      	beq.n	8013b3c <__pow5mult+0xa0>
 8013ac0:	69fc      	ldr	r4, [r7, #28]
 8013ac2:	b97c      	cbnz	r4, 8013ae4 <__pow5mult+0x48>
 8013ac4:	2010      	movs	r0, #16
 8013ac6:	f7ff fd37 	bl	8013538 <malloc>
 8013aca:	4602      	mov	r2, r0
 8013acc:	61f8      	str	r0, [r7, #28]
 8013ace:	b928      	cbnz	r0, 8013adc <__pow5mult+0x40>
 8013ad0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013ad4:	4b1c      	ldr	r3, [pc, #112]	@ (8013b48 <__pow5mult+0xac>)
 8013ad6:	481d      	ldr	r0, [pc, #116]	@ (8013b4c <__pow5mult+0xb0>)
 8013ad8:	f001 fb4a 	bl	8015170 <__assert_func>
 8013adc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013ae0:	6004      	str	r4, [r0, #0]
 8013ae2:	60c4      	str	r4, [r0, #12]
 8013ae4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013ae8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013aec:	b94c      	cbnz	r4, 8013b02 <__pow5mult+0x66>
 8013aee:	f240 2171 	movw	r1, #625	@ 0x271
 8013af2:	4638      	mov	r0, r7
 8013af4:	f7ff ff14 	bl	8013920 <__i2b>
 8013af8:	2300      	movs	r3, #0
 8013afa:	4604      	mov	r4, r0
 8013afc:	f8c8 0008 	str.w	r0, [r8, #8]
 8013b00:	6003      	str	r3, [r0, #0]
 8013b02:	f04f 0900 	mov.w	r9, #0
 8013b06:	07eb      	lsls	r3, r5, #31
 8013b08:	d50a      	bpl.n	8013b20 <__pow5mult+0x84>
 8013b0a:	4631      	mov	r1, r6
 8013b0c:	4622      	mov	r2, r4
 8013b0e:	4638      	mov	r0, r7
 8013b10:	f7ff ff1c 	bl	801394c <__multiply>
 8013b14:	4680      	mov	r8, r0
 8013b16:	4631      	mov	r1, r6
 8013b18:	4638      	mov	r0, r7
 8013b1a:	f7ff fe03 	bl	8013724 <_Bfree>
 8013b1e:	4646      	mov	r6, r8
 8013b20:	106d      	asrs	r5, r5, #1
 8013b22:	d00b      	beq.n	8013b3c <__pow5mult+0xa0>
 8013b24:	6820      	ldr	r0, [r4, #0]
 8013b26:	b938      	cbnz	r0, 8013b38 <__pow5mult+0x9c>
 8013b28:	4622      	mov	r2, r4
 8013b2a:	4621      	mov	r1, r4
 8013b2c:	4638      	mov	r0, r7
 8013b2e:	f7ff ff0d 	bl	801394c <__multiply>
 8013b32:	6020      	str	r0, [r4, #0]
 8013b34:	f8c0 9000 	str.w	r9, [r0]
 8013b38:	4604      	mov	r4, r0
 8013b3a:	e7e4      	b.n	8013b06 <__pow5mult+0x6a>
 8013b3c:	4630      	mov	r0, r6
 8013b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b42:	bf00      	nop
 8013b44:	08017090 	.word	0x08017090
 8013b48:	08016fb4 	.word	0x08016fb4
 8013b4c:	08017034 	.word	0x08017034

08013b50 <__lshift>:
 8013b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b54:	460c      	mov	r4, r1
 8013b56:	4607      	mov	r7, r0
 8013b58:	4691      	mov	r9, r2
 8013b5a:	6923      	ldr	r3, [r4, #16]
 8013b5c:	6849      	ldr	r1, [r1, #4]
 8013b5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013b62:	68a3      	ldr	r3, [r4, #8]
 8013b64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013b68:	f108 0601 	add.w	r6, r8, #1
 8013b6c:	42b3      	cmp	r3, r6
 8013b6e:	db0b      	blt.n	8013b88 <__lshift+0x38>
 8013b70:	4638      	mov	r0, r7
 8013b72:	f7ff fd97 	bl	80136a4 <_Balloc>
 8013b76:	4605      	mov	r5, r0
 8013b78:	b948      	cbnz	r0, 8013b8e <__lshift+0x3e>
 8013b7a:	4602      	mov	r2, r0
 8013b7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013b80:	4b27      	ldr	r3, [pc, #156]	@ (8013c20 <__lshift+0xd0>)
 8013b82:	4828      	ldr	r0, [pc, #160]	@ (8013c24 <__lshift+0xd4>)
 8013b84:	f001 faf4 	bl	8015170 <__assert_func>
 8013b88:	3101      	adds	r1, #1
 8013b8a:	005b      	lsls	r3, r3, #1
 8013b8c:	e7ee      	b.n	8013b6c <__lshift+0x1c>
 8013b8e:	2300      	movs	r3, #0
 8013b90:	f100 0114 	add.w	r1, r0, #20
 8013b94:	f100 0210 	add.w	r2, r0, #16
 8013b98:	4618      	mov	r0, r3
 8013b9a:	4553      	cmp	r3, sl
 8013b9c:	db33      	blt.n	8013c06 <__lshift+0xb6>
 8013b9e:	6920      	ldr	r0, [r4, #16]
 8013ba0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013ba4:	f104 0314 	add.w	r3, r4, #20
 8013ba8:	f019 091f 	ands.w	r9, r9, #31
 8013bac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013bb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013bb4:	d02b      	beq.n	8013c0e <__lshift+0xbe>
 8013bb6:	468a      	mov	sl, r1
 8013bb8:	2200      	movs	r2, #0
 8013bba:	f1c9 0e20 	rsb	lr, r9, #32
 8013bbe:	6818      	ldr	r0, [r3, #0]
 8013bc0:	fa00 f009 	lsl.w	r0, r0, r9
 8013bc4:	4310      	orrs	r0, r2
 8013bc6:	f84a 0b04 	str.w	r0, [sl], #4
 8013bca:	f853 2b04 	ldr.w	r2, [r3], #4
 8013bce:	459c      	cmp	ip, r3
 8013bd0:	fa22 f20e 	lsr.w	r2, r2, lr
 8013bd4:	d8f3      	bhi.n	8013bbe <__lshift+0x6e>
 8013bd6:	ebac 0304 	sub.w	r3, ip, r4
 8013bda:	3b15      	subs	r3, #21
 8013bdc:	f023 0303 	bic.w	r3, r3, #3
 8013be0:	3304      	adds	r3, #4
 8013be2:	f104 0015 	add.w	r0, r4, #21
 8013be6:	4584      	cmp	ip, r0
 8013be8:	bf38      	it	cc
 8013bea:	2304      	movcc	r3, #4
 8013bec:	50ca      	str	r2, [r1, r3]
 8013bee:	b10a      	cbz	r2, 8013bf4 <__lshift+0xa4>
 8013bf0:	f108 0602 	add.w	r6, r8, #2
 8013bf4:	3e01      	subs	r6, #1
 8013bf6:	4638      	mov	r0, r7
 8013bf8:	4621      	mov	r1, r4
 8013bfa:	612e      	str	r6, [r5, #16]
 8013bfc:	f7ff fd92 	bl	8013724 <_Bfree>
 8013c00:	4628      	mov	r0, r5
 8013c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c06:	f842 0f04 	str.w	r0, [r2, #4]!
 8013c0a:	3301      	adds	r3, #1
 8013c0c:	e7c5      	b.n	8013b9a <__lshift+0x4a>
 8013c0e:	3904      	subs	r1, #4
 8013c10:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c14:	459c      	cmp	ip, r3
 8013c16:	f841 2f04 	str.w	r2, [r1, #4]!
 8013c1a:	d8f9      	bhi.n	8013c10 <__lshift+0xc0>
 8013c1c:	e7ea      	b.n	8013bf4 <__lshift+0xa4>
 8013c1e:	bf00      	nop
 8013c20:	08017023 	.word	0x08017023
 8013c24:	08017034 	.word	0x08017034

08013c28 <__mcmp>:
 8013c28:	4603      	mov	r3, r0
 8013c2a:	690a      	ldr	r2, [r1, #16]
 8013c2c:	6900      	ldr	r0, [r0, #16]
 8013c2e:	b530      	push	{r4, r5, lr}
 8013c30:	1a80      	subs	r0, r0, r2
 8013c32:	d10e      	bne.n	8013c52 <__mcmp+0x2a>
 8013c34:	3314      	adds	r3, #20
 8013c36:	3114      	adds	r1, #20
 8013c38:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013c3c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013c40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013c44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013c48:	4295      	cmp	r5, r2
 8013c4a:	d003      	beq.n	8013c54 <__mcmp+0x2c>
 8013c4c:	d205      	bcs.n	8013c5a <__mcmp+0x32>
 8013c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8013c52:	bd30      	pop	{r4, r5, pc}
 8013c54:	42a3      	cmp	r3, r4
 8013c56:	d3f3      	bcc.n	8013c40 <__mcmp+0x18>
 8013c58:	e7fb      	b.n	8013c52 <__mcmp+0x2a>
 8013c5a:	2001      	movs	r0, #1
 8013c5c:	e7f9      	b.n	8013c52 <__mcmp+0x2a>
	...

08013c60 <__mdiff>:
 8013c60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c64:	4689      	mov	r9, r1
 8013c66:	4606      	mov	r6, r0
 8013c68:	4611      	mov	r1, r2
 8013c6a:	4648      	mov	r0, r9
 8013c6c:	4614      	mov	r4, r2
 8013c6e:	f7ff ffdb 	bl	8013c28 <__mcmp>
 8013c72:	1e05      	subs	r5, r0, #0
 8013c74:	d112      	bne.n	8013c9c <__mdiff+0x3c>
 8013c76:	4629      	mov	r1, r5
 8013c78:	4630      	mov	r0, r6
 8013c7a:	f7ff fd13 	bl	80136a4 <_Balloc>
 8013c7e:	4602      	mov	r2, r0
 8013c80:	b928      	cbnz	r0, 8013c8e <__mdiff+0x2e>
 8013c82:	f240 2137 	movw	r1, #567	@ 0x237
 8013c86:	4b3e      	ldr	r3, [pc, #248]	@ (8013d80 <__mdiff+0x120>)
 8013c88:	483e      	ldr	r0, [pc, #248]	@ (8013d84 <__mdiff+0x124>)
 8013c8a:	f001 fa71 	bl	8015170 <__assert_func>
 8013c8e:	2301      	movs	r3, #1
 8013c90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013c94:	4610      	mov	r0, r2
 8013c96:	b003      	add	sp, #12
 8013c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c9c:	bfbc      	itt	lt
 8013c9e:	464b      	movlt	r3, r9
 8013ca0:	46a1      	movlt	r9, r4
 8013ca2:	4630      	mov	r0, r6
 8013ca4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013ca8:	bfba      	itte	lt
 8013caa:	461c      	movlt	r4, r3
 8013cac:	2501      	movlt	r5, #1
 8013cae:	2500      	movge	r5, #0
 8013cb0:	f7ff fcf8 	bl	80136a4 <_Balloc>
 8013cb4:	4602      	mov	r2, r0
 8013cb6:	b918      	cbnz	r0, 8013cc0 <__mdiff+0x60>
 8013cb8:	f240 2145 	movw	r1, #581	@ 0x245
 8013cbc:	4b30      	ldr	r3, [pc, #192]	@ (8013d80 <__mdiff+0x120>)
 8013cbe:	e7e3      	b.n	8013c88 <__mdiff+0x28>
 8013cc0:	f100 0b14 	add.w	fp, r0, #20
 8013cc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013cc8:	f109 0310 	add.w	r3, r9, #16
 8013ccc:	60c5      	str	r5, [r0, #12]
 8013cce:	f04f 0c00 	mov.w	ip, #0
 8013cd2:	f109 0514 	add.w	r5, r9, #20
 8013cd6:	46d9      	mov	r9, fp
 8013cd8:	6926      	ldr	r6, [r4, #16]
 8013cda:	f104 0e14 	add.w	lr, r4, #20
 8013cde:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013ce2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013ce6:	9301      	str	r3, [sp, #4]
 8013ce8:	9b01      	ldr	r3, [sp, #4]
 8013cea:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013cee:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013cf2:	b281      	uxth	r1, r0
 8013cf4:	9301      	str	r3, [sp, #4]
 8013cf6:	fa1f f38a 	uxth.w	r3, sl
 8013cfa:	1a5b      	subs	r3, r3, r1
 8013cfc:	0c00      	lsrs	r0, r0, #16
 8013cfe:	4463      	add	r3, ip
 8013d00:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013d04:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013d08:	b29b      	uxth	r3, r3
 8013d0a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013d0e:	4576      	cmp	r6, lr
 8013d10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013d14:	f849 3b04 	str.w	r3, [r9], #4
 8013d18:	d8e6      	bhi.n	8013ce8 <__mdiff+0x88>
 8013d1a:	1b33      	subs	r3, r6, r4
 8013d1c:	3b15      	subs	r3, #21
 8013d1e:	f023 0303 	bic.w	r3, r3, #3
 8013d22:	3415      	adds	r4, #21
 8013d24:	3304      	adds	r3, #4
 8013d26:	42a6      	cmp	r6, r4
 8013d28:	bf38      	it	cc
 8013d2a:	2304      	movcc	r3, #4
 8013d2c:	441d      	add	r5, r3
 8013d2e:	445b      	add	r3, fp
 8013d30:	461e      	mov	r6, r3
 8013d32:	462c      	mov	r4, r5
 8013d34:	4544      	cmp	r4, r8
 8013d36:	d30e      	bcc.n	8013d56 <__mdiff+0xf6>
 8013d38:	f108 0103 	add.w	r1, r8, #3
 8013d3c:	1b49      	subs	r1, r1, r5
 8013d3e:	f021 0103 	bic.w	r1, r1, #3
 8013d42:	3d03      	subs	r5, #3
 8013d44:	45a8      	cmp	r8, r5
 8013d46:	bf38      	it	cc
 8013d48:	2100      	movcc	r1, #0
 8013d4a:	440b      	add	r3, r1
 8013d4c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013d50:	b199      	cbz	r1, 8013d7a <__mdiff+0x11a>
 8013d52:	6117      	str	r7, [r2, #16]
 8013d54:	e79e      	b.n	8013c94 <__mdiff+0x34>
 8013d56:	46e6      	mov	lr, ip
 8013d58:	f854 1b04 	ldr.w	r1, [r4], #4
 8013d5c:	fa1f fc81 	uxth.w	ip, r1
 8013d60:	44f4      	add	ip, lr
 8013d62:	0c08      	lsrs	r0, r1, #16
 8013d64:	4471      	add	r1, lr
 8013d66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013d6a:	b289      	uxth	r1, r1
 8013d6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013d70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013d74:	f846 1b04 	str.w	r1, [r6], #4
 8013d78:	e7dc      	b.n	8013d34 <__mdiff+0xd4>
 8013d7a:	3f01      	subs	r7, #1
 8013d7c:	e7e6      	b.n	8013d4c <__mdiff+0xec>
 8013d7e:	bf00      	nop
 8013d80:	08017023 	.word	0x08017023
 8013d84:	08017034 	.word	0x08017034

08013d88 <__ulp>:
 8013d88:	4b0e      	ldr	r3, [pc, #56]	@ (8013dc4 <__ulp+0x3c>)
 8013d8a:	400b      	ands	r3, r1
 8013d8c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	dc08      	bgt.n	8013da6 <__ulp+0x1e>
 8013d94:	425b      	negs	r3, r3
 8013d96:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8013d9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013d9e:	da04      	bge.n	8013daa <__ulp+0x22>
 8013da0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013da4:	4113      	asrs	r3, r2
 8013da6:	2200      	movs	r2, #0
 8013da8:	e008      	b.n	8013dbc <__ulp+0x34>
 8013daa:	f1a2 0314 	sub.w	r3, r2, #20
 8013dae:	2b1e      	cmp	r3, #30
 8013db0:	bfd6      	itet	le
 8013db2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8013db6:	2201      	movgt	r2, #1
 8013db8:	40da      	lsrle	r2, r3
 8013dba:	2300      	movs	r3, #0
 8013dbc:	4619      	mov	r1, r3
 8013dbe:	4610      	mov	r0, r2
 8013dc0:	4770      	bx	lr
 8013dc2:	bf00      	nop
 8013dc4:	7ff00000 	.word	0x7ff00000

08013dc8 <__b2d>:
 8013dc8:	6902      	ldr	r2, [r0, #16]
 8013dca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dcc:	f100 0614 	add.w	r6, r0, #20
 8013dd0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8013dd4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8013dd8:	4f1e      	ldr	r7, [pc, #120]	@ (8013e54 <__b2d+0x8c>)
 8013dda:	4620      	mov	r0, r4
 8013ddc:	f7ff fd54 	bl	8013888 <__hi0bits>
 8013de0:	4603      	mov	r3, r0
 8013de2:	f1c0 0020 	rsb	r0, r0, #32
 8013de6:	2b0a      	cmp	r3, #10
 8013de8:	f1a2 0504 	sub.w	r5, r2, #4
 8013dec:	6008      	str	r0, [r1, #0]
 8013dee:	dc12      	bgt.n	8013e16 <__b2d+0x4e>
 8013df0:	42ae      	cmp	r6, r5
 8013df2:	bf2c      	ite	cs
 8013df4:	2200      	movcs	r2, #0
 8013df6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8013dfa:	f1c3 0c0b 	rsb	ip, r3, #11
 8013dfe:	3315      	adds	r3, #21
 8013e00:	fa24 fe0c 	lsr.w	lr, r4, ip
 8013e04:	fa04 f303 	lsl.w	r3, r4, r3
 8013e08:	fa22 f20c 	lsr.w	r2, r2, ip
 8013e0c:	ea4e 0107 	orr.w	r1, lr, r7
 8013e10:	431a      	orrs	r2, r3
 8013e12:	4610      	mov	r0, r2
 8013e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013e16:	42ae      	cmp	r6, r5
 8013e18:	bf36      	itet	cc
 8013e1a:	f1a2 0508 	subcc.w	r5, r2, #8
 8013e1e:	2200      	movcs	r2, #0
 8013e20:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8013e24:	3b0b      	subs	r3, #11
 8013e26:	d012      	beq.n	8013e4e <__b2d+0x86>
 8013e28:	f1c3 0720 	rsb	r7, r3, #32
 8013e2c:	fa22 f107 	lsr.w	r1, r2, r7
 8013e30:	409c      	lsls	r4, r3
 8013e32:	430c      	orrs	r4, r1
 8013e34:	42b5      	cmp	r5, r6
 8013e36:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8013e3a:	bf94      	ite	ls
 8013e3c:	2400      	movls	r4, #0
 8013e3e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8013e42:	409a      	lsls	r2, r3
 8013e44:	40fc      	lsrs	r4, r7
 8013e46:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8013e4a:	4322      	orrs	r2, r4
 8013e4c:	e7e1      	b.n	8013e12 <__b2d+0x4a>
 8013e4e:	ea44 0107 	orr.w	r1, r4, r7
 8013e52:	e7de      	b.n	8013e12 <__b2d+0x4a>
 8013e54:	3ff00000 	.word	0x3ff00000

08013e58 <__d2b>:
 8013e58:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8013e5c:	2101      	movs	r1, #1
 8013e5e:	4690      	mov	r8, r2
 8013e60:	4699      	mov	r9, r3
 8013e62:	9e08      	ldr	r6, [sp, #32]
 8013e64:	f7ff fc1e 	bl	80136a4 <_Balloc>
 8013e68:	4604      	mov	r4, r0
 8013e6a:	b930      	cbnz	r0, 8013e7a <__d2b+0x22>
 8013e6c:	4602      	mov	r2, r0
 8013e6e:	f240 310f 	movw	r1, #783	@ 0x30f
 8013e72:	4b23      	ldr	r3, [pc, #140]	@ (8013f00 <__d2b+0xa8>)
 8013e74:	4823      	ldr	r0, [pc, #140]	@ (8013f04 <__d2b+0xac>)
 8013e76:	f001 f97b 	bl	8015170 <__assert_func>
 8013e7a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013e7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013e82:	b10d      	cbz	r5, 8013e88 <__d2b+0x30>
 8013e84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013e88:	9301      	str	r3, [sp, #4]
 8013e8a:	f1b8 0300 	subs.w	r3, r8, #0
 8013e8e:	d024      	beq.n	8013eda <__d2b+0x82>
 8013e90:	4668      	mov	r0, sp
 8013e92:	9300      	str	r3, [sp, #0]
 8013e94:	f7ff fd17 	bl	80138c6 <__lo0bits>
 8013e98:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013e9c:	b1d8      	cbz	r0, 8013ed6 <__d2b+0x7e>
 8013e9e:	f1c0 0320 	rsb	r3, r0, #32
 8013ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8013ea6:	430b      	orrs	r3, r1
 8013ea8:	40c2      	lsrs	r2, r0
 8013eaa:	6163      	str	r3, [r4, #20]
 8013eac:	9201      	str	r2, [sp, #4]
 8013eae:	9b01      	ldr	r3, [sp, #4]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	bf0c      	ite	eq
 8013eb4:	2201      	moveq	r2, #1
 8013eb6:	2202      	movne	r2, #2
 8013eb8:	61a3      	str	r3, [r4, #24]
 8013eba:	6122      	str	r2, [r4, #16]
 8013ebc:	b1ad      	cbz	r5, 8013eea <__d2b+0x92>
 8013ebe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013ec2:	4405      	add	r5, r0
 8013ec4:	6035      	str	r5, [r6, #0]
 8013ec6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013eca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ecc:	6018      	str	r0, [r3, #0]
 8013ece:	4620      	mov	r0, r4
 8013ed0:	b002      	add	sp, #8
 8013ed2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8013ed6:	6161      	str	r1, [r4, #20]
 8013ed8:	e7e9      	b.n	8013eae <__d2b+0x56>
 8013eda:	a801      	add	r0, sp, #4
 8013edc:	f7ff fcf3 	bl	80138c6 <__lo0bits>
 8013ee0:	9b01      	ldr	r3, [sp, #4]
 8013ee2:	2201      	movs	r2, #1
 8013ee4:	6163      	str	r3, [r4, #20]
 8013ee6:	3020      	adds	r0, #32
 8013ee8:	e7e7      	b.n	8013eba <__d2b+0x62>
 8013eea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013eee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013ef2:	6030      	str	r0, [r6, #0]
 8013ef4:	6918      	ldr	r0, [r3, #16]
 8013ef6:	f7ff fcc7 	bl	8013888 <__hi0bits>
 8013efa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013efe:	e7e4      	b.n	8013eca <__d2b+0x72>
 8013f00:	08017023 	.word	0x08017023
 8013f04:	08017034 	.word	0x08017034

08013f08 <__ratio>:
 8013f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f0c:	b085      	sub	sp, #20
 8013f0e:	e9cd 1000 	strd	r1, r0, [sp]
 8013f12:	a902      	add	r1, sp, #8
 8013f14:	f7ff ff58 	bl	8013dc8 <__b2d>
 8013f18:	468b      	mov	fp, r1
 8013f1a:	4606      	mov	r6, r0
 8013f1c:	460f      	mov	r7, r1
 8013f1e:	9800      	ldr	r0, [sp, #0]
 8013f20:	a903      	add	r1, sp, #12
 8013f22:	f7ff ff51 	bl	8013dc8 <__b2d>
 8013f26:	460d      	mov	r5, r1
 8013f28:	9b01      	ldr	r3, [sp, #4]
 8013f2a:	4689      	mov	r9, r1
 8013f2c:	6919      	ldr	r1, [r3, #16]
 8013f2e:	9b00      	ldr	r3, [sp, #0]
 8013f30:	4604      	mov	r4, r0
 8013f32:	691b      	ldr	r3, [r3, #16]
 8013f34:	4630      	mov	r0, r6
 8013f36:	1ac9      	subs	r1, r1, r3
 8013f38:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8013f3c:	1a9b      	subs	r3, r3, r2
 8013f3e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	bfcd      	iteet	gt
 8013f46:	463a      	movgt	r2, r7
 8013f48:	462a      	movle	r2, r5
 8013f4a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013f4e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8013f52:	bfd8      	it	le
 8013f54:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8013f58:	464b      	mov	r3, r9
 8013f5a:	4622      	mov	r2, r4
 8013f5c:	4659      	mov	r1, fp
 8013f5e:	f7ec fc55 	bl	800080c <__aeabi_ddiv>
 8013f62:	b005      	add	sp, #20
 8013f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013f68 <__copybits>:
 8013f68:	3901      	subs	r1, #1
 8013f6a:	b570      	push	{r4, r5, r6, lr}
 8013f6c:	1149      	asrs	r1, r1, #5
 8013f6e:	6914      	ldr	r4, [r2, #16]
 8013f70:	3101      	adds	r1, #1
 8013f72:	f102 0314 	add.w	r3, r2, #20
 8013f76:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013f7a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013f7e:	1f05      	subs	r5, r0, #4
 8013f80:	42a3      	cmp	r3, r4
 8013f82:	d30c      	bcc.n	8013f9e <__copybits+0x36>
 8013f84:	1aa3      	subs	r3, r4, r2
 8013f86:	3b11      	subs	r3, #17
 8013f88:	f023 0303 	bic.w	r3, r3, #3
 8013f8c:	3211      	adds	r2, #17
 8013f8e:	42a2      	cmp	r2, r4
 8013f90:	bf88      	it	hi
 8013f92:	2300      	movhi	r3, #0
 8013f94:	4418      	add	r0, r3
 8013f96:	2300      	movs	r3, #0
 8013f98:	4288      	cmp	r0, r1
 8013f9a:	d305      	bcc.n	8013fa8 <__copybits+0x40>
 8013f9c:	bd70      	pop	{r4, r5, r6, pc}
 8013f9e:	f853 6b04 	ldr.w	r6, [r3], #4
 8013fa2:	f845 6f04 	str.w	r6, [r5, #4]!
 8013fa6:	e7eb      	b.n	8013f80 <__copybits+0x18>
 8013fa8:	f840 3b04 	str.w	r3, [r0], #4
 8013fac:	e7f4      	b.n	8013f98 <__copybits+0x30>

08013fae <__any_on>:
 8013fae:	f100 0214 	add.w	r2, r0, #20
 8013fb2:	6900      	ldr	r0, [r0, #16]
 8013fb4:	114b      	asrs	r3, r1, #5
 8013fb6:	4298      	cmp	r0, r3
 8013fb8:	b510      	push	{r4, lr}
 8013fba:	db11      	blt.n	8013fe0 <__any_on+0x32>
 8013fbc:	dd0a      	ble.n	8013fd4 <__any_on+0x26>
 8013fbe:	f011 011f 	ands.w	r1, r1, #31
 8013fc2:	d007      	beq.n	8013fd4 <__any_on+0x26>
 8013fc4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013fc8:	fa24 f001 	lsr.w	r0, r4, r1
 8013fcc:	fa00 f101 	lsl.w	r1, r0, r1
 8013fd0:	428c      	cmp	r4, r1
 8013fd2:	d10b      	bne.n	8013fec <__any_on+0x3e>
 8013fd4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013fd8:	4293      	cmp	r3, r2
 8013fda:	d803      	bhi.n	8013fe4 <__any_on+0x36>
 8013fdc:	2000      	movs	r0, #0
 8013fde:	bd10      	pop	{r4, pc}
 8013fe0:	4603      	mov	r3, r0
 8013fe2:	e7f7      	b.n	8013fd4 <__any_on+0x26>
 8013fe4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013fe8:	2900      	cmp	r1, #0
 8013fea:	d0f5      	beq.n	8013fd8 <__any_on+0x2a>
 8013fec:	2001      	movs	r0, #1
 8013fee:	e7f6      	b.n	8013fde <__any_on+0x30>

08013ff0 <sulp>:
 8013ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ff4:	460f      	mov	r7, r1
 8013ff6:	4690      	mov	r8, r2
 8013ff8:	f7ff fec6 	bl	8013d88 <__ulp>
 8013ffc:	4604      	mov	r4, r0
 8013ffe:	460d      	mov	r5, r1
 8014000:	f1b8 0f00 	cmp.w	r8, #0
 8014004:	d011      	beq.n	801402a <sulp+0x3a>
 8014006:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801400a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801400e:	2b00      	cmp	r3, #0
 8014010:	dd0b      	ble.n	801402a <sulp+0x3a>
 8014012:	2400      	movs	r4, #0
 8014014:	051b      	lsls	r3, r3, #20
 8014016:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801401a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801401e:	4622      	mov	r2, r4
 8014020:	462b      	mov	r3, r5
 8014022:	f7ec fac9 	bl	80005b8 <__aeabi_dmul>
 8014026:	4604      	mov	r4, r0
 8014028:	460d      	mov	r5, r1
 801402a:	4620      	mov	r0, r4
 801402c:	4629      	mov	r1, r5
 801402e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014032:	0000      	movs	r0, r0
 8014034:	0000      	movs	r0, r0
	...

08014038 <_strtod_l>:
 8014038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801403c:	b09f      	sub	sp, #124	@ 0x7c
 801403e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8014040:	2200      	movs	r2, #0
 8014042:	460c      	mov	r4, r1
 8014044:	921a      	str	r2, [sp, #104]	@ 0x68
 8014046:	f04f 0a00 	mov.w	sl, #0
 801404a:	f04f 0b00 	mov.w	fp, #0
 801404e:	460a      	mov	r2, r1
 8014050:	9005      	str	r0, [sp, #20]
 8014052:	9219      	str	r2, [sp, #100]	@ 0x64
 8014054:	7811      	ldrb	r1, [r2, #0]
 8014056:	292b      	cmp	r1, #43	@ 0x2b
 8014058:	d048      	beq.n	80140ec <_strtod_l+0xb4>
 801405a:	d836      	bhi.n	80140ca <_strtod_l+0x92>
 801405c:	290d      	cmp	r1, #13
 801405e:	d830      	bhi.n	80140c2 <_strtod_l+0x8a>
 8014060:	2908      	cmp	r1, #8
 8014062:	d830      	bhi.n	80140c6 <_strtod_l+0x8e>
 8014064:	2900      	cmp	r1, #0
 8014066:	d039      	beq.n	80140dc <_strtod_l+0xa4>
 8014068:	2200      	movs	r2, #0
 801406a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801406c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801406e:	782a      	ldrb	r2, [r5, #0]
 8014070:	2a30      	cmp	r2, #48	@ 0x30
 8014072:	f040 80b1 	bne.w	80141d8 <_strtod_l+0x1a0>
 8014076:	786a      	ldrb	r2, [r5, #1]
 8014078:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801407c:	2a58      	cmp	r2, #88	@ 0x58
 801407e:	d16c      	bne.n	801415a <_strtod_l+0x122>
 8014080:	9302      	str	r3, [sp, #8]
 8014082:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014084:	4a8e      	ldr	r2, [pc, #568]	@ (80142c0 <_strtod_l+0x288>)
 8014086:	9301      	str	r3, [sp, #4]
 8014088:	ab1a      	add	r3, sp, #104	@ 0x68
 801408a:	9300      	str	r3, [sp, #0]
 801408c:	9805      	ldr	r0, [sp, #20]
 801408e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8014090:	a919      	add	r1, sp, #100	@ 0x64
 8014092:	f001 f907 	bl	80152a4 <__gethex>
 8014096:	f010 060f 	ands.w	r6, r0, #15
 801409a:	4604      	mov	r4, r0
 801409c:	d005      	beq.n	80140aa <_strtod_l+0x72>
 801409e:	2e06      	cmp	r6, #6
 80140a0:	d126      	bne.n	80140f0 <_strtod_l+0xb8>
 80140a2:	2300      	movs	r3, #0
 80140a4:	3501      	adds	r5, #1
 80140a6:	9519      	str	r5, [sp, #100]	@ 0x64
 80140a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80140aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	f040 8584 	bne.w	8014bba <_strtod_l+0xb82>
 80140b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80140b4:	b1bb      	cbz	r3, 80140e6 <_strtod_l+0xae>
 80140b6:	4650      	mov	r0, sl
 80140b8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80140bc:	b01f      	add	sp, #124	@ 0x7c
 80140be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140c2:	2920      	cmp	r1, #32
 80140c4:	d1d0      	bne.n	8014068 <_strtod_l+0x30>
 80140c6:	3201      	adds	r2, #1
 80140c8:	e7c3      	b.n	8014052 <_strtod_l+0x1a>
 80140ca:	292d      	cmp	r1, #45	@ 0x2d
 80140cc:	d1cc      	bne.n	8014068 <_strtod_l+0x30>
 80140ce:	2101      	movs	r1, #1
 80140d0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80140d2:	1c51      	adds	r1, r2, #1
 80140d4:	9119      	str	r1, [sp, #100]	@ 0x64
 80140d6:	7852      	ldrb	r2, [r2, #1]
 80140d8:	2a00      	cmp	r2, #0
 80140da:	d1c7      	bne.n	801406c <_strtod_l+0x34>
 80140dc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80140de:	9419      	str	r4, [sp, #100]	@ 0x64
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	f040 8568 	bne.w	8014bb6 <_strtod_l+0xb7e>
 80140e6:	4650      	mov	r0, sl
 80140e8:	4659      	mov	r1, fp
 80140ea:	e7e7      	b.n	80140bc <_strtod_l+0x84>
 80140ec:	2100      	movs	r1, #0
 80140ee:	e7ef      	b.n	80140d0 <_strtod_l+0x98>
 80140f0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80140f2:	b13a      	cbz	r2, 8014104 <_strtod_l+0xcc>
 80140f4:	2135      	movs	r1, #53	@ 0x35
 80140f6:	a81c      	add	r0, sp, #112	@ 0x70
 80140f8:	f7ff ff36 	bl	8013f68 <__copybits>
 80140fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80140fe:	9805      	ldr	r0, [sp, #20]
 8014100:	f7ff fb10 	bl	8013724 <_Bfree>
 8014104:	3e01      	subs	r6, #1
 8014106:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8014108:	2e04      	cmp	r6, #4
 801410a:	d806      	bhi.n	801411a <_strtod_l+0xe2>
 801410c:	e8df f006 	tbb	[pc, r6]
 8014110:	201d0314 	.word	0x201d0314
 8014114:	14          	.byte	0x14
 8014115:	00          	.byte	0x00
 8014116:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801411a:	05e1      	lsls	r1, r4, #23
 801411c:	bf48      	it	mi
 801411e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8014122:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014126:	0d1b      	lsrs	r3, r3, #20
 8014128:	051b      	lsls	r3, r3, #20
 801412a:	2b00      	cmp	r3, #0
 801412c:	d1bd      	bne.n	80140aa <_strtod_l+0x72>
 801412e:	f7fe fb1d 	bl	801276c <__errno>
 8014132:	2322      	movs	r3, #34	@ 0x22
 8014134:	6003      	str	r3, [r0, #0]
 8014136:	e7b8      	b.n	80140aa <_strtod_l+0x72>
 8014138:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801413c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8014140:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8014144:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8014148:	e7e7      	b.n	801411a <_strtod_l+0xe2>
 801414a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 80142c4 <_strtod_l+0x28c>
 801414e:	e7e4      	b.n	801411a <_strtod_l+0xe2>
 8014150:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8014154:	f04f 3aff 	mov.w	sl, #4294967295
 8014158:	e7df      	b.n	801411a <_strtod_l+0xe2>
 801415a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801415c:	1c5a      	adds	r2, r3, #1
 801415e:	9219      	str	r2, [sp, #100]	@ 0x64
 8014160:	785b      	ldrb	r3, [r3, #1]
 8014162:	2b30      	cmp	r3, #48	@ 0x30
 8014164:	d0f9      	beq.n	801415a <_strtod_l+0x122>
 8014166:	2b00      	cmp	r3, #0
 8014168:	d09f      	beq.n	80140aa <_strtod_l+0x72>
 801416a:	2301      	movs	r3, #1
 801416c:	9309      	str	r3, [sp, #36]	@ 0x24
 801416e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014170:	220a      	movs	r2, #10
 8014172:	930c      	str	r3, [sp, #48]	@ 0x30
 8014174:	2300      	movs	r3, #0
 8014176:	461f      	mov	r7, r3
 8014178:	9308      	str	r3, [sp, #32]
 801417a:	930a      	str	r3, [sp, #40]	@ 0x28
 801417c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801417e:	7805      	ldrb	r5, [r0, #0]
 8014180:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8014184:	b2d9      	uxtb	r1, r3
 8014186:	2909      	cmp	r1, #9
 8014188:	d928      	bls.n	80141dc <_strtod_l+0x1a4>
 801418a:	2201      	movs	r2, #1
 801418c:	494e      	ldr	r1, [pc, #312]	@ (80142c8 <_strtod_l+0x290>)
 801418e:	f000 ffc7 	bl	8015120 <strncmp>
 8014192:	2800      	cmp	r0, #0
 8014194:	d032      	beq.n	80141fc <_strtod_l+0x1c4>
 8014196:	2000      	movs	r0, #0
 8014198:	462a      	mov	r2, r5
 801419a:	4681      	mov	r9, r0
 801419c:	463d      	mov	r5, r7
 801419e:	4603      	mov	r3, r0
 80141a0:	2a65      	cmp	r2, #101	@ 0x65
 80141a2:	d001      	beq.n	80141a8 <_strtod_l+0x170>
 80141a4:	2a45      	cmp	r2, #69	@ 0x45
 80141a6:	d114      	bne.n	80141d2 <_strtod_l+0x19a>
 80141a8:	b91d      	cbnz	r5, 80141b2 <_strtod_l+0x17a>
 80141aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80141ac:	4302      	orrs	r2, r0
 80141ae:	d095      	beq.n	80140dc <_strtod_l+0xa4>
 80141b0:	2500      	movs	r5, #0
 80141b2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80141b4:	1c62      	adds	r2, r4, #1
 80141b6:	9219      	str	r2, [sp, #100]	@ 0x64
 80141b8:	7862      	ldrb	r2, [r4, #1]
 80141ba:	2a2b      	cmp	r2, #43	@ 0x2b
 80141bc:	d077      	beq.n	80142ae <_strtod_l+0x276>
 80141be:	2a2d      	cmp	r2, #45	@ 0x2d
 80141c0:	d07b      	beq.n	80142ba <_strtod_l+0x282>
 80141c2:	f04f 0c00 	mov.w	ip, #0
 80141c6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80141ca:	2909      	cmp	r1, #9
 80141cc:	f240 8082 	bls.w	80142d4 <_strtod_l+0x29c>
 80141d0:	9419      	str	r4, [sp, #100]	@ 0x64
 80141d2:	f04f 0800 	mov.w	r8, #0
 80141d6:	e0a2      	b.n	801431e <_strtod_l+0x2e6>
 80141d8:	2300      	movs	r3, #0
 80141da:	e7c7      	b.n	801416c <_strtod_l+0x134>
 80141dc:	2f08      	cmp	r7, #8
 80141de:	bfd5      	itete	le
 80141e0:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80141e2:	9908      	ldrgt	r1, [sp, #32]
 80141e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80141e8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80141ec:	f100 0001 	add.w	r0, r0, #1
 80141f0:	bfd4      	ite	le
 80141f2:	930a      	strle	r3, [sp, #40]	@ 0x28
 80141f4:	9308      	strgt	r3, [sp, #32]
 80141f6:	3701      	adds	r7, #1
 80141f8:	9019      	str	r0, [sp, #100]	@ 0x64
 80141fa:	e7bf      	b.n	801417c <_strtod_l+0x144>
 80141fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80141fe:	1c5a      	adds	r2, r3, #1
 8014200:	9219      	str	r2, [sp, #100]	@ 0x64
 8014202:	785a      	ldrb	r2, [r3, #1]
 8014204:	b37f      	cbz	r7, 8014266 <_strtod_l+0x22e>
 8014206:	4681      	mov	r9, r0
 8014208:	463d      	mov	r5, r7
 801420a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801420e:	2b09      	cmp	r3, #9
 8014210:	d912      	bls.n	8014238 <_strtod_l+0x200>
 8014212:	2301      	movs	r3, #1
 8014214:	e7c4      	b.n	80141a0 <_strtod_l+0x168>
 8014216:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014218:	3001      	adds	r0, #1
 801421a:	1c5a      	adds	r2, r3, #1
 801421c:	9219      	str	r2, [sp, #100]	@ 0x64
 801421e:	785a      	ldrb	r2, [r3, #1]
 8014220:	2a30      	cmp	r2, #48	@ 0x30
 8014222:	d0f8      	beq.n	8014216 <_strtod_l+0x1de>
 8014224:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8014228:	2b08      	cmp	r3, #8
 801422a:	f200 84cb 	bhi.w	8014bc4 <_strtod_l+0xb8c>
 801422e:	4681      	mov	r9, r0
 8014230:	2000      	movs	r0, #0
 8014232:	4605      	mov	r5, r0
 8014234:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014236:	930c      	str	r3, [sp, #48]	@ 0x30
 8014238:	3a30      	subs	r2, #48	@ 0x30
 801423a:	f100 0301 	add.w	r3, r0, #1
 801423e:	d02a      	beq.n	8014296 <_strtod_l+0x25e>
 8014240:	4499      	add	r9, r3
 8014242:	210a      	movs	r1, #10
 8014244:	462b      	mov	r3, r5
 8014246:	eb00 0c05 	add.w	ip, r0, r5
 801424a:	4563      	cmp	r3, ip
 801424c:	d10d      	bne.n	801426a <_strtod_l+0x232>
 801424e:	1c69      	adds	r1, r5, #1
 8014250:	4401      	add	r1, r0
 8014252:	4428      	add	r0, r5
 8014254:	2808      	cmp	r0, #8
 8014256:	dc16      	bgt.n	8014286 <_strtod_l+0x24e>
 8014258:	230a      	movs	r3, #10
 801425a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801425c:	fb03 2300 	mla	r3, r3, r0, r2
 8014260:	930a      	str	r3, [sp, #40]	@ 0x28
 8014262:	2300      	movs	r3, #0
 8014264:	e018      	b.n	8014298 <_strtod_l+0x260>
 8014266:	4638      	mov	r0, r7
 8014268:	e7da      	b.n	8014220 <_strtod_l+0x1e8>
 801426a:	2b08      	cmp	r3, #8
 801426c:	f103 0301 	add.w	r3, r3, #1
 8014270:	dc03      	bgt.n	801427a <_strtod_l+0x242>
 8014272:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8014274:	434e      	muls	r6, r1
 8014276:	960a      	str	r6, [sp, #40]	@ 0x28
 8014278:	e7e7      	b.n	801424a <_strtod_l+0x212>
 801427a:	2b10      	cmp	r3, #16
 801427c:	bfde      	ittt	le
 801427e:	9e08      	ldrle	r6, [sp, #32]
 8014280:	434e      	mulle	r6, r1
 8014282:	9608      	strle	r6, [sp, #32]
 8014284:	e7e1      	b.n	801424a <_strtod_l+0x212>
 8014286:	280f      	cmp	r0, #15
 8014288:	dceb      	bgt.n	8014262 <_strtod_l+0x22a>
 801428a:	230a      	movs	r3, #10
 801428c:	9808      	ldr	r0, [sp, #32]
 801428e:	fb03 2300 	mla	r3, r3, r0, r2
 8014292:	9308      	str	r3, [sp, #32]
 8014294:	e7e5      	b.n	8014262 <_strtod_l+0x22a>
 8014296:	4629      	mov	r1, r5
 8014298:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801429a:	460d      	mov	r5, r1
 801429c:	1c50      	adds	r0, r2, #1
 801429e:	9019      	str	r0, [sp, #100]	@ 0x64
 80142a0:	7852      	ldrb	r2, [r2, #1]
 80142a2:	4618      	mov	r0, r3
 80142a4:	e7b1      	b.n	801420a <_strtod_l+0x1d2>
 80142a6:	f04f 0900 	mov.w	r9, #0
 80142aa:	2301      	movs	r3, #1
 80142ac:	e77d      	b.n	80141aa <_strtod_l+0x172>
 80142ae:	f04f 0c00 	mov.w	ip, #0
 80142b2:	1ca2      	adds	r2, r4, #2
 80142b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80142b6:	78a2      	ldrb	r2, [r4, #2]
 80142b8:	e785      	b.n	80141c6 <_strtod_l+0x18e>
 80142ba:	f04f 0c01 	mov.w	ip, #1
 80142be:	e7f8      	b.n	80142b2 <_strtod_l+0x27a>
 80142c0:	080171a8 	.word	0x080171a8
 80142c4:	7ff00000 	.word	0x7ff00000
 80142c8:	08017190 	.word	0x08017190
 80142cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80142ce:	1c51      	adds	r1, r2, #1
 80142d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80142d2:	7852      	ldrb	r2, [r2, #1]
 80142d4:	2a30      	cmp	r2, #48	@ 0x30
 80142d6:	d0f9      	beq.n	80142cc <_strtod_l+0x294>
 80142d8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80142dc:	2908      	cmp	r1, #8
 80142de:	f63f af78 	bhi.w	80141d2 <_strtod_l+0x19a>
 80142e2:	f04f 080a 	mov.w	r8, #10
 80142e6:	3a30      	subs	r2, #48	@ 0x30
 80142e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80142ea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80142ec:	920f      	str	r2, [sp, #60]	@ 0x3c
 80142ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80142f0:	1c56      	adds	r6, r2, #1
 80142f2:	9619      	str	r6, [sp, #100]	@ 0x64
 80142f4:	7852      	ldrb	r2, [r2, #1]
 80142f6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80142fa:	f1be 0f09 	cmp.w	lr, #9
 80142fe:	d939      	bls.n	8014374 <_strtod_l+0x33c>
 8014300:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8014302:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8014306:	1a76      	subs	r6, r6, r1
 8014308:	2e08      	cmp	r6, #8
 801430a:	dc03      	bgt.n	8014314 <_strtod_l+0x2dc>
 801430c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801430e:	4588      	cmp	r8, r1
 8014310:	bfa8      	it	ge
 8014312:	4688      	movge	r8, r1
 8014314:	f1bc 0f00 	cmp.w	ip, #0
 8014318:	d001      	beq.n	801431e <_strtod_l+0x2e6>
 801431a:	f1c8 0800 	rsb	r8, r8, #0
 801431e:	2d00      	cmp	r5, #0
 8014320:	d14e      	bne.n	80143c0 <_strtod_l+0x388>
 8014322:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014324:	4308      	orrs	r0, r1
 8014326:	f47f aec0 	bne.w	80140aa <_strtod_l+0x72>
 801432a:	2b00      	cmp	r3, #0
 801432c:	f47f aed6 	bne.w	80140dc <_strtod_l+0xa4>
 8014330:	2a69      	cmp	r2, #105	@ 0x69
 8014332:	d028      	beq.n	8014386 <_strtod_l+0x34e>
 8014334:	dc25      	bgt.n	8014382 <_strtod_l+0x34a>
 8014336:	2a49      	cmp	r2, #73	@ 0x49
 8014338:	d025      	beq.n	8014386 <_strtod_l+0x34e>
 801433a:	2a4e      	cmp	r2, #78	@ 0x4e
 801433c:	f47f aece 	bne.w	80140dc <_strtod_l+0xa4>
 8014340:	499a      	ldr	r1, [pc, #616]	@ (80145ac <_strtod_l+0x574>)
 8014342:	a819      	add	r0, sp, #100	@ 0x64
 8014344:	f001 f9d0 	bl	80156e8 <__match>
 8014348:	2800      	cmp	r0, #0
 801434a:	f43f aec7 	beq.w	80140dc <_strtod_l+0xa4>
 801434e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014350:	781b      	ldrb	r3, [r3, #0]
 8014352:	2b28      	cmp	r3, #40	@ 0x28
 8014354:	d12e      	bne.n	80143b4 <_strtod_l+0x37c>
 8014356:	4996      	ldr	r1, [pc, #600]	@ (80145b0 <_strtod_l+0x578>)
 8014358:	aa1c      	add	r2, sp, #112	@ 0x70
 801435a:	a819      	add	r0, sp, #100	@ 0x64
 801435c:	f001 f9d8 	bl	8015710 <__hexnan>
 8014360:	2805      	cmp	r0, #5
 8014362:	d127      	bne.n	80143b4 <_strtod_l+0x37c>
 8014364:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014366:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801436a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801436e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8014372:	e69a      	b.n	80140aa <_strtod_l+0x72>
 8014374:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8014376:	fb08 2101 	mla	r1, r8, r1, r2
 801437a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801437e:	920e      	str	r2, [sp, #56]	@ 0x38
 8014380:	e7b5      	b.n	80142ee <_strtod_l+0x2b6>
 8014382:	2a6e      	cmp	r2, #110	@ 0x6e
 8014384:	e7da      	b.n	801433c <_strtod_l+0x304>
 8014386:	498b      	ldr	r1, [pc, #556]	@ (80145b4 <_strtod_l+0x57c>)
 8014388:	a819      	add	r0, sp, #100	@ 0x64
 801438a:	f001 f9ad 	bl	80156e8 <__match>
 801438e:	2800      	cmp	r0, #0
 8014390:	f43f aea4 	beq.w	80140dc <_strtod_l+0xa4>
 8014394:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014396:	4988      	ldr	r1, [pc, #544]	@ (80145b8 <_strtod_l+0x580>)
 8014398:	3b01      	subs	r3, #1
 801439a:	a819      	add	r0, sp, #100	@ 0x64
 801439c:	9319      	str	r3, [sp, #100]	@ 0x64
 801439e:	f001 f9a3 	bl	80156e8 <__match>
 80143a2:	b910      	cbnz	r0, 80143aa <_strtod_l+0x372>
 80143a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80143a6:	3301      	adds	r3, #1
 80143a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80143aa:	f04f 0a00 	mov.w	sl, #0
 80143ae:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80145bc <_strtod_l+0x584>
 80143b2:	e67a      	b.n	80140aa <_strtod_l+0x72>
 80143b4:	4882      	ldr	r0, [pc, #520]	@ (80145c0 <_strtod_l+0x588>)
 80143b6:	f000 fed5 	bl	8015164 <nan>
 80143ba:	4682      	mov	sl, r0
 80143bc:	468b      	mov	fp, r1
 80143be:	e674      	b.n	80140aa <_strtod_l+0x72>
 80143c0:	eba8 0309 	sub.w	r3, r8, r9
 80143c4:	2f00      	cmp	r7, #0
 80143c6:	bf08      	it	eq
 80143c8:	462f      	moveq	r7, r5
 80143ca:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80143cc:	2d10      	cmp	r5, #16
 80143ce:	462c      	mov	r4, r5
 80143d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80143d2:	bfa8      	it	ge
 80143d4:	2410      	movge	r4, #16
 80143d6:	f7ec f875 	bl	80004c4 <__aeabi_ui2d>
 80143da:	2d09      	cmp	r5, #9
 80143dc:	4682      	mov	sl, r0
 80143de:	468b      	mov	fp, r1
 80143e0:	dc11      	bgt.n	8014406 <_strtod_l+0x3ce>
 80143e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	f43f ae60 	beq.w	80140aa <_strtod_l+0x72>
 80143ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143ec:	dd76      	ble.n	80144dc <_strtod_l+0x4a4>
 80143ee:	2b16      	cmp	r3, #22
 80143f0:	dc5d      	bgt.n	80144ae <_strtod_l+0x476>
 80143f2:	4974      	ldr	r1, [pc, #464]	@ (80145c4 <_strtod_l+0x58c>)
 80143f4:	4652      	mov	r2, sl
 80143f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80143fa:	465b      	mov	r3, fp
 80143fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014400:	f7ec f8da 	bl	80005b8 <__aeabi_dmul>
 8014404:	e7d9      	b.n	80143ba <_strtod_l+0x382>
 8014406:	4b6f      	ldr	r3, [pc, #444]	@ (80145c4 <_strtod_l+0x58c>)
 8014408:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801440c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8014410:	f7ec f8d2 	bl	80005b8 <__aeabi_dmul>
 8014414:	4682      	mov	sl, r0
 8014416:	9808      	ldr	r0, [sp, #32]
 8014418:	468b      	mov	fp, r1
 801441a:	f7ec f853 	bl	80004c4 <__aeabi_ui2d>
 801441e:	4602      	mov	r2, r0
 8014420:	460b      	mov	r3, r1
 8014422:	4650      	mov	r0, sl
 8014424:	4659      	mov	r1, fp
 8014426:	f7eb ff11 	bl	800024c <__adddf3>
 801442a:	2d0f      	cmp	r5, #15
 801442c:	4682      	mov	sl, r0
 801442e:	468b      	mov	fp, r1
 8014430:	ddd7      	ble.n	80143e2 <_strtod_l+0x3aa>
 8014432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014434:	1b2c      	subs	r4, r5, r4
 8014436:	441c      	add	r4, r3
 8014438:	2c00      	cmp	r4, #0
 801443a:	f340 8096 	ble.w	801456a <_strtod_l+0x532>
 801443e:	f014 030f 	ands.w	r3, r4, #15
 8014442:	d00a      	beq.n	801445a <_strtod_l+0x422>
 8014444:	495f      	ldr	r1, [pc, #380]	@ (80145c4 <_strtod_l+0x58c>)
 8014446:	4652      	mov	r2, sl
 8014448:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801444c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014450:	465b      	mov	r3, fp
 8014452:	f7ec f8b1 	bl	80005b8 <__aeabi_dmul>
 8014456:	4682      	mov	sl, r0
 8014458:	468b      	mov	fp, r1
 801445a:	f034 040f 	bics.w	r4, r4, #15
 801445e:	d073      	beq.n	8014548 <_strtod_l+0x510>
 8014460:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8014464:	dd48      	ble.n	80144f8 <_strtod_l+0x4c0>
 8014466:	2400      	movs	r4, #0
 8014468:	46a0      	mov	r8, r4
 801446a:	46a1      	mov	r9, r4
 801446c:	940a      	str	r4, [sp, #40]	@ 0x28
 801446e:	2322      	movs	r3, #34	@ 0x22
 8014470:	f04f 0a00 	mov.w	sl, #0
 8014474:	9a05      	ldr	r2, [sp, #20]
 8014476:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80145bc <_strtod_l+0x584>
 801447a:	6013      	str	r3, [r2, #0]
 801447c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801447e:	2b00      	cmp	r3, #0
 8014480:	f43f ae13 	beq.w	80140aa <_strtod_l+0x72>
 8014484:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014486:	9805      	ldr	r0, [sp, #20]
 8014488:	f7ff f94c 	bl	8013724 <_Bfree>
 801448c:	4649      	mov	r1, r9
 801448e:	9805      	ldr	r0, [sp, #20]
 8014490:	f7ff f948 	bl	8013724 <_Bfree>
 8014494:	4641      	mov	r1, r8
 8014496:	9805      	ldr	r0, [sp, #20]
 8014498:	f7ff f944 	bl	8013724 <_Bfree>
 801449c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801449e:	9805      	ldr	r0, [sp, #20]
 80144a0:	f7ff f940 	bl	8013724 <_Bfree>
 80144a4:	4621      	mov	r1, r4
 80144a6:	9805      	ldr	r0, [sp, #20]
 80144a8:	f7ff f93c 	bl	8013724 <_Bfree>
 80144ac:	e5fd      	b.n	80140aa <_strtod_l+0x72>
 80144ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80144b0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80144b4:	4293      	cmp	r3, r2
 80144b6:	dbbc      	blt.n	8014432 <_strtod_l+0x3fa>
 80144b8:	4c42      	ldr	r4, [pc, #264]	@ (80145c4 <_strtod_l+0x58c>)
 80144ba:	f1c5 050f 	rsb	r5, r5, #15
 80144be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80144c2:	4652      	mov	r2, sl
 80144c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80144c8:	465b      	mov	r3, fp
 80144ca:	f7ec f875 	bl	80005b8 <__aeabi_dmul>
 80144ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80144d0:	1b5d      	subs	r5, r3, r5
 80144d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80144d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80144da:	e791      	b.n	8014400 <_strtod_l+0x3c8>
 80144dc:	3316      	adds	r3, #22
 80144de:	dba8      	blt.n	8014432 <_strtod_l+0x3fa>
 80144e0:	4b38      	ldr	r3, [pc, #224]	@ (80145c4 <_strtod_l+0x58c>)
 80144e2:	eba9 0808 	sub.w	r8, r9, r8
 80144e6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80144ea:	4650      	mov	r0, sl
 80144ec:	e9d8 2300 	ldrd	r2, r3, [r8]
 80144f0:	4659      	mov	r1, fp
 80144f2:	f7ec f98b 	bl	800080c <__aeabi_ddiv>
 80144f6:	e760      	b.n	80143ba <_strtod_l+0x382>
 80144f8:	4b33      	ldr	r3, [pc, #204]	@ (80145c8 <_strtod_l+0x590>)
 80144fa:	4650      	mov	r0, sl
 80144fc:	9308      	str	r3, [sp, #32]
 80144fe:	2300      	movs	r3, #0
 8014500:	4659      	mov	r1, fp
 8014502:	461e      	mov	r6, r3
 8014504:	1124      	asrs	r4, r4, #4
 8014506:	2c01      	cmp	r4, #1
 8014508:	dc21      	bgt.n	801454e <_strtod_l+0x516>
 801450a:	b10b      	cbz	r3, 8014510 <_strtod_l+0x4d8>
 801450c:	4682      	mov	sl, r0
 801450e:	468b      	mov	fp, r1
 8014510:	492d      	ldr	r1, [pc, #180]	@ (80145c8 <_strtod_l+0x590>)
 8014512:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014516:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801451a:	4652      	mov	r2, sl
 801451c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014520:	465b      	mov	r3, fp
 8014522:	f7ec f849 	bl	80005b8 <__aeabi_dmul>
 8014526:	4b25      	ldr	r3, [pc, #148]	@ (80145bc <_strtod_l+0x584>)
 8014528:	460a      	mov	r2, r1
 801452a:	400b      	ands	r3, r1
 801452c:	4927      	ldr	r1, [pc, #156]	@ (80145cc <_strtod_l+0x594>)
 801452e:	4682      	mov	sl, r0
 8014530:	428b      	cmp	r3, r1
 8014532:	d898      	bhi.n	8014466 <_strtod_l+0x42e>
 8014534:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8014538:	428b      	cmp	r3, r1
 801453a:	bf86      	itte	hi
 801453c:	f04f 3aff 	movhi.w	sl, #4294967295
 8014540:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80145d0 <_strtod_l+0x598>
 8014544:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8014548:	2300      	movs	r3, #0
 801454a:	9308      	str	r3, [sp, #32]
 801454c:	e07a      	b.n	8014644 <_strtod_l+0x60c>
 801454e:	07e2      	lsls	r2, r4, #31
 8014550:	d505      	bpl.n	801455e <_strtod_l+0x526>
 8014552:	9b08      	ldr	r3, [sp, #32]
 8014554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014558:	f7ec f82e 	bl	80005b8 <__aeabi_dmul>
 801455c:	2301      	movs	r3, #1
 801455e:	9a08      	ldr	r2, [sp, #32]
 8014560:	3601      	adds	r6, #1
 8014562:	3208      	adds	r2, #8
 8014564:	1064      	asrs	r4, r4, #1
 8014566:	9208      	str	r2, [sp, #32]
 8014568:	e7cd      	b.n	8014506 <_strtod_l+0x4ce>
 801456a:	d0ed      	beq.n	8014548 <_strtod_l+0x510>
 801456c:	4264      	negs	r4, r4
 801456e:	f014 020f 	ands.w	r2, r4, #15
 8014572:	d00a      	beq.n	801458a <_strtod_l+0x552>
 8014574:	4b13      	ldr	r3, [pc, #76]	@ (80145c4 <_strtod_l+0x58c>)
 8014576:	4650      	mov	r0, sl
 8014578:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801457c:	4659      	mov	r1, fp
 801457e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014582:	f7ec f943 	bl	800080c <__aeabi_ddiv>
 8014586:	4682      	mov	sl, r0
 8014588:	468b      	mov	fp, r1
 801458a:	1124      	asrs	r4, r4, #4
 801458c:	d0dc      	beq.n	8014548 <_strtod_l+0x510>
 801458e:	2c1f      	cmp	r4, #31
 8014590:	dd20      	ble.n	80145d4 <_strtod_l+0x59c>
 8014592:	2400      	movs	r4, #0
 8014594:	46a0      	mov	r8, r4
 8014596:	46a1      	mov	r9, r4
 8014598:	940a      	str	r4, [sp, #40]	@ 0x28
 801459a:	2322      	movs	r3, #34	@ 0x22
 801459c:	9a05      	ldr	r2, [sp, #20]
 801459e:	f04f 0a00 	mov.w	sl, #0
 80145a2:	f04f 0b00 	mov.w	fp, #0
 80145a6:	6013      	str	r3, [r2, #0]
 80145a8:	e768      	b.n	801447c <_strtod_l+0x444>
 80145aa:	bf00      	nop
 80145ac:	08016f7b 	.word	0x08016f7b
 80145b0:	08017194 	.word	0x08017194
 80145b4:	08016f73 	.word	0x08016f73
 80145b8:	08016faa 	.word	0x08016faa
 80145bc:	7ff00000 	.word	0x7ff00000
 80145c0:	0801733d 	.word	0x0801733d
 80145c4:	080170c8 	.word	0x080170c8
 80145c8:	080170a0 	.word	0x080170a0
 80145cc:	7ca00000 	.word	0x7ca00000
 80145d0:	7fefffff 	.word	0x7fefffff
 80145d4:	f014 0310 	ands.w	r3, r4, #16
 80145d8:	bf18      	it	ne
 80145da:	236a      	movne	r3, #106	@ 0x6a
 80145dc:	4650      	mov	r0, sl
 80145de:	9308      	str	r3, [sp, #32]
 80145e0:	4659      	mov	r1, fp
 80145e2:	2300      	movs	r3, #0
 80145e4:	4ea9      	ldr	r6, [pc, #676]	@ (801488c <_strtod_l+0x854>)
 80145e6:	07e2      	lsls	r2, r4, #31
 80145e8:	d504      	bpl.n	80145f4 <_strtod_l+0x5bc>
 80145ea:	e9d6 2300 	ldrd	r2, r3, [r6]
 80145ee:	f7eb ffe3 	bl	80005b8 <__aeabi_dmul>
 80145f2:	2301      	movs	r3, #1
 80145f4:	1064      	asrs	r4, r4, #1
 80145f6:	f106 0608 	add.w	r6, r6, #8
 80145fa:	d1f4      	bne.n	80145e6 <_strtod_l+0x5ae>
 80145fc:	b10b      	cbz	r3, 8014602 <_strtod_l+0x5ca>
 80145fe:	4682      	mov	sl, r0
 8014600:	468b      	mov	fp, r1
 8014602:	9b08      	ldr	r3, [sp, #32]
 8014604:	b1b3      	cbz	r3, 8014634 <_strtod_l+0x5fc>
 8014606:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801460a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801460e:	2b00      	cmp	r3, #0
 8014610:	4659      	mov	r1, fp
 8014612:	dd0f      	ble.n	8014634 <_strtod_l+0x5fc>
 8014614:	2b1f      	cmp	r3, #31
 8014616:	dd57      	ble.n	80146c8 <_strtod_l+0x690>
 8014618:	2b34      	cmp	r3, #52	@ 0x34
 801461a:	bfd8      	it	le
 801461c:	f04f 33ff 	movle.w	r3, #4294967295
 8014620:	f04f 0a00 	mov.w	sl, #0
 8014624:	bfcf      	iteee	gt
 8014626:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801462a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801462e:	4093      	lslle	r3, r2
 8014630:	ea03 0b01 	andle.w	fp, r3, r1
 8014634:	2200      	movs	r2, #0
 8014636:	2300      	movs	r3, #0
 8014638:	4650      	mov	r0, sl
 801463a:	4659      	mov	r1, fp
 801463c:	f7ec fa24 	bl	8000a88 <__aeabi_dcmpeq>
 8014640:	2800      	cmp	r0, #0
 8014642:	d1a6      	bne.n	8014592 <_strtod_l+0x55a>
 8014644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014646:	463a      	mov	r2, r7
 8014648:	9300      	str	r3, [sp, #0]
 801464a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801464c:	462b      	mov	r3, r5
 801464e:	9805      	ldr	r0, [sp, #20]
 8014650:	f7ff f8d0 	bl	80137f4 <__s2b>
 8014654:	900a      	str	r0, [sp, #40]	@ 0x28
 8014656:	2800      	cmp	r0, #0
 8014658:	f43f af05 	beq.w	8014466 <_strtod_l+0x42e>
 801465c:	2400      	movs	r4, #0
 801465e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014660:	eba9 0308 	sub.w	r3, r9, r8
 8014664:	2a00      	cmp	r2, #0
 8014666:	bfa8      	it	ge
 8014668:	2300      	movge	r3, #0
 801466a:	46a0      	mov	r8, r4
 801466c:	9312      	str	r3, [sp, #72]	@ 0x48
 801466e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014672:	9316      	str	r3, [sp, #88]	@ 0x58
 8014674:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014676:	9805      	ldr	r0, [sp, #20]
 8014678:	6859      	ldr	r1, [r3, #4]
 801467a:	f7ff f813 	bl	80136a4 <_Balloc>
 801467e:	4681      	mov	r9, r0
 8014680:	2800      	cmp	r0, #0
 8014682:	f43f aef4 	beq.w	801446e <_strtod_l+0x436>
 8014686:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014688:	300c      	adds	r0, #12
 801468a:	691a      	ldr	r2, [r3, #16]
 801468c:	f103 010c 	add.w	r1, r3, #12
 8014690:	3202      	adds	r2, #2
 8014692:	0092      	lsls	r2, r2, #2
 8014694:	f7fe f8a5 	bl	80127e2 <memcpy>
 8014698:	ab1c      	add	r3, sp, #112	@ 0x70
 801469a:	9301      	str	r3, [sp, #4]
 801469c:	ab1b      	add	r3, sp, #108	@ 0x6c
 801469e:	9300      	str	r3, [sp, #0]
 80146a0:	4652      	mov	r2, sl
 80146a2:	465b      	mov	r3, fp
 80146a4:	9805      	ldr	r0, [sp, #20]
 80146a6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80146aa:	f7ff fbd5 	bl	8013e58 <__d2b>
 80146ae:	901a      	str	r0, [sp, #104]	@ 0x68
 80146b0:	2800      	cmp	r0, #0
 80146b2:	f43f aedc 	beq.w	801446e <_strtod_l+0x436>
 80146b6:	2101      	movs	r1, #1
 80146b8:	9805      	ldr	r0, [sp, #20]
 80146ba:	f7ff f931 	bl	8013920 <__i2b>
 80146be:	4680      	mov	r8, r0
 80146c0:	b948      	cbnz	r0, 80146d6 <_strtod_l+0x69e>
 80146c2:	f04f 0800 	mov.w	r8, #0
 80146c6:	e6d2      	b.n	801446e <_strtod_l+0x436>
 80146c8:	f04f 32ff 	mov.w	r2, #4294967295
 80146cc:	fa02 f303 	lsl.w	r3, r2, r3
 80146d0:	ea03 0a0a 	and.w	sl, r3, sl
 80146d4:	e7ae      	b.n	8014634 <_strtod_l+0x5fc>
 80146d6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80146d8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80146da:	2d00      	cmp	r5, #0
 80146dc:	bfab      	itete	ge
 80146de:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80146e0:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80146e2:	18ef      	addge	r7, r5, r3
 80146e4:	1b5e      	sublt	r6, r3, r5
 80146e6:	9b08      	ldr	r3, [sp, #32]
 80146e8:	bfa8      	it	ge
 80146ea:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80146ec:	eba5 0503 	sub.w	r5, r5, r3
 80146f0:	4415      	add	r5, r2
 80146f2:	4b67      	ldr	r3, [pc, #412]	@ (8014890 <_strtod_l+0x858>)
 80146f4:	f105 35ff 	add.w	r5, r5, #4294967295
 80146f8:	bfb8      	it	lt
 80146fa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80146fc:	429d      	cmp	r5, r3
 80146fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014702:	da50      	bge.n	80147a6 <_strtod_l+0x76e>
 8014704:	1b5b      	subs	r3, r3, r5
 8014706:	2b1f      	cmp	r3, #31
 8014708:	f04f 0101 	mov.w	r1, #1
 801470c:	eba2 0203 	sub.w	r2, r2, r3
 8014710:	dc3d      	bgt.n	801478e <_strtod_l+0x756>
 8014712:	fa01 f303 	lsl.w	r3, r1, r3
 8014716:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014718:	2300      	movs	r3, #0
 801471a:	9310      	str	r3, [sp, #64]	@ 0x40
 801471c:	18bd      	adds	r5, r7, r2
 801471e:	9b08      	ldr	r3, [sp, #32]
 8014720:	42af      	cmp	r7, r5
 8014722:	4416      	add	r6, r2
 8014724:	441e      	add	r6, r3
 8014726:	463b      	mov	r3, r7
 8014728:	bfa8      	it	ge
 801472a:	462b      	movge	r3, r5
 801472c:	42b3      	cmp	r3, r6
 801472e:	bfa8      	it	ge
 8014730:	4633      	movge	r3, r6
 8014732:	2b00      	cmp	r3, #0
 8014734:	bfc2      	ittt	gt
 8014736:	1aed      	subgt	r5, r5, r3
 8014738:	1af6      	subgt	r6, r6, r3
 801473a:	1aff      	subgt	r7, r7, r3
 801473c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801473e:	2b00      	cmp	r3, #0
 8014740:	dd16      	ble.n	8014770 <_strtod_l+0x738>
 8014742:	4641      	mov	r1, r8
 8014744:	461a      	mov	r2, r3
 8014746:	9805      	ldr	r0, [sp, #20]
 8014748:	f7ff f9a8 	bl	8013a9c <__pow5mult>
 801474c:	4680      	mov	r8, r0
 801474e:	2800      	cmp	r0, #0
 8014750:	d0b7      	beq.n	80146c2 <_strtod_l+0x68a>
 8014752:	4601      	mov	r1, r0
 8014754:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014756:	9805      	ldr	r0, [sp, #20]
 8014758:	f7ff f8f8 	bl	801394c <__multiply>
 801475c:	900e      	str	r0, [sp, #56]	@ 0x38
 801475e:	2800      	cmp	r0, #0
 8014760:	f43f ae85 	beq.w	801446e <_strtod_l+0x436>
 8014764:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014766:	9805      	ldr	r0, [sp, #20]
 8014768:	f7fe ffdc 	bl	8013724 <_Bfree>
 801476c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801476e:	931a      	str	r3, [sp, #104]	@ 0x68
 8014770:	2d00      	cmp	r5, #0
 8014772:	dc1d      	bgt.n	80147b0 <_strtod_l+0x778>
 8014774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014776:	2b00      	cmp	r3, #0
 8014778:	dd23      	ble.n	80147c2 <_strtod_l+0x78a>
 801477a:	4649      	mov	r1, r9
 801477c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801477e:	9805      	ldr	r0, [sp, #20]
 8014780:	f7ff f98c 	bl	8013a9c <__pow5mult>
 8014784:	4681      	mov	r9, r0
 8014786:	b9e0      	cbnz	r0, 80147c2 <_strtod_l+0x78a>
 8014788:	f04f 0900 	mov.w	r9, #0
 801478c:	e66f      	b.n	801446e <_strtod_l+0x436>
 801478e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8014792:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8014796:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801479a:	35e2      	adds	r5, #226	@ 0xe2
 801479c:	fa01 f305 	lsl.w	r3, r1, r5
 80147a0:	9310      	str	r3, [sp, #64]	@ 0x40
 80147a2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80147a4:	e7ba      	b.n	801471c <_strtod_l+0x6e4>
 80147a6:	2300      	movs	r3, #0
 80147a8:	9310      	str	r3, [sp, #64]	@ 0x40
 80147aa:	2301      	movs	r3, #1
 80147ac:	9313      	str	r3, [sp, #76]	@ 0x4c
 80147ae:	e7b5      	b.n	801471c <_strtod_l+0x6e4>
 80147b0:	462a      	mov	r2, r5
 80147b2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80147b4:	9805      	ldr	r0, [sp, #20]
 80147b6:	f7ff f9cb 	bl	8013b50 <__lshift>
 80147ba:	901a      	str	r0, [sp, #104]	@ 0x68
 80147bc:	2800      	cmp	r0, #0
 80147be:	d1d9      	bne.n	8014774 <_strtod_l+0x73c>
 80147c0:	e655      	b.n	801446e <_strtod_l+0x436>
 80147c2:	2e00      	cmp	r6, #0
 80147c4:	dd07      	ble.n	80147d6 <_strtod_l+0x79e>
 80147c6:	4649      	mov	r1, r9
 80147c8:	4632      	mov	r2, r6
 80147ca:	9805      	ldr	r0, [sp, #20]
 80147cc:	f7ff f9c0 	bl	8013b50 <__lshift>
 80147d0:	4681      	mov	r9, r0
 80147d2:	2800      	cmp	r0, #0
 80147d4:	d0d8      	beq.n	8014788 <_strtod_l+0x750>
 80147d6:	2f00      	cmp	r7, #0
 80147d8:	dd08      	ble.n	80147ec <_strtod_l+0x7b4>
 80147da:	4641      	mov	r1, r8
 80147dc:	463a      	mov	r2, r7
 80147de:	9805      	ldr	r0, [sp, #20]
 80147e0:	f7ff f9b6 	bl	8013b50 <__lshift>
 80147e4:	4680      	mov	r8, r0
 80147e6:	2800      	cmp	r0, #0
 80147e8:	f43f ae41 	beq.w	801446e <_strtod_l+0x436>
 80147ec:	464a      	mov	r2, r9
 80147ee:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80147f0:	9805      	ldr	r0, [sp, #20]
 80147f2:	f7ff fa35 	bl	8013c60 <__mdiff>
 80147f6:	4604      	mov	r4, r0
 80147f8:	2800      	cmp	r0, #0
 80147fa:	f43f ae38 	beq.w	801446e <_strtod_l+0x436>
 80147fe:	68c3      	ldr	r3, [r0, #12]
 8014800:	4641      	mov	r1, r8
 8014802:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014804:	2300      	movs	r3, #0
 8014806:	60c3      	str	r3, [r0, #12]
 8014808:	f7ff fa0e 	bl	8013c28 <__mcmp>
 801480c:	2800      	cmp	r0, #0
 801480e:	da45      	bge.n	801489c <_strtod_l+0x864>
 8014810:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014812:	ea53 030a 	orrs.w	r3, r3, sl
 8014816:	d16b      	bne.n	80148f0 <_strtod_l+0x8b8>
 8014818:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801481c:	2b00      	cmp	r3, #0
 801481e:	d167      	bne.n	80148f0 <_strtod_l+0x8b8>
 8014820:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014824:	0d1b      	lsrs	r3, r3, #20
 8014826:	051b      	lsls	r3, r3, #20
 8014828:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801482c:	d960      	bls.n	80148f0 <_strtod_l+0x8b8>
 801482e:	6963      	ldr	r3, [r4, #20]
 8014830:	b913      	cbnz	r3, 8014838 <_strtod_l+0x800>
 8014832:	6923      	ldr	r3, [r4, #16]
 8014834:	2b01      	cmp	r3, #1
 8014836:	dd5b      	ble.n	80148f0 <_strtod_l+0x8b8>
 8014838:	4621      	mov	r1, r4
 801483a:	2201      	movs	r2, #1
 801483c:	9805      	ldr	r0, [sp, #20]
 801483e:	f7ff f987 	bl	8013b50 <__lshift>
 8014842:	4641      	mov	r1, r8
 8014844:	4604      	mov	r4, r0
 8014846:	f7ff f9ef 	bl	8013c28 <__mcmp>
 801484a:	2800      	cmp	r0, #0
 801484c:	dd50      	ble.n	80148f0 <_strtod_l+0x8b8>
 801484e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014852:	9a08      	ldr	r2, [sp, #32]
 8014854:	0d1b      	lsrs	r3, r3, #20
 8014856:	051b      	lsls	r3, r3, #20
 8014858:	2a00      	cmp	r2, #0
 801485a:	d06a      	beq.n	8014932 <_strtod_l+0x8fa>
 801485c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014860:	d867      	bhi.n	8014932 <_strtod_l+0x8fa>
 8014862:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8014866:	f67f ae98 	bls.w	801459a <_strtod_l+0x562>
 801486a:	4650      	mov	r0, sl
 801486c:	4659      	mov	r1, fp
 801486e:	4b09      	ldr	r3, [pc, #36]	@ (8014894 <_strtod_l+0x85c>)
 8014870:	2200      	movs	r2, #0
 8014872:	f7eb fea1 	bl	80005b8 <__aeabi_dmul>
 8014876:	4b08      	ldr	r3, [pc, #32]	@ (8014898 <_strtod_l+0x860>)
 8014878:	4682      	mov	sl, r0
 801487a:	400b      	ands	r3, r1
 801487c:	468b      	mov	fp, r1
 801487e:	2b00      	cmp	r3, #0
 8014880:	f47f ae00 	bne.w	8014484 <_strtod_l+0x44c>
 8014884:	2322      	movs	r3, #34	@ 0x22
 8014886:	9a05      	ldr	r2, [sp, #20]
 8014888:	6013      	str	r3, [r2, #0]
 801488a:	e5fb      	b.n	8014484 <_strtod_l+0x44c>
 801488c:	080171c0 	.word	0x080171c0
 8014890:	fffffc02 	.word	0xfffffc02
 8014894:	39500000 	.word	0x39500000
 8014898:	7ff00000 	.word	0x7ff00000
 801489c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80148a0:	d165      	bne.n	801496e <_strtod_l+0x936>
 80148a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80148a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80148a8:	b35a      	cbz	r2, 8014902 <_strtod_l+0x8ca>
 80148aa:	4a99      	ldr	r2, [pc, #612]	@ (8014b10 <_strtod_l+0xad8>)
 80148ac:	4293      	cmp	r3, r2
 80148ae:	d12b      	bne.n	8014908 <_strtod_l+0x8d0>
 80148b0:	9b08      	ldr	r3, [sp, #32]
 80148b2:	4651      	mov	r1, sl
 80148b4:	b303      	cbz	r3, 80148f8 <_strtod_l+0x8c0>
 80148b6:	465a      	mov	r2, fp
 80148b8:	4b96      	ldr	r3, [pc, #600]	@ (8014b14 <_strtod_l+0xadc>)
 80148ba:	4013      	ands	r3, r2
 80148bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80148c0:	f04f 32ff 	mov.w	r2, #4294967295
 80148c4:	d81b      	bhi.n	80148fe <_strtod_l+0x8c6>
 80148c6:	0d1b      	lsrs	r3, r3, #20
 80148c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80148cc:	fa02 f303 	lsl.w	r3, r2, r3
 80148d0:	4299      	cmp	r1, r3
 80148d2:	d119      	bne.n	8014908 <_strtod_l+0x8d0>
 80148d4:	4b90      	ldr	r3, [pc, #576]	@ (8014b18 <_strtod_l+0xae0>)
 80148d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80148d8:	429a      	cmp	r2, r3
 80148da:	d102      	bne.n	80148e2 <_strtod_l+0x8aa>
 80148dc:	3101      	adds	r1, #1
 80148de:	f43f adc6 	beq.w	801446e <_strtod_l+0x436>
 80148e2:	f04f 0a00 	mov.w	sl, #0
 80148e6:	4b8b      	ldr	r3, [pc, #556]	@ (8014b14 <_strtod_l+0xadc>)
 80148e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80148ea:	401a      	ands	r2, r3
 80148ec:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80148f0:	9b08      	ldr	r3, [sp, #32]
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d1b9      	bne.n	801486a <_strtod_l+0x832>
 80148f6:	e5c5      	b.n	8014484 <_strtod_l+0x44c>
 80148f8:	f04f 33ff 	mov.w	r3, #4294967295
 80148fc:	e7e8      	b.n	80148d0 <_strtod_l+0x898>
 80148fe:	4613      	mov	r3, r2
 8014900:	e7e6      	b.n	80148d0 <_strtod_l+0x898>
 8014902:	ea53 030a 	orrs.w	r3, r3, sl
 8014906:	d0a2      	beq.n	801484e <_strtod_l+0x816>
 8014908:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801490a:	b1db      	cbz	r3, 8014944 <_strtod_l+0x90c>
 801490c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801490e:	4213      	tst	r3, r2
 8014910:	d0ee      	beq.n	80148f0 <_strtod_l+0x8b8>
 8014912:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014914:	4650      	mov	r0, sl
 8014916:	4659      	mov	r1, fp
 8014918:	9a08      	ldr	r2, [sp, #32]
 801491a:	b1bb      	cbz	r3, 801494c <_strtod_l+0x914>
 801491c:	f7ff fb68 	bl	8013ff0 <sulp>
 8014920:	4602      	mov	r2, r0
 8014922:	460b      	mov	r3, r1
 8014924:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014928:	f7eb fc90 	bl	800024c <__adddf3>
 801492c:	4682      	mov	sl, r0
 801492e:	468b      	mov	fp, r1
 8014930:	e7de      	b.n	80148f0 <_strtod_l+0x8b8>
 8014932:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014936:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801493a:	f04f 3aff 	mov.w	sl, #4294967295
 801493e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014942:	e7d5      	b.n	80148f0 <_strtod_l+0x8b8>
 8014944:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014946:	ea13 0f0a 	tst.w	r3, sl
 801494a:	e7e1      	b.n	8014910 <_strtod_l+0x8d8>
 801494c:	f7ff fb50 	bl	8013ff0 <sulp>
 8014950:	4602      	mov	r2, r0
 8014952:	460b      	mov	r3, r1
 8014954:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014958:	f7eb fc76 	bl	8000248 <__aeabi_dsub>
 801495c:	2200      	movs	r2, #0
 801495e:	2300      	movs	r3, #0
 8014960:	4682      	mov	sl, r0
 8014962:	468b      	mov	fp, r1
 8014964:	f7ec f890 	bl	8000a88 <__aeabi_dcmpeq>
 8014968:	2800      	cmp	r0, #0
 801496a:	d0c1      	beq.n	80148f0 <_strtod_l+0x8b8>
 801496c:	e615      	b.n	801459a <_strtod_l+0x562>
 801496e:	4641      	mov	r1, r8
 8014970:	4620      	mov	r0, r4
 8014972:	f7ff fac9 	bl	8013f08 <__ratio>
 8014976:	2200      	movs	r2, #0
 8014978:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801497c:	4606      	mov	r6, r0
 801497e:	460f      	mov	r7, r1
 8014980:	f7ec f896 	bl	8000ab0 <__aeabi_dcmple>
 8014984:	2800      	cmp	r0, #0
 8014986:	d06d      	beq.n	8014a64 <_strtod_l+0xa2c>
 8014988:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801498a:	2b00      	cmp	r3, #0
 801498c:	d178      	bne.n	8014a80 <_strtod_l+0xa48>
 801498e:	f1ba 0f00 	cmp.w	sl, #0
 8014992:	d156      	bne.n	8014a42 <_strtod_l+0xa0a>
 8014994:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014996:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801499a:	2b00      	cmp	r3, #0
 801499c:	d158      	bne.n	8014a50 <_strtod_l+0xa18>
 801499e:	2200      	movs	r2, #0
 80149a0:	4630      	mov	r0, r6
 80149a2:	4639      	mov	r1, r7
 80149a4:	4b5d      	ldr	r3, [pc, #372]	@ (8014b1c <_strtod_l+0xae4>)
 80149a6:	f7ec f879 	bl	8000a9c <__aeabi_dcmplt>
 80149aa:	2800      	cmp	r0, #0
 80149ac:	d157      	bne.n	8014a5e <_strtod_l+0xa26>
 80149ae:	4630      	mov	r0, r6
 80149b0:	4639      	mov	r1, r7
 80149b2:	2200      	movs	r2, #0
 80149b4:	4b5a      	ldr	r3, [pc, #360]	@ (8014b20 <_strtod_l+0xae8>)
 80149b6:	f7eb fdff 	bl	80005b8 <__aeabi_dmul>
 80149ba:	4606      	mov	r6, r0
 80149bc:	460f      	mov	r7, r1
 80149be:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80149c2:	9606      	str	r6, [sp, #24]
 80149c4:	9307      	str	r3, [sp, #28]
 80149c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80149ca:	4d52      	ldr	r5, [pc, #328]	@ (8014b14 <_strtod_l+0xadc>)
 80149cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80149d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80149d2:	401d      	ands	r5, r3
 80149d4:	4b53      	ldr	r3, [pc, #332]	@ (8014b24 <_strtod_l+0xaec>)
 80149d6:	429d      	cmp	r5, r3
 80149d8:	f040 80aa 	bne.w	8014b30 <_strtod_l+0xaf8>
 80149dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80149de:	4650      	mov	r0, sl
 80149e0:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80149e4:	4659      	mov	r1, fp
 80149e6:	f7ff f9cf 	bl	8013d88 <__ulp>
 80149ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80149ee:	f7eb fde3 	bl	80005b8 <__aeabi_dmul>
 80149f2:	4652      	mov	r2, sl
 80149f4:	465b      	mov	r3, fp
 80149f6:	f7eb fc29 	bl	800024c <__adddf3>
 80149fa:	460b      	mov	r3, r1
 80149fc:	4945      	ldr	r1, [pc, #276]	@ (8014b14 <_strtod_l+0xadc>)
 80149fe:	4a4a      	ldr	r2, [pc, #296]	@ (8014b28 <_strtod_l+0xaf0>)
 8014a00:	4019      	ands	r1, r3
 8014a02:	4291      	cmp	r1, r2
 8014a04:	4682      	mov	sl, r0
 8014a06:	d942      	bls.n	8014a8e <_strtod_l+0xa56>
 8014a08:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014a0a:	4b43      	ldr	r3, [pc, #268]	@ (8014b18 <_strtod_l+0xae0>)
 8014a0c:	429a      	cmp	r2, r3
 8014a0e:	d103      	bne.n	8014a18 <_strtod_l+0x9e0>
 8014a10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014a12:	3301      	adds	r3, #1
 8014a14:	f43f ad2b 	beq.w	801446e <_strtod_l+0x436>
 8014a18:	f04f 3aff 	mov.w	sl, #4294967295
 8014a1c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8014b18 <_strtod_l+0xae0>
 8014a20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014a22:	9805      	ldr	r0, [sp, #20]
 8014a24:	f7fe fe7e 	bl	8013724 <_Bfree>
 8014a28:	4649      	mov	r1, r9
 8014a2a:	9805      	ldr	r0, [sp, #20]
 8014a2c:	f7fe fe7a 	bl	8013724 <_Bfree>
 8014a30:	4641      	mov	r1, r8
 8014a32:	9805      	ldr	r0, [sp, #20]
 8014a34:	f7fe fe76 	bl	8013724 <_Bfree>
 8014a38:	4621      	mov	r1, r4
 8014a3a:	9805      	ldr	r0, [sp, #20]
 8014a3c:	f7fe fe72 	bl	8013724 <_Bfree>
 8014a40:	e618      	b.n	8014674 <_strtod_l+0x63c>
 8014a42:	f1ba 0f01 	cmp.w	sl, #1
 8014a46:	d103      	bne.n	8014a50 <_strtod_l+0xa18>
 8014a48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014a4a:	2b00      	cmp	r3, #0
 8014a4c:	f43f ada5 	beq.w	801459a <_strtod_l+0x562>
 8014a50:	2200      	movs	r2, #0
 8014a52:	4b36      	ldr	r3, [pc, #216]	@ (8014b2c <_strtod_l+0xaf4>)
 8014a54:	2600      	movs	r6, #0
 8014a56:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014a5a:	4f30      	ldr	r7, [pc, #192]	@ (8014b1c <_strtod_l+0xae4>)
 8014a5c:	e7b3      	b.n	80149c6 <_strtod_l+0x98e>
 8014a5e:	2600      	movs	r6, #0
 8014a60:	4f2f      	ldr	r7, [pc, #188]	@ (8014b20 <_strtod_l+0xae8>)
 8014a62:	e7ac      	b.n	80149be <_strtod_l+0x986>
 8014a64:	4630      	mov	r0, r6
 8014a66:	4639      	mov	r1, r7
 8014a68:	4b2d      	ldr	r3, [pc, #180]	@ (8014b20 <_strtod_l+0xae8>)
 8014a6a:	2200      	movs	r2, #0
 8014a6c:	f7eb fda4 	bl	80005b8 <__aeabi_dmul>
 8014a70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014a72:	4606      	mov	r6, r0
 8014a74:	460f      	mov	r7, r1
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	d0a1      	beq.n	80149be <_strtod_l+0x986>
 8014a7a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8014a7e:	e7a2      	b.n	80149c6 <_strtod_l+0x98e>
 8014a80:	2200      	movs	r2, #0
 8014a82:	4b26      	ldr	r3, [pc, #152]	@ (8014b1c <_strtod_l+0xae4>)
 8014a84:	4616      	mov	r6, r2
 8014a86:	461f      	mov	r7, r3
 8014a88:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014a8c:	e79b      	b.n	80149c6 <_strtod_l+0x98e>
 8014a8e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8014a92:	9b08      	ldr	r3, [sp, #32]
 8014a94:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d1c1      	bne.n	8014a20 <_strtod_l+0x9e8>
 8014a9c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014aa0:	0d1b      	lsrs	r3, r3, #20
 8014aa2:	051b      	lsls	r3, r3, #20
 8014aa4:	429d      	cmp	r5, r3
 8014aa6:	d1bb      	bne.n	8014a20 <_strtod_l+0x9e8>
 8014aa8:	4630      	mov	r0, r6
 8014aaa:	4639      	mov	r1, r7
 8014aac:	f7ec fbe6 	bl	800127c <__aeabi_d2lz>
 8014ab0:	f7eb fd54 	bl	800055c <__aeabi_l2d>
 8014ab4:	4602      	mov	r2, r0
 8014ab6:	460b      	mov	r3, r1
 8014ab8:	4630      	mov	r0, r6
 8014aba:	4639      	mov	r1, r7
 8014abc:	f7eb fbc4 	bl	8000248 <__aeabi_dsub>
 8014ac0:	460b      	mov	r3, r1
 8014ac2:	4602      	mov	r2, r0
 8014ac4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8014ac8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014acc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014ace:	ea46 060a 	orr.w	r6, r6, sl
 8014ad2:	431e      	orrs	r6, r3
 8014ad4:	d069      	beq.n	8014baa <_strtod_l+0xb72>
 8014ad6:	a30a      	add	r3, pc, #40	@ (adr r3, 8014b00 <_strtod_l+0xac8>)
 8014ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014adc:	f7eb ffde 	bl	8000a9c <__aeabi_dcmplt>
 8014ae0:	2800      	cmp	r0, #0
 8014ae2:	f47f accf 	bne.w	8014484 <_strtod_l+0x44c>
 8014ae6:	a308      	add	r3, pc, #32	@ (adr r3, 8014b08 <_strtod_l+0xad0>)
 8014ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014aec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014af0:	f7eb fff2 	bl	8000ad8 <__aeabi_dcmpgt>
 8014af4:	2800      	cmp	r0, #0
 8014af6:	d093      	beq.n	8014a20 <_strtod_l+0x9e8>
 8014af8:	e4c4      	b.n	8014484 <_strtod_l+0x44c>
 8014afa:	bf00      	nop
 8014afc:	f3af 8000 	nop.w
 8014b00:	94a03595 	.word	0x94a03595
 8014b04:	3fdfffff 	.word	0x3fdfffff
 8014b08:	35afe535 	.word	0x35afe535
 8014b0c:	3fe00000 	.word	0x3fe00000
 8014b10:	000fffff 	.word	0x000fffff
 8014b14:	7ff00000 	.word	0x7ff00000
 8014b18:	7fefffff 	.word	0x7fefffff
 8014b1c:	3ff00000 	.word	0x3ff00000
 8014b20:	3fe00000 	.word	0x3fe00000
 8014b24:	7fe00000 	.word	0x7fe00000
 8014b28:	7c9fffff 	.word	0x7c9fffff
 8014b2c:	bff00000 	.word	0xbff00000
 8014b30:	9b08      	ldr	r3, [sp, #32]
 8014b32:	b323      	cbz	r3, 8014b7e <_strtod_l+0xb46>
 8014b34:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8014b38:	d821      	bhi.n	8014b7e <_strtod_l+0xb46>
 8014b3a:	a327      	add	r3, pc, #156	@ (adr r3, 8014bd8 <_strtod_l+0xba0>)
 8014b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b40:	4630      	mov	r0, r6
 8014b42:	4639      	mov	r1, r7
 8014b44:	f7eb ffb4 	bl	8000ab0 <__aeabi_dcmple>
 8014b48:	b1a0      	cbz	r0, 8014b74 <_strtod_l+0xb3c>
 8014b4a:	4639      	mov	r1, r7
 8014b4c:	4630      	mov	r0, r6
 8014b4e:	f7ec f80b 	bl	8000b68 <__aeabi_d2uiz>
 8014b52:	2801      	cmp	r0, #1
 8014b54:	bf38      	it	cc
 8014b56:	2001      	movcc	r0, #1
 8014b58:	f7eb fcb4 	bl	80004c4 <__aeabi_ui2d>
 8014b5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b5e:	4606      	mov	r6, r0
 8014b60:	460f      	mov	r7, r1
 8014b62:	b9fb      	cbnz	r3, 8014ba4 <_strtod_l+0xb6c>
 8014b64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014b68:	9014      	str	r0, [sp, #80]	@ 0x50
 8014b6a:	9315      	str	r3, [sp, #84]	@ 0x54
 8014b6c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8014b70:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014b74:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014b76:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8014b7a:	1b5b      	subs	r3, r3, r5
 8014b7c:	9311      	str	r3, [sp, #68]	@ 0x44
 8014b7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014b82:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8014b86:	f7ff f8ff 	bl	8013d88 <__ulp>
 8014b8a:	4602      	mov	r2, r0
 8014b8c:	460b      	mov	r3, r1
 8014b8e:	4650      	mov	r0, sl
 8014b90:	4659      	mov	r1, fp
 8014b92:	f7eb fd11 	bl	80005b8 <__aeabi_dmul>
 8014b96:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8014b9a:	f7eb fb57 	bl	800024c <__adddf3>
 8014b9e:	4682      	mov	sl, r0
 8014ba0:	468b      	mov	fp, r1
 8014ba2:	e776      	b.n	8014a92 <_strtod_l+0xa5a>
 8014ba4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8014ba8:	e7e0      	b.n	8014b6c <_strtod_l+0xb34>
 8014baa:	a30d      	add	r3, pc, #52	@ (adr r3, 8014be0 <_strtod_l+0xba8>)
 8014bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bb0:	f7eb ff74 	bl	8000a9c <__aeabi_dcmplt>
 8014bb4:	e79e      	b.n	8014af4 <_strtod_l+0xabc>
 8014bb6:	2300      	movs	r3, #0
 8014bb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014bba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014bbc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8014bbe:	6013      	str	r3, [r2, #0]
 8014bc0:	f7ff ba77 	b.w	80140b2 <_strtod_l+0x7a>
 8014bc4:	2a65      	cmp	r2, #101	@ 0x65
 8014bc6:	f43f ab6e 	beq.w	80142a6 <_strtod_l+0x26e>
 8014bca:	2a45      	cmp	r2, #69	@ 0x45
 8014bcc:	f43f ab6b 	beq.w	80142a6 <_strtod_l+0x26e>
 8014bd0:	2301      	movs	r3, #1
 8014bd2:	f7ff bba6 	b.w	8014322 <_strtod_l+0x2ea>
 8014bd6:	bf00      	nop
 8014bd8:	ffc00000 	.word	0xffc00000
 8014bdc:	41dfffff 	.word	0x41dfffff
 8014be0:	94a03595 	.word	0x94a03595
 8014be4:	3fcfffff 	.word	0x3fcfffff

08014be8 <_strtod_r>:
 8014be8:	4b01      	ldr	r3, [pc, #4]	@ (8014bf0 <_strtod_r+0x8>)
 8014bea:	f7ff ba25 	b.w	8014038 <_strtod_l>
 8014bee:	bf00      	nop
 8014bf0:	20000614 	.word	0x20000614

08014bf4 <_strtol_l.constprop.0>:
 8014bf4:	2b24      	cmp	r3, #36	@ 0x24
 8014bf6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014bfa:	4686      	mov	lr, r0
 8014bfc:	4690      	mov	r8, r2
 8014bfe:	d801      	bhi.n	8014c04 <_strtol_l.constprop.0+0x10>
 8014c00:	2b01      	cmp	r3, #1
 8014c02:	d106      	bne.n	8014c12 <_strtol_l.constprop.0+0x1e>
 8014c04:	f7fd fdb2 	bl	801276c <__errno>
 8014c08:	2316      	movs	r3, #22
 8014c0a:	6003      	str	r3, [r0, #0]
 8014c0c:	2000      	movs	r0, #0
 8014c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014c12:	460d      	mov	r5, r1
 8014c14:	4833      	ldr	r0, [pc, #204]	@ (8014ce4 <_strtol_l.constprop.0+0xf0>)
 8014c16:	462a      	mov	r2, r5
 8014c18:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014c1c:	5d06      	ldrb	r6, [r0, r4]
 8014c1e:	f016 0608 	ands.w	r6, r6, #8
 8014c22:	d1f8      	bne.n	8014c16 <_strtol_l.constprop.0+0x22>
 8014c24:	2c2d      	cmp	r4, #45	@ 0x2d
 8014c26:	d12d      	bne.n	8014c84 <_strtol_l.constprop.0+0x90>
 8014c28:	2601      	movs	r6, #1
 8014c2a:	782c      	ldrb	r4, [r5, #0]
 8014c2c:	1c95      	adds	r5, r2, #2
 8014c2e:	f033 0210 	bics.w	r2, r3, #16
 8014c32:	d109      	bne.n	8014c48 <_strtol_l.constprop.0+0x54>
 8014c34:	2c30      	cmp	r4, #48	@ 0x30
 8014c36:	d12a      	bne.n	8014c8e <_strtol_l.constprop.0+0x9a>
 8014c38:	782a      	ldrb	r2, [r5, #0]
 8014c3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014c3e:	2a58      	cmp	r2, #88	@ 0x58
 8014c40:	d125      	bne.n	8014c8e <_strtol_l.constprop.0+0x9a>
 8014c42:	2310      	movs	r3, #16
 8014c44:	786c      	ldrb	r4, [r5, #1]
 8014c46:	3502      	adds	r5, #2
 8014c48:	2200      	movs	r2, #0
 8014c4a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014c4e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014c52:	fbbc f9f3 	udiv	r9, ip, r3
 8014c56:	4610      	mov	r0, r2
 8014c58:	fb03 ca19 	mls	sl, r3, r9, ip
 8014c5c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014c60:	2f09      	cmp	r7, #9
 8014c62:	d81b      	bhi.n	8014c9c <_strtol_l.constprop.0+0xa8>
 8014c64:	463c      	mov	r4, r7
 8014c66:	42a3      	cmp	r3, r4
 8014c68:	dd27      	ble.n	8014cba <_strtol_l.constprop.0+0xc6>
 8014c6a:	1c57      	adds	r7, r2, #1
 8014c6c:	d007      	beq.n	8014c7e <_strtol_l.constprop.0+0x8a>
 8014c6e:	4581      	cmp	r9, r0
 8014c70:	d320      	bcc.n	8014cb4 <_strtol_l.constprop.0+0xc0>
 8014c72:	d101      	bne.n	8014c78 <_strtol_l.constprop.0+0x84>
 8014c74:	45a2      	cmp	sl, r4
 8014c76:	db1d      	blt.n	8014cb4 <_strtol_l.constprop.0+0xc0>
 8014c78:	2201      	movs	r2, #1
 8014c7a:	fb00 4003 	mla	r0, r0, r3, r4
 8014c7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014c82:	e7eb      	b.n	8014c5c <_strtol_l.constprop.0+0x68>
 8014c84:	2c2b      	cmp	r4, #43	@ 0x2b
 8014c86:	bf04      	itt	eq
 8014c88:	782c      	ldrbeq	r4, [r5, #0]
 8014c8a:	1c95      	addeq	r5, r2, #2
 8014c8c:	e7cf      	b.n	8014c2e <_strtol_l.constprop.0+0x3a>
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d1da      	bne.n	8014c48 <_strtol_l.constprop.0+0x54>
 8014c92:	2c30      	cmp	r4, #48	@ 0x30
 8014c94:	bf0c      	ite	eq
 8014c96:	2308      	moveq	r3, #8
 8014c98:	230a      	movne	r3, #10
 8014c9a:	e7d5      	b.n	8014c48 <_strtol_l.constprop.0+0x54>
 8014c9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014ca0:	2f19      	cmp	r7, #25
 8014ca2:	d801      	bhi.n	8014ca8 <_strtol_l.constprop.0+0xb4>
 8014ca4:	3c37      	subs	r4, #55	@ 0x37
 8014ca6:	e7de      	b.n	8014c66 <_strtol_l.constprop.0+0x72>
 8014ca8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8014cac:	2f19      	cmp	r7, #25
 8014cae:	d804      	bhi.n	8014cba <_strtol_l.constprop.0+0xc6>
 8014cb0:	3c57      	subs	r4, #87	@ 0x57
 8014cb2:	e7d8      	b.n	8014c66 <_strtol_l.constprop.0+0x72>
 8014cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8014cb8:	e7e1      	b.n	8014c7e <_strtol_l.constprop.0+0x8a>
 8014cba:	1c53      	adds	r3, r2, #1
 8014cbc:	d108      	bne.n	8014cd0 <_strtol_l.constprop.0+0xdc>
 8014cbe:	2322      	movs	r3, #34	@ 0x22
 8014cc0:	4660      	mov	r0, ip
 8014cc2:	f8ce 3000 	str.w	r3, [lr]
 8014cc6:	f1b8 0f00 	cmp.w	r8, #0
 8014cca:	d0a0      	beq.n	8014c0e <_strtol_l.constprop.0+0x1a>
 8014ccc:	1e69      	subs	r1, r5, #1
 8014cce:	e006      	b.n	8014cde <_strtol_l.constprop.0+0xea>
 8014cd0:	b106      	cbz	r6, 8014cd4 <_strtol_l.constprop.0+0xe0>
 8014cd2:	4240      	negs	r0, r0
 8014cd4:	f1b8 0f00 	cmp.w	r8, #0
 8014cd8:	d099      	beq.n	8014c0e <_strtol_l.constprop.0+0x1a>
 8014cda:	2a00      	cmp	r2, #0
 8014cdc:	d1f6      	bne.n	8014ccc <_strtol_l.constprop.0+0xd8>
 8014cde:	f8c8 1000 	str.w	r1, [r8]
 8014ce2:	e794      	b.n	8014c0e <_strtol_l.constprop.0+0x1a>
 8014ce4:	080171e9 	.word	0x080171e9

08014ce8 <_strtol_r>:
 8014ce8:	f7ff bf84 	b.w	8014bf4 <_strtol_l.constprop.0>

08014cec <__ssputs_r>:
 8014cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014cf0:	461f      	mov	r7, r3
 8014cf2:	688e      	ldr	r6, [r1, #8]
 8014cf4:	4682      	mov	sl, r0
 8014cf6:	42be      	cmp	r6, r7
 8014cf8:	460c      	mov	r4, r1
 8014cfa:	4690      	mov	r8, r2
 8014cfc:	680b      	ldr	r3, [r1, #0]
 8014cfe:	d82d      	bhi.n	8014d5c <__ssputs_r+0x70>
 8014d00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014d04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014d08:	d026      	beq.n	8014d58 <__ssputs_r+0x6c>
 8014d0a:	6965      	ldr	r5, [r4, #20]
 8014d0c:	6909      	ldr	r1, [r1, #16]
 8014d0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014d12:	eba3 0901 	sub.w	r9, r3, r1
 8014d16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014d1a:	1c7b      	adds	r3, r7, #1
 8014d1c:	444b      	add	r3, r9
 8014d1e:	106d      	asrs	r5, r5, #1
 8014d20:	429d      	cmp	r5, r3
 8014d22:	bf38      	it	cc
 8014d24:	461d      	movcc	r5, r3
 8014d26:	0553      	lsls	r3, r2, #21
 8014d28:	d527      	bpl.n	8014d7a <__ssputs_r+0x8e>
 8014d2a:	4629      	mov	r1, r5
 8014d2c:	f7fe fc2e 	bl	801358c <_malloc_r>
 8014d30:	4606      	mov	r6, r0
 8014d32:	b360      	cbz	r0, 8014d8e <__ssputs_r+0xa2>
 8014d34:	464a      	mov	r2, r9
 8014d36:	6921      	ldr	r1, [r4, #16]
 8014d38:	f7fd fd53 	bl	80127e2 <memcpy>
 8014d3c:	89a3      	ldrh	r3, [r4, #12]
 8014d3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014d42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014d46:	81a3      	strh	r3, [r4, #12]
 8014d48:	6126      	str	r6, [r4, #16]
 8014d4a:	444e      	add	r6, r9
 8014d4c:	6026      	str	r6, [r4, #0]
 8014d4e:	463e      	mov	r6, r7
 8014d50:	6165      	str	r5, [r4, #20]
 8014d52:	eba5 0509 	sub.w	r5, r5, r9
 8014d56:	60a5      	str	r5, [r4, #8]
 8014d58:	42be      	cmp	r6, r7
 8014d5a:	d900      	bls.n	8014d5e <__ssputs_r+0x72>
 8014d5c:	463e      	mov	r6, r7
 8014d5e:	4632      	mov	r2, r6
 8014d60:	4641      	mov	r1, r8
 8014d62:	6820      	ldr	r0, [r4, #0]
 8014d64:	f000 f9c2 	bl	80150ec <memmove>
 8014d68:	2000      	movs	r0, #0
 8014d6a:	68a3      	ldr	r3, [r4, #8]
 8014d6c:	1b9b      	subs	r3, r3, r6
 8014d6e:	60a3      	str	r3, [r4, #8]
 8014d70:	6823      	ldr	r3, [r4, #0]
 8014d72:	4433      	add	r3, r6
 8014d74:	6023      	str	r3, [r4, #0]
 8014d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d7a:	462a      	mov	r2, r5
 8014d7c:	f000 fd75 	bl	801586a <_realloc_r>
 8014d80:	4606      	mov	r6, r0
 8014d82:	2800      	cmp	r0, #0
 8014d84:	d1e0      	bne.n	8014d48 <__ssputs_r+0x5c>
 8014d86:	4650      	mov	r0, sl
 8014d88:	6921      	ldr	r1, [r4, #16]
 8014d8a:	f7fe fb8d 	bl	80134a8 <_free_r>
 8014d8e:	230c      	movs	r3, #12
 8014d90:	f8ca 3000 	str.w	r3, [sl]
 8014d94:	89a3      	ldrh	r3, [r4, #12]
 8014d96:	f04f 30ff 	mov.w	r0, #4294967295
 8014d9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d9e:	81a3      	strh	r3, [r4, #12]
 8014da0:	e7e9      	b.n	8014d76 <__ssputs_r+0x8a>
	...

08014da4 <_svfiprintf_r>:
 8014da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014da8:	4698      	mov	r8, r3
 8014daa:	898b      	ldrh	r3, [r1, #12]
 8014dac:	4607      	mov	r7, r0
 8014dae:	061b      	lsls	r3, r3, #24
 8014db0:	460d      	mov	r5, r1
 8014db2:	4614      	mov	r4, r2
 8014db4:	b09d      	sub	sp, #116	@ 0x74
 8014db6:	d510      	bpl.n	8014dda <_svfiprintf_r+0x36>
 8014db8:	690b      	ldr	r3, [r1, #16]
 8014dba:	b973      	cbnz	r3, 8014dda <_svfiprintf_r+0x36>
 8014dbc:	2140      	movs	r1, #64	@ 0x40
 8014dbe:	f7fe fbe5 	bl	801358c <_malloc_r>
 8014dc2:	6028      	str	r0, [r5, #0]
 8014dc4:	6128      	str	r0, [r5, #16]
 8014dc6:	b930      	cbnz	r0, 8014dd6 <_svfiprintf_r+0x32>
 8014dc8:	230c      	movs	r3, #12
 8014dca:	603b      	str	r3, [r7, #0]
 8014dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8014dd0:	b01d      	add	sp, #116	@ 0x74
 8014dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014dd6:	2340      	movs	r3, #64	@ 0x40
 8014dd8:	616b      	str	r3, [r5, #20]
 8014dda:	2300      	movs	r3, #0
 8014ddc:	9309      	str	r3, [sp, #36]	@ 0x24
 8014dde:	2320      	movs	r3, #32
 8014de0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014de4:	2330      	movs	r3, #48	@ 0x30
 8014de6:	f04f 0901 	mov.w	r9, #1
 8014dea:	f8cd 800c 	str.w	r8, [sp, #12]
 8014dee:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8014f88 <_svfiprintf_r+0x1e4>
 8014df2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014df6:	4623      	mov	r3, r4
 8014df8:	469a      	mov	sl, r3
 8014dfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014dfe:	b10a      	cbz	r2, 8014e04 <_svfiprintf_r+0x60>
 8014e00:	2a25      	cmp	r2, #37	@ 0x25
 8014e02:	d1f9      	bne.n	8014df8 <_svfiprintf_r+0x54>
 8014e04:	ebba 0b04 	subs.w	fp, sl, r4
 8014e08:	d00b      	beq.n	8014e22 <_svfiprintf_r+0x7e>
 8014e0a:	465b      	mov	r3, fp
 8014e0c:	4622      	mov	r2, r4
 8014e0e:	4629      	mov	r1, r5
 8014e10:	4638      	mov	r0, r7
 8014e12:	f7ff ff6b 	bl	8014cec <__ssputs_r>
 8014e16:	3001      	adds	r0, #1
 8014e18:	f000 80a7 	beq.w	8014f6a <_svfiprintf_r+0x1c6>
 8014e1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014e1e:	445a      	add	r2, fp
 8014e20:	9209      	str	r2, [sp, #36]	@ 0x24
 8014e22:	f89a 3000 	ldrb.w	r3, [sl]
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	f000 809f 	beq.w	8014f6a <_svfiprintf_r+0x1c6>
 8014e2c:	2300      	movs	r3, #0
 8014e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8014e32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014e36:	f10a 0a01 	add.w	sl, sl, #1
 8014e3a:	9304      	str	r3, [sp, #16]
 8014e3c:	9307      	str	r3, [sp, #28]
 8014e3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014e42:	931a      	str	r3, [sp, #104]	@ 0x68
 8014e44:	4654      	mov	r4, sl
 8014e46:	2205      	movs	r2, #5
 8014e48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e4c:	484e      	ldr	r0, [pc, #312]	@ (8014f88 <_svfiprintf_r+0x1e4>)
 8014e4e:	f7fd fcba 	bl	80127c6 <memchr>
 8014e52:	9a04      	ldr	r2, [sp, #16]
 8014e54:	b9d8      	cbnz	r0, 8014e8e <_svfiprintf_r+0xea>
 8014e56:	06d0      	lsls	r0, r2, #27
 8014e58:	bf44      	itt	mi
 8014e5a:	2320      	movmi	r3, #32
 8014e5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014e60:	0711      	lsls	r1, r2, #28
 8014e62:	bf44      	itt	mi
 8014e64:	232b      	movmi	r3, #43	@ 0x2b
 8014e66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014e6a:	f89a 3000 	ldrb.w	r3, [sl]
 8014e6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014e70:	d015      	beq.n	8014e9e <_svfiprintf_r+0xfa>
 8014e72:	4654      	mov	r4, sl
 8014e74:	2000      	movs	r0, #0
 8014e76:	f04f 0c0a 	mov.w	ip, #10
 8014e7a:	9a07      	ldr	r2, [sp, #28]
 8014e7c:	4621      	mov	r1, r4
 8014e7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014e82:	3b30      	subs	r3, #48	@ 0x30
 8014e84:	2b09      	cmp	r3, #9
 8014e86:	d94b      	bls.n	8014f20 <_svfiprintf_r+0x17c>
 8014e88:	b1b0      	cbz	r0, 8014eb8 <_svfiprintf_r+0x114>
 8014e8a:	9207      	str	r2, [sp, #28]
 8014e8c:	e014      	b.n	8014eb8 <_svfiprintf_r+0x114>
 8014e8e:	eba0 0308 	sub.w	r3, r0, r8
 8014e92:	fa09 f303 	lsl.w	r3, r9, r3
 8014e96:	4313      	orrs	r3, r2
 8014e98:	46a2      	mov	sl, r4
 8014e9a:	9304      	str	r3, [sp, #16]
 8014e9c:	e7d2      	b.n	8014e44 <_svfiprintf_r+0xa0>
 8014e9e:	9b03      	ldr	r3, [sp, #12]
 8014ea0:	1d19      	adds	r1, r3, #4
 8014ea2:	681b      	ldr	r3, [r3, #0]
 8014ea4:	9103      	str	r1, [sp, #12]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	bfbb      	ittet	lt
 8014eaa:	425b      	neglt	r3, r3
 8014eac:	f042 0202 	orrlt.w	r2, r2, #2
 8014eb0:	9307      	strge	r3, [sp, #28]
 8014eb2:	9307      	strlt	r3, [sp, #28]
 8014eb4:	bfb8      	it	lt
 8014eb6:	9204      	strlt	r2, [sp, #16]
 8014eb8:	7823      	ldrb	r3, [r4, #0]
 8014eba:	2b2e      	cmp	r3, #46	@ 0x2e
 8014ebc:	d10a      	bne.n	8014ed4 <_svfiprintf_r+0x130>
 8014ebe:	7863      	ldrb	r3, [r4, #1]
 8014ec0:	2b2a      	cmp	r3, #42	@ 0x2a
 8014ec2:	d132      	bne.n	8014f2a <_svfiprintf_r+0x186>
 8014ec4:	9b03      	ldr	r3, [sp, #12]
 8014ec6:	3402      	adds	r4, #2
 8014ec8:	1d1a      	adds	r2, r3, #4
 8014eca:	681b      	ldr	r3, [r3, #0]
 8014ecc:	9203      	str	r2, [sp, #12]
 8014ece:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014ed2:	9305      	str	r3, [sp, #20]
 8014ed4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8014f8c <_svfiprintf_r+0x1e8>
 8014ed8:	2203      	movs	r2, #3
 8014eda:	4650      	mov	r0, sl
 8014edc:	7821      	ldrb	r1, [r4, #0]
 8014ede:	f7fd fc72 	bl	80127c6 <memchr>
 8014ee2:	b138      	cbz	r0, 8014ef4 <_svfiprintf_r+0x150>
 8014ee4:	2240      	movs	r2, #64	@ 0x40
 8014ee6:	9b04      	ldr	r3, [sp, #16]
 8014ee8:	eba0 000a 	sub.w	r0, r0, sl
 8014eec:	4082      	lsls	r2, r0
 8014eee:	4313      	orrs	r3, r2
 8014ef0:	3401      	adds	r4, #1
 8014ef2:	9304      	str	r3, [sp, #16]
 8014ef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ef8:	2206      	movs	r2, #6
 8014efa:	4825      	ldr	r0, [pc, #148]	@ (8014f90 <_svfiprintf_r+0x1ec>)
 8014efc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014f00:	f7fd fc61 	bl	80127c6 <memchr>
 8014f04:	2800      	cmp	r0, #0
 8014f06:	d036      	beq.n	8014f76 <_svfiprintf_r+0x1d2>
 8014f08:	4b22      	ldr	r3, [pc, #136]	@ (8014f94 <_svfiprintf_r+0x1f0>)
 8014f0a:	bb1b      	cbnz	r3, 8014f54 <_svfiprintf_r+0x1b0>
 8014f0c:	9b03      	ldr	r3, [sp, #12]
 8014f0e:	3307      	adds	r3, #7
 8014f10:	f023 0307 	bic.w	r3, r3, #7
 8014f14:	3308      	adds	r3, #8
 8014f16:	9303      	str	r3, [sp, #12]
 8014f18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f1a:	4433      	add	r3, r6
 8014f1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014f1e:	e76a      	b.n	8014df6 <_svfiprintf_r+0x52>
 8014f20:	460c      	mov	r4, r1
 8014f22:	2001      	movs	r0, #1
 8014f24:	fb0c 3202 	mla	r2, ip, r2, r3
 8014f28:	e7a8      	b.n	8014e7c <_svfiprintf_r+0xd8>
 8014f2a:	2300      	movs	r3, #0
 8014f2c:	f04f 0c0a 	mov.w	ip, #10
 8014f30:	4619      	mov	r1, r3
 8014f32:	3401      	adds	r4, #1
 8014f34:	9305      	str	r3, [sp, #20]
 8014f36:	4620      	mov	r0, r4
 8014f38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014f3c:	3a30      	subs	r2, #48	@ 0x30
 8014f3e:	2a09      	cmp	r2, #9
 8014f40:	d903      	bls.n	8014f4a <_svfiprintf_r+0x1a6>
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d0c6      	beq.n	8014ed4 <_svfiprintf_r+0x130>
 8014f46:	9105      	str	r1, [sp, #20]
 8014f48:	e7c4      	b.n	8014ed4 <_svfiprintf_r+0x130>
 8014f4a:	4604      	mov	r4, r0
 8014f4c:	2301      	movs	r3, #1
 8014f4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8014f52:	e7f0      	b.n	8014f36 <_svfiprintf_r+0x192>
 8014f54:	ab03      	add	r3, sp, #12
 8014f56:	9300      	str	r3, [sp, #0]
 8014f58:	462a      	mov	r2, r5
 8014f5a:	4638      	mov	r0, r7
 8014f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8014f98 <_svfiprintf_r+0x1f4>)
 8014f5e:	a904      	add	r1, sp, #16
 8014f60:	f7fc fc68 	bl	8011834 <_printf_float>
 8014f64:	1c42      	adds	r2, r0, #1
 8014f66:	4606      	mov	r6, r0
 8014f68:	d1d6      	bne.n	8014f18 <_svfiprintf_r+0x174>
 8014f6a:	89ab      	ldrh	r3, [r5, #12]
 8014f6c:	065b      	lsls	r3, r3, #25
 8014f6e:	f53f af2d 	bmi.w	8014dcc <_svfiprintf_r+0x28>
 8014f72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014f74:	e72c      	b.n	8014dd0 <_svfiprintf_r+0x2c>
 8014f76:	ab03      	add	r3, sp, #12
 8014f78:	9300      	str	r3, [sp, #0]
 8014f7a:	462a      	mov	r2, r5
 8014f7c:	4638      	mov	r0, r7
 8014f7e:	4b06      	ldr	r3, [pc, #24]	@ (8014f98 <_svfiprintf_r+0x1f4>)
 8014f80:	a904      	add	r1, sp, #16
 8014f82:	f7fc fef5 	bl	8011d70 <_printf_i>
 8014f86:	e7ed      	b.n	8014f64 <_svfiprintf_r+0x1c0>
 8014f88:	080172e9 	.word	0x080172e9
 8014f8c:	080172ef 	.word	0x080172ef
 8014f90:	080172f3 	.word	0x080172f3
 8014f94:	08011835 	.word	0x08011835
 8014f98:	08014ced 	.word	0x08014ced

08014f9c <__sflush_r>:
 8014f9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fa2:	0716      	lsls	r6, r2, #28
 8014fa4:	4605      	mov	r5, r0
 8014fa6:	460c      	mov	r4, r1
 8014fa8:	d454      	bmi.n	8015054 <__sflush_r+0xb8>
 8014faa:	684b      	ldr	r3, [r1, #4]
 8014fac:	2b00      	cmp	r3, #0
 8014fae:	dc02      	bgt.n	8014fb6 <__sflush_r+0x1a>
 8014fb0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	dd48      	ble.n	8015048 <__sflush_r+0xac>
 8014fb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014fb8:	2e00      	cmp	r6, #0
 8014fba:	d045      	beq.n	8015048 <__sflush_r+0xac>
 8014fbc:	2300      	movs	r3, #0
 8014fbe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014fc2:	682f      	ldr	r7, [r5, #0]
 8014fc4:	6a21      	ldr	r1, [r4, #32]
 8014fc6:	602b      	str	r3, [r5, #0]
 8014fc8:	d030      	beq.n	801502c <__sflush_r+0x90>
 8014fca:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014fcc:	89a3      	ldrh	r3, [r4, #12]
 8014fce:	0759      	lsls	r1, r3, #29
 8014fd0:	d505      	bpl.n	8014fde <__sflush_r+0x42>
 8014fd2:	6863      	ldr	r3, [r4, #4]
 8014fd4:	1ad2      	subs	r2, r2, r3
 8014fd6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014fd8:	b10b      	cbz	r3, 8014fde <__sflush_r+0x42>
 8014fda:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014fdc:	1ad2      	subs	r2, r2, r3
 8014fde:	2300      	movs	r3, #0
 8014fe0:	4628      	mov	r0, r5
 8014fe2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014fe4:	6a21      	ldr	r1, [r4, #32]
 8014fe6:	47b0      	blx	r6
 8014fe8:	1c43      	adds	r3, r0, #1
 8014fea:	89a3      	ldrh	r3, [r4, #12]
 8014fec:	d106      	bne.n	8014ffc <__sflush_r+0x60>
 8014fee:	6829      	ldr	r1, [r5, #0]
 8014ff0:	291d      	cmp	r1, #29
 8014ff2:	d82b      	bhi.n	801504c <__sflush_r+0xb0>
 8014ff4:	4a28      	ldr	r2, [pc, #160]	@ (8015098 <__sflush_r+0xfc>)
 8014ff6:	410a      	asrs	r2, r1
 8014ff8:	07d6      	lsls	r6, r2, #31
 8014ffa:	d427      	bmi.n	801504c <__sflush_r+0xb0>
 8014ffc:	2200      	movs	r2, #0
 8014ffe:	6062      	str	r2, [r4, #4]
 8015000:	6922      	ldr	r2, [r4, #16]
 8015002:	04d9      	lsls	r1, r3, #19
 8015004:	6022      	str	r2, [r4, #0]
 8015006:	d504      	bpl.n	8015012 <__sflush_r+0x76>
 8015008:	1c42      	adds	r2, r0, #1
 801500a:	d101      	bne.n	8015010 <__sflush_r+0x74>
 801500c:	682b      	ldr	r3, [r5, #0]
 801500e:	b903      	cbnz	r3, 8015012 <__sflush_r+0x76>
 8015010:	6560      	str	r0, [r4, #84]	@ 0x54
 8015012:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015014:	602f      	str	r7, [r5, #0]
 8015016:	b1b9      	cbz	r1, 8015048 <__sflush_r+0xac>
 8015018:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801501c:	4299      	cmp	r1, r3
 801501e:	d002      	beq.n	8015026 <__sflush_r+0x8a>
 8015020:	4628      	mov	r0, r5
 8015022:	f7fe fa41 	bl	80134a8 <_free_r>
 8015026:	2300      	movs	r3, #0
 8015028:	6363      	str	r3, [r4, #52]	@ 0x34
 801502a:	e00d      	b.n	8015048 <__sflush_r+0xac>
 801502c:	2301      	movs	r3, #1
 801502e:	4628      	mov	r0, r5
 8015030:	47b0      	blx	r6
 8015032:	4602      	mov	r2, r0
 8015034:	1c50      	adds	r0, r2, #1
 8015036:	d1c9      	bne.n	8014fcc <__sflush_r+0x30>
 8015038:	682b      	ldr	r3, [r5, #0]
 801503a:	2b00      	cmp	r3, #0
 801503c:	d0c6      	beq.n	8014fcc <__sflush_r+0x30>
 801503e:	2b1d      	cmp	r3, #29
 8015040:	d001      	beq.n	8015046 <__sflush_r+0xaa>
 8015042:	2b16      	cmp	r3, #22
 8015044:	d11d      	bne.n	8015082 <__sflush_r+0xe6>
 8015046:	602f      	str	r7, [r5, #0]
 8015048:	2000      	movs	r0, #0
 801504a:	e021      	b.n	8015090 <__sflush_r+0xf4>
 801504c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015050:	b21b      	sxth	r3, r3
 8015052:	e01a      	b.n	801508a <__sflush_r+0xee>
 8015054:	690f      	ldr	r7, [r1, #16]
 8015056:	2f00      	cmp	r7, #0
 8015058:	d0f6      	beq.n	8015048 <__sflush_r+0xac>
 801505a:	0793      	lsls	r3, r2, #30
 801505c:	bf18      	it	ne
 801505e:	2300      	movne	r3, #0
 8015060:	680e      	ldr	r6, [r1, #0]
 8015062:	bf08      	it	eq
 8015064:	694b      	ldreq	r3, [r1, #20]
 8015066:	1bf6      	subs	r6, r6, r7
 8015068:	600f      	str	r7, [r1, #0]
 801506a:	608b      	str	r3, [r1, #8]
 801506c:	2e00      	cmp	r6, #0
 801506e:	ddeb      	ble.n	8015048 <__sflush_r+0xac>
 8015070:	4633      	mov	r3, r6
 8015072:	463a      	mov	r2, r7
 8015074:	4628      	mov	r0, r5
 8015076:	6a21      	ldr	r1, [r4, #32]
 8015078:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 801507c:	47e0      	blx	ip
 801507e:	2800      	cmp	r0, #0
 8015080:	dc07      	bgt.n	8015092 <__sflush_r+0xf6>
 8015082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015086:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801508a:	f04f 30ff 	mov.w	r0, #4294967295
 801508e:	81a3      	strh	r3, [r4, #12]
 8015090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015092:	4407      	add	r7, r0
 8015094:	1a36      	subs	r6, r6, r0
 8015096:	e7e9      	b.n	801506c <__sflush_r+0xd0>
 8015098:	dfbffffe 	.word	0xdfbffffe

0801509c <_fflush_r>:
 801509c:	b538      	push	{r3, r4, r5, lr}
 801509e:	690b      	ldr	r3, [r1, #16]
 80150a0:	4605      	mov	r5, r0
 80150a2:	460c      	mov	r4, r1
 80150a4:	b913      	cbnz	r3, 80150ac <_fflush_r+0x10>
 80150a6:	2500      	movs	r5, #0
 80150a8:	4628      	mov	r0, r5
 80150aa:	bd38      	pop	{r3, r4, r5, pc}
 80150ac:	b118      	cbz	r0, 80150b6 <_fflush_r+0x1a>
 80150ae:	6a03      	ldr	r3, [r0, #32]
 80150b0:	b90b      	cbnz	r3, 80150b6 <_fflush_r+0x1a>
 80150b2:	f7fd fa19 	bl	80124e8 <__sinit>
 80150b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80150ba:	2b00      	cmp	r3, #0
 80150bc:	d0f3      	beq.n	80150a6 <_fflush_r+0xa>
 80150be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80150c0:	07d0      	lsls	r0, r2, #31
 80150c2:	d404      	bmi.n	80150ce <_fflush_r+0x32>
 80150c4:	0599      	lsls	r1, r3, #22
 80150c6:	d402      	bmi.n	80150ce <_fflush_r+0x32>
 80150c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80150ca:	f7fd fb7a 	bl	80127c2 <__retarget_lock_acquire_recursive>
 80150ce:	4628      	mov	r0, r5
 80150d0:	4621      	mov	r1, r4
 80150d2:	f7ff ff63 	bl	8014f9c <__sflush_r>
 80150d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80150d8:	4605      	mov	r5, r0
 80150da:	07da      	lsls	r2, r3, #31
 80150dc:	d4e4      	bmi.n	80150a8 <_fflush_r+0xc>
 80150de:	89a3      	ldrh	r3, [r4, #12]
 80150e0:	059b      	lsls	r3, r3, #22
 80150e2:	d4e1      	bmi.n	80150a8 <_fflush_r+0xc>
 80150e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80150e6:	f7fd fb6d 	bl	80127c4 <__retarget_lock_release_recursive>
 80150ea:	e7dd      	b.n	80150a8 <_fflush_r+0xc>

080150ec <memmove>:
 80150ec:	4288      	cmp	r0, r1
 80150ee:	b510      	push	{r4, lr}
 80150f0:	eb01 0402 	add.w	r4, r1, r2
 80150f4:	d902      	bls.n	80150fc <memmove+0x10>
 80150f6:	4284      	cmp	r4, r0
 80150f8:	4623      	mov	r3, r4
 80150fa:	d807      	bhi.n	801510c <memmove+0x20>
 80150fc:	1e43      	subs	r3, r0, #1
 80150fe:	42a1      	cmp	r1, r4
 8015100:	d008      	beq.n	8015114 <memmove+0x28>
 8015102:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015106:	f803 2f01 	strb.w	r2, [r3, #1]!
 801510a:	e7f8      	b.n	80150fe <memmove+0x12>
 801510c:	4601      	mov	r1, r0
 801510e:	4402      	add	r2, r0
 8015110:	428a      	cmp	r2, r1
 8015112:	d100      	bne.n	8015116 <memmove+0x2a>
 8015114:	bd10      	pop	{r4, pc}
 8015116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801511a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801511e:	e7f7      	b.n	8015110 <memmove+0x24>

08015120 <strncmp>:
 8015120:	b510      	push	{r4, lr}
 8015122:	b16a      	cbz	r2, 8015140 <strncmp+0x20>
 8015124:	3901      	subs	r1, #1
 8015126:	1884      	adds	r4, r0, r2
 8015128:	f810 2b01 	ldrb.w	r2, [r0], #1
 801512c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015130:	429a      	cmp	r2, r3
 8015132:	d103      	bne.n	801513c <strncmp+0x1c>
 8015134:	42a0      	cmp	r0, r4
 8015136:	d001      	beq.n	801513c <strncmp+0x1c>
 8015138:	2a00      	cmp	r2, #0
 801513a:	d1f5      	bne.n	8015128 <strncmp+0x8>
 801513c:	1ad0      	subs	r0, r2, r3
 801513e:	bd10      	pop	{r4, pc}
 8015140:	4610      	mov	r0, r2
 8015142:	e7fc      	b.n	801513e <strncmp+0x1e>

08015144 <_sbrk_r>:
 8015144:	b538      	push	{r3, r4, r5, lr}
 8015146:	2300      	movs	r3, #0
 8015148:	4d05      	ldr	r5, [pc, #20]	@ (8015160 <_sbrk_r+0x1c>)
 801514a:	4604      	mov	r4, r0
 801514c:	4608      	mov	r0, r1
 801514e:	602b      	str	r3, [r5, #0]
 8015150:	f7ee f862 	bl	8003218 <_sbrk>
 8015154:	1c43      	adds	r3, r0, #1
 8015156:	d102      	bne.n	801515e <_sbrk_r+0x1a>
 8015158:	682b      	ldr	r3, [r5, #0]
 801515a:	b103      	cbz	r3, 801515e <_sbrk_r+0x1a>
 801515c:	6023      	str	r3, [r4, #0]
 801515e:	bd38      	pop	{r3, r4, r5, pc}
 8015160:	20003fa4 	.word	0x20003fa4

08015164 <nan>:
 8015164:	2000      	movs	r0, #0
 8015166:	4901      	ldr	r1, [pc, #4]	@ (801516c <nan+0x8>)
 8015168:	4770      	bx	lr
 801516a:	bf00      	nop
 801516c:	7ff80000 	.word	0x7ff80000

08015170 <__assert_func>:
 8015170:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015172:	4614      	mov	r4, r2
 8015174:	461a      	mov	r2, r3
 8015176:	4b09      	ldr	r3, [pc, #36]	@ (801519c <__assert_func+0x2c>)
 8015178:	4605      	mov	r5, r0
 801517a:	681b      	ldr	r3, [r3, #0]
 801517c:	68d8      	ldr	r0, [r3, #12]
 801517e:	b954      	cbnz	r4, 8015196 <__assert_func+0x26>
 8015180:	4b07      	ldr	r3, [pc, #28]	@ (80151a0 <__assert_func+0x30>)
 8015182:	461c      	mov	r4, r3
 8015184:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015188:	9100      	str	r1, [sp, #0]
 801518a:	462b      	mov	r3, r5
 801518c:	4905      	ldr	r1, [pc, #20]	@ (80151a4 <__assert_func+0x34>)
 801518e:	f000 fba7 	bl	80158e0 <fiprintf>
 8015192:	f000 fbb7 	bl	8015904 <abort>
 8015196:	4b04      	ldr	r3, [pc, #16]	@ (80151a8 <__assert_func+0x38>)
 8015198:	e7f4      	b.n	8015184 <__assert_func+0x14>
 801519a:	bf00      	nop
 801519c:	200005c4 	.word	0x200005c4
 80151a0:	0801733d 	.word	0x0801733d
 80151a4:	0801730f 	.word	0x0801730f
 80151a8:	08017302 	.word	0x08017302

080151ac <_calloc_r>:
 80151ac:	b570      	push	{r4, r5, r6, lr}
 80151ae:	fba1 5402 	umull	r5, r4, r1, r2
 80151b2:	b93c      	cbnz	r4, 80151c4 <_calloc_r+0x18>
 80151b4:	4629      	mov	r1, r5
 80151b6:	f7fe f9e9 	bl	801358c <_malloc_r>
 80151ba:	4606      	mov	r6, r0
 80151bc:	b928      	cbnz	r0, 80151ca <_calloc_r+0x1e>
 80151be:	2600      	movs	r6, #0
 80151c0:	4630      	mov	r0, r6
 80151c2:	bd70      	pop	{r4, r5, r6, pc}
 80151c4:	220c      	movs	r2, #12
 80151c6:	6002      	str	r2, [r0, #0]
 80151c8:	e7f9      	b.n	80151be <_calloc_r+0x12>
 80151ca:	462a      	mov	r2, r5
 80151cc:	4621      	mov	r1, r4
 80151ce:	f7fd fa24 	bl	801261a <memset>
 80151d2:	e7f5      	b.n	80151c0 <_calloc_r+0x14>

080151d4 <rshift>:
 80151d4:	6903      	ldr	r3, [r0, #16]
 80151d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80151da:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80151de:	f100 0414 	add.w	r4, r0, #20
 80151e2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80151e6:	dd46      	ble.n	8015276 <rshift+0xa2>
 80151e8:	f011 011f 	ands.w	r1, r1, #31
 80151ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80151f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80151f4:	d10c      	bne.n	8015210 <rshift+0x3c>
 80151f6:	4629      	mov	r1, r5
 80151f8:	f100 0710 	add.w	r7, r0, #16
 80151fc:	42b1      	cmp	r1, r6
 80151fe:	d335      	bcc.n	801526c <rshift+0x98>
 8015200:	1a9b      	subs	r3, r3, r2
 8015202:	009b      	lsls	r3, r3, #2
 8015204:	1eea      	subs	r2, r5, #3
 8015206:	4296      	cmp	r6, r2
 8015208:	bf38      	it	cc
 801520a:	2300      	movcc	r3, #0
 801520c:	4423      	add	r3, r4
 801520e:	e015      	b.n	801523c <rshift+0x68>
 8015210:	46a1      	mov	r9, r4
 8015212:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015216:	f1c1 0820 	rsb	r8, r1, #32
 801521a:	40cf      	lsrs	r7, r1
 801521c:	f105 0e04 	add.w	lr, r5, #4
 8015220:	4576      	cmp	r6, lr
 8015222:	46f4      	mov	ip, lr
 8015224:	d816      	bhi.n	8015254 <rshift+0x80>
 8015226:	1a9a      	subs	r2, r3, r2
 8015228:	0092      	lsls	r2, r2, #2
 801522a:	3a04      	subs	r2, #4
 801522c:	3501      	adds	r5, #1
 801522e:	42ae      	cmp	r6, r5
 8015230:	bf38      	it	cc
 8015232:	2200      	movcc	r2, #0
 8015234:	18a3      	adds	r3, r4, r2
 8015236:	50a7      	str	r7, [r4, r2]
 8015238:	b107      	cbz	r7, 801523c <rshift+0x68>
 801523a:	3304      	adds	r3, #4
 801523c:	42a3      	cmp	r3, r4
 801523e:	eba3 0204 	sub.w	r2, r3, r4
 8015242:	bf08      	it	eq
 8015244:	2300      	moveq	r3, #0
 8015246:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801524a:	6102      	str	r2, [r0, #16]
 801524c:	bf08      	it	eq
 801524e:	6143      	streq	r3, [r0, #20]
 8015250:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015254:	f8dc c000 	ldr.w	ip, [ip]
 8015258:	fa0c fc08 	lsl.w	ip, ip, r8
 801525c:	ea4c 0707 	orr.w	r7, ip, r7
 8015260:	f849 7b04 	str.w	r7, [r9], #4
 8015264:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015268:	40cf      	lsrs	r7, r1
 801526a:	e7d9      	b.n	8015220 <rshift+0x4c>
 801526c:	f851 cb04 	ldr.w	ip, [r1], #4
 8015270:	f847 cf04 	str.w	ip, [r7, #4]!
 8015274:	e7c2      	b.n	80151fc <rshift+0x28>
 8015276:	4623      	mov	r3, r4
 8015278:	e7e0      	b.n	801523c <rshift+0x68>

0801527a <__hexdig_fun>:
 801527a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801527e:	2b09      	cmp	r3, #9
 8015280:	d802      	bhi.n	8015288 <__hexdig_fun+0xe>
 8015282:	3820      	subs	r0, #32
 8015284:	b2c0      	uxtb	r0, r0
 8015286:	4770      	bx	lr
 8015288:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801528c:	2b05      	cmp	r3, #5
 801528e:	d801      	bhi.n	8015294 <__hexdig_fun+0x1a>
 8015290:	3847      	subs	r0, #71	@ 0x47
 8015292:	e7f7      	b.n	8015284 <__hexdig_fun+0xa>
 8015294:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015298:	2b05      	cmp	r3, #5
 801529a:	d801      	bhi.n	80152a0 <__hexdig_fun+0x26>
 801529c:	3827      	subs	r0, #39	@ 0x27
 801529e:	e7f1      	b.n	8015284 <__hexdig_fun+0xa>
 80152a0:	2000      	movs	r0, #0
 80152a2:	4770      	bx	lr

080152a4 <__gethex>:
 80152a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152a8:	468a      	mov	sl, r1
 80152aa:	4690      	mov	r8, r2
 80152ac:	b085      	sub	sp, #20
 80152ae:	9302      	str	r3, [sp, #8]
 80152b0:	680b      	ldr	r3, [r1, #0]
 80152b2:	9001      	str	r0, [sp, #4]
 80152b4:	1c9c      	adds	r4, r3, #2
 80152b6:	46a1      	mov	r9, r4
 80152b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80152bc:	2830      	cmp	r0, #48	@ 0x30
 80152be:	d0fa      	beq.n	80152b6 <__gethex+0x12>
 80152c0:	eba9 0303 	sub.w	r3, r9, r3
 80152c4:	f1a3 0b02 	sub.w	fp, r3, #2
 80152c8:	f7ff ffd7 	bl	801527a <__hexdig_fun>
 80152cc:	4605      	mov	r5, r0
 80152ce:	2800      	cmp	r0, #0
 80152d0:	d168      	bne.n	80153a4 <__gethex+0x100>
 80152d2:	2201      	movs	r2, #1
 80152d4:	4648      	mov	r0, r9
 80152d6:	499f      	ldr	r1, [pc, #636]	@ (8015554 <__gethex+0x2b0>)
 80152d8:	f7ff ff22 	bl	8015120 <strncmp>
 80152dc:	4607      	mov	r7, r0
 80152de:	2800      	cmp	r0, #0
 80152e0:	d167      	bne.n	80153b2 <__gethex+0x10e>
 80152e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80152e6:	4626      	mov	r6, r4
 80152e8:	f7ff ffc7 	bl	801527a <__hexdig_fun>
 80152ec:	2800      	cmp	r0, #0
 80152ee:	d062      	beq.n	80153b6 <__gethex+0x112>
 80152f0:	4623      	mov	r3, r4
 80152f2:	7818      	ldrb	r0, [r3, #0]
 80152f4:	4699      	mov	r9, r3
 80152f6:	2830      	cmp	r0, #48	@ 0x30
 80152f8:	f103 0301 	add.w	r3, r3, #1
 80152fc:	d0f9      	beq.n	80152f2 <__gethex+0x4e>
 80152fe:	f7ff ffbc 	bl	801527a <__hexdig_fun>
 8015302:	fab0 f580 	clz	r5, r0
 8015306:	f04f 0b01 	mov.w	fp, #1
 801530a:	096d      	lsrs	r5, r5, #5
 801530c:	464a      	mov	r2, r9
 801530e:	4616      	mov	r6, r2
 8015310:	7830      	ldrb	r0, [r6, #0]
 8015312:	3201      	adds	r2, #1
 8015314:	f7ff ffb1 	bl	801527a <__hexdig_fun>
 8015318:	2800      	cmp	r0, #0
 801531a:	d1f8      	bne.n	801530e <__gethex+0x6a>
 801531c:	2201      	movs	r2, #1
 801531e:	4630      	mov	r0, r6
 8015320:	498c      	ldr	r1, [pc, #560]	@ (8015554 <__gethex+0x2b0>)
 8015322:	f7ff fefd 	bl	8015120 <strncmp>
 8015326:	2800      	cmp	r0, #0
 8015328:	d13f      	bne.n	80153aa <__gethex+0x106>
 801532a:	b944      	cbnz	r4, 801533e <__gethex+0x9a>
 801532c:	1c74      	adds	r4, r6, #1
 801532e:	4622      	mov	r2, r4
 8015330:	4616      	mov	r6, r2
 8015332:	7830      	ldrb	r0, [r6, #0]
 8015334:	3201      	adds	r2, #1
 8015336:	f7ff ffa0 	bl	801527a <__hexdig_fun>
 801533a:	2800      	cmp	r0, #0
 801533c:	d1f8      	bne.n	8015330 <__gethex+0x8c>
 801533e:	1ba4      	subs	r4, r4, r6
 8015340:	00a7      	lsls	r7, r4, #2
 8015342:	7833      	ldrb	r3, [r6, #0]
 8015344:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015348:	2b50      	cmp	r3, #80	@ 0x50
 801534a:	d13e      	bne.n	80153ca <__gethex+0x126>
 801534c:	7873      	ldrb	r3, [r6, #1]
 801534e:	2b2b      	cmp	r3, #43	@ 0x2b
 8015350:	d033      	beq.n	80153ba <__gethex+0x116>
 8015352:	2b2d      	cmp	r3, #45	@ 0x2d
 8015354:	d034      	beq.n	80153c0 <__gethex+0x11c>
 8015356:	2400      	movs	r4, #0
 8015358:	1c71      	adds	r1, r6, #1
 801535a:	7808      	ldrb	r0, [r1, #0]
 801535c:	f7ff ff8d 	bl	801527a <__hexdig_fun>
 8015360:	1e43      	subs	r3, r0, #1
 8015362:	b2db      	uxtb	r3, r3
 8015364:	2b18      	cmp	r3, #24
 8015366:	d830      	bhi.n	80153ca <__gethex+0x126>
 8015368:	f1a0 0210 	sub.w	r2, r0, #16
 801536c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015370:	f7ff ff83 	bl	801527a <__hexdig_fun>
 8015374:	f100 3cff 	add.w	ip, r0, #4294967295
 8015378:	fa5f fc8c 	uxtb.w	ip, ip
 801537c:	f1bc 0f18 	cmp.w	ip, #24
 8015380:	f04f 030a 	mov.w	r3, #10
 8015384:	d91e      	bls.n	80153c4 <__gethex+0x120>
 8015386:	b104      	cbz	r4, 801538a <__gethex+0xe6>
 8015388:	4252      	negs	r2, r2
 801538a:	4417      	add	r7, r2
 801538c:	f8ca 1000 	str.w	r1, [sl]
 8015390:	b1ed      	cbz	r5, 80153ce <__gethex+0x12a>
 8015392:	f1bb 0f00 	cmp.w	fp, #0
 8015396:	bf0c      	ite	eq
 8015398:	2506      	moveq	r5, #6
 801539a:	2500      	movne	r5, #0
 801539c:	4628      	mov	r0, r5
 801539e:	b005      	add	sp, #20
 80153a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153a4:	2500      	movs	r5, #0
 80153a6:	462c      	mov	r4, r5
 80153a8:	e7b0      	b.n	801530c <__gethex+0x68>
 80153aa:	2c00      	cmp	r4, #0
 80153ac:	d1c7      	bne.n	801533e <__gethex+0x9a>
 80153ae:	4627      	mov	r7, r4
 80153b0:	e7c7      	b.n	8015342 <__gethex+0x9e>
 80153b2:	464e      	mov	r6, r9
 80153b4:	462f      	mov	r7, r5
 80153b6:	2501      	movs	r5, #1
 80153b8:	e7c3      	b.n	8015342 <__gethex+0x9e>
 80153ba:	2400      	movs	r4, #0
 80153bc:	1cb1      	adds	r1, r6, #2
 80153be:	e7cc      	b.n	801535a <__gethex+0xb6>
 80153c0:	2401      	movs	r4, #1
 80153c2:	e7fb      	b.n	80153bc <__gethex+0x118>
 80153c4:	fb03 0002 	mla	r0, r3, r2, r0
 80153c8:	e7ce      	b.n	8015368 <__gethex+0xc4>
 80153ca:	4631      	mov	r1, r6
 80153cc:	e7de      	b.n	801538c <__gethex+0xe8>
 80153ce:	4629      	mov	r1, r5
 80153d0:	eba6 0309 	sub.w	r3, r6, r9
 80153d4:	3b01      	subs	r3, #1
 80153d6:	2b07      	cmp	r3, #7
 80153d8:	dc0a      	bgt.n	80153f0 <__gethex+0x14c>
 80153da:	9801      	ldr	r0, [sp, #4]
 80153dc:	f7fe f962 	bl	80136a4 <_Balloc>
 80153e0:	4604      	mov	r4, r0
 80153e2:	b940      	cbnz	r0, 80153f6 <__gethex+0x152>
 80153e4:	4602      	mov	r2, r0
 80153e6:	21e4      	movs	r1, #228	@ 0xe4
 80153e8:	4b5b      	ldr	r3, [pc, #364]	@ (8015558 <__gethex+0x2b4>)
 80153ea:	485c      	ldr	r0, [pc, #368]	@ (801555c <__gethex+0x2b8>)
 80153ec:	f7ff fec0 	bl	8015170 <__assert_func>
 80153f0:	3101      	adds	r1, #1
 80153f2:	105b      	asrs	r3, r3, #1
 80153f4:	e7ef      	b.n	80153d6 <__gethex+0x132>
 80153f6:	2300      	movs	r3, #0
 80153f8:	f100 0a14 	add.w	sl, r0, #20
 80153fc:	4655      	mov	r5, sl
 80153fe:	469b      	mov	fp, r3
 8015400:	45b1      	cmp	r9, r6
 8015402:	d337      	bcc.n	8015474 <__gethex+0x1d0>
 8015404:	f845 bb04 	str.w	fp, [r5], #4
 8015408:	eba5 050a 	sub.w	r5, r5, sl
 801540c:	10ad      	asrs	r5, r5, #2
 801540e:	6125      	str	r5, [r4, #16]
 8015410:	4658      	mov	r0, fp
 8015412:	f7fe fa39 	bl	8013888 <__hi0bits>
 8015416:	016d      	lsls	r5, r5, #5
 8015418:	f8d8 6000 	ldr.w	r6, [r8]
 801541c:	1a2d      	subs	r5, r5, r0
 801541e:	42b5      	cmp	r5, r6
 8015420:	dd54      	ble.n	80154cc <__gethex+0x228>
 8015422:	1bad      	subs	r5, r5, r6
 8015424:	4629      	mov	r1, r5
 8015426:	4620      	mov	r0, r4
 8015428:	f7fe fdc1 	bl	8013fae <__any_on>
 801542c:	4681      	mov	r9, r0
 801542e:	b178      	cbz	r0, 8015450 <__gethex+0x1ac>
 8015430:	f04f 0901 	mov.w	r9, #1
 8015434:	1e6b      	subs	r3, r5, #1
 8015436:	1159      	asrs	r1, r3, #5
 8015438:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801543c:	f003 021f 	and.w	r2, r3, #31
 8015440:	fa09 f202 	lsl.w	r2, r9, r2
 8015444:	420a      	tst	r2, r1
 8015446:	d003      	beq.n	8015450 <__gethex+0x1ac>
 8015448:	454b      	cmp	r3, r9
 801544a:	dc36      	bgt.n	80154ba <__gethex+0x216>
 801544c:	f04f 0902 	mov.w	r9, #2
 8015450:	4629      	mov	r1, r5
 8015452:	4620      	mov	r0, r4
 8015454:	f7ff febe 	bl	80151d4 <rshift>
 8015458:	442f      	add	r7, r5
 801545a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801545e:	42bb      	cmp	r3, r7
 8015460:	da42      	bge.n	80154e8 <__gethex+0x244>
 8015462:	4621      	mov	r1, r4
 8015464:	9801      	ldr	r0, [sp, #4]
 8015466:	f7fe f95d 	bl	8013724 <_Bfree>
 801546a:	2300      	movs	r3, #0
 801546c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801546e:	25a3      	movs	r5, #163	@ 0xa3
 8015470:	6013      	str	r3, [r2, #0]
 8015472:	e793      	b.n	801539c <__gethex+0xf8>
 8015474:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015478:	2a2e      	cmp	r2, #46	@ 0x2e
 801547a:	d012      	beq.n	80154a2 <__gethex+0x1fe>
 801547c:	2b20      	cmp	r3, #32
 801547e:	d104      	bne.n	801548a <__gethex+0x1e6>
 8015480:	f845 bb04 	str.w	fp, [r5], #4
 8015484:	f04f 0b00 	mov.w	fp, #0
 8015488:	465b      	mov	r3, fp
 801548a:	7830      	ldrb	r0, [r6, #0]
 801548c:	9303      	str	r3, [sp, #12]
 801548e:	f7ff fef4 	bl	801527a <__hexdig_fun>
 8015492:	9b03      	ldr	r3, [sp, #12]
 8015494:	f000 000f 	and.w	r0, r0, #15
 8015498:	4098      	lsls	r0, r3
 801549a:	ea4b 0b00 	orr.w	fp, fp, r0
 801549e:	3304      	adds	r3, #4
 80154a0:	e7ae      	b.n	8015400 <__gethex+0x15c>
 80154a2:	45b1      	cmp	r9, r6
 80154a4:	d8ea      	bhi.n	801547c <__gethex+0x1d8>
 80154a6:	2201      	movs	r2, #1
 80154a8:	4630      	mov	r0, r6
 80154aa:	492a      	ldr	r1, [pc, #168]	@ (8015554 <__gethex+0x2b0>)
 80154ac:	9303      	str	r3, [sp, #12]
 80154ae:	f7ff fe37 	bl	8015120 <strncmp>
 80154b2:	9b03      	ldr	r3, [sp, #12]
 80154b4:	2800      	cmp	r0, #0
 80154b6:	d1e1      	bne.n	801547c <__gethex+0x1d8>
 80154b8:	e7a2      	b.n	8015400 <__gethex+0x15c>
 80154ba:	4620      	mov	r0, r4
 80154bc:	1ea9      	subs	r1, r5, #2
 80154be:	f7fe fd76 	bl	8013fae <__any_on>
 80154c2:	2800      	cmp	r0, #0
 80154c4:	d0c2      	beq.n	801544c <__gethex+0x1a8>
 80154c6:	f04f 0903 	mov.w	r9, #3
 80154ca:	e7c1      	b.n	8015450 <__gethex+0x1ac>
 80154cc:	da09      	bge.n	80154e2 <__gethex+0x23e>
 80154ce:	1b75      	subs	r5, r6, r5
 80154d0:	4621      	mov	r1, r4
 80154d2:	462a      	mov	r2, r5
 80154d4:	9801      	ldr	r0, [sp, #4]
 80154d6:	f7fe fb3b 	bl	8013b50 <__lshift>
 80154da:	4604      	mov	r4, r0
 80154dc:	1b7f      	subs	r7, r7, r5
 80154de:	f100 0a14 	add.w	sl, r0, #20
 80154e2:	f04f 0900 	mov.w	r9, #0
 80154e6:	e7b8      	b.n	801545a <__gethex+0x1b6>
 80154e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80154ec:	42bd      	cmp	r5, r7
 80154ee:	dd6f      	ble.n	80155d0 <__gethex+0x32c>
 80154f0:	1bed      	subs	r5, r5, r7
 80154f2:	42ae      	cmp	r6, r5
 80154f4:	dc34      	bgt.n	8015560 <__gethex+0x2bc>
 80154f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80154fa:	2b02      	cmp	r3, #2
 80154fc:	d022      	beq.n	8015544 <__gethex+0x2a0>
 80154fe:	2b03      	cmp	r3, #3
 8015500:	d024      	beq.n	801554c <__gethex+0x2a8>
 8015502:	2b01      	cmp	r3, #1
 8015504:	d115      	bne.n	8015532 <__gethex+0x28e>
 8015506:	42ae      	cmp	r6, r5
 8015508:	d113      	bne.n	8015532 <__gethex+0x28e>
 801550a:	2e01      	cmp	r6, #1
 801550c:	d10b      	bne.n	8015526 <__gethex+0x282>
 801550e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015512:	9a02      	ldr	r2, [sp, #8]
 8015514:	2562      	movs	r5, #98	@ 0x62
 8015516:	6013      	str	r3, [r2, #0]
 8015518:	2301      	movs	r3, #1
 801551a:	6123      	str	r3, [r4, #16]
 801551c:	f8ca 3000 	str.w	r3, [sl]
 8015520:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015522:	601c      	str	r4, [r3, #0]
 8015524:	e73a      	b.n	801539c <__gethex+0xf8>
 8015526:	4620      	mov	r0, r4
 8015528:	1e71      	subs	r1, r6, #1
 801552a:	f7fe fd40 	bl	8013fae <__any_on>
 801552e:	2800      	cmp	r0, #0
 8015530:	d1ed      	bne.n	801550e <__gethex+0x26a>
 8015532:	4621      	mov	r1, r4
 8015534:	9801      	ldr	r0, [sp, #4]
 8015536:	f7fe f8f5 	bl	8013724 <_Bfree>
 801553a:	2300      	movs	r3, #0
 801553c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801553e:	2550      	movs	r5, #80	@ 0x50
 8015540:	6013      	str	r3, [r2, #0]
 8015542:	e72b      	b.n	801539c <__gethex+0xf8>
 8015544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015546:	2b00      	cmp	r3, #0
 8015548:	d1f3      	bne.n	8015532 <__gethex+0x28e>
 801554a:	e7e0      	b.n	801550e <__gethex+0x26a>
 801554c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801554e:	2b00      	cmp	r3, #0
 8015550:	d1dd      	bne.n	801550e <__gethex+0x26a>
 8015552:	e7ee      	b.n	8015532 <__gethex+0x28e>
 8015554:	08017190 	.word	0x08017190
 8015558:	08017023 	.word	0x08017023
 801555c:	0801733e 	.word	0x0801733e
 8015560:	1e6f      	subs	r7, r5, #1
 8015562:	f1b9 0f00 	cmp.w	r9, #0
 8015566:	d130      	bne.n	80155ca <__gethex+0x326>
 8015568:	b127      	cbz	r7, 8015574 <__gethex+0x2d0>
 801556a:	4639      	mov	r1, r7
 801556c:	4620      	mov	r0, r4
 801556e:	f7fe fd1e 	bl	8013fae <__any_on>
 8015572:	4681      	mov	r9, r0
 8015574:	2301      	movs	r3, #1
 8015576:	4629      	mov	r1, r5
 8015578:	1b76      	subs	r6, r6, r5
 801557a:	2502      	movs	r5, #2
 801557c:	117a      	asrs	r2, r7, #5
 801557e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015582:	f007 071f 	and.w	r7, r7, #31
 8015586:	40bb      	lsls	r3, r7
 8015588:	4213      	tst	r3, r2
 801558a:	4620      	mov	r0, r4
 801558c:	bf18      	it	ne
 801558e:	f049 0902 	orrne.w	r9, r9, #2
 8015592:	f7ff fe1f 	bl	80151d4 <rshift>
 8015596:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801559a:	f1b9 0f00 	cmp.w	r9, #0
 801559e:	d047      	beq.n	8015630 <__gethex+0x38c>
 80155a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80155a4:	2b02      	cmp	r3, #2
 80155a6:	d015      	beq.n	80155d4 <__gethex+0x330>
 80155a8:	2b03      	cmp	r3, #3
 80155aa:	d017      	beq.n	80155dc <__gethex+0x338>
 80155ac:	2b01      	cmp	r3, #1
 80155ae:	d109      	bne.n	80155c4 <__gethex+0x320>
 80155b0:	f019 0f02 	tst.w	r9, #2
 80155b4:	d006      	beq.n	80155c4 <__gethex+0x320>
 80155b6:	f8da 3000 	ldr.w	r3, [sl]
 80155ba:	ea49 0903 	orr.w	r9, r9, r3
 80155be:	f019 0f01 	tst.w	r9, #1
 80155c2:	d10e      	bne.n	80155e2 <__gethex+0x33e>
 80155c4:	f045 0510 	orr.w	r5, r5, #16
 80155c8:	e032      	b.n	8015630 <__gethex+0x38c>
 80155ca:	f04f 0901 	mov.w	r9, #1
 80155ce:	e7d1      	b.n	8015574 <__gethex+0x2d0>
 80155d0:	2501      	movs	r5, #1
 80155d2:	e7e2      	b.n	801559a <__gethex+0x2f6>
 80155d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80155d6:	f1c3 0301 	rsb	r3, r3, #1
 80155da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80155dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80155de:	2b00      	cmp	r3, #0
 80155e0:	d0f0      	beq.n	80155c4 <__gethex+0x320>
 80155e2:	f04f 0c00 	mov.w	ip, #0
 80155e6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80155ea:	f104 0314 	add.w	r3, r4, #20
 80155ee:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80155f2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80155f6:	4618      	mov	r0, r3
 80155f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80155fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015600:	d01b      	beq.n	801563a <__gethex+0x396>
 8015602:	3201      	adds	r2, #1
 8015604:	6002      	str	r2, [r0, #0]
 8015606:	2d02      	cmp	r5, #2
 8015608:	f104 0314 	add.w	r3, r4, #20
 801560c:	d13c      	bne.n	8015688 <__gethex+0x3e4>
 801560e:	f8d8 2000 	ldr.w	r2, [r8]
 8015612:	3a01      	subs	r2, #1
 8015614:	42b2      	cmp	r2, r6
 8015616:	d109      	bne.n	801562c <__gethex+0x388>
 8015618:	2201      	movs	r2, #1
 801561a:	1171      	asrs	r1, r6, #5
 801561c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015620:	f006 061f 	and.w	r6, r6, #31
 8015624:	fa02 f606 	lsl.w	r6, r2, r6
 8015628:	421e      	tst	r6, r3
 801562a:	d13a      	bne.n	80156a2 <__gethex+0x3fe>
 801562c:	f045 0520 	orr.w	r5, r5, #32
 8015630:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015632:	601c      	str	r4, [r3, #0]
 8015634:	9b02      	ldr	r3, [sp, #8]
 8015636:	601f      	str	r7, [r3, #0]
 8015638:	e6b0      	b.n	801539c <__gethex+0xf8>
 801563a:	4299      	cmp	r1, r3
 801563c:	f843 cc04 	str.w	ip, [r3, #-4]
 8015640:	d8d9      	bhi.n	80155f6 <__gethex+0x352>
 8015642:	68a3      	ldr	r3, [r4, #8]
 8015644:	459b      	cmp	fp, r3
 8015646:	db17      	blt.n	8015678 <__gethex+0x3d4>
 8015648:	6861      	ldr	r1, [r4, #4]
 801564a:	9801      	ldr	r0, [sp, #4]
 801564c:	3101      	adds	r1, #1
 801564e:	f7fe f829 	bl	80136a4 <_Balloc>
 8015652:	4681      	mov	r9, r0
 8015654:	b918      	cbnz	r0, 801565e <__gethex+0x3ba>
 8015656:	4602      	mov	r2, r0
 8015658:	2184      	movs	r1, #132	@ 0x84
 801565a:	4b19      	ldr	r3, [pc, #100]	@ (80156c0 <__gethex+0x41c>)
 801565c:	e6c5      	b.n	80153ea <__gethex+0x146>
 801565e:	6922      	ldr	r2, [r4, #16]
 8015660:	f104 010c 	add.w	r1, r4, #12
 8015664:	3202      	adds	r2, #2
 8015666:	0092      	lsls	r2, r2, #2
 8015668:	300c      	adds	r0, #12
 801566a:	f7fd f8ba 	bl	80127e2 <memcpy>
 801566e:	4621      	mov	r1, r4
 8015670:	9801      	ldr	r0, [sp, #4]
 8015672:	f7fe f857 	bl	8013724 <_Bfree>
 8015676:	464c      	mov	r4, r9
 8015678:	6923      	ldr	r3, [r4, #16]
 801567a:	1c5a      	adds	r2, r3, #1
 801567c:	6122      	str	r2, [r4, #16]
 801567e:	2201      	movs	r2, #1
 8015680:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015684:	615a      	str	r2, [r3, #20]
 8015686:	e7be      	b.n	8015606 <__gethex+0x362>
 8015688:	6922      	ldr	r2, [r4, #16]
 801568a:	455a      	cmp	r2, fp
 801568c:	dd0b      	ble.n	80156a6 <__gethex+0x402>
 801568e:	2101      	movs	r1, #1
 8015690:	4620      	mov	r0, r4
 8015692:	f7ff fd9f 	bl	80151d4 <rshift>
 8015696:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801569a:	3701      	adds	r7, #1
 801569c:	42bb      	cmp	r3, r7
 801569e:	f6ff aee0 	blt.w	8015462 <__gethex+0x1be>
 80156a2:	2501      	movs	r5, #1
 80156a4:	e7c2      	b.n	801562c <__gethex+0x388>
 80156a6:	f016 061f 	ands.w	r6, r6, #31
 80156aa:	d0fa      	beq.n	80156a2 <__gethex+0x3fe>
 80156ac:	4453      	add	r3, sl
 80156ae:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80156b2:	f7fe f8e9 	bl	8013888 <__hi0bits>
 80156b6:	f1c6 0620 	rsb	r6, r6, #32
 80156ba:	42b0      	cmp	r0, r6
 80156bc:	dbe7      	blt.n	801568e <__gethex+0x3ea>
 80156be:	e7f0      	b.n	80156a2 <__gethex+0x3fe>
 80156c0:	08017023 	.word	0x08017023

080156c4 <L_shift>:
 80156c4:	f1c2 0208 	rsb	r2, r2, #8
 80156c8:	0092      	lsls	r2, r2, #2
 80156ca:	b570      	push	{r4, r5, r6, lr}
 80156cc:	f1c2 0620 	rsb	r6, r2, #32
 80156d0:	6843      	ldr	r3, [r0, #4]
 80156d2:	6804      	ldr	r4, [r0, #0]
 80156d4:	fa03 f506 	lsl.w	r5, r3, r6
 80156d8:	432c      	orrs	r4, r5
 80156da:	40d3      	lsrs	r3, r2
 80156dc:	6004      	str	r4, [r0, #0]
 80156de:	f840 3f04 	str.w	r3, [r0, #4]!
 80156e2:	4288      	cmp	r0, r1
 80156e4:	d3f4      	bcc.n	80156d0 <L_shift+0xc>
 80156e6:	bd70      	pop	{r4, r5, r6, pc}

080156e8 <__match>:
 80156e8:	b530      	push	{r4, r5, lr}
 80156ea:	6803      	ldr	r3, [r0, #0]
 80156ec:	3301      	adds	r3, #1
 80156ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80156f2:	b914      	cbnz	r4, 80156fa <__match+0x12>
 80156f4:	6003      	str	r3, [r0, #0]
 80156f6:	2001      	movs	r0, #1
 80156f8:	bd30      	pop	{r4, r5, pc}
 80156fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80156fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015702:	2d19      	cmp	r5, #25
 8015704:	bf98      	it	ls
 8015706:	3220      	addls	r2, #32
 8015708:	42a2      	cmp	r2, r4
 801570a:	d0f0      	beq.n	80156ee <__match+0x6>
 801570c:	2000      	movs	r0, #0
 801570e:	e7f3      	b.n	80156f8 <__match+0x10>

08015710 <__hexnan>:
 8015710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015714:	2500      	movs	r5, #0
 8015716:	680b      	ldr	r3, [r1, #0]
 8015718:	4682      	mov	sl, r0
 801571a:	115e      	asrs	r6, r3, #5
 801571c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015720:	f013 031f 	ands.w	r3, r3, #31
 8015724:	bf18      	it	ne
 8015726:	3604      	addne	r6, #4
 8015728:	1f37      	subs	r7, r6, #4
 801572a:	4690      	mov	r8, r2
 801572c:	46b9      	mov	r9, r7
 801572e:	463c      	mov	r4, r7
 8015730:	46ab      	mov	fp, r5
 8015732:	b087      	sub	sp, #28
 8015734:	6801      	ldr	r1, [r0, #0]
 8015736:	9301      	str	r3, [sp, #4]
 8015738:	f846 5c04 	str.w	r5, [r6, #-4]
 801573c:	9502      	str	r5, [sp, #8]
 801573e:	784a      	ldrb	r2, [r1, #1]
 8015740:	1c4b      	adds	r3, r1, #1
 8015742:	9303      	str	r3, [sp, #12]
 8015744:	b342      	cbz	r2, 8015798 <__hexnan+0x88>
 8015746:	4610      	mov	r0, r2
 8015748:	9105      	str	r1, [sp, #20]
 801574a:	9204      	str	r2, [sp, #16]
 801574c:	f7ff fd95 	bl	801527a <__hexdig_fun>
 8015750:	2800      	cmp	r0, #0
 8015752:	d151      	bne.n	80157f8 <__hexnan+0xe8>
 8015754:	9a04      	ldr	r2, [sp, #16]
 8015756:	9905      	ldr	r1, [sp, #20]
 8015758:	2a20      	cmp	r2, #32
 801575a:	d818      	bhi.n	801578e <__hexnan+0x7e>
 801575c:	9b02      	ldr	r3, [sp, #8]
 801575e:	459b      	cmp	fp, r3
 8015760:	dd13      	ble.n	801578a <__hexnan+0x7a>
 8015762:	454c      	cmp	r4, r9
 8015764:	d206      	bcs.n	8015774 <__hexnan+0x64>
 8015766:	2d07      	cmp	r5, #7
 8015768:	dc04      	bgt.n	8015774 <__hexnan+0x64>
 801576a:	462a      	mov	r2, r5
 801576c:	4649      	mov	r1, r9
 801576e:	4620      	mov	r0, r4
 8015770:	f7ff ffa8 	bl	80156c4 <L_shift>
 8015774:	4544      	cmp	r4, r8
 8015776:	d952      	bls.n	801581e <__hexnan+0x10e>
 8015778:	2300      	movs	r3, #0
 801577a:	f1a4 0904 	sub.w	r9, r4, #4
 801577e:	f844 3c04 	str.w	r3, [r4, #-4]
 8015782:	461d      	mov	r5, r3
 8015784:	464c      	mov	r4, r9
 8015786:	f8cd b008 	str.w	fp, [sp, #8]
 801578a:	9903      	ldr	r1, [sp, #12]
 801578c:	e7d7      	b.n	801573e <__hexnan+0x2e>
 801578e:	2a29      	cmp	r2, #41	@ 0x29
 8015790:	d157      	bne.n	8015842 <__hexnan+0x132>
 8015792:	3102      	adds	r1, #2
 8015794:	f8ca 1000 	str.w	r1, [sl]
 8015798:	f1bb 0f00 	cmp.w	fp, #0
 801579c:	d051      	beq.n	8015842 <__hexnan+0x132>
 801579e:	454c      	cmp	r4, r9
 80157a0:	d206      	bcs.n	80157b0 <__hexnan+0xa0>
 80157a2:	2d07      	cmp	r5, #7
 80157a4:	dc04      	bgt.n	80157b0 <__hexnan+0xa0>
 80157a6:	462a      	mov	r2, r5
 80157a8:	4649      	mov	r1, r9
 80157aa:	4620      	mov	r0, r4
 80157ac:	f7ff ff8a 	bl	80156c4 <L_shift>
 80157b0:	4544      	cmp	r4, r8
 80157b2:	d936      	bls.n	8015822 <__hexnan+0x112>
 80157b4:	4623      	mov	r3, r4
 80157b6:	f1a8 0204 	sub.w	r2, r8, #4
 80157ba:	f853 1b04 	ldr.w	r1, [r3], #4
 80157be:	429f      	cmp	r7, r3
 80157c0:	f842 1f04 	str.w	r1, [r2, #4]!
 80157c4:	d2f9      	bcs.n	80157ba <__hexnan+0xaa>
 80157c6:	1b3b      	subs	r3, r7, r4
 80157c8:	f023 0303 	bic.w	r3, r3, #3
 80157cc:	3304      	adds	r3, #4
 80157ce:	3401      	adds	r4, #1
 80157d0:	3e03      	subs	r6, #3
 80157d2:	42b4      	cmp	r4, r6
 80157d4:	bf88      	it	hi
 80157d6:	2304      	movhi	r3, #4
 80157d8:	2200      	movs	r2, #0
 80157da:	4443      	add	r3, r8
 80157dc:	f843 2b04 	str.w	r2, [r3], #4
 80157e0:	429f      	cmp	r7, r3
 80157e2:	d2fb      	bcs.n	80157dc <__hexnan+0xcc>
 80157e4:	683b      	ldr	r3, [r7, #0]
 80157e6:	b91b      	cbnz	r3, 80157f0 <__hexnan+0xe0>
 80157e8:	4547      	cmp	r7, r8
 80157ea:	d128      	bne.n	801583e <__hexnan+0x12e>
 80157ec:	2301      	movs	r3, #1
 80157ee:	603b      	str	r3, [r7, #0]
 80157f0:	2005      	movs	r0, #5
 80157f2:	b007      	add	sp, #28
 80157f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157f8:	3501      	adds	r5, #1
 80157fa:	2d08      	cmp	r5, #8
 80157fc:	f10b 0b01 	add.w	fp, fp, #1
 8015800:	dd06      	ble.n	8015810 <__hexnan+0x100>
 8015802:	4544      	cmp	r4, r8
 8015804:	d9c1      	bls.n	801578a <__hexnan+0x7a>
 8015806:	2300      	movs	r3, #0
 8015808:	2501      	movs	r5, #1
 801580a:	f844 3c04 	str.w	r3, [r4, #-4]
 801580e:	3c04      	subs	r4, #4
 8015810:	6822      	ldr	r2, [r4, #0]
 8015812:	f000 000f 	and.w	r0, r0, #15
 8015816:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801581a:	6020      	str	r0, [r4, #0]
 801581c:	e7b5      	b.n	801578a <__hexnan+0x7a>
 801581e:	2508      	movs	r5, #8
 8015820:	e7b3      	b.n	801578a <__hexnan+0x7a>
 8015822:	9b01      	ldr	r3, [sp, #4]
 8015824:	2b00      	cmp	r3, #0
 8015826:	d0dd      	beq.n	80157e4 <__hexnan+0xd4>
 8015828:	f04f 32ff 	mov.w	r2, #4294967295
 801582c:	f1c3 0320 	rsb	r3, r3, #32
 8015830:	40da      	lsrs	r2, r3
 8015832:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015836:	4013      	ands	r3, r2
 8015838:	f846 3c04 	str.w	r3, [r6, #-4]
 801583c:	e7d2      	b.n	80157e4 <__hexnan+0xd4>
 801583e:	3f04      	subs	r7, #4
 8015840:	e7d0      	b.n	80157e4 <__hexnan+0xd4>
 8015842:	2004      	movs	r0, #4
 8015844:	e7d5      	b.n	80157f2 <__hexnan+0xe2>

08015846 <__ascii_mbtowc>:
 8015846:	b082      	sub	sp, #8
 8015848:	b901      	cbnz	r1, 801584c <__ascii_mbtowc+0x6>
 801584a:	a901      	add	r1, sp, #4
 801584c:	b142      	cbz	r2, 8015860 <__ascii_mbtowc+0x1a>
 801584e:	b14b      	cbz	r3, 8015864 <__ascii_mbtowc+0x1e>
 8015850:	7813      	ldrb	r3, [r2, #0]
 8015852:	600b      	str	r3, [r1, #0]
 8015854:	7812      	ldrb	r2, [r2, #0]
 8015856:	1e10      	subs	r0, r2, #0
 8015858:	bf18      	it	ne
 801585a:	2001      	movne	r0, #1
 801585c:	b002      	add	sp, #8
 801585e:	4770      	bx	lr
 8015860:	4610      	mov	r0, r2
 8015862:	e7fb      	b.n	801585c <__ascii_mbtowc+0x16>
 8015864:	f06f 0001 	mvn.w	r0, #1
 8015868:	e7f8      	b.n	801585c <__ascii_mbtowc+0x16>

0801586a <_realloc_r>:
 801586a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801586e:	4680      	mov	r8, r0
 8015870:	4615      	mov	r5, r2
 8015872:	460c      	mov	r4, r1
 8015874:	b921      	cbnz	r1, 8015880 <_realloc_r+0x16>
 8015876:	4611      	mov	r1, r2
 8015878:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801587c:	f7fd be86 	b.w	801358c <_malloc_r>
 8015880:	b92a      	cbnz	r2, 801588e <_realloc_r+0x24>
 8015882:	f7fd fe11 	bl	80134a8 <_free_r>
 8015886:	2400      	movs	r4, #0
 8015888:	4620      	mov	r0, r4
 801588a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801588e:	f000 f840 	bl	8015912 <_malloc_usable_size_r>
 8015892:	4285      	cmp	r5, r0
 8015894:	4606      	mov	r6, r0
 8015896:	d802      	bhi.n	801589e <_realloc_r+0x34>
 8015898:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801589c:	d8f4      	bhi.n	8015888 <_realloc_r+0x1e>
 801589e:	4629      	mov	r1, r5
 80158a0:	4640      	mov	r0, r8
 80158a2:	f7fd fe73 	bl	801358c <_malloc_r>
 80158a6:	4607      	mov	r7, r0
 80158a8:	2800      	cmp	r0, #0
 80158aa:	d0ec      	beq.n	8015886 <_realloc_r+0x1c>
 80158ac:	42b5      	cmp	r5, r6
 80158ae:	462a      	mov	r2, r5
 80158b0:	4621      	mov	r1, r4
 80158b2:	bf28      	it	cs
 80158b4:	4632      	movcs	r2, r6
 80158b6:	f7fc ff94 	bl	80127e2 <memcpy>
 80158ba:	4621      	mov	r1, r4
 80158bc:	4640      	mov	r0, r8
 80158be:	f7fd fdf3 	bl	80134a8 <_free_r>
 80158c2:	463c      	mov	r4, r7
 80158c4:	e7e0      	b.n	8015888 <_realloc_r+0x1e>

080158c6 <__ascii_wctomb>:
 80158c6:	4603      	mov	r3, r0
 80158c8:	4608      	mov	r0, r1
 80158ca:	b141      	cbz	r1, 80158de <__ascii_wctomb+0x18>
 80158cc:	2aff      	cmp	r2, #255	@ 0xff
 80158ce:	d904      	bls.n	80158da <__ascii_wctomb+0x14>
 80158d0:	228a      	movs	r2, #138	@ 0x8a
 80158d2:	f04f 30ff 	mov.w	r0, #4294967295
 80158d6:	601a      	str	r2, [r3, #0]
 80158d8:	4770      	bx	lr
 80158da:	2001      	movs	r0, #1
 80158dc:	700a      	strb	r2, [r1, #0]
 80158de:	4770      	bx	lr

080158e0 <fiprintf>:
 80158e0:	b40e      	push	{r1, r2, r3}
 80158e2:	b503      	push	{r0, r1, lr}
 80158e4:	4601      	mov	r1, r0
 80158e6:	ab03      	add	r3, sp, #12
 80158e8:	4805      	ldr	r0, [pc, #20]	@ (8015900 <fiprintf+0x20>)
 80158ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80158ee:	6800      	ldr	r0, [r0, #0]
 80158f0:	9301      	str	r3, [sp, #4]
 80158f2:	f000 f83d 	bl	8015970 <_vfiprintf_r>
 80158f6:	b002      	add	sp, #8
 80158f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80158fc:	b003      	add	sp, #12
 80158fe:	4770      	bx	lr
 8015900:	200005c4 	.word	0x200005c4

08015904 <abort>:
 8015904:	2006      	movs	r0, #6
 8015906:	b508      	push	{r3, lr}
 8015908:	f000 fa06 	bl	8015d18 <raise>
 801590c:	2001      	movs	r0, #1
 801590e:	f7ed fc0e 	bl	800312e <_exit>

08015912 <_malloc_usable_size_r>:
 8015912:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015916:	1f18      	subs	r0, r3, #4
 8015918:	2b00      	cmp	r3, #0
 801591a:	bfbc      	itt	lt
 801591c:	580b      	ldrlt	r3, [r1, r0]
 801591e:	18c0      	addlt	r0, r0, r3
 8015920:	4770      	bx	lr

08015922 <__sfputc_r>:
 8015922:	6893      	ldr	r3, [r2, #8]
 8015924:	b410      	push	{r4}
 8015926:	3b01      	subs	r3, #1
 8015928:	2b00      	cmp	r3, #0
 801592a:	6093      	str	r3, [r2, #8]
 801592c:	da07      	bge.n	801593e <__sfputc_r+0x1c>
 801592e:	6994      	ldr	r4, [r2, #24]
 8015930:	42a3      	cmp	r3, r4
 8015932:	db01      	blt.n	8015938 <__sfputc_r+0x16>
 8015934:	290a      	cmp	r1, #10
 8015936:	d102      	bne.n	801593e <__sfputc_r+0x1c>
 8015938:	bc10      	pop	{r4}
 801593a:	f000 b931 	b.w	8015ba0 <__swbuf_r>
 801593e:	6813      	ldr	r3, [r2, #0]
 8015940:	1c58      	adds	r0, r3, #1
 8015942:	6010      	str	r0, [r2, #0]
 8015944:	7019      	strb	r1, [r3, #0]
 8015946:	4608      	mov	r0, r1
 8015948:	bc10      	pop	{r4}
 801594a:	4770      	bx	lr

0801594c <__sfputs_r>:
 801594c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801594e:	4606      	mov	r6, r0
 8015950:	460f      	mov	r7, r1
 8015952:	4614      	mov	r4, r2
 8015954:	18d5      	adds	r5, r2, r3
 8015956:	42ac      	cmp	r4, r5
 8015958:	d101      	bne.n	801595e <__sfputs_r+0x12>
 801595a:	2000      	movs	r0, #0
 801595c:	e007      	b.n	801596e <__sfputs_r+0x22>
 801595e:	463a      	mov	r2, r7
 8015960:	4630      	mov	r0, r6
 8015962:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015966:	f7ff ffdc 	bl	8015922 <__sfputc_r>
 801596a:	1c43      	adds	r3, r0, #1
 801596c:	d1f3      	bne.n	8015956 <__sfputs_r+0xa>
 801596e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015970 <_vfiprintf_r>:
 8015970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015974:	460d      	mov	r5, r1
 8015976:	4614      	mov	r4, r2
 8015978:	4698      	mov	r8, r3
 801597a:	4606      	mov	r6, r0
 801597c:	b09d      	sub	sp, #116	@ 0x74
 801597e:	b118      	cbz	r0, 8015988 <_vfiprintf_r+0x18>
 8015980:	6a03      	ldr	r3, [r0, #32]
 8015982:	b90b      	cbnz	r3, 8015988 <_vfiprintf_r+0x18>
 8015984:	f7fc fdb0 	bl	80124e8 <__sinit>
 8015988:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801598a:	07d9      	lsls	r1, r3, #31
 801598c:	d405      	bmi.n	801599a <_vfiprintf_r+0x2a>
 801598e:	89ab      	ldrh	r3, [r5, #12]
 8015990:	059a      	lsls	r2, r3, #22
 8015992:	d402      	bmi.n	801599a <_vfiprintf_r+0x2a>
 8015994:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015996:	f7fc ff14 	bl	80127c2 <__retarget_lock_acquire_recursive>
 801599a:	89ab      	ldrh	r3, [r5, #12]
 801599c:	071b      	lsls	r3, r3, #28
 801599e:	d501      	bpl.n	80159a4 <_vfiprintf_r+0x34>
 80159a0:	692b      	ldr	r3, [r5, #16]
 80159a2:	b99b      	cbnz	r3, 80159cc <_vfiprintf_r+0x5c>
 80159a4:	4629      	mov	r1, r5
 80159a6:	4630      	mov	r0, r6
 80159a8:	f000 f938 	bl	8015c1c <__swsetup_r>
 80159ac:	b170      	cbz	r0, 80159cc <_vfiprintf_r+0x5c>
 80159ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159b0:	07dc      	lsls	r4, r3, #31
 80159b2:	d504      	bpl.n	80159be <_vfiprintf_r+0x4e>
 80159b4:	f04f 30ff 	mov.w	r0, #4294967295
 80159b8:	b01d      	add	sp, #116	@ 0x74
 80159ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159be:	89ab      	ldrh	r3, [r5, #12]
 80159c0:	0598      	lsls	r0, r3, #22
 80159c2:	d4f7      	bmi.n	80159b4 <_vfiprintf_r+0x44>
 80159c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80159c6:	f7fc fefd 	bl	80127c4 <__retarget_lock_release_recursive>
 80159ca:	e7f3      	b.n	80159b4 <_vfiprintf_r+0x44>
 80159cc:	2300      	movs	r3, #0
 80159ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80159d0:	2320      	movs	r3, #32
 80159d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80159d6:	2330      	movs	r3, #48	@ 0x30
 80159d8:	f04f 0901 	mov.w	r9, #1
 80159dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80159e0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8015b8c <_vfiprintf_r+0x21c>
 80159e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80159e8:	4623      	mov	r3, r4
 80159ea:	469a      	mov	sl, r3
 80159ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80159f0:	b10a      	cbz	r2, 80159f6 <_vfiprintf_r+0x86>
 80159f2:	2a25      	cmp	r2, #37	@ 0x25
 80159f4:	d1f9      	bne.n	80159ea <_vfiprintf_r+0x7a>
 80159f6:	ebba 0b04 	subs.w	fp, sl, r4
 80159fa:	d00b      	beq.n	8015a14 <_vfiprintf_r+0xa4>
 80159fc:	465b      	mov	r3, fp
 80159fe:	4622      	mov	r2, r4
 8015a00:	4629      	mov	r1, r5
 8015a02:	4630      	mov	r0, r6
 8015a04:	f7ff ffa2 	bl	801594c <__sfputs_r>
 8015a08:	3001      	adds	r0, #1
 8015a0a:	f000 80a7 	beq.w	8015b5c <_vfiprintf_r+0x1ec>
 8015a0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015a10:	445a      	add	r2, fp
 8015a12:	9209      	str	r2, [sp, #36]	@ 0x24
 8015a14:	f89a 3000 	ldrb.w	r3, [sl]
 8015a18:	2b00      	cmp	r3, #0
 8015a1a:	f000 809f 	beq.w	8015b5c <_vfiprintf_r+0x1ec>
 8015a1e:	2300      	movs	r3, #0
 8015a20:	f04f 32ff 	mov.w	r2, #4294967295
 8015a24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015a28:	f10a 0a01 	add.w	sl, sl, #1
 8015a2c:	9304      	str	r3, [sp, #16]
 8015a2e:	9307      	str	r3, [sp, #28]
 8015a30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015a34:	931a      	str	r3, [sp, #104]	@ 0x68
 8015a36:	4654      	mov	r4, sl
 8015a38:	2205      	movs	r2, #5
 8015a3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015a3e:	4853      	ldr	r0, [pc, #332]	@ (8015b8c <_vfiprintf_r+0x21c>)
 8015a40:	f7fc fec1 	bl	80127c6 <memchr>
 8015a44:	9a04      	ldr	r2, [sp, #16]
 8015a46:	b9d8      	cbnz	r0, 8015a80 <_vfiprintf_r+0x110>
 8015a48:	06d1      	lsls	r1, r2, #27
 8015a4a:	bf44      	itt	mi
 8015a4c:	2320      	movmi	r3, #32
 8015a4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015a52:	0713      	lsls	r3, r2, #28
 8015a54:	bf44      	itt	mi
 8015a56:	232b      	movmi	r3, #43	@ 0x2b
 8015a58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015a5c:	f89a 3000 	ldrb.w	r3, [sl]
 8015a60:	2b2a      	cmp	r3, #42	@ 0x2a
 8015a62:	d015      	beq.n	8015a90 <_vfiprintf_r+0x120>
 8015a64:	4654      	mov	r4, sl
 8015a66:	2000      	movs	r0, #0
 8015a68:	f04f 0c0a 	mov.w	ip, #10
 8015a6c:	9a07      	ldr	r2, [sp, #28]
 8015a6e:	4621      	mov	r1, r4
 8015a70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015a74:	3b30      	subs	r3, #48	@ 0x30
 8015a76:	2b09      	cmp	r3, #9
 8015a78:	d94b      	bls.n	8015b12 <_vfiprintf_r+0x1a2>
 8015a7a:	b1b0      	cbz	r0, 8015aaa <_vfiprintf_r+0x13a>
 8015a7c:	9207      	str	r2, [sp, #28]
 8015a7e:	e014      	b.n	8015aaa <_vfiprintf_r+0x13a>
 8015a80:	eba0 0308 	sub.w	r3, r0, r8
 8015a84:	fa09 f303 	lsl.w	r3, r9, r3
 8015a88:	4313      	orrs	r3, r2
 8015a8a:	46a2      	mov	sl, r4
 8015a8c:	9304      	str	r3, [sp, #16]
 8015a8e:	e7d2      	b.n	8015a36 <_vfiprintf_r+0xc6>
 8015a90:	9b03      	ldr	r3, [sp, #12]
 8015a92:	1d19      	adds	r1, r3, #4
 8015a94:	681b      	ldr	r3, [r3, #0]
 8015a96:	9103      	str	r1, [sp, #12]
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	bfbb      	ittet	lt
 8015a9c:	425b      	neglt	r3, r3
 8015a9e:	f042 0202 	orrlt.w	r2, r2, #2
 8015aa2:	9307      	strge	r3, [sp, #28]
 8015aa4:	9307      	strlt	r3, [sp, #28]
 8015aa6:	bfb8      	it	lt
 8015aa8:	9204      	strlt	r2, [sp, #16]
 8015aaa:	7823      	ldrb	r3, [r4, #0]
 8015aac:	2b2e      	cmp	r3, #46	@ 0x2e
 8015aae:	d10a      	bne.n	8015ac6 <_vfiprintf_r+0x156>
 8015ab0:	7863      	ldrb	r3, [r4, #1]
 8015ab2:	2b2a      	cmp	r3, #42	@ 0x2a
 8015ab4:	d132      	bne.n	8015b1c <_vfiprintf_r+0x1ac>
 8015ab6:	9b03      	ldr	r3, [sp, #12]
 8015ab8:	3402      	adds	r4, #2
 8015aba:	1d1a      	adds	r2, r3, #4
 8015abc:	681b      	ldr	r3, [r3, #0]
 8015abe:	9203      	str	r2, [sp, #12]
 8015ac0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015ac4:	9305      	str	r3, [sp, #20]
 8015ac6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8015b90 <_vfiprintf_r+0x220>
 8015aca:	2203      	movs	r2, #3
 8015acc:	4650      	mov	r0, sl
 8015ace:	7821      	ldrb	r1, [r4, #0]
 8015ad0:	f7fc fe79 	bl	80127c6 <memchr>
 8015ad4:	b138      	cbz	r0, 8015ae6 <_vfiprintf_r+0x176>
 8015ad6:	2240      	movs	r2, #64	@ 0x40
 8015ad8:	9b04      	ldr	r3, [sp, #16]
 8015ada:	eba0 000a 	sub.w	r0, r0, sl
 8015ade:	4082      	lsls	r2, r0
 8015ae0:	4313      	orrs	r3, r2
 8015ae2:	3401      	adds	r4, #1
 8015ae4:	9304      	str	r3, [sp, #16]
 8015ae6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015aea:	2206      	movs	r2, #6
 8015aec:	4829      	ldr	r0, [pc, #164]	@ (8015b94 <_vfiprintf_r+0x224>)
 8015aee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015af2:	f7fc fe68 	bl	80127c6 <memchr>
 8015af6:	2800      	cmp	r0, #0
 8015af8:	d03f      	beq.n	8015b7a <_vfiprintf_r+0x20a>
 8015afa:	4b27      	ldr	r3, [pc, #156]	@ (8015b98 <_vfiprintf_r+0x228>)
 8015afc:	bb1b      	cbnz	r3, 8015b46 <_vfiprintf_r+0x1d6>
 8015afe:	9b03      	ldr	r3, [sp, #12]
 8015b00:	3307      	adds	r3, #7
 8015b02:	f023 0307 	bic.w	r3, r3, #7
 8015b06:	3308      	adds	r3, #8
 8015b08:	9303      	str	r3, [sp, #12]
 8015b0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b0c:	443b      	add	r3, r7
 8015b0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b10:	e76a      	b.n	80159e8 <_vfiprintf_r+0x78>
 8015b12:	460c      	mov	r4, r1
 8015b14:	2001      	movs	r0, #1
 8015b16:	fb0c 3202 	mla	r2, ip, r2, r3
 8015b1a:	e7a8      	b.n	8015a6e <_vfiprintf_r+0xfe>
 8015b1c:	2300      	movs	r3, #0
 8015b1e:	f04f 0c0a 	mov.w	ip, #10
 8015b22:	4619      	mov	r1, r3
 8015b24:	3401      	adds	r4, #1
 8015b26:	9305      	str	r3, [sp, #20]
 8015b28:	4620      	mov	r0, r4
 8015b2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015b2e:	3a30      	subs	r2, #48	@ 0x30
 8015b30:	2a09      	cmp	r2, #9
 8015b32:	d903      	bls.n	8015b3c <_vfiprintf_r+0x1cc>
 8015b34:	2b00      	cmp	r3, #0
 8015b36:	d0c6      	beq.n	8015ac6 <_vfiprintf_r+0x156>
 8015b38:	9105      	str	r1, [sp, #20]
 8015b3a:	e7c4      	b.n	8015ac6 <_vfiprintf_r+0x156>
 8015b3c:	4604      	mov	r4, r0
 8015b3e:	2301      	movs	r3, #1
 8015b40:	fb0c 2101 	mla	r1, ip, r1, r2
 8015b44:	e7f0      	b.n	8015b28 <_vfiprintf_r+0x1b8>
 8015b46:	ab03      	add	r3, sp, #12
 8015b48:	9300      	str	r3, [sp, #0]
 8015b4a:	462a      	mov	r2, r5
 8015b4c:	4630      	mov	r0, r6
 8015b4e:	4b13      	ldr	r3, [pc, #76]	@ (8015b9c <_vfiprintf_r+0x22c>)
 8015b50:	a904      	add	r1, sp, #16
 8015b52:	f7fb fe6f 	bl	8011834 <_printf_float>
 8015b56:	4607      	mov	r7, r0
 8015b58:	1c78      	adds	r0, r7, #1
 8015b5a:	d1d6      	bne.n	8015b0a <_vfiprintf_r+0x19a>
 8015b5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015b5e:	07d9      	lsls	r1, r3, #31
 8015b60:	d405      	bmi.n	8015b6e <_vfiprintf_r+0x1fe>
 8015b62:	89ab      	ldrh	r3, [r5, #12]
 8015b64:	059a      	lsls	r2, r3, #22
 8015b66:	d402      	bmi.n	8015b6e <_vfiprintf_r+0x1fe>
 8015b68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015b6a:	f7fc fe2b 	bl	80127c4 <__retarget_lock_release_recursive>
 8015b6e:	89ab      	ldrh	r3, [r5, #12]
 8015b70:	065b      	lsls	r3, r3, #25
 8015b72:	f53f af1f 	bmi.w	80159b4 <_vfiprintf_r+0x44>
 8015b76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015b78:	e71e      	b.n	80159b8 <_vfiprintf_r+0x48>
 8015b7a:	ab03      	add	r3, sp, #12
 8015b7c:	9300      	str	r3, [sp, #0]
 8015b7e:	462a      	mov	r2, r5
 8015b80:	4630      	mov	r0, r6
 8015b82:	4b06      	ldr	r3, [pc, #24]	@ (8015b9c <_vfiprintf_r+0x22c>)
 8015b84:	a904      	add	r1, sp, #16
 8015b86:	f7fc f8f3 	bl	8011d70 <_printf_i>
 8015b8a:	e7e4      	b.n	8015b56 <_vfiprintf_r+0x1e6>
 8015b8c:	080172e9 	.word	0x080172e9
 8015b90:	080172ef 	.word	0x080172ef
 8015b94:	080172f3 	.word	0x080172f3
 8015b98:	08011835 	.word	0x08011835
 8015b9c:	0801594d 	.word	0x0801594d

08015ba0 <__swbuf_r>:
 8015ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ba2:	460e      	mov	r6, r1
 8015ba4:	4614      	mov	r4, r2
 8015ba6:	4605      	mov	r5, r0
 8015ba8:	b118      	cbz	r0, 8015bb2 <__swbuf_r+0x12>
 8015baa:	6a03      	ldr	r3, [r0, #32]
 8015bac:	b90b      	cbnz	r3, 8015bb2 <__swbuf_r+0x12>
 8015bae:	f7fc fc9b 	bl	80124e8 <__sinit>
 8015bb2:	69a3      	ldr	r3, [r4, #24]
 8015bb4:	60a3      	str	r3, [r4, #8]
 8015bb6:	89a3      	ldrh	r3, [r4, #12]
 8015bb8:	071a      	lsls	r2, r3, #28
 8015bba:	d501      	bpl.n	8015bc0 <__swbuf_r+0x20>
 8015bbc:	6923      	ldr	r3, [r4, #16]
 8015bbe:	b943      	cbnz	r3, 8015bd2 <__swbuf_r+0x32>
 8015bc0:	4621      	mov	r1, r4
 8015bc2:	4628      	mov	r0, r5
 8015bc4:	f000 f82a 	bl	8015c1c <__swsetup_r>
 8015bc8:	b118      	cbz	r0, 8015bd2 <__swbuf_r+0x32>
 8015bca:	f04f 37ff 	mov.w	r7, #4294967295
 8015bce:	4638      	mov	r0, r7
 8015bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015bd2:	6823      	ldr	r3, [r4, #0]
 8015bd4:	6922      	ldr	r2, [r4, #16]
 8015bd6:	b2f6      	uxtb	r6, r6
 8015bd8:	1a98      	subs	r0, r3, r2
 8015bda:	6963      	ldr	r3, [r4, #20]
 8015bdc:	4637      	mov	r7, r6
 8015bde:	4283      	cmp	r3, r0
 8015be0:	dc05      	bgt.n	8015bee <__swbuf_r+0x4e>
 8015be2:	4621      	mov	r1, r4
 8015be4:	4628      	mov	r0, r5
 8015be6:	f7ff fa59 	bl	801509c <_fflush_r>
 8015bea:	2800      	cmp	r0, #0
 8015bec:	d1ed      	bne.n	8015bca <__swbuf_r+0x2a>
 8015bee:	68a3      	ldr	r3, [r4, #8]
 8015bf0:	3b01      	subs	r3, #1
 8015bf2:	60a3      	str	r3, [r4, #8]
 8015bf4:	6823      	ldr	r3, [r4, #0]
 8015bf6:	1c5a      	adds	r2, r3, #1
 8015bf8:	6022      	str	r2, [r4, #0]
 8015bfa:	701e      	strb	r6, [r3, #0]
 8015bfc:	6962      	ldr	r2, [r4, #20]
 8015bfe:	1c43      	adds	r3, r0, #1
 8015c00:	429a      	cmp	r2, r3
 8015c02:	d004      	beq.n	8015c0e <__swbuf_r+0x6e>
 8015c04:	89a3      	ldrh	r3, [r4, #12]
 8015c06:	07db      	lsls	r3, r3, #31
 8015c08:	d5e1      	bpl.n	8015bce <__swbuf_r+0x2e>
 8015c0a:	2e0a      	cmp	r6, #10
 8015c0c:	d1df      	bne.n	8015bce <__swbuf_r+0x2e>
 8015c0e:	4621      	mov	r1, r4
 8015c10:	4628      	mov	r0, r5
 8015c12:	f7ff fa43 	bl	801509c <_fflush_r>
 8015c16:	2800      	cmp	r0, #0
 8015c18:	d0d9      	beq.n	8015bce <__swbuf_r+0x2e>
 8015c1a:	e7d6      	b.n	8015bca <__swbuf_r+0x2a>

08015c1c <__swsetup_r>:
 8015c1c:	b538      	push	{r3, r4, r5, lr}
 8015c1e:	4b29      	ldr	r3, [pc, #164]	@ (8015cc4 <__swsetup_r+0xa8>)
 8015c20:	4605      	mov	r5, r0
 8015c22:	6818      	ldr	r0, [r3, #0]
 8015c24:	460c      	mov	r4, r1
 8015c26:	b118      	cbz	r0, 8015c30 <__swsetup_r+0x14>
 8015c28:	6a03      	ldr	r3, [r0, #32]
 8015c2a:	b90b      	cbnz	r3, 8015c30 <__swsetup_r+0x14>
 8015c2c:	f7fc fc5c 	bl	80124e8 <__sinit>
 8015c30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c34:	0719      	lsls	r1, r3, #28
 8015c36:	d422      	bmi.n	8015c7e <__swsetup_r+0x62>
 8015c38:	06da      	lsls	r2, r3, #27
 8015c3a:	d407      	bmi.n	8015c4c <__swsetup_r+0x30>
 8015c3c:	2209      	movs	r2, #9
 8015c3e:	602a      	str	r2, [r5, #0]
 8015c40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015c44:	f04f 30ff 	mov.w	r0, #4294967295
 8015c48:	81a3      	strh	r3, [r4, #12]
 8015c4a:	e033      	b.n	8015cb4 <__swsetup_r+0x98>
 8015c4c:	0758      	lsls	r0, r3, #29
 8015c4e:	d512      	bpl.n	8015c76 <__swsetup_r+0x5a>
 8015c50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015c52:	b141      	cbz	r1, 8015c66 <__swsetup_r+0x4a>
 8015c54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015c58:	4299      	cmp	r1, r3
 8015c5a:	d002      	beq.n	8015c62 <__swsetup_r+0x46>
 8015c5c:	4628      	mov	r0, r5
 8015c5e:	f7fd fc23 	bl	80134a8 <_free_r>
 8015c62:	2300      	movs	r3, #0
 8015c64:	6363      	str	r3, [r4, #52]	@ 0x34
 8015c66:	89a3      	ldrh	r3, [r4, #12]
 8015c68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015c6c:	81a3      	strh	r3, [r4, #12]
 8015c6e:	2300      	movs	r3, #0
 8015c70:	6063      	str	r3, [r4, #4]
 8015c72:	6923      	ldr	r3, [r4, #16]
 8015c74:	6023      	str	r3, [r4, #0]
 8015c76:	89a3      	ldrh	r3, [r4, #12]
 8015c78:	f043 0308 	orr.w	r3, r3, #8
 8015c7c:	81a3      	strh	r3, [r4, #12]
 8015c7e:	6923      	ldr	r3, [r4, #16]
 8015c80:	b94b      	cbnz	r3, 8015c96 <__swsetup_r+0x7a>
 8015c82:	89a3      	ldrh	r3, [r4, #12]
 8015c84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015c88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015c8c:	d003      	beq.n	8015c96 <__swsetup_r+0x7a>
 8015c8e:	4621      	mov	r1, r4
 8015c90:	4628      	mov	r0, r5
 8015c92:	f000 f882 	bl	8015d9a <__smakebuf_r>
 8015c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c9a:	f013 0201 	ands.w	r2, r3, #1
 8015c9e:	d00a      	beq.n	8015cb6 <__swsetup_r+0x9a>
 8015ca0:	2200      	movs	r2, #0
 8015ca2:	60a2      	str	r2, [r4, #8]
 8015ca4:	6962      	ldr	r2, [r4, #20]
 8015ca6:	4252      	negs	r2, r2
 8015ca8:	61a2      	str	r2, [r4, #24]
 8015caa:	6922      	ldr	r2, [r4, #16]
 8015cac:	b942      	cbnz	r2, 8015cc0 <__swsetup_r+0xa4>
 8015cae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015cb2:	d1c5      	bne.n	8015c40 <__swsetup_r+0x24>
 8015cb4:	bd38      	pop	{r3, r4, r5, pc}
 8015cb6:	0799      	lsls	r1, r3, #30
 8015cb8:	bf58      	it	pl
 8015cba:	6962      	ldrpl	r2, [r4, #20]
 8015cbc:	60a2      	str	r2, [r4, #8]
 8015cbe:	e7f4      	b.n	8015caa <__swsetup_r+0x8e>
 8015cc0:	2000      	movs	r0, #0
 8015cc2:	e7f7      	b.n	8015cb4 <__swsetup_r+0x98>
 8015cc4:	200005c4 	.word	0x200005c4

08015cc8 <_raise_r>:
 8015cc8:	291f      	cmp	r1, #31
 8015cca:	b538      	push	{r3, r4, r5, lr}
 8015ccc:	4605      	mov	r5, r0
 8015cce:	460c      	mov	r4, r1
 8015cd0:	d904      	bls.n	8015cdc <_raise_r+0x14>
 8015cd2:	2316      	movs	r3, #22
 8015cd4:	6003      	str	r3, [r0, #0]
 8015cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8015cda:	bd38      	pop	{r3, r4, r5, pc}
 8015cdc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015cde:	b112      	cbz	r2, 8015ce6 <_raise_r+0x1e>
 8015ce0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015ce4:	b94b      	cbnz	r3, 8015cfa <_raise_r+0x32>
 8015ce6:	4628      	mov	r0, r5
 8015ce8:	f000 f830 	bl	8015d4c <_getpid_r>
 8015cec:	4622      	mov	r2, r4
 8015cee:	4601      	mov	r1, r0
 8015cf0:	4628      	mov	r0, r5
 8015cf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015cf6:	f000 b817 	b.w	8015d28 <_kill_r>
 8015cfa:	2b01      	cmp	r3, #1
 8015cfc:	d00a      	beq.n	8015d14 <_raise_r+0x4c>
 8015cfe:	1c59      	adds	r1, r3, #1
 8015d00:	d103      	bne.n	8015d0a <_raise_r+0x42>
 8015d02:	2316      	movs	r3, #22
 8015d04:	6003      	str	r3, [r0, #0]
 8015d06:	2001      	movs	r0, #1
 8015d08:	e7e7      	b.n	8015cda <_raise_r+0x12>
 8015d0a:	2100      	movs	r1, #0
 8015d0c:	4620      	mov	r0, r4
 8015d0e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015d12:	4798      	blx	r3
 8015d14:	2000      	movs	r0, #0
 8015d16:	e7e0      	b.n	8015cda <_raise_r+0x12>

08015d18 <raise>:
 8015d18:	4b02      	ldr	r3, [pc, #8]	@ (8015d24 <raise+0xc>)
 8015d1a:	4601      	mov	r1, r0
 8015d1c:	6818      	ldr	r0, [r3, #0]
 8015d1e:	f7ff bfd3 	b.w	8015cc8 <_raise_r>
 8015d22:	bf00      	nop
 8015d24:	200005c4 	.word	0x200005c4

08015d28 <_kill_r>:
 8015d28:	b538      	push	{r3, r4, r5, lr}
 8015d2a:	2300      	movs	r3, #0
 8015d2c:	4d06      	ldr	r5, [pc, #24]	@ (8015d48 <_kill_r+0x20>)
 8015d2e:	4604      	mov	r4, r0
 8015d30:	4608      	mov	r0, r1
 8015d32:	4611      	mov	r1, r2
 8015d34:	602b      	str	r3, [r5, #0]
 8015d36:	f7ed f9ea 	bl	800310e <_kill>
 8015d3a:	1c43      	adds	r3, r0, #1
 8015d3c:	d102      	bne.n	8015d44 <_kill_r+0x1c>
 8015d3e:	682b      	ldr	r3, [r5, #0]
 8015d40:	b103      	cbz	r3, 8015d44 <_kill_r+0x1c>
 8015d42:	6023      	str	r3, [r4, #0]
 8015d44:	bd38      	pop	{r3, r4, r5, pc}
 8015d46:	bf00      	nop
 8015d48:	20003fa4 	.word	0x20003fa4

08015d4c <_getpid_r>:
 8015d4c:	f7ed b9d8 	b.w	8003100 <_getpid>

08015d50 <__swhatbuf_r>:
 8015d50:	b570      	push	{r4, r5, r6, lr}
 8015d52:	460c      	mov	r4, r1
 8015d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015d58:	4615      	mov	r5, r2
 8015d5a:	2900      	cmp	r1, #0
 8015d5c:	461e      	mov	r6, r3
 8015d5e:	b096      	sub	sp, #88	@ 0x58
 8015d60:	da0c      	bge.n	8015d7c <__swhatbuf_r+0x2c>
 8015d62:	89a3      	ldrh	r3, [r4, #12]
 8015d64:	2100      	movs	r1, #0
 8015d66:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015d6a:	bf14      	ite	ne
 8015d6c:	2340      	movne	r3, #64	@ 0x40
 8015d6e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015d72:	2000      	movs	r0, #0
 8015d74:	6031      	str	r1, [r6, #0]
 8015d76:	602b      	str	r3, [r5, #0]
 8015d78:	b016      	add	sp, #88	@ 0x58
 8015d7a:	bd70      	pop	{r4, r5, r6, pc}
 8015d7c:	466a      	mov	r2, sp
 8015d7e:	f000 f849 	bl	8015e14 <_fstat_r>
 8015d82:	2800      	cmp	r0, #0
 8015d84:	dbed      	blt.n	8015d62 <__swhatbuf_r+0x12>
 8015d86:	9901      	ldr	r1, [sp, #4]
 8015d88:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015d8c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015d90:	4259      	negs	r1, r3
 8015d92:	4159      	adcs	r1, r3
 8015d94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015d98:	e7eb      	b.n	8015d72 <__swhatbuf_r+0x22>

08015d9a <__smakebuf_r>:
 8015d9a:	898b      	ldrh	r3, [r1, #12]
 8015d9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015d9e:	079d      	lsls	r5, r3, #30
 8015da0:	4606      	mov	r6, r0
 8015da2:	460c      	mov	r4, r1
 8015da4:	d507      	bpl.n	8015db6 <__smakebuf_r+0x1c>
 8015da6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015daa:	6023      	str	r3, [r4, #0]
 8015dac:	6123      	str	r3, [r4, #16]
 8015dae:	2301      	movs	r3, #1
 8015db0:	6163      	str	r3, [r4, #20]
 8015db2:	b003      	add	sp, #12
 8015db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015db6:	466a      	mov	r2, sp
 8015db8:	ab01      	add	r3, sp, #4
 8015dba:	f7ff ffc9 	bl	8015d50 <__swhatbuf_r>
 8015dbe:	9f00      	ldr	r7, [sp, #0]
 8015dc0:	4605      	mov	r5, r0
 8015dc2:	4639      	mov	r1, r7
 8015dc4:	4630      	mov	r0, r6
 8015dc6:	f7fd fbe1 	bl	801358c <_malloc_r>
 8015dca:	b948      	cbnz	r0, 8015de0 <__smakebuf_r+0x46>
 8015dcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015dd0:	059a      	lsls	r2, r3, #22
 8015dd2:	d4ee      	bmi.n	8015db2 <__smakebuf_r+0x18>
 8015dd4:	f023 0303 	bic.w	r3, r3, #3
 8015dd8:	f043 0302 	orr.w	r3, r3, #2
 8015ddc:	81a3      	strh	r3, [r4, #12]
 8015dde:	e7e2      	b.n	8015da6 <__smakebuf_r+0xc>
 8015de0:	89a3      	ldrh	r3, [r4, #12]
 8015de2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015de6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015dea:	81a3      	strh	r3, [r4, #12]
 8015dec:	9b01      	ldr	r3, [sp, #4]
 8015dee:	6020      	str	r0, [r4, #0]
 8015df0:	b15b      	cbz	r3, 8015e0a <__smakebuf_r+0x70>
 8015df2:	4630      	mov	r0, r6
 8015df4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015df8:	f000 f81e 	bl	8015e38 <_isatty_r>
 8015dfc:	b128      	cbz	r0, 8015e0a <__smakebuf_r+0x70>
 8015dfe:	89a3      	ldrh	r3, [r4, #12]
 8015e00:	f023 0303 	bic.w	r3, r3, #3
 8015e04:	f043 0301 	orr.w	r3, r3, #1
 8015e08:	81a3      	strh	r3, [r4, #12]
 8015e0a:	89a3      	ldrh	r3, [r4, #12]
 8015e0c:	431d      	orrs	r5, r3
 8015e0e:	81a5      	strh	r5, [r4, #12]
 8015e10:	e7cf      	b.n	8015db2 <__smakebuf_r+0x18>
	...

08015e14 <_fstat_r>:
 8015e14:	b538      	push	{r3, r4, r5, lr}
 8015e16:	2300      	movs	r3, #0
 8015e18:	4d06      	ldr	r5, [pc, #24]	@ (8015e34 <_fstat_r+0x20>)
 8015e1a:	4604      	mov	r4, r0
 8015e1c:	4608      	mov	r0, r1
 8015e1e:	4611      	mov	r1, r2
 8015e20:	602b      	str	r3, [r5, #0]
 8015e22:	f7ed f9d3 	bl	80031cc <_fstat>
 8015e26:	1c43      	adds	r3, r0, #1
 8015e28:	d102      	bne.n	8015e30 <_fstat_r+0x1c>
 8015e2a:	682b      	ldr	r3, [r5, #0]
 8015e2c:	b103      	cbz	r3, 8015e30 <_fstat_r+0x1c>
 8015e2e:	6023      	str	r3, [r4, #0]
 8015e30:	bd38      	pop	{r3, r4, r5, pc}
 8015e32:	bf00      	nop
 8015e34:	20003fa4 	.word	0x20003fa4

08015e38 <_isatty_r>:
 8015e38:	b538      	push	{r3, r4, r5, lr}
 8015e3a:	2300      	movs	r3, #0
 8015e3c:	4d05      	ldr	r5, [pc, #20]	@ (8015e54 <_isatty_r+0x1c>)
 8015e3e:	4604      	mov	r4, r0
 8015e40:	4608      	mov	r0, r1
 8015e42:	602b      	str	r3, [r5, #0]
 8015e44:	f7ed f9d1 	bl	80031ea <_isatty>
 8015e48:	1c43      	adds	r3, r0, #1
 8015e4a:	d102      	bne.n	8015e52 <_isatty_r+0x1a>
 8015e4c:	682b      	ldr	r3, [r5, #0]
 8015e4e:	b103      	cbz	r3, 8015e52 <_isatty_r+0x1a>
 8015e50:	6023      	str	r3, [r4, #0]
 8015e52:	bd38      	pop	{r3, r4, r5, pc}
 8015e54:	20003fa4 	.word	0x20003fa4

08015e58 <sin>:
 8015e58:	b530      	push	{r4, r5, lr}
 8015e5a:	4d20      	ldr	r5, [pc, #128]	@ (8015edc <sin+0x84>)
 8015e5c:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8015e60:	42ac      	cmp	r4, r5
 8015e62:	4602      	mov	r2, r0
 8015e64:	460b      	mov	r3, r1
 8015e66:	b087      	sub	sp, #28
 8015e68:	d806      	bhi.n	8015e78 <sin+0x20>
 8015e6a:	2300      	movs	r3, #0
 8015e6c:	2200      	movs	r2, #0
 8015e6e:	9300      	str	r3, [sp, #0]
 8015e70:	2300      	movs	r3, #0
 8015e72:	f000 f8f9 	bl	8016068 <__kernel_sin>
 8015e76:	e004      	b.n	8015e82 <sin+0x2a>
 8015e78:	4d19      	ldr	r5, [pc, #100]	@ (8015ee0 <sin+0x88>)
 8015e7a:	42ac      	cmp	r4, r5
 8015e7c:	d903      	bls.n	8015e86 <sin+0x2e>
 8015e7e:	f7ea f9e3 	bl	8000248 <__aeabi_dsub>
 8015e82:	b007      	add	sp, #28
 8015e84:	bd30      	pop	{r4, r5, pc}
 8015e86:	aa02      	add	r2, sp, #8
 8015e88:	f000 f9a6 	bl	80161d8 <__ieee754_rem_pio2>
 8015e8c:	f000 0003 	and.w	r0, r0, #3
 8015e90:	2801      	cmp	r0, #1
 8015e92:	d009      	beq.n	8015ea8 <sin+0x50>
 8015e94:	2802      	cmp	r0, #2
 8015e96:	d00e      	beq.n	8015eb6 <sin+0x5e>
 8015e98:	b9c0      	cbnz	r0, 8015ecc <sin+0x74>
 8015e9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015e9e:	2301      	movs	r3, #1
 8015ea0:	9300      	str	r3, [sp, #0]
 8015ea2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ea6:	e7e4      	b.n	8015e72 <sin+0x1a>
 8015ea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015eac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015eb0:	f000 f81a 	bl	8015ee8 <__kernel_cos>
 8015eb4:	e7e5      	b.n	8015e82 <sin+0x2a>
 8015eb6:	2301      	movs	r3, #1
 8015eb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ebc:	9300      	str	r3, [sp, #0]
 8015ebe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ec2:	f000 f8d1 	bl	8016068 <__kernel_sin>
 8015ec6:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8015eca:	e7da      	b.n	8015e82 <sin+0x2a>
 8015ecc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ed0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ed4:	f000 f808 	bl	8015ee8 <__kernel_cos>
 8015ed8:	e7f5      	b.n	8015ec6 <sin+0x6e>
 8015eda:	bf00      	nop
 8015edc:	3fe921fb 	.word	0x3fe921fb
 8015ee0:	7fefffff 	.word	0x7fefffff
 8015ee4:	00000000 	.word	0x00000000

08015ee8 <__kernel_cos>:
 8015ee8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015eec:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8015ef0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8015ef4:	4680      	mov	r8, r0
 8015ef6:	4689      	mov	r9, r1
 8015ef8:	e9cd 2300 	strd	r2, r3, [sp]
 8015efc:	d204      	bcs.n	8015f08 <__kernel_cos+0x20>
 8015efe:	f7ea fe0b 	bl	8000b18 <__aeabi_d2iz>
 8015f02:	2800      	cmp	r0, #0
 8015f04:	f000 8086 	beq.w	8016014 <__kernel_cos+0x12c>
 8015f08:	4642      	mov	r2, r8
 8015f0a:	464b      	mov	r3, r9
 8015f0c:	4640      	mov	r0, r8
 8015f0e:	4649      	mov	r1, r9
 8015f10:	f7ea fb52 	bl	80005b8 <__aeabi_dmul>
 8015f14:	2200      	movs	r2, #0
 8015f16:	4b4e      	ldr	r3, [pc, #312]	@ (8016050 <__kernel_cos+0x168>)
 8015f18:	4604      	mov	r4, r0
 8015f1a:	460d      	mov	r5, r1
 8015f1c:	f7ea fb4c 	bl	80005b8 <__aeabi_dmul>
 8015f20:	a33f      	add	r3, pc, #252	@ (adr r3, 8016020 <__kernel_cos+0x138>)
 8015f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f26:	4682      	mov	sl, r0
 8015f28:	468b      	mov	fp, r1
 8015f2a:	4620      	mov	r0, r4
 8015f2c:	4629      	mov	r1, r5
 8015f2e:	f7ea fb43 	bl	80005b8 <__aeabi_dmul>
 8015f32:	a33d      	add	r3, pc, #244	@ (adr r3, 8016028 <__kernel_cos+0x140>)
 8015f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f38:	f7ea f988 	bl	800024c <__adddf3>
 8015f3c:	4622      	mov	r2, r4
 8015f3e:	462b      	mov	r3, r5
 8015f40:	f7ea fb3a 	bl	80005b8 <__aeabi_dmul>
 8015f44:	a33a      	add	r3, pc, #232	@ (adr r3, 8016030 <__kernel_cos+0x148>)
 8015f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f4a:	f7ea f97d 	bl	8000248 <__aeabi_dsub>
 8015f4e:	4622      	mov	r2, r4
 8015f50:	462b      	mov	r3, r5
 8015f52:	f7ea fb31 	bl	80005b8 <__aeabi_dmul>
 8015f56:	a338      	add	r3, pc, #224	@ (adr r3, 8016038 <__kernel_cos+0x150>)
 8015f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f5c:	f7ea f976 	bl	800024c <__adddf3>
 8015f60:	4622      	mov	r2, r4
 8015f62:	462b      	mov	r3, r5
 8015f64:	f7ea fb28 	bl	80005b8 <__aeabi_dmul>
 8015f68:	a335      	add	r3, pc, #212	@ (adr r3, 8016040 <__kernel_cos+0x158>)
 8015f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f6e:	f7ea f96b 	bl	8000248 <__aeabi_dsub>
 8015f72:	4622      	mov	r2, r4
 8015f74:	462b      	mov	r3, r5
 8015f76:	f7ea fb1f 	bl	80005b8 <__aeabi_dmul>
 8015f7a:	a333      	add	r3, pc, #204	@ (adr r3, 8016048 <__kernel_cos+0x160>)
 8015f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f80:	f7ea f964 	bl	800024c <__adddf3>
 8015f84:	4622      	mov	r2, r4
 8015f86:	462b      	mov	r3, r5
 8015f88:	f7ea fb16 	bl	80005b8 <__aeabi_dmul>
 8015f8c:	4622      	mov	r2, r4
 8015f8e:	462b      	mov	r3, r5
 8015f90:	f7ea fb12 	bl	80005b8 <__aeabi_dmul>
 8015f94:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015f98:	4604      	mov	r4, r0
 8015f9a:	460d      	mov	r5, r1
 8015f9c:	4640      	mov	r0, r8
 8015f9e:	4649      	mov	r1, r9
 8015fa0:	f7ea fb0a 	bl	80005b8 <__aeabi_dmul>
 8015fa4:	460b      	mov	r3, r1
 8015fa6:	4602      	mov	r2, r0
 8015fa8:	4629      	mov	r1, r5
 8015faa:	4620      	mov	r0, r4
 8015fac:	f7ea f94c 	bl	8000248 <__aeabi_dsub>
 8015fb0:	4b28      	ldr	r3, [pc, #160]	@ (8016054 <__kernel_cos+0x16c>)
 8015fb2:	4680      	mov	r8, r0
 8015fb4:	429e      	cmp	r6, r3
 8015fb6:	4689      	mov	r9, r1
 8015fb8:	d80e      	bhi.n	8015fd8 <__kernel_cos+0xf0>
 8015fba:	4602      	mov	r2, r0
 8015fbc:	460b      	mov	r3, r1
 8015fbe:	4650      	mov	r0, sl
 8015fc0:	4659      	mov	r1, fp
 8015fc2:	f7ea f941 	bl	8000248 <__aeabi_dsub>
 8015fc6:	4602      	mov	r2, r0
 8015fc8:	2000      	movs	r0, #0
 8015fca:	460b      	mov	r3, r1
 8015fcc:	4922      	ldr	r1, [pc, #136]	@ (8016058 <__kernel_cos+0x170>)
 8015fce:	f7ea f93b 	bl	8000248 <__aeabi_dsub>
 8015fd2:	b003      	add	sp, #12
 8015fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fd8:	2400      	movs	r4, #0
 8015fda:	4b20      	ldr	r3, [pc, #128]	@ (801605c <__kernel_cos+0x174>)
 8015fdc:	4622      	mov	r2, r4
 8015fde:	429e      	cmp	r6, r3
 8015fe0:	bf8c      	ite	hi
 8015fe2:	4d1f      	ldrhi	r5, [pc, #124]	@ (8016060 <__kernel_cos+0x178>)
 8015fe4:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 8015fe8:	462b      	mov	r3, r5
 8015fea:	2000      	movs	r0, #0
 8015fec:	491a      	ldr	r1, [pc, #104]	@ (8016058 <__kernel_cos+0x170>)
 8015fee:	f7ea f92b 	bl	8000248 <__aeabi_dsub>
 8015ff2:	4622      	mov	r2, r4
 8015ff4:	4606      	mov	r6, r0
 8015ff6:	460f      	mov	r7, r1
 8015ff8:	462b      	mov	r3, r5
 8015ffa:	4650      	mov	r0, sl
 8015ffc:	4659      	mov	r1, fp
 8015ffe:	f7ea f923 	bl	8000248 <__aeabi_dsub>
 8016002:	4642      	mov	r2, r8
 8016004:	464b      	mov	r3, r9
 8016006:	f7ea f91f 	bl	8000248 <__aeabi_dsub>
 801600a:	4602      	mov	r2, r0
 801600c:	460b      	mov	r3, r1
 801600e:	4630      	mov	r0, r6
 8016010:	4639      	mov	r1, r7
 8016012:	e7dc      	b.n	8015fce <__kernel_cos+0xe6>
 8016014:	2000      	movs	r0, #0
 8016016:	4910      	ldr	r1, [pc, #64]	@ (8016058 <__kernel_cos+0x170>)
 8016018:	e7db      	b.n	8015fd2 <__kernel_cos+0xea>
 801601a:	bf00      	nop
 801601c:	f3af 8000 	nop.w
 8016020:	be8838d4 	.word	0xbe8838d4
 8016024:	bda8fae9 	.word	0xbda8fae9
 8016028:	bdb4b1c4 	.word	0xbdb4b1c4
 801602c:	3e21ee9e 	.word	0x3e21ee9e
 8016030:	809c52ad 	.word	0x809c52ad
 8016034:	3e927e4f 	.word	0x3e927e4f
 8016038:	19cb1590 	.word	0x19cb1590
 801603c:	3efa01a0 	.word	0x3efa01a0
 8016040:	16c15177 	.word	0x16c15177
 8016044:	3f56c16c 	.word	0x3f56c16c
 8016048:	5555554c 	.word	0x5555554c
 801604c:	3fa55555 	.word	0x3fa55555
 8016050:	3fe00000 	.word	0x3fe00000
 8016054:	3fd33332 	.word	0x3fd33332
 8016058:	3ff00000 	.word	0x3ff00000
 801605c:	3fe90000 	.word	0x3fe90000
 8016060:	3fd20000 	.word	0x3fd20000
 8016064:	00000000 	.word	0x00000000

08016068 <__kernel_sin>:
 8016068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801606c:	461f      	mov	r7, r3
 801606e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8016072:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8016076:	4604      	mov	r4, r0
 8016078:	460d      	mov	r5, r1
 801607a:	4616      	mov	r6, r2
 801607c:	b085      	sub	sp, #20
 801607e:	d203      	bcs.n	8016088 <__kernel_sin+0x20>
 8016080:	f7ea fd4a 	bl	8000b18 <__aeabi_d2iz>
 8016084:	2800      	cmp	r0, #0
 8016086:	d051      	beq.n	801612c <__kernel_sin+0xc4>
 8016088:	4622      	mov	r2, r4
 801608a:	462b      	mov	r3, r5
 801608c:	4620      	mov	r0, r4
 801608e:	4629      	mov	r1, r5
 8016090:	f7ea fa92 	bl	80005b8 <__aeabi_dmul>
 8016094:	4682      	mov	sl, r0
 8016096:	468b      	mov	fp, r1
 8016098:	4602      	mov	r2, r0
 801609a:	460b      	mov	r3, r1
 801609c:	4620      	mov	r0, r4
 801609e:	4629      	mov	r1, r5
 80160a0:	f7ea fa8a 	bl	80005b8 <__aeabi_dmul>
 80160a4:	a33e      	add	r3, pc, #248	@ (adr r3, 80161a0 <__kernel_sin+0x138>)
 80160a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160aa:	4680      	mov	r8, r0
 80160ac:	4689      	mov	r9, r1
 80160ae:	4650      	mov	r0, sl
 80160b0:	4659      	mov	r1, fp
 80160b2:	f7ea fa81 	bl	80005b8 <__aeabi_dmul>
 80160b6:	a33c      	add	r3, pc, #240	@ (adr r3, 80161a8 <__kernel_sin+0x140>)
 80160b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160bc:	f7ea f8c4 	bl	8000248 <__aeabi_dsub>
 80160c0:	4652      	mov	r2, sl
 80160c2:	465b      	mov	r3, fp
 80160c4:	f7ea fa78 	bl	80005b8 <__aeabi_dmul>
 80160c8:	a339      	add	r3, pc, #228	@ (adr r3, 80161b0 <__kernel_sin+0x148>)
 80160ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160ce:	f7ea f8bd 	bl	800024c <__adddf3>
 80160d2:	4652      	mov	r2, sl
 80160d4:	465b      	mov	r3, fp
 80160d6:	f7ea fa6f 	bl	80005b8 <__aeabi_dmul>
 80160da:	a337      	add	r3, pc, #220	@ (adr r3, 80161b8 <__kernel_sin+0x150>)
 80160dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160e0:	f7ea f8b2 	bl	8000248 <__aeabi_dsub>
 80160e4:	4652      	mov	r2, sl
 80160e6:	465b      	mov	r3, fp
 80160e8:	f7ea fa66 	bl	80005b8 <__aeabi_dmul>
 80160ec:	a334      	add	r3, pc, #208	@ (adr r3, 80161c0 <__kernel_sin+0x158>)
 80160ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160f2:	f7ea f8ab 	bl	800024c <__adddf3>
 80160f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80160f8:	e9cd 0100 	strd	r0, r1, [sp]
 80160fc:	b9db      	cbnz	r3, 8016136 <__kernel_sin+0xce>
 80160fe:	4602      	mov	r2, r0
 8016100:	460b      	mov	r3, r1
 8016102:	4650      	mov	r0, sl
 8016104:	4659      	mov	r1, fp
 8016106:	f7ea fa57 	bl	80005b8 <__aeabi_dmul>
 801610a:	a32f      	add	r3, pc, #188	@ (adr r3, 80161c8 <__kernel_sin+0x160>)
 801610c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016110:	f7ea f89a 	bl	8000248 <__aeabi_dsub>
 8016114:	4642      	mov	r2, r8
 8016116:	464b      	mov	r3, r9
 8016118:	f7ea fa4e 	bl	80005b8 <__aeabi_dmul>
 801611c:	4602      	mov	r2, r0
 801611e:	460b      	mov	r3, r1
 8016120:	4620      	mov	r0, r4
 8016122:	4629      	mov	r1, r5
 8016124:	f7ea f892 	bl	800024c <__adddf3>
 8016128:	4604      	mov	r4, r0
 801612a:	460d      	mov	r5, r1
 801612c:	4620      	mov	r0, r4
 801612e:	4629      	mov	r1, r5
 8016130:	b005      	add	sp, #20
 8016132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016136:	2200      	movs	r2, #0
 8016138:	4630      	mov	r0, r6
 801613a:	4639      	mov	r1, r7
 801613c:	4b24      	ldr	r3, [pc, #144]	@ (80161d0 <__kernel_sin+0x168>)
 801613e:	f7ea fa3b 	bl	80005b8 <__aeabi_dmul>
 8016142:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016146:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801614a:	4640      	mov	r0, r8
 801614c:	4649      	mov	r1, r9
 801614e:	f7ea fa33 	bl	80005b8 <__aeabi_dmul>
 8016152:	4602      	mov	r2, r0
 8016154:	460b      	mov	r3, r1
 8016156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801615a:	f7ea f875 	bl	8000248 <__aeabi_dsub>
 801615e:	4652      	mov	r2, sl
 8016160:	465b      	mov	r3, fp
 8016162:	f7ea fa29 	bl	80005b8 <__aeabi_dmul>
 8016166:	4632      	mov	r2, r6
 8016168:	463b      	mov	r3, r7
 801616a:	f7ea f86d 	bl	8000248 <__aeabi_dsub>
 801616e:	a316      	add	r3, pc, #88	@ (adr r3, 80161c8 <__kernel_sin+0x160>)
 8016170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016174:	4606      	mov	r6, r0
 8016176:	460f      	mov	r7, r1
 8016178:	4640      	mov	r0, r8
 801617a:	4649      	mov	r1, r9
 801617c:	f7ea fa1c 	bl	80005b8 <__aeabi_dmul>
 8016180:	4602      	mov	r2, r0
 8016182:	460b      	mov	r3, r1
 8016184:	4630      	mov	r0, r6
 8016186:	4639      	mov	r1, r7
 8016188:	f7ea f860 	bl	800024c <__adddf3>
 801618c:	4602      	mov	r2, r0
 801618e:	460b      	mov	r3, r1
 8016190:	4620      	mov	r0, r4
 8016192:	4629      	mov	r1, r5
 8016194:	f7ea f858 	bl	8000248 <__aeabi_dsub>
 8016198:	e7c6      	b.n	8016128 <__kernel_sin+0xc0>
 801619a:	bf00      	nop
 801619c:	f3af 8000 	nop.w
 80161a0:	5acfd57c 	.word	0x5acfd57c
 80161a4:	3de5d93a 	.word	0x3de5d93a
 80161a8:	8a2b9ceb 	.word	0x8a2b9ceb
 80161ac:	3e5ae5e6 	.word	0x3e5ae5e6
 80161b0:	57b1fe7d 	.word	0x57b1fe7d
 80161b4:	3ec71de3 	.word	0x3ec71de3
 80161b8:	19c161d5 	.word	0x19c161d5
 80161bc:	3f2a01a0 	.word	0x3f2a01a0
 80161c0:	1110f8a6 	.word	0x1110f8a6
 80161c4:	3f811111 	.word	0x3f811111
 80161c8:	55555549 	.word	0x55555549
 80161cc:	3fc55555 	.word	0x3fc55555
 80161d0:	3fe00000 	.word	0x3fe00000
 80161d4:	00000000 	.word	0x00000000

080161d8 <__ieee754_rem_pio2>:
 80161d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161dc:	4bc4      	ldr	r3, [pc, #784]	@ (80164f0 <__ieee754_rem_pio2+0x318>)
 80161de:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80161e2:	b08d      	sub	sp, #52	@ 0x34
 80161e4:	4598      	cmp	r8, r3
 80161e6:	4606      	mov	r6, r0
 80161e8:	460f      	mov	r7, r1
 80161ea:	4614      	mov	r4, r2
 80161ec:	9104      	str	r1, [sp, #16]
 80161ee:	d807      	bhi.n	8016200 <__ieee754_rem_pio2+0x28>
 80161f0:	e9c2 6700 	strd	r6, r7, [r2]
 80161f4:	2300      	movs	r3, #0
 80161f6:	2200      	movs	r2, #0
 80161f8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80161fc:	2500      	movs	r5, #0
 80161fe:	e026      	b.n	801624e <__ieee754_rem_pio2+0x76>
 8016200:	4bbc      	ldr	r3, [pc, #752]	@ (80164f4 <__ieee754_rem_pio2+0x31c>)
 8016202:	4598      	cmp	r8, r3
 8016204:	d876      	bhi.n	80162f4 <__ieee754_rem_pio2+0x11c>
 8016206:	9b04      	ldr	r3, [sp, #16]
 8016208:	4dbb      	ldr	r5, [pc, #748]	@ (80164f8 <__ieee754_rem_pio2+0x320>)
 801620a:	2b00      	cmp	r3, #0
 801620c:	a3aa      	add	r3, pc, #680	@ (adr r3, 80164b8 <__ieee754_rem_pio2+0x2e0>)
 801620e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016212:	dd38      	ble.n	8016286 <__ieee754_rem_pio2+0xae>
 8016214:	f7ea f818 	bl	8000248 <__aeabi_dsub>
 8016218:	45a8      	cmp	r8, r5
 801621a:	4606      	mov	r6, r0
 801621c:	460f      	mov	r7, r1
 801621e:	d01a      	beq.n	8016256 <__ieee754_rem_pio2+0x7e>
 8016220:	a3a7      	add	r3, pc, #668	@ (adr r3, 80164c0 <__ieee754_rem_pio2+0x2e8>)
 8016222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016226:	f7ea f80f 	bl	8000248 <__aeabi_dsub>
 801622a:	4602      	mov	r2, r0
 801622c:	460b      	mov	r3, r1
 801622e:	4680      	mov	r8, r0
 8016230:	4689      	mov	r9, r1
 8016232:	4630      	mov	r0, r6
 8016234:	4639      	mov	r1, r7
 8016236:	f7ea f807 	bl	8000248 <__aeabi_dsub>
 801623a:	a3a1      	add	r3, pc, #644	@ (adr r3, 80164c0 <__ieee754_rem_pio2+0x2e8>)
 801623c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016240:	f7ea f802 	bl	8000248 <__aeabi_dsub>
 8016244:	2501      	movs	r5, #1
 8016246:	e9c4 8900 	strd	r8, r9, [r4]
 801624a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801624e:	4628      	mov	r0, r5
 8016250:	b00d      	add	sp, #52	@ 0x34
 8016252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016256:	a39c      	add	r3, pc, #624	@ (adr r3, 80164c8 <__ieee754_rem_pio2+0x2f0>)
 8016258:	e9d3 2300 	ldrd	r2, r3, [r3]
 801625c:	f7e9 fff4 	bl	8000248 <__aeabi_dsub>
 8016260:	a39b      	add	r3, pc, #620	@ (adr r3, 80164d0 <__ieee754_rem_pio2+0x2f8>)
 8016262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016266:	4606      	mov	r6, r0
 8016268:	460f      	mov	r7, r1
 801626a:	f7e9 ffed 	bl	8000248 <__aeabi_dsub>
 801626e:	4602      	mov	r2, r0
 8016270:	460b      	mov	r3, r1
 8016272:	4680      	mov	r8, r0
 8016274:	4689      	mov	r9, r1
 8016276:	4630      	mov	r0, r6
 8016278:	4639      	mov	r1, r7
 801627a:	f7e9 ffe5 	bl	8000248 <__aeabi_dsub>
 801627e:	a394      	add	r3, pc, #592	@ (adr r3, 80164d0 <__ieee754_rem_pio2+0x2f8>)
 8016280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016284:	e7dc      	b.n	8016240 <__ieee754_rem_pio2+0x68>
 8016286:	f7e9 ffe1 	bl	800024c <__adddf3>
 801628a:	45a8      	cmp	r8, r5
 801628c:	4606      	mov	r6, r0
 801628e:	460f      	mov	r7, r1
 8016290:	d018      	beq.n	80162c4 <__ieee754_rem_pio2+0xec>
 8016292:	a38b      	add	r3, pc, #556	@ (adr r3, 80164c0 <__ieee754_rem_pio2+0x2e8>)
 8016294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016298:	f7e9 ffd8 	bl	800024c <__adddf3>
 801629c:	4602      	mov	r2, r0
 801629e:	460b      	mov	r3, r1
 80162a0:	4680      	mov	r8, r0
 80162a2:	4689      	mov	r9, r1
 80162a4:	4630      	mov	r0, r6
 80162a6:	4639      	mov	r1, r7
 80162a8:	f7e9 ffce 	bl	8000248 <__aeabi_dsub>
 80162ac:	a384      	add	r3, pc, #528	@ (adr r3, 80164c0 <__ieee754_rem_pio2+0x2e8>)
 80162ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162b2:	f7e9 ffcb 	bl	800024c <__adddf3>
 80162b6:	f04f 35ff 	mov.w	r5, #4294967295
 80162ba:	e9c4 8900 	strd	r8, r9, [r4]
 80162be:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80162c2:	e7c4      	b.n	801624e <__ieee754_rem_pio2+0x76>
 80162c4:	a380      	add	r3, pc, #512	@ (adr r3, 80164c8 <__ieee754_rem_pio2+0x2f0>)
 80162c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162ca:	f7e9 ffbf 	bl	800024c <__adddf3>
 80162ce:	a380      	add	r3, pc, #512	@ (adr r3, 80164d0 <__ieee754_rem_pio2+0x2f8>)
 80162d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162d4:	4606      	mov	r6, r0
 80162d6:	460f      	mov	r7, r1
 80162d8:	f7e9 ffb8 	bl	800024c <__adddf3>
 80162dc:	4602      	mov	r2, r0
 80162de:	460b      	mov	r3, r1
 80162e0:	4680      	mov	r8, r0
 80162e2:	4689      	mov	r9, r1
 80162e4:	4630      	mov	r0, r6
 80162e6:	4639      	mov	r1, r7
 80162e8:	f7e9 ffae 	bl	8000248 <__aeabi_dsub>
 80162ec:	a378      	add	r3, pc, #480	@ (adr r3, 80164d0 <__ieee754_rem_pio2+0x2f8>)
 80162ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162f2:	e7de      	b.n	80162b2 <__ieee754_rem_pio2+0xda>
 80162f4:	4b81      	ldr	r3, [pc, #516]	@ (80164fc <__ieee754_rem_pio2+0x324>)
 80162f6:	4598      	cmp	r8, r3
 80162f8:	f200 80cf 	bhi.w	801649a <__ieee754_rem_pio2+0x2c2>
 80162fc:	f000 f962 	bl	80165c4 <fabs>
 8016300:	a375      	add	r3, pc, #468	@ (adr r3, 80164d8 <__ieee754_rem_pio2+0x300>)
 8016302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016306:	4606      	mov	r6, r0
 8016308:	460f      	mov	r7, r1
 801630a:	f7ea f955 	bl	80005b8 <__aeabi_dmul>
 801630e:	2200      	movs	r2, #0
 8016310:	4b7b      	ldr	r3, [pc, #492]	@ (8016500 <__ieee754_rem_pio2+0x328>)
 8016312:	f7e9 ff9b 	bl	800024c <__adddf3>
 8016316:	f7ea fbff 	bl	8000b18 <__aeabi_d2iz>
 801631a:	4605      	mov	r5, r0
 801631c:	f7ea f8e2 	bl	80004e4 <__aeabi_i2d>
 8016320:	4602      	mov	r2, r0
 8016322:	460b      	mov	r3, r1
 8016324:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016328:	a363      	add	r3, pc, #396	@ (adr r3, 80164b8 <__ieee754_rem_pio2+0x2e0>)
 801632a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801632e:	f7ea f943 	bl	80005b8 <__aeabi_dmul>
 8016332:	4602      	mov	r2, r0
 8016334:	460b      	mov	r3, r1
 8016336:	4630      	mov	r0, r6
 8016338:	4639      	mov	r1, r7
 801633a:	f7e9 ff85 	bl	8000248 <__aeabi_dsub>
 801633e:	a360      	add	r3, pc, #384	@ (adr r3, 80164c0 <__ieee754_rem_pio2+0x2e8>)
 8016340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016344:	4682      	mov	sl, r0
 8016346:	468b      	mov	fp, r1
 8016348:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801634c:	f7ea f934 	bl	80005b8 <__aeabi_dmul>
 8016350:	2d1f      	cmp	r5, #31
 8016352:	4606      	mov	r6, r0
 8016354:	460f      	mov	r7, r1
 8016356:	dc0c      	bgt.n	8016372 <__ieee754_rem_pio2+0x19a>
 8016358:	4b6a      	ldr	r3, [pc, #424]	@ (8016504 <__ieee754_rem_pio2+0x32c>)
 801635a:	1e6a      	subs	r2, r5, #1
 801635c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016360:	4543      	cmp	r3, r8
 8016362:	d006      	beq.n	8016372 <__ieee754_rem_pio2+0x19a>
 8016364:	4632      	mov	r2, r6
 8016366:	463b      	mov	r3, r7
 8016368:	4650      	mov	r0, sl
 801636a:	4659      	mov	r1, fp
 801636c:	f7e9 ff6c 	bl	8000248 <__aeabi_dsub>
 8016370:	e00e      	b.n	8016390 <__ieee754_rem_pio2+0x1b8>
 8016372:	463b      	mov	r3, r7
 8016374:	4632      	mov	r2, r6
 8016376:	4650      	mov	r0, sl
 8016378:	4659      	mov	r1, fp
 801637a:	f7e9 ff65 	bl	8000248 <__aeabi_dsub>
 801637e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8016382:	9305      	str	r3, [sp, #20]
 8016384:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016388:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801638c:	2b10      	cmp	r3, #16
 801638e:	dc02      	bgt.n	8016396 <__ieee754_rem_pio2+0x1be>
 8016390:	e9c4 0100 	strd	r0, r1, [r4]
 8016394:	e039      	b.n	801640a <__ieee754_rem_pio2+0x232>
 8016396:	a34c      	add	r3, pc, #304	@ (adr r3, 80164c8 <__ieee754_rem_pio2+0x2f0>)
 8016398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801639c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80163a0:	f7ea f90a 	bl	80005b8 <__aeabi_dmul>
 80163a4:	4606      	mov	r6, r0
 80163a6:	460f      	mov	r7, r1
 80163a8:	4602      	mov	r2, r0
 80163aa:	460b      	mov	r3, r1
 80163ac:	4650      	mov	r0, sl
 80163ae:	4659      	mov	r1, fp
 80163b0:	f7e9 ff4a 	bl	8000248 <__aeabi_dsub>
 80163b4:	4602      	mov	r2, r0
 80163b6:	460b      	mov	r3, r1
 80163b8:	4680      	mov	r8, r0
 80163ba:	4689      	mov	r9, r1
 80163bc:	4650      	mov	r0, sl
 80163be:	4659      	mov	r1, fp
 80163c0:	f7e9 ff42 	bl	8000248 <__aeabi_dsub>
 80163c4:	4632      	mov	r2, r6
 80163c6:	463b      	mov	r3, r7
 80163c8:	f7e9 ff3e 	bl	8000248 <__aeabi_dsub>
 80163cc:	a340      	add	r3, pc, #256	@ (adr r3, 80164d0 <__ieee754_rem_pio2+0x2f8>)
 80163ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163d2:	4606      	mov	r6, r0
 80163d4:	460f      	mov	r7, r1
 80163d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80163da:	f7ea f8ed 	bl	80005b8 <__aeabi_dmul>
 80163de:	4632      	mov	r2, r6
 80163e0:	463b      	mov	r3, r7
 80163e2:	f7e9 ff31 	bl	8000248 <__aeabi_dsub>
 80163e6:	4602      	mov	r2, r0
 80163e8:	460b      	mov	r3, r1
 80163ea:	4606      	mov	r6, r0
 80163ec:	460f      	mov	r7, r1
 80163ee:	4640      	mov	r0, r8
 80163f0:	4649      	mov	r1, r9
 80163f2:	f7e9 ff29 	bl	8000248 <__aeabi_dsub>
 80163f6:	9a05      	ldr	r2, [sp, #20]
 80163f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80163fc:	1ad3      	subs	r3, r2, r3
 80163fe:	2b31      	cmp	r3, #49	@ 0x31
 8016400:	dc20      	bgt.n	8016444 <__ieee754_rem_pio2+0x26c>
 8016402:	46c2      	mov	sl, r8
 8016404:	46cb      	mov	fp, r9
 8016406:	e9c4 0100 	strd	r0, r1, [r4]
 801640a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801640e:	4650      	mov	r0, sl
 8016410:	4642      	mov	r2, r8
 8016412:	464b      	mov	r3, r9
 8016414:	4659      	mov	r1, fp
 8016416:	f7e9 ff17 	bl	8000248 <__aeabi_dsub>
 801641a:	463b      	mov	r3, r7
 801641c:	4632      	mov	r2, r6
 801641e:	f7e9 ff13 	bl	8000248 <__aeabi_dsub>
 8016422:	9b04      	ldr	r3, [sp, #16]
 8016424:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8016428:	2b00      	cmp	r3, #0
 801642a:	f6bf af10 	bge.w	801624e <__ieee754_rem_pio2+0x76>
 801642e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8016432:	6063      	str	r3, [r4, #4]
 8016434:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016438:	f8c4 8000 	str.w	r8, [r4]
 801643c:	60a0      	str	r0, [r4, #8]
 801643e:	60e3      	str	r3, [r4, #12]
 8016440:	426d      	negs	r5, r5
 8016442:	e704      	b.n	801624e <__ieee754_rem_pio2+0x76>
 8016444:	a326      	add	r3, pc, #152	@ (adr r3, 80164e0 <__ieee754_rem_pio2+0x308>)
 8016446:	e9d3 2300 	ldrd	r2, r3, [r3]
 801644a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801644e:	f7ea f8b3 	bl	80005b8 <__aeabi_dmul>
 8016452:	4606      	mov	r6, r0
 8016454:	460f      	mov	r7, r1
 8016456:	4602      	mov	r2, r0
 8016458:	460b      	mov	r3, r1
 801645a:	4640      	mov	r0, r8
 801645c:	4649      	mov	r1, r9
 801645e:	f7e9 fef3 	bl	8000248 <__aeabi_dsub>
 8016462:	4602      	mov	r2, r0
 8016464:	460b      	mov	r3, r1
 8016466:	4682      	mov	sl, r0
 8016468:	468b      	mov	fp, r1
 801646a:	4640      	mov	r0, r8
 801646c:	4649      	mov	r1, r9
 801646e:	f7e9 feeb 	bl	8000248 <__aeabi_dsub>
 8016472:	4632      	mov	r2, r6
 8016474:	463b      	mov	r3, r7
 8016476:	f7e9 fee7 	bl	8000248 <__aeabi_dsub>
 801647a:	a31b      	add	r3, pc, #108	@ (adr r3, 80164e8 <__ieee754_rem_pio2+0x310>)
 801647c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016480:	4606      	mov	r6, r0
 8016482:	460f      	mov	r7, r1
 8016484:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016488:	f7ea f896 	bl	80005b8 <__aeabi_dmul>
 801648c:	4632      	mov	r2, r6
 801648e:	463b      	mov	r3, r7
 8016490:	f7e9 feda 	bl	8000248 <__aeabi_dsub>
 8016494:	4606      	mov	r6, r0
 8016496:	460f      	mov	r7, r1
 8016498:	e764      	b.n	8016364 <__ieee754_rem_pio2+0x18c>
 801649a:	4b1b      	ldr	r3, [pc, #108]	@ (8016508 <__ieee754_rem_pio2+0x330>)
 801649c:	4598      	cmp	r8, r3
 801649e:	d935      	bls.n	801650c <__ieee754_rem_pio2+0x334>
 80164a0:	4602      	mov	r2, r0
 80164a2:	460b      	mov	r3, r1
 80164a4:	f7e9 fed0 	bl	8000248 <__aeabi_dsub>
 80164a8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80164ac:	e9c4 0100 	strd	r0, r1, [r4]
 80164b0:	e6a4      	b.n	80161fc <__ieee754_rem_pio2+0x24>
 80164b2:	bf00      	nop
 80164b4:	f3af 8000 	nop.w
 80164b8:	54400000 	.word	0x54400000
 80164bc:	3ff921fb 	.word	0x3ff921fb
 80164c0:	1a626331 	.word	0x1a626331
 80164c4:	3dd0b461 	.word	0x3dd0b461
 80164c8:	1a600000 	.word	0x1a600000
 80164cc:	3dd0b461 	.word	0x3dd0b461
 80164d0:	2e037073 	.word	0x2e037073
 80164d4:	3ba3198a 	.word	0x3ba3198a
 80164d8:	6dc9c883 	.word	0x6dc9c883
 80164dc:	3fe45f30 	.word	0x3fe45f30
 80164e0:	2e000000 	.word	0x2e000000
 80164e4:	3ba3198a 	.word	0x3ba3198a
 80164e8:	252049c1 	.word	0x252049c1
 80164ec:	397b839a 	.word	0x397b839a
 80164f0:	3fe921fb 	.word	0x3fe921fb
 80164f4:	4002d97b 	.word	0x4002d97b
 80164f8:	3ff921fb 	.word	0x3ff921fb
 80164fc:	413921fb 	.word	0x413921fb
 8016500:	3fe00000 	.word	0x3fe00000
 8016504:	080173a0 	.word	0x080173a0
 8016508:	7fefffff 	.word	0x7fefffff
 801650c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8016510:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8016514:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8016518:	460f      	mov	r7, r1
 801651a:	f7ea fafd 	bl	8000b18 <__aeabi_d2iz>
 801651e:	f7e9 ffe1 	bl	80004e4 <__aeabi_i2d>
 8016522:	4602      	mov	r2, r0
 8016524:	460b      	mov	r3, r1
 8016526:	4630      	mov	r0, r6
 8016528:	4639      	mov	r1, r7
 801652a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801652e:	f7e9 fe8b 	bl	8000248 <__aeabi_dsub>
 8016532:	2200      	movs	r2, #0
 8016534:	4b21      	ldr	r3, [pc, #132]	@ (80165bc <__ieee754_rem_pio2+0x3e4>)
 8016536:	f7ea f83f 	bl	80005b8 <__aeabi_dmul>
 801653a:	460f      	mov	r7, r1
 801653c:	4606      	mov	r6, r0
 801653e:	f7ea faeb 	bl	8000b18 <__aeabi_d2iz>
 8016542:	f7e9 ffcf 	bl	80004e4 <__aeabi_i2d>
 8016546:	4602      	mov	r2, r0
 8016548:	460b      	mov	r3, r1
 801654a:	4630      	mov	r0, r6
 801654c:	4639      	mov	r1, r7
 801654e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016552:	f7e9 fe79 	bl	8000248 <__aeabi_dsub>
 8016556:	2200      	movs	r2, #0
 8016558:	4b18      	ldr	r3, [pc, #96]	@ (80165bc <__ieee754_rem_pio2+0x3e4>)
 801655a:	f7ea f82d 	bl	80005b8 <__aeabi_dmul>
 801655e:	f04f 0803 	mov.w	r8, #3
 8016562:	2600      	movs	r6, #0
 8016564:	2700      	movs	r7, #0
 8016566:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801656a:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801656e:	4632      	mov	r2, r6
 8016570:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8016574:	463b      	mov	r3, r7
 8016576:	46c2      	mov	sl, r8
 8016578:	f108 38ff 	add.w	r8, r8, #4294967295
 801657c:	f7ea fa84 	bl	8000a88 <__aeabi_dcmpeq>
 8016580:	2800      	cmp	r0, #0
 8016582:	d1f4      	bne.n	801656e <__ieee754_rem_pio2+0x396>
 8016584:	4b0e      	ldr	r3, [pc, #56]	@ (80165c0 <__ieee754_rem_pio2+0x3e8>)
 8016586:	462a      	mov	r2, r5
 8016588:	9301      	str	r3, [sp, #4]
 801658a:	2302      	movs	r3, #2
 801658c:	4621      	mov	r1, r4
 801658e:	9300      	str	r3, [sp, #0]
 8016590:	a806      	add	r0, sp, #24
 8016592:	4653      	mov	r3, sl
 8016594:	f000 f81a 	bl	80165cc <__kernel_rem_pio2>
 8016598:	9b04      	ldr	r3, [sp, #16]
 801659a:	4605      	mov	r5, r0
 801659c:	2b00      	cmp	r3, #0
 801659e:	f6bf ae56 	bge.w	801624e <__ieee754_rem_pio2+0x76>
 80165a2:	e9d4 2100 	ldrd	r2, r1, [r4]
 80165a6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80165aa:	e9c4 2300 	strd	r2, r3, [r4]
 80165ae:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80165b2:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80165b6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80165ba:	e741      	b.n	8016440 <__ieee754_rem_pio2+0x268>
 80165bc:	41700000 	.word	0x41700000
 80165c0:	08017420 	.word	0x08017420

080165c4 <fabs>:
 80165c4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80165c8:	4619      	mov	r1, r3
 80165ca:	4770      	bx	lr

080165cc <__kernel_rem_pio2>:
 80165cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165d0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80165d4:	9308      	str	r3, [sp, #32]
 80165d6:	9104      	str	r1, [sp, #16]
 80165d8:	4bb6      	ldr	r3, [pc, #728]	@ (80168b4 <__kernel_rem_pio2+0x2e8>)
 80165da:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 80165dc:	f112 0f14 	cmn.w	r2, #20
 80165e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80165e4:	bfa8      	it	ge
 80165e6:	1ed4      	subge	r4, r2, #3
 80165e8:	9302      	str	r3, [sp, #8]
 80165ea:	9b08      	ldr	r3, [sp, #32]
 80165ec:	bfb8      	it	lt
 80165ee:	2400      	movlt	r4, #0
 80165f0:	f103 33ff 	add.w	r3, r3, #4294967295
 80165f4:	9306      	str	r3, [sp, #24]
 80165f6:	bfa4      	itt	ge
 80165f8:	2318      	movge	r3, #24
 80165fa:	fb94 f4f3 	sdivge	r4, r4, r3
 80165fe:	f06f 0317 	mvn.w	r3, #23
 8016602:	fb04 3303 	mla	r3, r4, r3, r3
 8016606:	eb03 0a02 	add.w	sl, r3, r2
 801660a:	9a06      	ldr	r2, [sp, #24]
 801660c:	9b02      	ldr	r3, [sp, #8]
 801660e:	1aa7      	subs	r7, r4, r2
 8016610:	eb03 0802 	add.w	r8, r3, r2
 8016614:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8016616:	2500      	movs	r5, #0
 8016618:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801661c:	2200      	movs	r2, #0
 801661e:	2300      	movs	r3, #0
 8016620:	9009      	str	r0, [sp, #36]	@ 0x24
 8016622:	ae20      	add	r6, sp, #128	@ 0x80
 8016624:	4545      	cmp	r5, r8
 8016626:	dd14      	ble.n	8016652 <__kernel_rem_pio2+0x86>
 8016628:	f04f 0800 	mov.w	r8, #0
 801662c:	9a08      	ldr	r2, [sp, #32]
 801662e:	ab20      	add	r3, sp, #128	@ 0x80
 8016630:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8016634:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 8016638:	9b02      	ldr	r3, [sp, #8]
 801663a:	4598      	cmp	r8, r3
 801663c:	dc35      	bgt.n	80166aa <__kernel_rem_pio2+0xde>
 801663e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016640:	2200      	movs	r2, #0
 8016642:	f1a3 0908 	sub.w	r9, r3, #8
 8016646:	2300      	movs	r3, #0
 8016648:	462f      	mov	r7, r5
 801664a:	2600      	movs	r6, #0
 801664c:	e9cd 2300 	strd	r2, r3, [sp]
 8016650:	e01f      	b.n	8016692 <__kernel_rem_pio2+0xc6>
 8016652:	42ef      	cmn	r7, r5
 8016654:	d40b      	bmi.n	801666e <__kernel_rem_pio2+0xa2>
 8016656:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801665a:	e9cd 2300 	strd	r2, r3, [sp]
 801665e:	f7e9 ff41 	bl	80004e4 <__aeabi_i2d>
 8016662:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016666:	e8e6 0102 	strd	r0, r1, [r6], #8
 801666a:	3501      	adds	r5, #1
 801666c:	e7da      	b.n	8016624 <__kernel_rem_pio2+0x58>
 801666e:	4610      	mov	r0, r2
 8016670:	4619      	mov	r1, r3
 8016672:	e7f8      	b.n	8016666 <__kernel_rem_pio2+0x9a>
 8016674:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016678:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 801667c:	f7e9 ff9c 	bl	80005b8 <__aeabi_dmul>
 8016680:	4602      	mov	r2, r0
 8016682:	460b      	mov	r3, r1
 8016684:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016688:	f7e9 fde0 	bl	800024c <__adddf3>
 801668c:	e9cd 0100 	strd	r0, r1, [sp]
 8016690:	3601      	adds	r6, #1
 8016692:	9b06      	ldr	r3, [sp, #24]
 8016694:	3f08      	subs	r7, #8
 8016696:	429e      	cmp	r6, r3
 8016698:	ddec      	ble.n	8016674 <__kernel_rem_pio2+0xa8>
 801669a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801669e:	f108 0801 	add.w	r8, r8, #1
 80166a2:	e8eb 2302 	strd	r2, r3, [fp], #8
 80166a6:	3508      	adds	r5, #8
 80166a8:	e7c6      	b.n	8016638 <__kernel_rem_pio2+0x6c>
 80166aa:	9b02      	ldr	r3, [sp, #8]
 80166ac:	aa0c      	add	r2, sp, #48	@ 0x30
 80166ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80166b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80166b4:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 80166b6:	f8dd b008 	ldr.w	fp, [sp, #8]
 80166ba:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80166be:	930a      	str	r3, [sp, #40]	@ 0x28
 80166c0:	ab98      	add	r3, sp, #608	@ 0x260
 80166c2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80166c6:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 80166ca:	ab70      	add	r3, sp, #448	@ 0x1c0
 80166cc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80166d0:	ae0c      	add	r6, sp, #48	@ 0x30
 80166d2:	4698      	mov	r8, r3
 80166d4:	46b1      	mov	r9, r6
 80166d6:	465f      	mov	r7, fp
 80166d8:	9307      	str	r3, [sp, #28]
 80166da:	2f00      	cmp	r7, #0
 80166dc:	f1a8 0808 	sub.w	r8, r8, #8
 80166e0:	dc71      	bgt.n	80167c6 <__kernel_rem_pio2+0x1fa>
 80166e2:	4652      	mov	r2, sl
 80166e4:	4620      	mov	r0, r4
 80166e6:	4629      	mov	r1, r5
 80166e8:	f000 fa96 	bl	8016c18 <scalbn>
 80166ec:	2200      	movs	r2, #0
 80166ee:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80166f2:	4604      	mov	r4, r0
 80166f4:	460d      	mov	r5, r1
 80166f6:	f7e9 ff5f 	bl	80005b8 <__aeabi_dmul>
 80166fa:	f000 fb05 	bl	8016d08 <floor>
 80166fe:	2200      	movs	r2, #0
 8016700:	4b6d      	ldr	r3, [pc, #436]	@ (80168b8 <__kernel_rem_pio2+0x2ec>)
 8016702:	f7e9 ff59 	bl	80005b8 <__aeabi_dmul>
 8016706:	4602      	mov	r2, r0
 8016708:	460b      	mov	r3, r1
 801670a:	4620      	mov	r0, r4
 801670c:	4629      	mov	r1, r5
 801670e:	f7e9 fd9b 	bl	8000248 <__aeabi_dsub>
 8016712:	460d      	mov	r5, r1
 8016714:	4604      	mov	r4, r0
 8016716:	f7ea f9ff 	bl	8000b18 <__aeabi_d2iz>
 801671a:	9005      	str	r0, [sp, #20]
 801671c:	f7e9 fee2 	bl	80004e4 <__aeabi_i2d>
 8016720:	4602      	mov	r2, r0
 8016722:	460b      	mov	r3, r1
 8016724:	4620      	mov	r0, r4
 8016726:	4629      	mov	r1, r5
 8016728:	f7e9 fd8e 	bl	8000248 <__aeabi_dsub>
 801672c:	f1ba 0f00 	cmp.w	sl, #0
 8016730:	4680      	mov	r8, r0
 8016732:	4689      	mov	r9, r1
 8016734:	dd6d      	ble.n	8016812 <__kernel_rem_pio2+0x246>
 8016736:	f10b 31ff 	add.w	r1, fp, #4294967295
 801673a:	ab0c      	add	r3, sp, #48	@ 0x30
 801673c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016740:	9c05      	ldr	r4, [sp, #20]
 8016742:	f1ca 0018 	rsb	r0, sl, #24
 8016746:	fa43 f200 	asr.w	r2, r3, r0
 801674a:	4414      	add	r4, r2
 801674c:	4082      	lsls	r2, r0
 801674e:	1a9b      	subs	r3, r3, r2
 8016750:	aa0c      	add	r2, sp, #48	@ 0x30
 8016752:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8016756:	f1ca 0217 	rsb	r2, sl, #23
 801675a:	9405      	str	r4, [sp, #20]
 801675c:	4113      	asrs	r3, r2
 801675e:	9300      	str	r3, [sp, #0]
 8016760:	9b00      	ldr	r3, [sp, #0]
 8016762:	2b00      	cmp	r3, #0
 8016764:	dd64      	ble.n	8016830 <__kernel_rem_pio2+0x264>
 8016766:	2200      	movs	r2, #0
 8016768:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801676c:	4614      	mov	r4, r2
 801676e:	9b05      	ldr	r3, [sp, #20]
 8016770:	3301      	adds	r3, #1
 8016772:	9305      	str	r3, [sp, #20]
 8016774:	4593      	cmp	fp, r2
 8016776:	f300 80ab 	bgt.w	80168d0 <__kernel_rem_pio2+0x304>
 801677a:	f1ba 0f00 	cmp.w	sl, #0
 801677e:	dd07      	ble.n	8016790 <__kernel_rem_pio2+0x1c4>
 8016780:	f1ba 0f01 	cmp.w	sl, #1
 8016784:	f000 80b2 	beq.w	80168ec <__kernel_rem_pio2+0x320>
 8016788:	f1ba 0f02 	cmp.w	sl, #2
 801678c:	f000 80b9 	beq.w	8016902 <__kernel_rem_pio2+0x336>
 8016790:	9b00      	ldr	r3, [sp, #0]
 8016792:	2b02      	cmp	r3, #2
 8016794:	d14c      	bne.n	8016830 <__kernel_rem_pio2+0x264>
 8016796:	4642      	mov	r2, r8
 8016798:	464b      	mov	r3, r9
 801679a:	2000      	movs	r0, #0
 801679c:	4947      	ldr	r1, [pc, #284]	@ (80168bc <__kernel_rem_pio2+0x2f0>)
 801679e:	f7e9 fd53 	bl	8000248 <__aeabi_dsub>
 80167a2:	4680      	mov	r8, r0
 80167a4:	4689      	mov	r9, r1
 80167a6:	2c00      	cmp	r4, #0
 80167a8:	d042      	beq.n	8016830 <__kernel_rem_pio2+0x264>
 80167aa:	4652      	mov	r2, sl
 80167ac:	2000      	movs	r0, #0
 80167ae:	4943      	ldr	r1, [pc, #268]	@ (80168bc <__kernel_rem_pio2+0x2f0>)
 80167b0:	f000 fa32 	bl	8016c18 <scalbn>
 80167b4:	4602      	mov	r2, r0
 80167b6:	460b      	mov	r3, r1
 80167b8:	4640      	mov	r0, r8
 80167ba:	4649      	mov	r1, r9
 80167bc:	f7e9 fd44 	bl	8000248 <__aeabi_dsub>
 80167c0:	4680      	mov	r8, r0
 80167c2:	4689      	mov	r9, r1
 80167c4:	e034      	b.n	8016830 <__kernel_rem_pio2+0x264>
 80167c6:	2200      	movs	r2, #0
 80167c8:	4b3d      	ldr	r3, [pc, #244]	@ (80168c0 <__kernel_rem_pio2+0x2f4>)
 80167ca:	4620      	mov	r0, r4
 80167cc:	4629      	mov	r1, r5
 80167ce:	f7e9 fef3 	bl	80005b8 <__aeabi_dmul>
 80167d2:	f7ea f9a1 	bl	8000b18 <__aeabi_d2iz>
 80167d6:	f7e9 fe85 	bl	80004e4 <__aeabi_i2d>
 80167da:	4602      	mov	r2, r0
 80167dc:	460b      	mov	r3, r1
 80167de:	e9cd 2300 	strd	r2, r3, [sp]
 80167e2:	2200      	movs	r2, #0
 80167e4:	4b37      	ldr	r3, [pc, #220]	@ (80168c4 <__kernel_rem_pio2+0x2f8>)
 80167e6:	f7e9 fee7 	bl	80005b8 <__aeabi_dmul>
 80167ea:	4602      	mov	r2, r0
 80167ec:	460b      	mov	r3, r1
 80167ee:	4620      	mov	r0, r4
 80167f0:	4629      	mov	r1, r5
 80167f2:	f7e9 fd29 	bl	8000248 <__aeabi_dsub>
 80167f6:	f7ea f98f 	bl	8000b18 <__aeabi_d2iz>
 80167fa:	e9d8 2300 	ldrd	r2, r3, [r8]
 80167fe:	f849 0b04 	str.w	r0, [r9], #4
 8016802:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016806:	f7e9 fd21 	bl	800024c <__adddf3>
 801680a:	3f01      	subs	r7, #1
 801680c:	4604      	mov	r4, r0
 801680e:	460d      	mov	r5, r1
 8016810:	e763      	b.n	80166da <__kernel_rem_pio2+0x10e>
 8016812:	d106      	bne.n	8016822 <__kernel_rem_pio2+0x256>
 8016814:	f10b 33ff 	add.w	r3, fp, #4294967295
 8016818:	aa0c      	add	r2, sp, #48	@ 0x30
 801681a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801681e:	15db      	asrs	r3, r3, #23
 8016820:	e79d      	b.n	801675e <__kernel_rem_pio2+0x192>
 8016822:	2200      	movs	r2, #0
 8016824:	4b28      	ldr	r3, [pc, #160]	@ (80168c8 <__kernel_rem_pio2+0x2fc>)
 8016826:	f7ea f94d 	bl	8000ac4 <__aeabi_dcmpge>
 801682a:	2800      	cmp	r0, #0
 801682c:	d13f      	bne.n	80168ae <__kernel_rem_pio2+0x2e2>
 801682e:	9000      	str	r0, [sp, #0]
 8016830:	2200      	movs	r2, #0
 8016832:	2300      	movs	r3, #0
 8016834:	4640      	mov	r0, r8
 8016836:	4649      	mov	r1, r9
 8016838:	f7ea f926 	bl	8000a88 <__aeabi_dcmpeq>
 801683c:	2800      	cmp	r0, #0
 801683e:	f000 80af 	beq.w	80169a0 <__kernel_rem_pio2+0x3d4>
 8016842:	2200      	movs	r2, #0
 8016844:	f10b 33ff 	add.w	r3, fp, #4294967295
 8016848:	9902      	ldr	r1, [sp, #8]
 801684a:	428b      	cmp	r3, r1
 801684c:	da61      	bge.n	8016912 <__kernel_rem_pio2+0x346>
 801684e:	2a00      	cmp	r2, #0
 8016850:	d076      	beq.n	8016940 <__kernel_rem_pio2+0x374>
 8016852:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016856:	ab0c      	add	r3, sp, #48	@ 0x30
 8016858:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 801685c:	f1aa 0a18 	sub.w	sl, sl, #24
 8016860:	2b00      	cmp	r3, #0
 8016862:	d0f6      	beq.n	8016852 <__kernel_rem_pio2+0x286>
 8016864:	4652      	mov	r2, sl
 8016866:	2000      	movs	r0, #0
 8016868:	4914      	ldr	r1, [pc, #80]	@ (80168bc <__kernel_rem_pio2+0x2f0>)
 801686a:	f000 f9d5 	bl	8016c18 <scalbn>
 801686e:	465d      	mov	r5, fp
 8016870:	4606      	mov	r6, r0
 8016872:	460f      	mov	r7, r1
 8016874:	f04f 0900 	mov.w	r9, #0
 8016878:	ab70      	add	r3, sp, #448	@ 0x1c0
 801687a:	f8df a044 	ldr.w	sl, [pc, #68]	@ 80168c0 <__kernel_rem_pio2+0x2f4>
 801687e:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 8016882:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 8016886:	2d00      	cmp	r5, #0
 8016888:	f280 80c0 	bge.w	8016a0c <__kernel_rem_pio2+0x440>
 801688c:	465d      	mov	r5, fp
 801688e:	2d00      	cmp	r5, #0
 8016890:	f2c0 80f0 	blt.w	8016a74 <__kernel_rem_pio2+0x4a8>
 8016894:	4b0d      	ldr	r3, [pc, #52]	@ (80168cc <__kernel_rem_pio2+0x300>)
 8016896:	f04f 0900 	mov.w	r9, #0
 801689a:	9306      	str	r3, [sp, #24]
 801689c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801689e:	f04f 0a00 	mov.w	sl, #0
 80168a2:	2700      	movs	r7, #0
 80168a4:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 80168a8:	ebab 0605 	sub.w	r6, fp, r5
 80168ac:	e0d6      	b.n	8016a5c <__kernel_rem_pio2+0x490>
 80168ae:	2302      	movs	r3, #2
 80168b0:	9300      	str	r3, [sp, #0]
 80168b2:	e758      	b.n	8016766 <__kernel_rem_pio2+0x19a>
 80168b4:	08017568 	.word	0x08017568
 80168b8:	40200000 	.word	0x40200000
 80168bc:	3ff00000 	.word	0x3ff00000
 80168c0:	3e700000 	.word	0x3e700000
 80168c4:	41700000 	.word	0x41700000
 80168c8:	3fe00000 	.word	0x3fe00000
 80168cc:	08017528 	.word	0x08017528
 80168d0:	f856 3b04 	ldr.w	r3, [r6], #4
 80168d4:	b944      	cbnz	r4, 80168e8 <__kernel_rem_pio2+0x31c>
 80168d6:	b123      	cbz	r3, 80168e2 <__kernel_rem_pio2+0x316>
 80168d8:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80168dc:	f846 3c04 	str.w	r3, [r6, #-4]
 80168e0:	2301      	movs	r3, #1
 80168e2:	461c      	mov	r4, r3
 80168e4:	3201      	adds	r2, #1
 80168e6:	e745      	b.n	8016774 <__kernel_rem_pio2+0x1a8>
 80168e8:	1acb      	subs	r3, r1, r3
 80168ea:	e7f7      	b.n	80168dc <__kernel_rem_pio2+0x310>
 80168ec:	f10b 32ff 	add.w	r2, fp, #4294967295
 80168f0:	ab0c      	add	r3, sp, #48	@ 0x30
 80168f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80168f6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80168fa:	a90c      	add	r1, sp, #48	@ 0x30
 80168fc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8016900:	e746      	b.n	8016790 <__kernel_rem_pio2+0x1c4>
 8016902:	f10b 32ff 	add.w	r2, fp, #4294967295
 8016906:	ab0c      	add	r3, sp, #48	@ 0x30
 8016908:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801690c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8016910:	e7f3      	b.n	80168fa <__kernel_rem_pio2+0x32e>
 8016912:	a90c      	add	r1, sp, #48	@ 0x30
 8016914:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8016918:	3b01      	subs	r3, #1
 801691a:	430a      	orrs	r2, r1
 801691c:	e794      	b.n	8016848 <__kernel_rem_pio2+0x27c>
 801691e:	3401      	adds	r4, #1
 8016920:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8016924:	2a00      	cmp	r2, #0
 8016926:	d0fa      	beq.n	801691e <__kernel_rem_pio2+0x352>
 8016928:	9b08      	ldr	r3, [sp, #32]
 801692a:	aa20      	add	r2, sp, #128	@ 0x80
 801692c:	445b      	add	r3, fp
 801692e:	f10b 0801 	add.w	r8, fp, #1
 8016932:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8016936:	445c      	add	r4, fp
 8016938:	4544      	cmp	r4, r8
 801693a:	da04      	bge.n	8016946 <__kernel_rem_pio2+0x37a>
 801693c:	46a3      	mov	fp, r4
 801693e:	e6bf      	b.n	80166c0 <__kernel_rem_pio2+0xf4>
 8016940:	2401      	movs	r4, #1
 8016942:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016944:	e7ec      	b.n	8016920 <__kernel_rem_pio2+0x354>
 8016946:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016948:	46ab      	mov	fp, r5
 801694a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801694e:	f7e9 fdc9 	bl	80004e4 <__aeabi_i2d>
 8016952:	f04f 0900 	mov.w	r9, #0
 8016956:	2600      	movs	r6, #0
 8016958:	2700      	movs	r7, #0
 801695a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801695c:	e9c5 0100 	strd	r0, r1, [r5]
 8016960:	3b08      	subs	r3, #8
 8016962:	9300      	str	r3, [sp, #0]
 8016964:	9b06      	ldr	r3, [sp, #24]
 8016966:	4599      	cmp	r9, r3
 8016968:	dd07      	ble.n	801697a <__kernel_rem_pio2+0x3ae>
 801696a:	9b07      	ldr	r3, [sp, #28]
 801696c:	f108 0801 	add.w	r8, r8, #1
 8016970:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 8016974:	3508      	adds	r5, #8
 8016976:	9307      	str	r3, [sp, #28]
 8016978:	e7de      	b.n	8016938 <__kernel_rem_pio2+0x36c>
 801697a:	9900      	ldr	r1, [sp, #0]
 801697c:	f109 0901 	add.w	r9, r9, #1
 8016980:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8016984:	9100      	str	r1, [sp, #0]
 8016986:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 801698a:	f7e9 fe15 	bl	80005b8 <__aeabi_dmul>
 801698e:	4602      	mov	r2, r0
 8016990:	460b      	mov	r3, r1
 8016992:	4630      	mov	r0, r6
 8016994:	4639      	mov	r1, r7
 8016996:	f7e9 fc59 	bl	800024c <__adddf3>
 801699a:	4606      	mov	r6, r0
 801699c:	460f      	mov	r7, r1
 801699e:	e7e1      	b.n	8016964 <__kernel_rem_pio2+0x398>
 80169a0:	f1ca 0200 	rsb	r2, sl, #0
 80169a4:	4640      	mov	r0, r8
 80169a6:	4649      	mov	r1, r9
 80169a8:	f000 f936 	bl	8016c18 <scalbn>
 80169ac:	2200      	movs	r2, #0
 80169ae:	4b97      	ldr	r3, [pc, #604]	@ (8016c0c <__kernel_rem_pio2+0x640>)
 80169b0:	4604      	mov	r4, r0
 80169b2:	460d      	mov	r5, r1
 80169b4:	f7ea f886 	bl	8000ac4 <__aeabi_dcmpge>
 80169b8:	b300      	cbz	r0, 80169fc <__kernel_rem_pio2+0x430>
 80169ba:	2200      	movs	r2, #0
 80169bc:	4b94      	ldr	r3, [pc, #592]	@ (8016c10 <__kernel_rem_pio2+0x644>)
 80169be:	4620      	mov	r0, r4
 80169c0:	4629      	mov	r1, r5
 80169c2:	f7e9 fdf9 	bl	80005b8 <__aeabi_dmul>
 80169c6:	f7ea f8a7 	bl	8000b18 <__aeabi_d2iz>
 80169ca:	4606      	mov	r6, r0
 80169cc:	f7e9 fd8a 	bl	80004e4 <__aeabi_i2d>
 80169d0:	2200      	movs	r2, #0
 80169d2:	4b8e      	ldr	r3, [pc, #568]	@ (8016c0c <__kernel_rem_pio2+0x640>)
 80169d4:	f7e9 fdf0 	bl	80005b8 <__aeabi_dmul>
 80169d8:	460b      	mov	r3, r1
 80169da:	4602      	mov	r2, r0
 80169dc:	4629      	mov	r1, r5
 80169de:	4620      	mov	r0, r4
 80169e0:	f7e9 fc32 	bl	8000248 <__aeabi_dsub>
 80169e4:	f7ea f898 	bl	8000b18 <__aeabi_d2iz>
 80169e8:	ab0c      	add	r3, sp, #48	@ 0x30
 80169ea:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80169ee:	f10b 0b01 	add.w	fp, fp, #1
 80169f2:	f10a 0a18 	add.w	sl, sl, #24
 80169f6:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 80169fa:	e733      	b.n	8016864 <__kernel_rem_pio2+0x298>
 80169fc:	4620      	mov	r0, r4
 80169fe:	4629      	mov	r1, r5
 8016a00:	f7ea f88a 	bl	8000b18 <__aeabi_d2iz>
 8016a04:	ab0c      	add	r3, sp, #48	@ 0x30
 8016a06:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8016a0a:	e72b      	b.n	8016864 <__kernel_rem_pio2+0x298>
 8016a0c:	ab0c      	add	r3, sp, #48	@ 0x30
 8016a0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016a12:	f7e9 fd67 	bl	80004e4 <__aeabi_i2d>
 8016a16:	4632      	mov	r2, r6
 8016a18:	463b      	mov	r3, r7
 8016a1a:	f7e9 fdcd 	bl	80005b8 <__aeabi_dmul>
 8016a1e:	464a      	mov	r2, r9
 8016a20:	e868 0102 	strd	r0, r1, [r8], #-8
 8016a24:	4653      	mov	r3, sl
 8016a26:	4630      	mov	r0, r6
 8016a28:	4639      	mov	r1, r7
 8016a2a:	f7e9 fdc5 	bl	80005b8 <__aeabi_dmul>
 8016a2e:	3d01      	subs	r5, #1
 8016a30:	4606      	mov	r6, r0
 8016a32:	460f      	mov	r7, r1
 8016a34:	e727      	b.n	8016886 <__kernel_rem_pio2+0x2ba>
 8016a36:	f8dd c018 	ldr.w	ip, [sp, #24]
 8016a3a:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8016a3e:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8016a42:	f8cd c018 	str.w	ip, [sp, #24]
 8016a46:	f7e9 fdb7 	bl	80005b8 <__aeabi_dmul>
 8016a4a:	4602      	mov	r2, r0
 8016a4c:	460b      	mov	r3, r1
 8016a4e:	4648      	mov	r0, r9
 8016a50:	4651      	mov	r1, sl
 8016a52:	f7e9 fbfb 	bl	800024c <__adddf3>
 8016a56:	4681      	mov	r9, r0
 8016a58:	468a      	mov	sl, r1
 8016a5a:	3701      	adds	r7, #1
 8016a5c:	9b02      	ldr	r3, [sp, #8]
 8016a5e:	429f      	cmp	r7, r3
 8016a60:	dc01      	bgt.n	8016a66 <__kernel_rem_pio2+0x49a>
 8016a62:	42be      	cmp	r6, r7
 8016a64:	dae7      	bge.n	8016a36 <__kernel_rem_pio2+0x46a>
 8016a66:	ab48      	add	r3, sp, #288	@ 0x120
 8016a68:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8016a6c:	e9c6 9a00 	strd	r9, sl, [r6]
 8016a70:	3d01      	subs	r5, #1
 8016a72:	e70c      	b.n	801688e <__kernel_rem_pio2+0x2c2>
 8016a74:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8016a76:	2b02      	cmp	r3, #2
 8016a78:	dc09      	bgt.n	8016a8e <__kernel_rem_pio2+0x4c2>
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	dc2c      	bgt.n	8016ad8 <__kernel_rem_pio2+0x50c>
 8016a7e:	d04e      	beq.n	8016b1e <__kernel_rem_pio2+0x552>
 8016a80:	9b05      	ldr	r3, [sp, #20]
 8016a82:	f003 0007 	and.w	r0, r3, #7
 8016a86:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8016a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a8e:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8016a90:	2b03      	cmp	r3, #3
 8016a92:	d1f5      	bne.n	8016a80 <__kernel_rem_pio2+0x4b4>
 8016a94:	ab48      	add	r3, sp, #288	@ 0x120
 8016a96:	441c      	add	r4, r3
 8016a98:	4625      	mov	r5, r4
 8016a9a:	46da      	mov	sl, fp
 8016a9c:	f1ba 0f00 	cmp.w	sl, #0
 8016aa0:	dc63      	bgt.n	8016b6a <__kernel_rem_pio2+0x59e>
 8016aa2:	4625      	mov	r5, r4
 8016aa4:	46da      	mov	sl, fp
 8016aa6:	f1ba 0f01 	cmp.w	sl, #1
 8016aaa:	dc7b      	bgt.n	8016ba4 <__kernel_rem_pio2+0x5d8>
 8016aac:	2000      	movs	r0, #0
 8016aae:	2100      	movs	r1, #0
 8016ab0:	f1bb 0f01 	cmp.w	fp, #1
 8016ab4:	f300 8093 	bgt.w	8016bde <__kernel_rem_pio2+0x612>
 8016ab8:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8016abc:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8016ac0:	9b00      	ldr	r3, [sp, #0]
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	f040 8092 	bne.w	8016bec <__kernel_rem_pio2+0x620>
 8016ac8:	9b04      	ldr	r3, [sp, #16]
 8016aca:	e9c3 7800 	strd	r7, r8, [r3]
 8016ace:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8016ad2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8016ad6:	e7d3      	b.n	8016a80 <__kernel_rem_pio2+0x4b4>
 8016ad8:	465d      	mov	r5, fp
 8016ada:	2000      	movs	r0, #0
 8016adc:	2100      	movs	r1, #0
 8016ade:	ab48      	add	r3, sp, #288	@ 0x120
 8016ae0:	441c      	add	r4, r3
 8016ae2:	2d00      	cmp	r5, #0
 8016ae4:	da32      	bge.n	8016b4c <__kernel_rem_pio2+0x580>
 8016ae6:	9b00      	ldr	r3, [sp, #0]
 8016ae8:	2b00      	cmp	r3, #0
 8016aea:	d035      	beq.n	8016b58 <__kernel_rem_pio2+0x58c>
 8016aec:	4602      	mov	r2, r0
 8016aee:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016af2:	9c04      	ldr	r4, [sp, #16]
 8016af4:	2501      	movs	r5, #1
 8016af6:	e9c4 2300 	strd	r2, r3, [r4]
 8016afa:	4602      	mov	r2, r0
 8016afc:	460b      	mov	r3, r1
 8016afe:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8016b02:	f7e9 fba1 	bl	8000248 <__aeabi_dsub>
 8016b06:	ac48      	add	r4, sp, #288	@ 0x120
 8016b08:	45ab      	cmp	fp, r5
 8016b0a:	da28      	bge.n	8016b5e <__kernel_rem_pio2+0x592>
 8016b0c:	9b00      	ldr	r3, [sp, #0]
 8016b0e:	b113      	cbz	r3, 8016b16 <__kernel_rem_pio2+0x54a>
 8016b10:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016b14:	4619      	mov	r1, r3
 8016b16:	9b04      	ldr	r3, [sp, #16]
 8016b18:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8016b1c:	e7b0      	b.n	8016a80 <__kernel_rem_pio2+0x4b4>
 8016b1e:	2000      	movs	r0, #0
 8016b20:	2100      	movs	r1, #0
 8016b22:	ab48      	add	r3, sp, #288	@ 0x120
 8016b24:	441c      	add	r4, r3
 8016b26:	f1bb 0f00 	cmp.w	fp, #0
 8016b2a:	da08      	bge.n	8016b3e <__kernel_rem_pio2+0x572>
 8016b2c:	9b00      	ldr	r3, [sp, #0]
 8016b2e:	b113      	cbz	r3, 8016b36 <__kernel_rem_pio2+0x56a>
 8016b30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016b34:	4619      	mov	r1, r3
 8016b36:	9b04      	ldr	r3, [sp, #16]
 8016b38:	e9c3 0100 	strd	r0, r1, [r3]
 8016b3c:	e7a0      	b.n	8016a80 <__kernel_rem_pio2+0x4b4>
 8016b3e:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8016b42:	f7e9 fb83 	bl	800024c <__adddf3>
 8016b46:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016b4a:	e7ec      	b.n	8016b26 <__kernel_rem_pio2+0x55a>
 8016b4c:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8016b50:	f7e9 fb7c 	bl	800024c <__adddf3>
 8016b54:	3d01      	subs	r5, #1
 8016b56:	e7c4      	b.n	8016ae2 <__kernel_rem_pio2+0x516>
 8016b58:	4602      	mov	r2, r0
 8016b5a:	460b      	mov	r3, r1
 8016b5c:	e7c9      	b.n	8016af2 <__kernel_rem_pio2+0x526>
 8016b5e:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 8016b62:	f7e9 fb73 	bl	800024c <__adddf3>
 8016b66:	3501      	adds	r5, #1
 8016b68:	e7ce      	b.n	8016b08 <__kernel_rem_pio2+0x53c>
 8016b6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016b6e:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8016b72:	4640      	mov	r0, r8
 8016b74:	4649      	mov	r1, r9
 8016b76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016b7a:	f7e9 fb67 	bl	800024c <__adddf3>
 8016b7e:	4602      	mov	r2, r0
 8016b80:	460b      	mov	r3, r1
 8016b82:	4606      	mov	r6, r0
 8016b84:	460f      	mov	r7, r1
 8016b86:	4640      	mov	r0, r8
 8016b88:	4649      	mov	r1, r9
 8016b8a:	f7e9 fb5d 	bl	8000248 <__aeabi_dsub>
 8016b8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016b92:	f7e9 fb5b 	bl	800024c <__adddf3>
 8016b96:	e865 0102 	strd	r0, r1, [r5], #-8
 8016b9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016b9e:	e9c5 6700 	strd	r6, r7, [r5]
 8016ba2:	e77b      	b.n	8016a9c <__kernel_rem_pio2+0x4d0>
 8016ba4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016ba8:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8016bac:	4640      	mov	r0, r8
 8016bae:	4649      	mov	r1, r9
 8016bb0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016bb4:	f7e9 fb4a 	bl	800024c <__adddf3>
 8016bb8:	4602      	mov	r2, r0
 8016bba:	460b      	mov	r3, r1
 8016bbc:	4606      	mov	r6, r0
 8016bbe:	460f      	mov	r7, r1
 8016bc0:	4640      	mov	r0, r8
 8016bc2:	4649      	mov	r1, r9
 8016bc4:	f7e9 fb40 	bl	8000248 <__aeabi_dsub>
 8016bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016bcc:	f7e9 fb3e 	bl	800024c <__adddf3>
 8016bd0:	e865 0102 	strd	r0, r1, [r5], #-8
 8016bd4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016bd8:	e9c5 6700 	strd	r6, r7, [r5]
 8016bdc:	e763      	b.n	8016aa6 <__kernel_rem_pio2+0x4da>
 8016bde:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8016be2:	f7e9 fb33 	bl	800024c <__adddf3>
 8016be6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016bea:	e761      	b.n	8016ab0 <__kernel_rem_pio2+0x4e4>
 8016bec:	9b04      	ldr	r3, [sp, #16]
 8016bee:	9a04      	ldr	r2, [sp, #16]
 8016bf0:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8016bf4:	601f      	str	r7, [r3, #0]
 8016bf6:	605c      	str	r4, [r3, #4]
 8016bf8:	609d      	str	r5, [r3, #8]
 8016bfa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8016bfe:	60d3      	str	r3, [r2, #12]
 8016c00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016c04:	6110      	str	r0, [r2, #16]
 8016c06:	6153      	str	r3, [r2, #20]
 8016c08:	e73a      	b.n	8016a80 <__kernel_rem_pio2+0x4b4>
 8016c0a:	bf00      	nop
 8016c0c:	41700000 	.word	0x41700000
 8016c10:	3e700000 	.word	0x3e700000
 8016c14:	00000000 	.word	0x00000000

08016c18 <scalbn>:
 8016c18:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8016c1c:	4616      	mov	r6, r2
 8016c1e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016c22:	4683      	mov	fp, r0
 8016c24:	468c      	mov	ip, r1
 8016c26:	460b      	mov	r3, r1
 8016c28:	b982      	cbnz	r2, 8016c4c <scalbn+0x34>
 8016c2a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8016c2e:	4303      	orrs	r3, r0
 8016c30:	d039      	beq.n	8016ca6 <scalbn+0x8e>
 8016c32:	4b2f      	ldr	r3, [pc, #188]	@ (8016cf0 <scalbn+0xd8>)
 8016c34:	2200      	movs	r2, #0
 8016c36:	f7e9 fcbf 	bl	80005b8 <__aeabi_dmul>
 8016c3a:	4b2e      	ldr	r3, [pc, #184]	@ (8016cf4 <scalbn+0xdc>)
 8016c3c:	4683      	mov	fp, r0
 8016c3e:	429e      	cmp	r6, r3
 8016c40:	468c      	mov	ip, r1
 8016c42:	da0d      	bge.n	8016c60 <scalbn+0x48>
 8016c44:	a326      	add	r3, pc, #152	@ (adr r3, 8016ce0 <scalbn+0xc8>)
 8016c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c4a:	e01b      	b.n	8016c84 <scalbn+0x6c>
 8016c4c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8016c50:	42ba      	cmp	r2, r7
 8016c52:	d109      	bne.n	8016c68 <scalbn+0x50>
 8016c54:	4602      	mov	r2, r0
 8016c56:	f7e9 faf9 	bl	800024c <__adddf3>
 8016c5a:	4683      	mov	fp, r0
 8016c5c:	468c      	mov	ip, r1
 8016c5e:	e022      	b.n	8016ca6 <scalbn+0x8e>
 8016c60:	460b      	mov	r3, r1
 8016c62:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016c66:	3a36      	subs	r2, #54	@ 0x36
 8016c68:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8016c6c:	428e      	cmp	r6, r1
 8016c6e:	dd0c      	ble.n	8016c8a <scalbn+0x72>
 8016c70:	a31d      	add	r3, pc, #116	@ (adr r3, 8016ce8 <scalbn+0xd0>)
 8016c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c76:	461c      	mov	r4, r3
 8016c78:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 8016c7c:	f361 74df 	bfi	r4, r1, #31, #1
 8016c80:	4621      	mov	r1, r4
 8016c82:	481d      	ldr	r0, [pc, #116]	@ (8016cf8 <scalbn+0xe0>)
 8016c84:	f7e9 fc98 	bl	80005b8 <__aeabi_dmul>
 8016c88:	e7e7      	b.n	8016c5a <scalbn+0x42>
 8016c8a:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8016c8e:	4432      	add	r2, r6
 8016c90:	428a      	cmp	r2, r1
 8016c92:	dced      	bgt.n	8016c70 <scalbn+0x58>
 8016c94:	2a00      	cmp	r2, #0
 8016c96:	dd0a      	ble.n	8016cae <scalbn+0x96>
 8016c98:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016c9c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016ca0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016ca4:	46ac      	mov	ip, r5
 8016ca6:	4658      	mov	r0, fp
 8016ca8:	4661      	mov	r1, ip
 8016caa:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8016cae:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8016cb2:	da09      	bge.n	8016cc8 <scalbn+0xb0>
 8016cb4:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8016cb8:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8016cbc:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8016cc0:	480e      	ldr	r0, [pc, #56]	@ (8016cfc <scalbn+0xe4>)
 8016cc2:	f041 011f 	orr.w	r1, r1, #31
 8016cc6:	e7bd      	b.n	8016c44 <scalbn+0x2c>
 8016cc8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016ccc:	3236      	adds	r2, #54	@ 0x36
 8016cce:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016cd2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016cd6:	4658      	mov	r0, fp
 8016cd8:	4629      	mov	r1, r5
 8016cda:	2200      	movs	r2, #0
 8016cdc:	4b08      	ldr	r3, [pc, #32]	@ (8016d00 <scalbn+0xe8>)
 8016cde:	e7d1      	b.n	8016c84 <scalbn+0x6c>
 8016ce0:	c2f8f359 	.word	0xc2f8f359
 8016ce4:	01a56e1f 	.word	0x01a56e1f
 8016ce8:	8800759c 	.word	0x8800759c
 8016cec:	7e37e43c 	.word	0x7e37e43c
 8016cf0:	43500000 	.word	0x43500000
 8016cf4:	ffff3cb0 	.word	0xffff3cb0
 8016cf8:	8800759c 	.word	0x8800759c
 8016cfc:	c2f8f359 	.word	0xc2f8f359
 8016d00:	3c900000 	.word	0x3c900000
 8016d04:	00000000 	.word	0x00000000

08016d08 <floor>:
 8016d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d0c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8016d10:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8016d14:	2e13      	cmp	r6, #19
 8016d16:	4602      	mov	r2, r0
 8016d18:	460b      	mov	r3, r1
 8016d1a:	460c      	mov	r4, r1
 8016d1c:	4605      	mov	r5, r0
 8016d1e:	4680      	mov	r8, r0
 8016d20:	dc35      	bgt.n	8016d8e <floor+0x86>
 8016d22:	2e00      	cmp	r6, #0
 8016d24:	da17      	bge.n	8016d56 <floor+0x4e>
 8016d26:	a334      	add	r3, pc, #208	@ (adr r3, 8016df8 <floor+0xf0>)
 8016d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d2c:	f7e9 fa8e 	bl	800024c <__adddf3>
 8016d30:	2200      	movs	r2, #0
 8016d32:	2300      	movs	r3, #0
 8016d34:	f7e9 fed0 	bl	8000ad8 <__aeabi_dcmpgt>
 8016d38:	b150      	cbz	r0, 8016d50 <floor+0x48>
 8016d3a:	2c00      	cmp	r4, #0
 8016d3c:	da57      	bge.n	8016dee <floor+0xe6>
 8016d3e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8016d42:	432c      	orrs	r4, r5
 8016d44:	2500      	movs	r5, #0
 8016d46:	42ac      	cmp	r4, r5
 8016d48:	4c2d      	ldr	r4, [pc, #180]	@ (8016e00 <floor+0xf8>)
 8016d4a:	bf08      	it	eq
 8016d4c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8016d50:	4623      	mov	r3, r4
 8016d52:	462a      	mov	r2, r5
 8016d54:	e024      	b.n	8016da0 <floor+0x98>
 8016d56:	4f2b      	ldr	r7, [pc, #172]	@ (8016e04 <floor+0xfc>)
 8016d58:	4137      	asrs	r7, r6
 8016d5a:	ea01 0c07 	and.w	ip, r1, r7
 8016d5e:	ea5c 0c00 	orrs.w	ip, ip, r0
 8016d62:	d01d      	beq.n	8016da0 <floor+0x98>
 8016d64:	a324      	add	r3, pc, #144	@ (adr r3, 8016df8 <floor+0xf0>)
 8016d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d6a:	f7e9 fa6f 	bl	800024c <__adddf3>
 8016d6e:	2200      	movs	r2, #0
 8016d70:	2300      	movs	r3, #0
 8016d72:	f7e9 feb1 	bl	8000ad8 <__aeabi_dcmpgt>
 8016d76:	2800      	cmp	r0, #0
 8016d78:	d0ea      	beq.n	8016d50 <floor+0x48>
 8016d7a:	2c00      	cmp	r4, #0
 8016d7c:	bfbe      	ittt	lt
 8016d7e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8016d82:	4133      	asrlt	r3, r6
 8016d84:	18e4      	addlt	r4, r4, r3
 8016d86:	2500      	movs	r5, #0
 8016d88:	ea24 0407 	bic.w	r4, r4, r7
 8016d8c:	e7e0      	b.n	8016d50 <floor+0x48>
 8016d8e:	2e33      	cmp	r6, #51	@ 0x33
 8016d90:	dd0a      	ble.n	8016da8 <floor+0xa0>
 8016d92:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8016d96:	d103      	bne.n	8016da0 <floor+0x98>
 8016d98:	f7e9 fa58 	bl	800024c <__adddf3>
 8016d9c:	4602      	mov	r2, r0
 8016d9e:	460b      	mov	r3, r1
 8016da0:	4610      	mov	r0, r2
 8016da2:	4619      	mov	r1, r3
 8016da4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016da8:	f04f 3cff 	mov.w	ip, #4294967295
 8016dac:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8016db0:	fa2c f707 	lsr.w	r7, ip, r7
 8016db4:	4207      	tst	r7, r0
 8016db6:	d0f3      	beq.n	8016da0 <floor+0x98>
 8016db8:	a30f      	add	r3, pc, #60	@ (adr r3, 8016df8 <floor+0xf0>)
 8016dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016dbe:	f7e9 fa45 	bl	800024c <__adddf3>
 8016dc2:	2200      	movs	r2, #0
 8016dc4:	2300      	movs	r3, #0
 8016dc6:	f7e9 fe87 	bl	8000ad8 <__aeabi_dcmpgt>
 8016dca:	2800      	cmp	r0, #0
 8016dcc:	d0c0      	beq.n	8016d50 <floor+0x48>
 8016dce:	2c00      	cmp	r4, #0
 8016dd0:	da0a      	bge.n	8016de8 <floor+0xe0>
 8016dd2:	2e14      	cmp	r6, #20
 8016dd4:	d101      	bne.n	8016dda <floor+0xd2>
 8016dd6:	3401      	adds	r4, #1
 8016dd8:	e006      	b.n	8016de8 <floor+0xe0>
 8016dda:	2301      	movs	r3, #1
 8016ddc:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8016de0:	40b3      	lsls	r3, r6
 8016de2:	441d      	add	r5, r3
 8016de4:	4545      	cmp	r5, r8
 8016de6:	d3f6      	bcc.n	8016dd6 <floor+0xce>
 8016de8:	ea25 0507 	bic.w	r5, r5, r7
 8016dec:	e7b0      	b.n	8016d50 <floor+0x48>
 8016dee:	2500      	movs	r5, #0
 8016df0:	462c      	mov	r4, r5
 8016df2:	e7ad      	b.n	8016d50 <floor+0x48>
 8016df4:	f3af 8000 	nop.w
 8016df8:	8800759c 	.word	0x8800759c
 8016dfc:	7e37e43c 	.word	0x7e37e43c
 8016e00:	bff00000 	.word	0xbff00000
 8016e04:	000fffff 	.word	0x000fffff

08016e08 <_init>:
 8016e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016e0a:	bf00      	nop
 8016e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016e0e:	bc08      	pop	{r3}
 8016e10:	469e      	mov	lr, r3
 8016e12:	4770      	bx	lr

08016e14 <_fini>:
 8016e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016e16:	bf00      	nop
 8016e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016e1a:	bc08      	pop	{r3}
 8016e1c:	469e      	mov	lr, r3
 8016e1e:	4770      	bx	lr
