Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 25 13:39:38 2023
| Host         : DESKTOP-A2QVG51 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_mod_control_sets_placed.rpt
| Design       : top_mod
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|     13 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |              33 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              27 |            7 |
| Yes          | Yes                   | No                     |               5 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | debounce/button_out_reg[2]_0 | debounce/Q_next0_in[0] |                3 |              5 |
|  clk_IBUF_BUFG |                              |                        |                4 |             13 |
|  clk_IBUF_BUFG | debounce/counter[0]_i_1_n_0  | reset_IBUF             |                7 |             27 |
|  clk_IBUF_BUFG |                              | reset_IBUF             |                9 |             33 |
+----------------+------------------------------+------------------------+------------------+----------------+


