{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668825154607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668825154608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 23:32:34 2022 " "Processing started: Fri Nov 18 23:32:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668825154608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668825154608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off polilegsc -c polilegsc --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off polilegsc -c polilegsc --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668825154608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668825154967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668825154967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-behavioral_se " "Found design unit 1: signExtend-behavioral_se" {  } { { "signExtend.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/signExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164303 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/signExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668825164303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_universal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_universal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_universal-funcionamento " "Found design unit 1: registrador_universal-funcionamento" {  } { { "registrador_universal.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/registrador_universal.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164305 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_universal " "Found entity 1: registrador_universal" {  } { { "registrador_universal.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/registrador_universal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668825164305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavior_regfile " "Found design unit 1: regfile-behavior_regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/regfile.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164306 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/regfile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668825164306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polilegsc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file polilegsc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 polilegsc-PoliLeg " "Found design unit 1: polilegsc-PoliLeg" {  } { { "polilegsc.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/polilegsc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164308 ""} { "Info" "ISGN_ENTITY_NAME" "1 polilegsc " "Found entity 1: polilegsc" {  } { { "polilegsc.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/polilegsc.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668825164308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-PoliLeg_FD " "Found design unit 1: datapath-PoliLeg_FD" {  } { { "datapath.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164309 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668825164309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 4 2 " "Found 4 design units, including 2 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alucontrol-behavioral_aluc " "Found design unit 1: alucontrol-behavioral_aluc" {  } { { "alucontrol.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alucontrol.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164311 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 controlunit-behavioral_uc " "Found design unit 2: controlunit-behavioral_uc" {  } { { "alucontrol.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alucontrol.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164311 ""} { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "alucontrol.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alucontrol.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164311 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlunit " "Found entity 2: controlunit" {  } { { "alucontrol.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alucontrol.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668825164311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1bit-behav " "Found design unit 1: alu1bit-behav" {  } { { "alu1bit.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alu1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164312 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1bit " "Found entity 1: alu1bit" {  } { { "alu1bit.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alu1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668825164312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164313 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alu.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668825164314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668825164313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "polilegsc " "Elaborating entity \"polilegsc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1668825164341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mr polilegsc.vhd(70) " "Verilog HDL or VHDL warning at polilegsc.vhd(70): object \"mr\" assigned a value but never read" {  } { { "polilegsc.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/polilegsc.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1668825164342 "|polilegsc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:fd " "Elaborating entity \"datapath\" for hierarchy \"datapath:fd\"" {  } { { "polilegsc.vhd" "fd" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/polilegsc.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668825164343 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_IDEX datapath.vhd(97) " "Verilog HDL or VHDL warning at datapath.vhd(97): object \"out_IDEX\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1668825164348 "|polilegsc|datapath:fd"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_IDEX datapath.vhd(97) " "VHDL Signal Declaration warning at datapath.vhd(97): used implicit default value for signal \"in_IDEX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1668825164351 "|polilegsc|datapath:fd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_EXMEM datapath.vhd(98) " "Verilog HDL or VHDL warning at datapath.vhd(98): object \"out_EXMEM\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1668825164351 "|polilegsc|datapath:fd"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_EXMEM datapath.vhd(98) " "VHDL Signal Declaration warning at datapath.vhd(98): used implicit default value for signal \"in_EXMEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1668825164351 "|polilegsc|datapath:fd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_MEMWB datapath.vhd(99) " "Verilog HDL or VHDL warning at datapath.vhd(99): object \"out_MEMWB\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1668825164351 "|polilegsc|datapath:fd"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_MEMWB datapath.vhd(99) " "VHDL Signal Declaration warning at datapath.vhd(99): used implicit default value for signal \"in_MEMWB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1668825164351 "|polilegsc|datapath:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_universal datapath:fd\|registrador_universal:IfId " "Elaborating entity \"registrador_universal\" for hierarchy \"datapath:fd\|registrador_universal:IfId\"" {  } { { "datapath.vhd" "IfId" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668825164387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:fd\|alu:pcNOrdInst " "Elaborating entity \"alu\" for hierarchy \"datapath:fd\|alu:pcNOrdInst\"" {  } { { "datapath.vhd" "pcNOrdInst" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668825164390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set alu.vhd(29) " "Verilog HDL or VHDL warning at alu.vhd(29): object \"set\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alu.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1668825164393 "|polilegsc|datapath:fd|alu:pcNOrdInst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zerado alu.vhd(31) " "VHDL Signal Declaration warning at alu.vhd(31): used explicit default value for signal \"zerado\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alu.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1668825164393 "|polilegsc|datapath:fd|alu:pcNOrdInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1bit datapath:fd\|alu:pcNOrdInst\|alu1bit:\\gen:0:G0:alu0 " "Elaborating entity \"alu1bit\" for hierarchy \"datapath:fd\|alu:pcNOrdInst\|alu1bit:\\gen:0:G0:alu0\"" {  } { { "alu.vhd" "\\gen:0:G0:alu0" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/alu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668825164393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:fd\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:fd\|regfile:rf\"" {  } { { "datapath.vhd" "rf" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668825164407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend datapath:fd\|signExtend:se " "Elaborating entity \"signExtend\" for hierarchy \"datapath:fd\|signExtend:se\"" {  } { { "datapath.vhd" "se" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/datapath.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668825164422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:ucg " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:ucg\"" {  } { { "polilegsc.vhd" "ucg" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/polilegsc.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668825164449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:ucalu " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:ucalu\"" {  } { { "polilegsc.vhd" "ucalu" { Text "C:/Users/victo/Documents/2Quadri/OAC/trabalho4A/PCS3612_OrgArqI_2022/atividade_4a/Single_cycle/polilegsc.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668825164451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668825164817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 23:32:44 2022 " "Processing ended: Fri Nov 18 23:32:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668825164817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668825164817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668825164817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668825164817 ""}
