xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
RAM_81bit_32.v,verilog,xil_defaultlib,../../../../../../Rtl_no_l2/Peripherals/ACC/IP/RAM_81bit_32/sim/RAM_81bit_32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
