
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.853920                       # Number of seconds simulated
sim_ticks                                1853920307500                       # Number of ticks simulated
final_tick                               1853920307500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161979                       # Simulator instruction rate (inst/s)
host_op_rate                                   161979                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4907209497                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754848                       # Number of bytes of host memory used
host_seconds                                   377.80                       # Real time elapsed on the host
sim_insts                                    61194720                       # Number of instructions simulated
sim_ops                                      61194720                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         1232448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        34128256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide      2748864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38109568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1232448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1232448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23016128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23016128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            19257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           533254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide         42951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              595462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        359627                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             359627                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             664779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           18408696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide         1482730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20556206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        664779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           664779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12414842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12414842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12414842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            664779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          18408696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1482730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32971048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      595462                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     359627                       # Number of write requests accepted
system.mem_ctrls.readBursts                    595462                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   359627                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               38098496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23013888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38109568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23016128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    173                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          174                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            36857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            21975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22482                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1853916259000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                595462                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               359627                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  324398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  135141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   72870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        88658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    629.828780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   400.915472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   420.585369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18633     21.02%     21.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9625     10.86%     31.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4898      5.52%     37.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3279      3.70%     41.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2691      3.04%     44.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2214      2.50%     46.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2170      2.45%     49.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4999      5.64%     54.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40149     45.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        88658                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.177000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    868.562888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        21901     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.306653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         20598     94.04%     94.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           833      3.80%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           110      0.50%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            64      0.29%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            79      0.36%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            43      0.20%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            53      0.24%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            12      0.05%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             5      0.02%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            13      0.06%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            15      0.07%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            13      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            11      0.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             5      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             8      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            11      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            11      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             4      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21904                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  19306827250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             28552103500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2976445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totBankLat                6268831250                       # Total ticks spent accessing banks
system.mem_ctrls.avgQLat                     32432.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBankLat                  10530.74                       # Average bank access latency per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47963.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        20.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   529328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  315746                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1941092.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.prechargeAllPercent             0.39                       # Percentage of time for which DRAM has all the banks in precharge state
system.membus.throughput                     33004984                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              297218                       # Transaction distribution
system.membus.trans_dist::ReadResp             297143                       # Transaction distribution
system.membus.trans_dist::WriteReq               8865                       # Transaction distribution
system.membus.trans_dist::WriteResp              8865                       # Transaction distribution
system.membus.trans_dist::Writeback            359627                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              173                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             174                       # Transaction distribution
system.membus.trans_dist::ReadExReq            305087                       # Transaction distribution
system.membus.trans_dist::ReadExResp           305087                       # Transaction distribution
system.membus.trans_dist::BadAddressError           75                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       129053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       129053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        30582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1422188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1452920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1581973                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5496704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total      5496704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.bridge.slave        41026                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     55628992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total     55670018                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            61166722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               61166722                       # Total data (bytes)
system.membus.snoop_data_through_bus            21888                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy            27603498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3982325000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               95500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          389690750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5144008072                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.iocache.tags.replacements                43125                       # number of replacements
system.iocache.tags.tagsinuse                0.346288                       # Cycle average of tags in use
system.iocache.tags.total_refs                      1                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                43125                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 0.000023                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         1711315588000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.346288                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.021643                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.021643                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               388493                       # Number of tag accesses
system.iocache.tags.data_accesses              388493                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          190                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              190                       # number of ReadReq misses
system.iocache.WriteReq_misses::tsunami.ide        42976                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           42976                       # number of WriteReq misses
system.iocache.demand_misses::tsunami.ide        43166                       # number of demand (read+write) misses
system.iocache.demand_misses::total             43166                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        43166                       # number of overall misses
system.iocache.overall_misses::total            43166                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     33609121                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     33609121                       # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::tsunami.ide  13699982906                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total  13699982906                       # number of WriteReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide  13733592027                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  13733592027                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide  13733592027                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  13733592027                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          190                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            190                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::tsunami.ide        42976                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         42976                       # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        43166                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           43166                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        43166                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          43166                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::tsunami.ide            1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 176890.110526                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 176890.110526                       # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::tsunami.ide 318782.178565                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 318782.178565                       # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 318157.624681                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 318157.624681                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 318157.624681                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 318157.624681                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        411621                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                29890                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    13.771194                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           42935                       # number of writebacks
system.iocache.writebacks::total                42935                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          190                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::tsunami.ide        42976                       # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total        42976                       # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        43166                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        43166                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        43166                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        43166                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     23727121                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     23727121                       # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::tsunami.ide  11462823406                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total  11462823406                       # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide  11486550527                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  11486550527                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide  11486550527                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  11486550527                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 124879.584211                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 124879.584211                       # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 266726.158926                       # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 266726.158926                       # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 266101.805287                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 266101.805287                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 266101.805287                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 266101.805287                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 316                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2742272                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        355                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                16007530                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13727197                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            385755                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10816458                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7415848                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.560780                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  906126                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              35708                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     11509313                       # DTB read hits
system.cpu.dtb.read_misses                      42711                       # DTB read misses
system.cpu.dtb.read_acv                           492                       # DTB read access violations
system.cpu.dtb.read_accesses                   942807                       # DTB read accesses
system.cpu.dtb.write_hits                     7749045                       # DTB write hits
system.cpu.dtb.write_misses                     10886                       # DTB write misses
system.cpu.dtb.write_acv                          420                       # DTB write access violations
system.cpu.dtb.write_accesses                  342695                       # DTB write accesses
system.cpu.dtb.data_hits                     19258358                       # DTB hits
system.cpu.dtb.data_misses                      53597                       # DTB misses
system.cpu.dtb.data_acv                           912                       # DTB access violations
system.cpu.dtb.data_accesses                  1285502                       # DTB accesses
system.cpu.itb.fetch_hits                     1288045                       # ITB hits
system.cpu.itb.fetch_misses                     29123                       # ITB misses
system.cpu.itb.fetch_acv                         1072                       # ITB acv
system.cpu.itb.fetch_accesses                 1317168                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        121084183                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           26380128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       84526263                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16007530                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8321974                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      15909606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2529000                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               48653834                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                30824                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        243988                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       338647                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          271                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10031958                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                356105                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           93101335                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.907895                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.240624                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 77191729     82.91%     82.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   912585      0.98%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1939229      2.08%     85.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   795687      0.85%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4149348      4.46%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   608906      0.65%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   662855      0.71%     92.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   998861      1.07%     93.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  5842135      6.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             93101335                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.132202                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.698078                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 28226116                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              47825411                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14036325                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1510882                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1502600                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               612894                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 41845                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               82172163                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                129044                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1502600                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 29758882                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12395037                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       30386318                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  13589015                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5469481                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               77524015                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 20604                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 434682                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2857184                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            51559031                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              94524494                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         94346458                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            165678                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              43687309                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7871714                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1771827                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         372004                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14717108                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12017396                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8284824                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1428294                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           869981                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   67724324                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2125592                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  65884598                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            112011                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8348185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5100985                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1306091                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      93101335                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.707665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.351736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            64408944     69.18%     69.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12160785     13.06%     82.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6414205      6.89%     89.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4241965      4.56%     93.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2996250      3.22%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1592096      1.71%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              858531      0.92%     99.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              355630      0.38%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               72929      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        93101335                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   77564     10.68%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 362299     49.87%     60.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                286673     39.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7280      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45050964     68.38%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                61852      0.09%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25511      0.04%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                3636      0.01%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11984288     18.19%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7827434     11.88%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             923633      1.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               65884598                       # Type of FU issued
system.cpu.iq.rate                           0.544122                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      726536                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011027                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          224938640                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          77830351                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     63936800                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              770437                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             381273                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       361718                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               66202993                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  400861                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           655556                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1650122                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2922                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        13834                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       748370                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        17338                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        565052                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1502600                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7702309                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                436551                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            73985383                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1947931                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12017396                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8284824                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            1843633                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 251475                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 22587                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          13834                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         195279                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       393940                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               589219                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              65084587                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              11579956                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            800010                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       4135467                       # number of nop insts executed
system.cpu.iew.exec_refs                     19355002                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 10550585                       # Number of branches executed
system.cpu.iew.exec_stores                    7775046                       # Number of stores executed
system.cpu.iew.exec_rate                     0.537515                       # Inst execution rate
system.cpu.iew.wb_sent                       64413545                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      64298518                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  31378006                       # num instructions producing a value
system.cpu.iew.wb_consumers                  41241544                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.531023                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.760835                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8840416                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          819501                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            545566                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     91598735                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.709750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.654167                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     67953054     74.19%     74.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9835529     10.74%     84.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4768883      5.21%     90.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3084778      3.37%     93.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1886294      2.06%     95.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       701372      0.77%     96.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       529114      0.58%     96.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       559840      0.61%     97.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2279871      2.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     91598735                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             65012197                       # Number of instructions committed
system.cpu.commit.committedOps               65012197                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       17903728                       # Number of memory references committed
system.cpu.commit.loads                      10367274                       # Number of loads committed
system.cpu.commit.membars                      263750                       # Number of memory barriers committed
system.cpu.commit.branches                   10071464                       # Number of branches committed
system.cpu.commit.fp_insts                     356718                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60173586                       # Number of committed integer instructions.
system.cpu.commit.function_calls               747337                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               2279871                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    162921964                       # The number of ROB reads
system.cpu.rob.rob_writes                   149209085                       # The number of ROB writes
system.cpu.timesIdled                          889963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        27982848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                   3586750206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    61194720                       # Number of Instructions Simulated
system.cpu.committedOps                      61194720                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              61194720                       # Number of Instructions Simulated
system.cpu.cpi                               1.978670                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.978670                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.505390                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.505390                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 85396281                       # number of integer regfile reads
system.cpu.int_regfile_writes                46018508                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    164801                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   165785                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2286917                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1185269                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.l2.tags.replacements                    519747                       # number of replacements
system.l2.tags.tagsinuse                 32456.490682                       # Cycle average of tags in use
system.l2.tags.total_refs                     1473794                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    519747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.835599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3524929750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    21222.599768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3696.798147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7537.092767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.647662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.112817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.230014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19534                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.973511                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23604547                       # Number of tag accesses
system.l2.tags.data_accesses                 23604547                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst               817451                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               491090                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1308541                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           815454                       # number of Writeback hits
system.l2.Writeback_hits::total                815454                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   45                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu.data               4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             152788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152788                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                817451                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                643878                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1461329                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               817451                       # number of overall hits
system.l2.overall_hits::cpu.data               643878                       # number of overall hits
system.l2.overall_hits::total                 1461329                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              19259                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             271344                       # number of ReadReq misses
system.l2.ReadReq_misses::total                290603                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data             110                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                110                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu.data             1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           262174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              262174                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               19259                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              533518                       # number of demand (read+write) misses
system.l2.demand_misses::total                 552777                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              19259                       # number of overall misses
system.l2.overall_misses::cpu.data             533518                       # number of overall misses
system.l2.overall_misses::total                552777                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst   1480373748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  21074766747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     22555140495                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data        46998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        46998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  24127223688                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24127223688                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1480373748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   45201990435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46682364183                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1480373748                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  45201990435                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46682364183                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           836710                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           762434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1599144                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       815454                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            815454                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              155                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         414962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            414962                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            836710                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1177396                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2014106                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           836710                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1177396                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2014106                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.023018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.355892                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181724                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.709677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.709677                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.631802                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.631802                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.023018                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.453134                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.274453                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.023018                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.453134                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.274453                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 76866.594735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 77668.077227                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77614.960943                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data   427.254545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   427.254545                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 92027.522516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92027.522516                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76866.594735                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84724.396243                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84450.626895                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76866.594735                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84724.396243                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84450.626895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               316692                       # number of writebacks
system.l2.writebacks::total                    316692                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu.inst               1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst         19258                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        271344                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           290602                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           110                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       262174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         262174                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          19258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         533518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            552776                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         19258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        533518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           552776                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst   1237543252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  17708972253                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  18946515505                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      1102610                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1102610                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu.data        10001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        10001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  20883810812                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20883810812                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1237543252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  38592783065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  39830326317                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1237543252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  38592783065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  39830326317                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1249266500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1249266500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu.data   1768419000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   1768419000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   3017685500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   3017685500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.023016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.355892                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.181723                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.709677                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.709677                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.631802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.631802                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.023016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.453134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.274452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.023016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.453134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274452                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64261.255167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 65263.916847                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65197.471129                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 10023.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 10023.727273                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu.data        10001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        10001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79656.300060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79656.300060                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64261.255167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 72336.421761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72055.093414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64261.255167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 72336.421761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72055.093414                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                    97711800                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1605966                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1605828                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              8865                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             8865                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           815454                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             156                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            160                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           457937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          414970                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           75                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1673626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3201283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4874909                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     53549440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    127587266                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          181136706                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             181128066                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus           21824                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         2242502485                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           202500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1259103421                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1853168656                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.iobus.throughput                       1508476                       # Throughput (bytes/s)
system.iobus.trans_dist::ReadReq                 6616                       # Transaction distribution
system.iobus.trans_dist::ReadResp                6616                       # Transaction distribution
system.iobus.trans_dist::WriteReq               51841                       # Transaction distribution
system.iobus.trans_dist::WriteResp              51841                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        17900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         4924                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          294                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        30582                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        86332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        86332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116914                       # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio        18656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio         1392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio         8950                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio         3205                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf          410                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet.pio          204                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          299                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total        41026                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2755568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.tsunami.ide.dma::total      2755568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total              2796594                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus                 2796594                       # Total data (bytes)
system.iobus.reqLayer0.occupancy              4389000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               260000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              155000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            13319000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1893000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3722000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              184000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               76000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           393151277                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            21717000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            44981250                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            836152                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.368045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9118826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            836152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.905704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       28831966250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.368045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20900828                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20900828                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      9144291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9144291                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9144291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9144291                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9144291                       # number of overall hits
system.cpu.icache.overall_hits::total         9144291                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       887665                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        887665                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       887665                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         887665                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       887665                       # number of overall misses
system.cpu.icache.overall_misses::total        887665                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  12837344683                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12837344683                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  12837344683                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12837344683                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  12837344683                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12837344683                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10031956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10031956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10031956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10031956                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10031956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10031956                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.088484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.088484                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.088484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.088484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.088484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.088484                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14461.925031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14461.925031                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14461.925031                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14461.925031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14461.925031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14461.925031                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6167                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          609                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               173                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.647399                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   304.500000                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        50749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        50749                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        50749                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        50749                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        50749                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        50749                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       836916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       836916                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       836916                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       836916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       836916                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       836916                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  10508180574                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10508180574                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  10508180574                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10508180574                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  10508180574                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10508180574                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.083425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.083425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.083425                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.083425                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.083425                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.083425                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12555.836636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12555.836636                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12555.836636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12555.836636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12555.836636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12555.836636                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           1176280                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.985194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13919990                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1176280                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.833909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          36330000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.985194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37007481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37007481                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      8843030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8843030                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4472917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4472917                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       273991                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       273991                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       346945                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       346945                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13315947                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13315947                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13315947                       # number of overall hits
system.cpu.dcache.overall_hits::total        13315947                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1260233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1260233                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2702663                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2702663                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        15296                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        15296                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            5                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      3962896                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3962896                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3962896                       # number of overall misses
system.cpu.dcache.overall_misses::total       3962896                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40792924078                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40792924078                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 155188605753                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 155188605753                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    250809499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    250809499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        77001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        77001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 195981529831                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 195981529831                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 195981529831                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 195981529831                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     10103263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10103263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7175580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7175580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       289287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       289287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       346950                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       346950                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     17278843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17278843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     17278843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17278843                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.124735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124735                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.376647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.376647                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.052875                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052875                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000014                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000014                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.229350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229350                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.229350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229350                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32369.350809                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32369.350809                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57420.627638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57420.627638                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16397.064527                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16397.064527                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 15400.200000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 15400.200000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49454.118864                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49454.118864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49454.118864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49454.118864                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9781692                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1563                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            171823                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.928886                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   156.300000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       815454                       # number of writebacks
system.cpu.dcache.writebacks::total            815454                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       510042                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       510042                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2287688                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2287688                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         2911                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         2911                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2797730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2797730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2797730                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2797730                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       750191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       750191                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       414975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       414975                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        12385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        12385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1165166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1165166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1165166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1165166                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  26700179261                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26700179261                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  26127536425                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26127536425                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    160069501                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    160069501                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        66999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        66999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  52827715686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52827715686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  52827715686                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52827715686                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1332804500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1332804500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   1874813498                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1874813498                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3207617998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3207617998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.074252                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.074252                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.057832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.042812                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.042812                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000014                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.067433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.067433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067433                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35591.175129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35591.175129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62961.711971                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62961.711971                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12924.465159                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12924.465159                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 13399.800000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 13399.800000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45339.218348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45339.218348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45339.218348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45339.218348                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     6227                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     201248                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    72609     41.24%     41.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      93      0.05%     41.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1876      1.07%     42.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  101505     57.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               176083                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     71242     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       93      0.06%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1876      1.30%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    71242     49.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                144453                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1815289960000     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                46994000      0.00%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               523088000      0.03%     97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             38059411500      2.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1853919453500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981173                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.701857                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.820369                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.45%      2.45% # number of syscalls executed
system.cpu.kern.syscall::3                         30      9.17%     11.62% # number of syscalls executed
system.cpu.kern.syscall::4                          4      1.22%     12.84% # number of syscalls executed
system.cpu.kern.syscall::6                         42     12.84%     25.69% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.31%     25.99% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.31%     26.30% # number of syscalls executed
system.cpu.kern.syscall::17                        15      4.59%     30.89% # number of syscalls executed
system.cpu.kern.syscall::19                        11      3.36%     34.25% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.83%     36.09% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.22%     37.31% # number of syscalls executed
system.cpu.kern.syscall::24                         6      1.83%     39.14% # number of syscalls executed
system.cpu.kern.syscall::33                        11      3.36%     42.51% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.61%     43.12% # number of syscalls executed
system.cpu.kern.syscall::45                        54     16.51%     59.63% # number of syscalls executed
system.cpu.kern.syscall::47                         6      1.83%     61.47% # number of syscalls executed
system.cpu.kern.syscall::48                        10      3.06%     64.53% # number of syscalls executed
system.cpu.kern.syscall::54                        10      3.06%     67.58% # number of syscalls executed
system.cpu.kern.syscall::58                         1      0.31%     67.89% # number of syscalls executed
system.cpu.kern.syscall::59                         7      2.14%     70.03% # number of syscalls executed
system.cpu.kern.syscall::71                        54     16.51%     86.54% # number of syscalls executed
system.cpu.kern.syscall::73                         3      0.92%     87.46% # number of syscalls executed
system.cpu.kern.syscall::74                        16      4.89%     92.35% # number of syscalls executed
system.cpu.kern.syscall::87                         1      0.31%     92.66% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.92%     93.58% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.75%     96.33% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.61%     96.94% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.61%     97.55% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.22%     98.78% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.61%     99.39% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.61%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    327                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4129      2.27%      2.27% # number of callpals executed
system.cpu.kern.callpal::tbi                       54      0.03%      2.30% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                169054     92.77%     95.07% # number of callpals executed
system.cpu.kern.callpal::rdps                    3221      1.77%     96.83% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.83% # number of callpals executed
system.cpu.kern.callpal::wrusp                      7      0.00%     96.84% # number of callpals executed
system.cpu.kern.callpal::rdusp                      9      0.00%     96.84% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.84% # number of callpals executed
system.cpu.kern.callpal::rti                     5059      2.78%     99.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  510      0.28%     99.90% # number of callpals executed
system.cpu.kern.callpal::imb                      181      0.10%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 182238                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              5823                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1735                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2031                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1880                      
system.cpu.kern.mode_good::user                  1735                      
system.cpu.kern.mode_good::idle                   145                      
system.cpu.kern.mode_switch_good::kernel     0.322858                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.071393                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.392116                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28819980000      1.55%      1.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           2643077000      0.14%      1.70% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         1822456388500     98.30%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4130                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000924                       # Number of seconds simulated
sim_ticks                                   924433500                       # Number of ticks simulated
final_tick                               1854844741000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8394258                       # Simulator instruction rate (inst/s)
host_op_rate                                  8394239                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              125131770                       # Simulator tick rate (ticks/s)
host_mem_usage                                 821172                       # Number of bytes of host memory used
host_seconds                                     7.39                       # Real time elapsed on the host
sim_insts                                    62013830                       # Number of instructions simulated
sim_ops                                      62013830                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           26496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           31744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide       598016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             656256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       632000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          632000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide          9344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9875                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9875                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           28661878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           34338868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide       646899966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             709900712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      28661878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28661878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       683661940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            683661940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       683661940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          28661878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          34338868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide      646899966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1393562652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       10254                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9875                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10254                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9875                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 655744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  632128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  656256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               632000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              642                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     927273000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10254                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9875                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    881.244957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   726.784975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.548201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           88      6.34%      6.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           94      6.77%     13.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      1.80%     14.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      0.65%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      0.94%     16.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.14%     16.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.07%     16.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.14%     16.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1154     83.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1388                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.749084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.225514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3              66     12.09%     12.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              55     10.07%     22.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             48      8.79%     30.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            19      3.48%     34.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            32      5.86%     40.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            43      7.88%     48.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           207     37.91%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            49      8.97%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            19      3.48%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             3      0.55%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             1      0.18%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           546                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.089744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.443700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.401634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           467     85.53%     85.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19             4      0.73%     86.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21             3      0.55%     86.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             6      1.10%     87.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            18      3.30%     91.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            16      2.93%     94.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            11      2.01%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.18%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.18%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.18%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.37%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.18%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             4      0.73%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.18%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.18%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             5      0.92%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.18%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.18%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           546                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1504620750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1596330750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   51230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totBankLat                  40480000                       # Total ticks spent accessing banks
system.mem_ctrls.avgQLat                    146849.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBankLat                   3950.81                       # Average bank access latency per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               155800.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       709.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       683.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    709.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    683.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9159                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      46066.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.prechargeAllPercent            14.29                       # Percentage of time for which DRAM has all the banks in precharge state
system.membus.throughput                   1400853604                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                1258                       # Transaction distribution
system.membus.trans_dist::ReadResp               1258                       # Transaction distribution
system.membus.trans_dist::WriteReq                284                       # Transaction distribution
system.membus.trans_dist::WriteResp               284                       # Transaction distribution
system.membus.trans_dist::Writeback              9875                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9465                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9465                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        28182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        28182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31821                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1200128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total      1200128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.bridge.slave         1236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        88128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total        89364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             1289492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                1289492                       # Total data (bytes)
system.membus.snoop_data_through_bus             5504                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             1069000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            99593000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           85134000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9632991                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.iocache.tags.replacements                 9430                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 9446                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                84870                       # Number of tag accesses
system.iocache.tags.data_accesses               84870                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           22                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               22                       # number of ReadReq misses
system.iocache.WriteReq_misses::tsunami.ide         9408                       # number of WriteReq misses
system.iocache.WriteReq_misses::total            9408                       # number of WriteReq misses
system.iocache.demand_misses::tsunami.ide         9430                       # number of demand (read+write) misses
system.iocache.demand_misses::total              9430                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         9430                       # number of overall misses
system.iocache.overall_misses::total             9430                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      2496990                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      2496990                       # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::tsunami.ide   3032409817                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total   3032409817                       # number of WriteReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   3034906807                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3034906807                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   3034906807                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3034906807                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           22                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             22                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::tsunami.ide         9408                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total          9408                       # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         9430                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            9430                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         9430                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           9430                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::tsunami.ide            1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 113499.545455                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 113499.545455                       # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::tsunami.ide 322322.472045                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 322322.472045                       # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 321835.292365                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 321835.292365                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 321835.292365                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 321835.292365                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         93065                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 6642                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    14.011593                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            9408                       # number of writebacks
system.iocache.writebacks::total                 9408                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           22                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::tsunami.ide         9408                       # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total         9408                       # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         9430                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         9430                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         9430                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         9430                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1352990                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1352990                       # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::tsunami.ide   2542665817                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total   2542665817                       # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   2544018807                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2544018807                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   2544018807                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2544018807                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 61499.545455                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 61499.545455                       # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 270266.349596                       # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 270266.349596                       # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 269779.300848                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 269779.300848                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 269779.300848                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 269779.300848                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  73                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   602112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         74                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  217599                       # Number of BP lookups
system.cpu.branchPred.condPredicted            166138                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10528                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               147488                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   79374                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             53.817260                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   20754                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1066                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       181672                       # DTB read hits
system.cpu.dtb.read_misses                       1457                       # DTB read misses
system.cpu.dtb.read_acv                            28                       # DTB read access violations
system.cpu.dtb.read_accesses                    50550                       # DTB read accesses
system.cpu.dtb.write_hits                      113851                       # DTB write hits
system.cpu.dtb.write_misses                       382                       # DTB write misses
system.cpu.dtb.write_acv                           95                       # DTB write access violations
system.cpu.dtb.write_accesses                   26623                       # DTB write accesses
system.cpu.dtb.data_hits                       295523                       # DTB hits
system.cpu.dtb.data_misses                       1839                       # DTB misses
system.cpu.dtb.data_acv                           123                       # DTB access violations
system.cpu.dtb.data_accesses                    77173                       # DTB accesses
system.cpu.itb.fetch_hits                       47804                       # ITB hits
system.cpu.itb.fetch_misses                      5010                       # ITB misses
system.cpu.itb.fetch_acv                          142                       # ITB acv
system.cpu.itb.fetch_accesses                   52814                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          1485940                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             436567                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1140793                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      217599                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100128                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        208842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   46412                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 607406                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                 1715                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         20182                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2523                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    154145                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7091                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1307407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.872561                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.236343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1098565     84.03%     84.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15349      1.17%     85.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    20129      1.54%     86.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    20834      1.59%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    27359      2.09%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    15741      1.20%     91.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14672      1.12%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    11553      0.88%     93.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    83205      6.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1307407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.146439                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.767725                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   456208                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                615747                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    199066                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  7603                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  28783                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                13734                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  1418                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1115324                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4713                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  28783                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   471510                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  137659                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         431763                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    191558                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 46134                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1061274                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    27                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1717                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 10990                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands              710230                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1262029                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1261193                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               693                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                585240                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   124998                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              34876                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4763                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    134542                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               196440                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              120552                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             28321                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17165                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     939003                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               36951                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    903580                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1730                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          148314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        78872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          24653                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1307407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.691124                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.392051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              935888     71.58%     71.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              148175     11.33%     82.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               79195      6.06%     88.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               57368      4.39%     93.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               42133      3.22%     96.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               21090      1.61%     98.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               15327      1.17%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6881      0.53%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1350      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1307407                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     806      4.38%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9870     53.62%     57.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7733     42.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                574763     63.61%     63.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  133      0.01%     63.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  40      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               191984     21.25%     84.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              115606     12.79%     97.67% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              21052      2.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 903580                       # Type of FU issued
system.cpu.iq.rate                           0.608086                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       18409                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020373                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3131603                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1123302                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       881924                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                3104                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1514                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1455                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 920351                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    1636                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            11128                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        32677                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          561                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10917                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          394                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           431                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  28783                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  126335                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2609                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1023035                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             13065                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                196440                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               120552                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31730                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1100                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   830                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            561                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4721                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         9777                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14498                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                892870                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                184022                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10711                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         47081                       # number of nop insts executed
system.cpu.iew.exec_refs                       298634                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   138884                       # Number of branches executed
system.cpu.iew.exec_stores                     114612                       # Number of stores executed
system.cpu.iew.exec_rate                     0.600879                       # Inst execution rate
system.cpu.iew.wb_sent                         887348                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        883379                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    413787                       # num instructions producing a value
system.cpu.iew.wb_consumers                    546435                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.594492                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.757248                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          163133                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           12298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             13360                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1278624                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.670333                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.654633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       973377     76.13%     76.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       136820     10.70%     86.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        52196      4.08%     90.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        31883      2.49%     93.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        23043      1.80%     95.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        11272      0.88%     96.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         9158      0.72%     96.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10237      0.80%     97.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        30638      2.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1278624                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               857104                       # Number of instructions committed
system.cpu.commit.committedOps                 857104                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         273398                       # Number of memory references committed
system.cpu.commit.loads                        163763                       # Number of loads committed
system.cpu.commit.membars                        4605                       # Number of memory barriers committed
system.cpu.commit.branches                     128187                       # Number of branches committed
system.cpu.commit.fp_insts                       1386                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    801407                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16144                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                 30638                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      2255909                       # The number of ROB reads
system.cpu.rob.rob_writes                     2069362                       # The number of ROB writes
system.cpu.timesIdled                            9499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          178533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                       362888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                      819110                       # Number of Instructions Simulated
system.cpu.committedOps                        819110                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                819110                       # Number of Instructions Simulated
system.cpu.cpi                               1.814091                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.814091                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.551240                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.551240                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1145401                       # number of integer regfile reads
system.cpu.int_regfile_writes                  636650                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       675                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      622                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   40483                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  19268                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.l2.tags.replacements                       843                       # number of replacements
system.l2.tags.tagsinuse                 32355.079008                       # Cycle average of tags in use
system.l2.tags.total_refs                      413910                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.416307                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    16097.613824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       8349.658760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7907.806424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.491260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.254811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.241327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987399                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3712                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21712                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991608                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    272451                       # Number of tag accesses
system.l2.tags.data_accesses                   272451                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                15658                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 5361                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   21019                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7914                       # number of Writeback hits
system.l2.Writeback_hits::total                  7914                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3563                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 15658                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  8924                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24582                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                15658                       # number of overall hits
system.l2.overall_hits::cpu.data                 8924                       # number of overall hits
system.l2.overall_hits::total                   24582                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                414                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                439                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   853                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data               59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  59                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 414                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 498                       # number of demand (read+write) misses
system.l2.demand_misses::total                    912                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                414                       # number of overall misses
system.l2.overall_misses::cpu.data                498                       # number of overall misses
system.l2.overall_misses::total                   912                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30817000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     31862500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        62679500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4144998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4144998                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      36007498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         66824498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30817000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     36007498                       # number of overall miss cycles
system.l2.overall_miss_latency::total        66824498                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            16072                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             5800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21872                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7914                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7914                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3622                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             16072                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              9422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25494                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            16072                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             9422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25494                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.025759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.075690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.039000                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.016289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016289                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.025759                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.052855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035773                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.025759                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.052855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035773                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 74437.198068                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 72579.726651                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73481.242673                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 70254.203390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70254.203390                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 74437.198068                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 72304.212851                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73272.475877                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 74437.198068                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 72304.212851                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73272.475877                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  467                       # number of writebacks
system.l2.writebacks::total                       467                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           414                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              853                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             59                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               912                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              912                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     25628500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     26311500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     51940000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        70007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        70007                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3409502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3409502                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     25628500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     29721002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55349502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     25628500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     29721002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     55349502                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data     74902000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     74902000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu.data     49186000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     49186000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    124088000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    124088000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.025759                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.075690                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.039000                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.016289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016289                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.025759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.052855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.025759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.052855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035773                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 61904.589372                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 59935.079727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 60890.973036                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        10001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 57788.169492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57788.169492                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 61904.589372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 59680.726908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60690.243421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 61904.589372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 59680.726908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60690.243421                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2315887514                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq              22279                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22279                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               284                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              284                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7914                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3622                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        32146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        28130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 60276                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1028608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1112148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total            2140756                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus               2139348                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus            1536                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy           25098500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            33000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24179990                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14748009                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.iobus.throughput                     652858210                       # Throughput (bytes/s)
system.iobus.trans_dist::ReadReq                  405                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 405                       # Transaction distribution
system.iobus.trans_dist::WriteReq                9692                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9692                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1334                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        18860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        18860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   20194                       # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio          348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio          260                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total         1236                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       602288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.tsunami.ide.dma::total       602288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total               603524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus                  603524                       # Total data (bytes)
system.iobus.reqLayer0.occupancy                76000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               28000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              440000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              380000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            86076807                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               9.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1050000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             9714000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements             16071                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.893120                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              162213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.781885                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.893120                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            324364                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           324364                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       136748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          136748                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        136748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           136748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       136748                       # number of overall hits
system.cpu.icache.overall_hits::total          136748                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        17397                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17397                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        17397                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17397                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        17397                       # number of overall misses
system.cpu.icache.overall_misses::total         17397                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    253777488                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    253777488                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    253777488                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    253777488                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    253777488                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    253777488                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       154145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       154145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       154145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       154145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       154145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       154145                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.112861                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.112861                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.112861                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.112861                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.112861                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.112861                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14587.428177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14587.428177                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14587.428177                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14587.428177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14587.428177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14587.428177                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1323                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1323                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1323                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1323                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1323                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1323                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        16074                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16074                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        16074                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16074                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        16074                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16074                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    203803010                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    203803010                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    203803010                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    203803010                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    203803010                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    203803010                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.104278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.104278                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104278                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.104278                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104278                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12679.047530                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12679.047530                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12679.047530                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12679.047530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12679.047530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12679.047530                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements              9422                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              256030                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.509860                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          762                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            568812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           568812                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       149987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          149987                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        80342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          80342                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4139                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4139                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4069                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4069                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        230329                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           230329                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       230329                       # number of overall hits
system.cpu.dcache.overall_hits::total          230329                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        15979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15979                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        24817                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        24817                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          362                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          362                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        40796                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          40796                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        40796                       # number of overall misses
system.cpu.dcache.overall_misses::total         40796                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    341905755                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    341905755                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    322255932                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    322255932                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      4554750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4554750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    664161687                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    664161687                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    664161687                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    664161687                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       165966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       105159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       105159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4069                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4069                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       271125                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       271125                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       271125                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       271125                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.096279                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.096279                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.235995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.235995                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.080427                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080427                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.150469                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.150469                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.150469                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.150469                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21397.193504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21397.193504                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 12985.289600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12985.289600                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12582.182320                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12582.182320                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16280.068806                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16280.068806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16280.068806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16280.068806                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2890                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               392                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.372449                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         7914                       # number of writebacks
system.cpu.dcache.writebacks::total              7914                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        10352                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10352                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        21190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        21190                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          186                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          186                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        31542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        31542                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31542                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         5627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5627                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3627                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          176                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          176                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9254                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     89949250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     89949250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43805991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43805991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data      2026250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2026250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    133755241                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    133755241                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    133755241                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    133755241                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79881000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79881000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data     52594000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     52594000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    132475000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    132475000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.033905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.034491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.039102                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.039102                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034132                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034132                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034132                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034132                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15985.294118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15985.294118                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12077.747725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12077.747725                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11512.784091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11512.784091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14453.775773                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14453.775773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14453.775773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14453.775773                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       39                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       4221                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1299     43.39%     43.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      14      0.47%     43.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.03%     43.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1680     56.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 2994                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1297     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       14      0.54%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.04%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1297     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2609                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                718469500     77.65%     77.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 7410000      0.80%     78.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                  389500      0.04%     78.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               198995000     21.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            925264000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998460                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.772024                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.871409                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      8.33%      8.33% # number of syscalls executed
system.cpu.kern.syscall::3                          1      8.33%     16.67% # number of syscalls executed
system.cpu.kern.syscall::4                          2     16.67%     33.33% # number of syscalls executed
system.cpu.kern.syscall::6                          1      8.33%     41.67% # number of syscalls executed
system.cpu.kern.syscall::17                         2     16.67%     58.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      8.33%     66.67% # number of syscalls executed
system.cpu.kern.syscall::48                         1      8.33%     75.00% # number of syscalls executed
system.cpu.kern.syscall::59                         1      8.33%     83.33% # number of syscalls executed
system.cpu.kern.syscall::256                        1      8.33%     91.67% # number of syscalls executed
system.cpu.kern.syscall::257                        1      8.33%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     12                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                    85      2.59%      2.59% # number of callpals executed
system.cpu.kern.callpal::tbi                        7      0.21%      2.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2856     87.18%     89.99% # number of callpals executed
system.cpu.kern.callpal::rdps                     172      5.25%     95.24% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     95.27% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     95.30% # number of callpals executed
system.cpu.kern.callpal::rti                      123      3.75%     99.05% # number of callpals executed
system.cpu.kern.callpal::callsys                   31      0.95%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3276                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               193                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 107                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  15                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 113                      
system.cpu.kern.mode_good::user                   107                      
system.cpu.kern.mode_good::idle                     6                      
system.cpu.kern.mode_switch_good::kernel     0.585492                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.717460                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          533101000     57.62%     57.62% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            145477500     15.72%     73.34% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            246685500     26.66%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       85                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
