Design: done

RTL TB: done

Synthesis: done
+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 84.98 MHz ; 84.98 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+

Synthesized TB: done