
module rconst2in1(i,rc1,rc2);

  input  [11:0] i;
  output [63:0] rc1,rc2;
  reg  [63:0] rc1,rc2;

  
  always @(i)
      begin
        rc1 = 0;
        rc1[0] = i[2] | (((i[5] | i[11]) | (i[10] | i[7])) | ((i[3] | i[0]) | i[6]));
        rc1[1] = ((i[1] | i[4]) | (i[6] | i[2])) | (i[9] | i[8]);
        rc1[3] = ((i[1] | i[4]) | (i[6] | i[2])) | ((i[7] | i[5]) | i[9]);
        rc1[7] = (i[4] | ((i[3] | i[6]) | i[7])) | ((i[1] | i[10]) | i[2]);
        rc1[15] = (((i[6] | i[10]) | i[9]) | i[3]) | ((i[8] | i[1]) | (i[7] | (i[2] | i[5])));
        rc1[31] = ((i[11] | i[10]) | i[3]) | (i[5] | i[6]);
        rc1[63] = ((i[3] | i[7]) | i[10]) | (i[8] | i[1]);
      end
  
  always @(i)
      begin
        rc2 = 0;
        rc2[0] = (i[3] | i[6]) | (i[7] | i[2]);
        rc2[1] = i[0] | ((i[9] | i[5]) | (i[6] | i[7]));
        rc2[3] = (i[3] | (i[11] | i[9])) | (i[6] | (i[5] | i[4]));
        rc2[7] = (i[6] | i[4]) | ((i[10] | i[8]) | i[0]);
        rc2[15] = i[1] | ((i[10] | (i[3] | i[0])) | (i[11] | i[7]));
        rc2[31] = (i[2] | i[1]) | (i[5] | (i[11] | i[9]));
        rc2[63] = (i[11] | ((i[10] | (i[9] | i[8])) | i[3])) | ((i[7] | i[1]) | i[6]);
      end
endmodule

