

================================================================
== Vivado HLS Report for 'estimate_ISI'
================================================================
* Date:           Mon Jul  5 13:54:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ISI_REAL_FIXED
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.457|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    122|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     21|    -|
|Register         |        -|      -|      62|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      62|    143|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-------------------------------------+-----------+
    |                Instance                |                Module               | Expression|
    +----------------------------------------+-------------------------------------+-----------+
    |estimate_ISI_mul_mul_16s_16s_32_1_1_U1  |estimate_ISI_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_2_fu_96_p2        |     -    |      0|  0|  23|          16|          16|
    |ret_V_fu_135_p2          |     -    |      0|  0|  24|          17|          17|
    |sub_ln703_fu_153_p2      |     -    |      0|  0|  23|          16|          16|
    |and_ln1494_fu_158_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_144_p2    |   icmp   |      0|  0|  18|          17|          17|
    |select_ln1494_fu_163_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln4_fu_170_p3     |  select  |      0|  0|  16|           1|          16|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 122|          69|          99|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |p_Val2_2_reg_196     |  16|   0|   16|          0|
    |trunc_ln1_reg_208    |  16|   0|   16|          0|
    |trunc_ln2_reg_213    |  11|   0|   11|          0|
    |trunc_ln703_reg_191  |  16|   0|   16|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  62|   0|   62|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_start            |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_done             | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_idle             | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_ready            | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|spksTime_V          |  in |   19|   ap_none  |  spksTime_V  |    scalar    |
|spksPre_V_i         |  in |   19|   ap_ovld  |   spksPre_V  |    pointer   |
|spksPre_V_o         | out |   19|   ap_ovld  |   spksPre_V  |    pointer   |
|spksPre_V_o_ap_vld  | out |    1|   ap_ovld  |   spksPre_V  |    pointer   |
|ISI_V               | out |   16|   ap_vld   |     ISI_V    |    pointer   |
|ISI_V_ap_vld        | out |    1|   ap_vld   |     ISI_V    |    pointer   |
|ISIpre_V_i          |  in |   16|   ap_ovld  |   ISIpre_V   |    pointer   |
|ISIpre_V_o          | out |   16|   ap_ovld  |   ISIpre_V   |    pointer   |
|ISIpre_V_o_ap_vld   | out |    1|   ap_ovld  |   ISIpre_V   |    pointer   |
|penalty_V           |  in |    5|   ap_none  |   penalty_V  |    scalar    |
|yes                 |  in |    1|   ap_none  |      yes     |    scalar    |
+--------------------+-----+-----+------------+--------------+--------------+

