vendor_name = ModelSim
source_file = 1, C:/Users/108769706/Documents/Cours/AP4/Microcontroleur/QUARTUS/Bascule_JK.vhd
source_file = 1, C:/Users/108769706/Documents/Cours/AP4/Microcontroleur/QUARTUS/tp5CompteurSimple.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/108769706/Documents/Cours/AP4/Microcontroleur/QUARTUS/db/exercice35.cbx.xml
design_name = hard_block
design_name = exercice35
instance = comp, \Q~output\, Q~output, exercice35, 1
instance = comp, \nonQ~output\, nonQ~output, exercice35, 1
instance = comp, \clk~input\, clk~input, exercice35, 1
instance = comp, \J~input\, J~input, exercice35, 1
instance = comp, \K~input\, K~input, exercice35, 1
instance = comp, \Qsig~0\, Qsig~0, exercice35, 1
instance = comp, \rst~input\, rst~input, exercice35, 1
