v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,emsx_top:emsx|esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_obt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul|lpm_mult:Mult0|mult_n4t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|scc_wave_mul:u_mul|lpm_mult:Mult0|mult_73t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|scc_wave_mul:u_mul|lpm_mult:Mult0|mult_73t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|lpm_mult:Mult0|mult_v5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul|lpm_mult:Mult0|mult_f3t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lpm_mult:Mult0|mult_cat:auto_generated|mac_out2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1],SDRAM_CLK~output,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|switched_io_ports:U35|VDP_ID[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_wavout[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|Acu[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|DACout,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_WEIGHT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_WEIGHT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_WEIGHT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|FF_D1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|INTERPO:u_interpo|ODATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D5[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D4[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D7[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D6[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D8[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_D1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_tapidx[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_tapidx[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_tapidx[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|LPF2:u_lpf2|FF_OUT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,emsx_top:emsx|esepwm:U33|esefir5:U1|ff_sum[7],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,emsx_top:emsx|power_on_reset,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|clkdiv[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|clkdiv[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|MtxSeq.MtxIdle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Chg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|MtxSeq.MtxClean,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_NUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R26_H_SCROLL[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_NUM[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_NUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R25_SP2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R26_H_SCROLL[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_NUM[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_NUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_SP_SIZE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R26_H_SCROLL[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_NUM[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_Y_CNT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_Y_CNT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_Y_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R26_H_SCROLL[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_Y_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_NUM[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_Y_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R26_H_SCROLL[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_NUM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_Y_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_Y_CNT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STPRERDVRAM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STRDVRAM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMREADINGR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMREADINGA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1IS1STBYTE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND_DRIVE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|hybtoutcnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|hybtoutcnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|hybtoutcnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|REGWRACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|TRCLRACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDTRCLRREQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGWRREQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STWRVRAM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGWRPULSE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R1_DISP_ON,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXPREWINDOWX,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R25_YJK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R25_MSK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R0_DISP_MODE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R8_SP_OFF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|BWINDOW_Y,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_EN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R9_Y_DOTS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R9_INTERLACE_MODE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_FIELD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FIELD[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R1_DISP_MODE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R1_DISP_MODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R0_DISP_MODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R0_DISP_MODE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPSTATE.SPSTATE_PREPARE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPSTATE.SPSTATE_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_Y_CNT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|DBI[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|regb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT_START1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|pKeyX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmcdbi[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_sample_hold[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_sample_hold[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_sample_hold[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_sample_hold[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_sample_hold[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_sample_hold[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_sample_hold[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_da0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_sample_hold[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|DBI[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|regb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|rega[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|pKeyX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmcdbi[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_data_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_smpl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|DBI[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|regb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqNoise[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgChanSel[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|rega[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|pKeyX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmcdbi[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|DBI[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|rega[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgChanSel[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|regb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|pKeyX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmcdbi[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_adda,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|DBI[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|regb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|rega[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgChanSel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqNoise[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgShapeEnv[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|pKeyX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmcdbi[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|rtc_mist:U07|reg_mode[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_filt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|DBI[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|regb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgShapeEnv[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgChanSel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|rega[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqNoise[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|pKeyX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmcdbi[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_mute_off,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|DBI[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|regb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|rega[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgChanSel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqNoise[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgShapeEnv[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|pKeyX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmcdbi[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_ce,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_ce,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpDec,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_freerun_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_sel,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|rtc_mist:U07|reg_mode[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|rtc_mist:U07|reg_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|rtc_mist:U07|reg_mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|rtc_mist:U07|reg_mode[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|rtc_mist:U07|reg_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|rtc_mist:U07|reg_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|rtc_mist:U07|reg_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|DBI[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|regb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|rega[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgRegPtr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgChanSel[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqChB[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqNoise[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgRegPtr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgShapeEnv[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgRegPtr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgFreqEnv[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgRegPtr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolChB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|pKeyX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_read_busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmcdbi[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|WavCpy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|WavCpy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|wait_n_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_VSYNC_INT_EN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_INTERRUPT:U_INTERRUPT|FF_VSYNC_INT_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R0_HSYNC_INT_EN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_INTERRUPT:U_INTERRUPT|FF_HSYNC_INT_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|T80a:U01|Reset_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|MtxSeq.MtxRead,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|PRAMWE_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|updateack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|updatereq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltRfsh_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMADDRSETREQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMADDRSETACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_DOTSTATE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMRDREQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMRDACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMRDREQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMRDACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|hybridclk_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRREQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMWRACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R25_CMD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMWRREQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMWRACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_DISP_ON,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|PREWINDOW_Y,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_EIGHTDOTSTATE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|PREWINDOW_X,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_EIGHTDOTSTATE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_EIGHTDOTSTATE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R0_DISP_MODE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPVRAMACCESSING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_DISP_MODE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_DISP_MODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R0_DISP_MODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R0_DISP_MODE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPSTATE.SPSTATE_YTEST_DRAW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PRAMADR[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_DOTSTATE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_VIDEO_DH_CLK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|oFkeys[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|oFkeys[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|oFkeys[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|oFkeys[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|oFkeys[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|oFkeys[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|dbi[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|dbi[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|dlydbi[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|dbi[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|dbi[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|dlydbi[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|dbi[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|dbi[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|dlydbi[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|dbi[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|dbi[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|dlydbi[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|dbi[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|dbi[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|dlydbi[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|dbi[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|dbi[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|dlydbi[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|dbi[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|dbi[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|dlydbi[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|dbi[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|dbi[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|dlydbi[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccModeB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccModeA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccModeB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccModeA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_req_dl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|jSltScc1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccModeA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccModeA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccModeB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccModeB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_req_dl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|jSltScc2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|RamAck,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|T80a:U01|IORQ_t2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|pPs2Dat~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Seq.Ps2Idle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|MtxSeq.MtxWrite,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|clkdiv3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|cpuclk,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|clkdiv3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|timout[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Seq.Ps2Rxd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|mapper:U05|MapBank2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|SccBank0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_bank2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|SccBank2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjisel,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|kanji:U08|kanjiptr2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|IRAMADR[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_VIDEO_DL_CLK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ff_ldbios_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|ExpSlot0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltDat[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltDat[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltDat[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltDat[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltDat[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltDat[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltDat[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltDat[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltMerq_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|xSltWr_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|xSltRd_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltIorq_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|wrt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iSltAdr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Dat[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2xE1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Dat[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Dat[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2xE0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Dat[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Dat[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Dat[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Dat[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Dat[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Clk[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Clk[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|MtxSeq.MtxEnd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|clkena,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2brk,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Skp[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Skp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Skp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Seq.Ps2Stop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|GreenLv_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|GreenLv_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|GreenLv_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|GreenLv_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|GreenLv[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egstate[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_PALETTE_ADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_PALETTE_ADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_PALETTE_ADDR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_PALETTE_ADDR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_EN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_R[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_R[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_G[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_G[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_G[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_B[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_B[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_B[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Reso~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_MONITOR_LINE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPAREEND,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|DecSccA~1_OTERM57,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|DecSccA~1_OTERM55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|DecSccA~2_OTERM3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|DecSccA~0_OTERM1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R9_PAL_MODE~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|portF4_bit7~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|ml[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|ml[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|ml[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|ml[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|pmcount[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|blk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|blk[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|blk[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|voices~43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|memwr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|memwr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rstate[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|noise17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|noise14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|fb_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set~31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rflag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rflag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rflag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rflag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rflag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|slot_voice_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|slot_voice_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|slot_voice_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|slot_voice_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|slot_voice_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|slot_voice_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|user_voice_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|init_id[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|rstate[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|user_voice_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|regs_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|regs_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|regs_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|regs_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|regs_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|fb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5|ff_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5|ff_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5|ff_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5|ff_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5|ff_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|sl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|sl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|sl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|sl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rks[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rks[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|rm[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|dr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|ar[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|rm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|dr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|ar[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rks[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|rm[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|dr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|ar[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|rm[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|rm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|dr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|ar[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rks[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|lastkey[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|key,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|wf,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|amphase[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|ntable[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2|ff_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egstate[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|tl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|tl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|tl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|tl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|tl[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|tl[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|egphase[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|tl[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5|ff_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|ff_egout[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|opout[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_vol_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_dat[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_dat[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_dat[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_dat[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_dat[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_dat[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_dat[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_dat[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_ch_sel[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_ch_sel[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_ch_sel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_ch_sel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_ch_sel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_vol_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_dat[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_dat[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_dat[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_dat[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_dat[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_dat[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_dat[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_dat[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_ch_sel[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_ch_sel[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_ch_sel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_ch_sel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_ch_sel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|opllptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|opllptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|opllptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|opllptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|opllptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|opllptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|opllptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|extra_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|opllptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|opllwr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntNoise[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntNoise[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntNoise[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntNoise[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntNoise[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntChA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgClkEna[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgClkEna[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgClkEna[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgPtrEnv[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgPtrEnv[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgPtrEnv[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgPtrEnv[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgCntEnv[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgPtrEnv[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgEnvAck,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgEnvReq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|maddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|maddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|maddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|maddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|maddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|mo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rflag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolEnv[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolEnv[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolEnv[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgEdgeChB,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgEdgeChC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgGenNoise[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgEdgeChA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgVolEnv[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem|data_array~16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|rhythm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8|ff_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgClkEna[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|PsgMix[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num_dl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num_dl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num_dl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave_ce_dl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_mix[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num_dl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num_dl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num_dl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave_ce_dl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_mix[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|rmute,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0|ff_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mmute,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|wave[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|wave[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|wave[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|wave[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|wave[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|wave[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|wave[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|psg:U30|psg_wave:u_psgch|wave[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_wave[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_wave[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|ro[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm|mo[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREBLINK[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_send_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|BLINK[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREBLINK[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_send_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|BLINK[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREBLINK[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_send_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|BLINK[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREBLINK[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_send_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|BLINK[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREBLINK[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_send_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|BLINK[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREBLINK[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOIN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_send_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|BLINK[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREBLINK[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_CLK_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_CLK_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_CLK_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_CLK_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_send_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_COL[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_COL[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_COL[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_COL[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_COL[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_COL[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|BLINK[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREBLINK[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_COL[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_COL[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_send_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|COLORDATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|COLORDATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|COLORDATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|COLORDATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R25_YAE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR16PALNUM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR16PALNUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR16PALNUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R12_BLINK_MODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R12_BLINK_MODE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_COL_CODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R12_BLINK_MODE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R12_BLINK_MODE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_COL_CODE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R12_BLINK_MODE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R12_BLINK_MODE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_COL_CODE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R12_BLINK_MODE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|BLINK[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCOLORCODE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXWINDOWX,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R12_BLINK_MODE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_COL_CODE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR16PALNUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP2IS1STBYTE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_PALETTE_WR_REQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_PALETTE_WR_ACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_X_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_X_CNT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_X_CNT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_X_CNT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_X_CNT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_X_CNT[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_X_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_X_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_X_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPCC0FOUNDV,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPWINDOWX,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_R[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_R[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_G[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_G[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_G[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_G[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_G[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_G[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_B[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_B[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPCOLORCODE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPCOLORCODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_B[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_B[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_B[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_EN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPCOLOROUT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPCOLORCODE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPCOLORCODE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEWRNUM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEWRNUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEWRNUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEWRNUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_PALETTE_IN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_WINDOW_X,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R7_FRAME_COL[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_B[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_mode_sel[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_mode_sel[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWWE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDISPWE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmc_ck,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_mmc_cs,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R26_H_SCROLL[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR17INCREGNUM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R18_HORZ[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R27_H_SCROLL[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R27_H_SCROLL[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R18_HORZ[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R18_HORZ[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R18_HORZ[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R27_H_SCROLL[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_B,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_C,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_R[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_R[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_G[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_G[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_G[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_G[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_G[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_G[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_SPRITECOLOROUT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|XPOSITIONR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|BWINDOW_X,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|iKeyCol[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|iKeyCol[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|iKeyCol[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS0SPCOLLISIONINCIDENCEV,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|iKeyCol[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|iKeyCol[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|iKeyCol[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|iKeyCol[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_rst_ch_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_rst_ch_a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_rst_ch_b,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_rst_ch_c,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_rst_ch_e,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_rst_ch_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_rst_ch_a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_rst_ch_b,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_rst_ch_c,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_rst_ch_e,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS3S4SPCOLLISIONXV[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWCOLOR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWCOLOR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWCOLOR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWCOLOR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R8_COL0_ON,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREDRAWEND,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|LASTCC0LOCALPLANENUMV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|LASTCC0LOCALPLANENUMV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|LASTCC0LOCALPLANENUMV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STPOINTWAITRDVRAM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMREADINGR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMREADINGA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|KeyRow[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|KeyRow[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|KeyRow[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|KeyRow[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|iKeyCol[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|KeyWe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|logo_timeout[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|logo_timeout[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|MtxSeq.MtxSettle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSDATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSDATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSDATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSDATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSDATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSDATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSDATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSDATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGDATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R26_H_SCROLL[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R9_2PAGE_MODE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGDATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_Y_CNT[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_BL_CLKS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R13_BLINK_PERIOD[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R13_BLINK_PERIOD[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R13_BLINK_PERIOD[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R13_BLINK_PERIOD[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R13_BLINK_PERIOD[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R13_BLINK_PERIOD[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R13_BLINK_PERIOD[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R13_BLINK_PERIOD[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R25_SP2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R26_H_SCROLL[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R26_H_SCROLL[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGDATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R26_H_SCROLL[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R23_VSTART_LINE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_EN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R26_H_SCROLL[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R1_SP_ZOOM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DIX,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMRDDATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMRDDATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMRDDATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMRDDATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMRDDATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMRDDATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|RDXLOW[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMRDDATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|RDXLOW[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPCMDVRAMRDDATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|EQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STSRCHWAITRDVRAM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMRWR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STIDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R26_H_SCROLL[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R23_VSTART_LINE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R23_VSTART_LINE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STLINENEWPOS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STWAITWRVRAM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|MM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGDATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NX[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STLINECHKLOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STSRCHCHKLOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STWAITCPU,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGDATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGDATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGDATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STEXECEND,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGDATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|hybstartcnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|hybstartcnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|hybstartcnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGNUM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGNUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGNUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPCMDREGNUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|INITIALIZING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DIY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STCHKLOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STWAITRDVRAM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STRDCPU,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE.STWAITPRERDVRAM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR17REGNUM[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR17REGNUM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR17REGNUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR17REGNUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR17REGNUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR17REGNUM[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R18_VERT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R18_VERT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R18_VERT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R18_VERT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R9_PAL_MODE~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_PAL_MODE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_INTERLACE_MODE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT_START1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT_START1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT_START1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT_START1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT_START1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPARELOCALPLANENUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPARELOCALPLANENUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPARELOCALPLANENUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R23_VSTART_LINE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R23_VSTART_LINE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R23_VSTART_LINE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R23_VSTART_LINE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R23_VSTART_LINE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|FF_VSYNC_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|IVIDEOVS_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|FF_HSYNC_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_HSYNC_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_G[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_G[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_G[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_B[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_B[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_B[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_CNT_IN_FRAME[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|BWINDOW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VIDEOOUTX,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_V_BLANK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMRDDATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_recv_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_wave_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_wave_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_wave_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_wave_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_wave_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_wave_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_wave_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_wave_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|portF4_bit7~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|TR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMRDDATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_recv_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_data_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_low_speed_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_divider[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_divider[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_divider[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_divider[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_divider[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP_NUM[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|BD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMRDDATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_recv_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER|FF_H_BLANK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMRDDATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_recv_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP_NUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMRDDATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Vshi,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_recv_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP_NUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMRDDATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_recv_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|tr_pcm:U40|ff_counter_low[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP_NUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMRDDATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_recv_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ch_num[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ch_num[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_div_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_div_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_div_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_div_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_div_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_div_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|system_timer:U34|ff_div_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP_NUM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR15STATUSREGNUM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMRDDATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_data_seq[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_data_seq[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_data_seq[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_data_seq[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_data_seq[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megasd:U03|ff_recv_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_1|flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|megaram:U31_2|flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|jSltIorq_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|jSltMerq_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|iCpuM1_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|CLR_VSYNC_INT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|CLR_HSYNC_INT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDPVRAMACCESSADDR[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|ITXVRAMREADEN2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|ITXVRAMREADEN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Scro~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|jSltMem,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Ps2Cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|PpiPortC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,emsx_top:emsx|reset,emsx_top:emsx|eseps2:U06|Paus~reg0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,emsx_top:emsx|reset,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io|status[0],user_io:user_io|serial_out_rptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io|status[0],user_io:user_io|serial_out_rptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io|status[0],user_io:user_io|serial_out_rptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io|status[0],user_io:user_io|serial_out_rptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io|status[0],user_io:user_io|serial_out_rptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io|status[0],user_io:user_io|serial_out_rptr[5],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,user_io:user_io|status[0],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,emsx_top:emsx|T80a:U01|Reset_s,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,emsx_top:emsx|iCpuClk,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,SPI_SCK,Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul|lpm_mult:Mult0|mult_n4t:auto_generated|mac_mult1,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,PASS,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,PASS,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,72;35;72;0;0;72;72;0;72;72;61;0;0;0;26;61;0;26;0;0;0;0;0;0;0;0;0;72;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,0;37;0;72;72;0;0;72;0;0;11;72;72;72;46;11;72;46;72;72;72;72;72;72;72;72;72;0;72;72,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,LED,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_HS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_VS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_SS2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_SS4,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQML,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQMH,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_nWE,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_nCAS,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_nRAS,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_nCS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_BA[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_BA[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CKE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUDIO_L,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUDIO_R,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_TX,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_DO,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLOCK_27,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_SCK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CONF_DATA0,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_DI,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_SS3,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_RX,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
