

================================================================
== Vitis HLS Report for 'Filter2DKernel'
================================================================
* Date:           Thu Sep  7 16:46:16 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_filter_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.239 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   | min |   max   |   Type   |
    +---------+---------+----------+----------+-----+---------+----------+
    |      144|  2083213|  0.480 us|  6.943 ms|  136|  2083212|  dataflow|
    +---------+---------+----------+----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+-----------+----------+-----+---------+---------+
        |                          |                       |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min    |    max   | min |   max   |   Type  |
        +--------------------------+-----------------------+---------+---------+-----------+----------+-----+---------+---------+
        |Filter2D_U0               |Filter2D               |      135|  2073751|   0.450 us|  6.912 ms|  135|  2073751|     none|
        |Window2D_U0               |Window2D               |        6|  2083211|  19.998 ns|  6.943 ms|    6|  2083211|     none|
        |ReadFromMem_U0            |ReadFromMem            |      131|      131|   0.437 us|  0.437 us|  131|      131|     none|
        |Filter2DKernel_entry4_U0  |Filter2DKernel_entry4  |        0|        0|       0 ns|      0 ns|    0|        0|     none|
        |Filter2DKernel_entry3_U0  |Filter2DKernel_entry3  |        0|        0|       0 ns|      0 ns|    0|        0|     none|
        +--------------------------+-----------------------+---------+---------+-----------+----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |      216|     -|    1038|     644|    -|
|Instance         |       42|   365|   69370|  104811|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      258|   365|   70410|  105485|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       14|    14|      12|      38|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-----+-------+--------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +--------------------------+-----------------------+---------+-----+-------+--------+-----+
    |Filter2D_U0               |Filter2D               |        0|  364|  61195|  103787|    0|
    |Filter2DKernel_entry3_U0  |Filter2DKernel_entry3  |        0|    0|      3|      47|    0|
    |Filter2DKernel_entry4_U0  |Filter2DKernel_entry4  |        0|    0|      3|      92|    0|
    |ReadFromMem_U0            |ReadFromMem            |        0|    0|     50|     121|    0|
    |Window2D_U0               |Window2D               |       40|    1|   7877|     462|    0|
    |config_s_axi_U            |config_s_axi           |        2|    0|    242|     302|    0|
    +--------------------------+-----------------------+---------+-----+-------+--------+-----+
    |Total                     |                       |       42|  365|  69370|  104811|    0|
    +--------------------------+-----------------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+----+-----+------+------+---------+
    |       Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits | Size:D*B|
    +-----------------+---------+-----+----+-----+------+------+---------+
    |bias_c1_U        |        0|   99|   0|    -|     2|    16|       32|
    |bias_c_U         |        0|   99|   0|    -|     3|    16|       48|
    |coeff_stream_U   |        0|   99|   0|    -|     2|    32|       64|
    |height_c10_U     |        0|   99|   0|    -|     3|    16|       48|
    |height_c3_U      |        0|   99|   0|    -|     2|    16|       32|
    |height_c_U       |        0|   99|   0|    -|     2|    16|       32|
    |width_c2_U       |        0|   99|   0|    -|     2|    16|       32|
    |width_c9_U       |        0|   99|   0|    -|     3|    16|       48|
    |width_c_U        |        0|   99|   0|    -|     2|    16|       32|
    |window_stream_U  |      216|  147|   0|    -|     3|  3872|    11616|
    +-----------------+---------+-----+----+-----+------+------+---------+
    |Total            |      216| 1038|   0|    0|    24|  4032|    11984|
    +-----------------+---------+-----+----+-----+------+------+---------+

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Filter2DKernel_entry3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ReadFromMem_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ap_idle                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_Filter2DKernel_entry3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_ReadFromMem_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0|  12|           6|           6|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Filter2DKernel_entry3_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_ReadFromMem_U0_ap_ready            |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  18|          4|    2|          4|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Filter2DKernel_entry3_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_ReadFromMem_U0_ap_ready            |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  2|   0|    2|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_config_AWVALID   |   in|    1|       s_axi|                  config|         array|
|s_axi_config_AWREADY   |  out|    1|       s_axi|                  config|         array|
|s_axi_config_AWADDR    |   in|   10|       s_axi|                  config|         array|
|s_axi_config_WVALID    |   in|    1|       s_axi|                  config|         array|
|s_axi_config_WREADY    |  out|    1|       s_axi|                  config|         array|
|s_axi_config_WDATA     |   in|   32|       s_axi|                  config|         array|
|s_axi_config_WSTRB     |   in|    4|       s_axi|                  config|         array|
|s_axi_config_ARVALID   |   in|    1|       s_axi|                  config|         array|
|s_axi_config_ARREADY   |  out|    1|       s_axi|                  config|         array|
|s_axi_config_ARADDR    |   in|   10|       s_axi|                  config|         array|
|s_axi_config_RVALID    |  out|    1|       s_axi|                  config|         array|
|s_axi_config_RREADY    |   in|    1|       s_axi|                  config|         array|
|s_axi_config_RDATA     |  out|   32|       s_axi|                  config|         array|
|s_axi_config_RRESP     |  out|    2|       s_axi|                  config|         array|
|s_axi_config_BVALID    |  out|    1|       s_axi|                  config|         array|
|s_axi_config_BREADY    |   in|    1|       s_axi|                  config|         array|
|s_axi_config_BRESP     |  out|    2|       s_axi|                  config|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          Filter2DKernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          Filter2DKernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          Filter2DKernel|  return value|
|input_stream_V_TDATA   |   in|   32|        axis|          input_stream_V|       pointer|
|input_stream_V_TVALID  |   in|    1|        axis|          input_stream_V|       pointer|
|input_stream_V_TREADY  |  out|    1|        axis|          input_stream_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_last_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

