
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._336_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0921_/A2 (sky130_fd_sc_hd__a22o_1)
     2    0.00    0.05    0.27    6.81 v stage_4._0921_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0256_ (net)
                  0.05    0.00    6.81 v stage_4._0942_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.30    7.11 v stage_4._0942_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0275_ (net)
                  0.06    0.00    7.11 v stage_4._0971_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.33    7.44 v stage_4._0971_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0300_ (net)
                  0.08    0.00    7.44 v stage_4._1037_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.33    7.77 v stage_4._1037_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0358_ (net)
                  0.07    0.00    7.77 v stage_4._1038_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.36    8.13 v stage_4._1038_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0359_ (net)
                  0.09    0.00    8.13 v stage_4._1320_/A1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.28    8.41 v stage_4._1320_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[51] (net)
                  0.05    0.00    8.41 v stage_4.output_fifo._257_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.71 v stage_4.output_fifo._257_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._128_ (net)
                  0.05    0.00    8.71 v stage_4.output_fifo._258_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.80 v stage_4.output_fifo._258_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._053_ (net)
                  0.02    0.00    8.80 v stage_4.output_fifo._336_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.80   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.80   data arrival time
-----------------------------------------------------------------------------
                                  1.17   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._334_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1149_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.86 v stage_4._1149_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0456_ (net)
                  0.06    0.00    6.86 v stage_4._1150_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1150_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0457_ (net)
                  0.06    0.00    7.17 v stage_4._1151_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.52 v stage_4._1151_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0458_ (net)
                  0.08    0.00    7.52 v stage_4._1152_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.87 v stage_4._1152_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0459_ (net)
                  0.08    0.00    7.87 v stage_4._1300_/A2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.37    8.24 v stage_4._1300_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4._0591_ (net)
                  0.05    0.00    8.24 v stage_4._1301_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.16    8.40 v stage_4._1301_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[49] (net)
                  0.04    0.00    8.40 v stage_4.output_fifo._253_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.70 v stage_4.output_fifo._253_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._126_ (net)
                  0.05    0.00    8.70 v stage_4.output_fifo._254_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.79 v stage_4.output_fifo._254_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._051_ (net)
                  0.02    0.00    8.79 v stage_4.output_fifo._334_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.79   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._334_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.79   data arrival time
-----------------------------------------------------------------------------
                                  1.19   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._302_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0899_/A2 (sky130_fd_sc_hd__a22o_1)
     3    0.01    0.06    0.28    6.83 v stage_4._0899_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0236_ (net)
                  0.06    0.00    6.83 v stage_4._0922_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.08    0.33    7.16 v stage_4._0922_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0257_ (net)
                  0.08    0.00    7.16 v stage_4._0956_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.50 v stage_4._0956_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0287_ (net)
                  0.08    0.00    7.50 v stage_4._1021_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.83 v stage_4._1021_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0344_ (net)
                  0.08    0.00    7.83 v stage_4._1022_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.36    8.20 v stage_4._1022_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0345_ (net)
                  0.09    0.00    8.20 v stage_4._1024_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    8.40 v stage_4._1024_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[17] (net)
                  0.03    0.00    8.40 v stage_4.output_fifo._185_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.69 v stage_4.output_fifo._185_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._090_ (net)
                  0.05    0.00    8.69 v stage_4.output_fifo._186_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.78 v stage_4.output_fifo._186_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._019_ (net)
                  0.02    0.00    8.78 v stage_4.output_fifo._302_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.78   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.78   data arrival time
-----------------------------------------------------------------------------
                                  1.19   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._324_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1069_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.32    6.86 v stage_4._1069_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0386_ (net)
                  0.06    0.00    6.86 v stage_4._1070_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1070_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0387_ (net)
                  0.06    0.00    7.17 v stage_4._1071_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.52 v stage_4._1071_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0388_ (net)
                  0.08    0.00    7.53 v stage_4._1072_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    7.87 v stage_4._1072_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0389_ (net)
                  0.07    0.00    7.87 v stage_4._1207_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    8.17 v stage_4._1207_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0508_ (net)
                  0.06    0.00    8.17 v stage_4._1210_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.19    8.36 v stage_4._1210_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[39] (net)
                  0.04    0.00    8.36 v stage_4.output_fifo._232_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.66 v stage_4.output_fifo._232_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._115_ (net)
                  0.05    0.00    8.66 v stage_4.output_fifo._233_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.75 v stage_4.output_fifo._233_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._041_ (net)
                  0.02    0.00    8.75 v stage_4.output_fifo._324_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.75   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.75   data arrival time
-----------------------------------------------------------------------------
                                  1.22   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._304_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0921_/A2 (sky130_fd_sc_hd__a22o_1)
     2    0.00    0.05    0.27    6.81 v stage_4._0921_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0256_ (net)
                  0.05    0.00    6.81 v stage_4._0942_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.30    7.11 v stage_4._0942_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0275_ (net)
                  0.06    0.00    7.11 v stage_4._0971_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.33    7.44 v stage_4._0971_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0300_ (net)
                  0.08    0.00    7.44 v stage_4._1037_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.33    7.77 v stage_4._1037_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0358_ (net)
                  0.07    0.00    7.77 v stage_4._1038_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.36    8.13 v stage_4._1038_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0359_ (net)
                  0.09    0.00    8.13 v stage_4._1040_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.20    8.34 v stage_4._1040_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[19] (net)
                  0.04    0.00    8.34 v stage_4.output_fifo._190_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.63 v stage_4.output_fifo._190_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._093_ (net)
                  0.05    0.00    8.63 v stage_4.output_fifo._191_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.73 v stage_4.output_fifo._191_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._021_ (net)
                  0.02    0.00    8.73 v stage_4.output_fifo._304_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.73   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._328_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1102_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.86 v stage_4._1102_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0415_ (net)
                  0.06    0.00    6.86 v stage_4._1103_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.18 v stage_4._1103_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0416_ (net)
                  0.06    0.00    7.18 v stage_4._1104_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.52 v stage_4._1104_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0417_ (net)
                  0.08    0.00    7.52 v stage_4._1105_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.33    7.85 v stage_4._1105_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0418_ (net)
                  0.07    0.00    7.85 v stage_4._1244_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    8.15 v stage_4._1244_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0541_ (net)
                  0.06    0.00    8.15 v stage_4._1247_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.18    8.34 v stage_4._1247_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[43] (net)
                  0.03    0.00    8.34 v stage_4.output_fifo._240_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.63 v stage_4.output_fifo._240_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._119_ (net)
                  0.05    0.00    8.63 v stage_4.output_fifo._241_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.72 v stage_4.output_fifo._241_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._045_ (net)
                  0.02    0.00    8.72 v stage_4.output_fifo._328_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.72   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.72   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._330_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1117_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.85 v stage_4._1117_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0428_ (net)
                  0.06    0.00    6.85 v stage_4._1118_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1118_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0429_ (net)
                  0.06    0.00    7.17 v stage_4._1119_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.51 v stage_4._1119_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0430_ (net)
                  0.08    0.00    7.51 v stage_4._1120_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.86 v stage_4._1120_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0431_ (net)
                  0.08    0.00    7.86 v stage_4._1263_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.31    8.17 v stage_4._1263_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4._0558_ (net)
                  0.05    0.00    8.17 v stage_4._1267_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.16    8.34 v stage_4._1267_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[45] (net)
                  0.03    0.00    8.34 v stage_4.output_fifo._244_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.63 v stage_4.output_fifo._244_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._121_ (net)
                  0.05    0.00    8.63 v stage_4.output_fifo._245_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.72 v stage_4.output_fifo._245_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._047_ (net)
                  0.02    0.00    8.72 v stage_4.output_fifo._330_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.72   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.72   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._332_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1069_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.32    6.86 v stage_4._1069_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0386_ (net)
                  0.06    0.00    6.86 v stage_4._1070_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1070_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0387_ (net)
                  0.06    0.00    7.17 v stage_4._1071_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.52 v stage_4._1071_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0388_ (net)
                  0.08    0.00    7.53 v stage_4._1135_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.33    7.86 v stage_4._1135_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0444_ (net)
                  0.07    0.00    7.86 v stage_4._1281_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.32    8.17 v stage_4._1281_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4._0574_ (net)
                  0.05    0.00    8.17 v stage_4._1284_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.16    8.33 v stage_4._1284_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[47] (net)
                  0.03    0.00    8.33 v stage_4.output_fifo._248_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.62 v stage_4.output_fifo._248_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._123_ (net)
                  0.05    0.00    8.62 v stage_4.output_fifo._249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.72 v stage_4.output_fifo._249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._049_ (net)
                  0.02    0.00    8.72 v stage_4.output_fifo._332_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.72   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.72   data arrival time
-----------------------------------------------------------------------------
                                  1.26   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._322_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1149_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.86 v stage_4._1149_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0456_ (net)
                  0.06    0.00    6.86 v stage_4._1150_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1150_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0457_ (net)
                  0.06    0.00    7.17 v stage_4._1186_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.34    7.52 v stage_4._1186_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0489_ (net)
                  0.09    0.00    7.52 v stage_4._1187_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    7.83 v stage_4._1187_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0490_ (net)
                  0.05    0.00    7.83 v stage_4._1188_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    8.14 v stage_4._1188_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0491_ (net)
                  0.06    0.00    8.14 v stage_4._1192_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.18    8.33 v stage_4._1192_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[37] (net)
                  0.03    0.00    8.33 v stage_4.output_fifo._227_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    8.62 v stage_4.output_fifo._227_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._112_ (net)
                  0.06    0.00    8.62 v stage_4.output_fifo._228_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.71 v stage_4.output_fifo._228_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._039_ (net)
                  0.02    0.00    8.71 v stage_4.output_fifo._322_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.71   data arrival time
-----------------------------------------------------------------------------
                                  1.26   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._331_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1269_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.52    7.00 v stage_4._1269_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0563_ (net)
                  0.11    0.00    7.00 v stage_4._1270_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    7.32 v stage_4._1270_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0564_ (net)
                  0.05    0.00    7.32 v stage_4._1271_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    7.63 v stage_4._1271_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0565_ (net)
                  0.06    0.00    7.63 v stage_4._1272_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.29    7.92 v stage_4._1272_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4._0566_ (net)
                  0.05    0.00    7.92 v stage_4._1273_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    8.03 v stage_4._1273_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_4._0567_ (net)
                  0.04    0.00    8.03 v stage_4._1274_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.26    8.29 v stage_4._1274_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[46] (net)
                  0.05    0.00    8.29 v stage_4.output_fifo._246_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.59 v stage_4.output_fifo._246_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._122_ (net)
                  0.05    0.00    8.59 v stage_4.output_fifo._247_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.68 v stage_4.output_fifo._247_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._048_ (net)
                  0.02    0.00    8.68 v stage_4.output_fifo._331_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.68   data arrival time
-----------------------------------------------------------------------------
                                  1.29   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._326_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1086_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.86 v stage_4._1086_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0401_ (net)
                  0.06    0.00    6.86 v stage_4._1087_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1087_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0402_ (net)
                  0.06    0.00    7.17 v stage_4._1088_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    7.51 v stage_4._1088_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0403_ (net)
                  0.07    0.00    7.51 v stage_4._1089_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.86 v stage_4._1089_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0404_ (net)
                  0.08    0.00    7.86 v stage_4._1219_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.22    8.09 v stage_4._1219_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0518_ (net)
                  0.05    0.00    8.09 v stage_4._1230_/A1 (sky130_fd_sc_hd__a21bo_1)
     1    0.00    0.04    0.18    8.27 v stage_4._1230_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[41] (net)
                  0.04    0.00    8.27 v stage_4.output_fifo._236_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.56 v stage_4.output_fifo._236_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._117_ (net)
                  0.05    0.00    8.56 v stage_4.output_fifo._237_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.65 v stage_4.output_fifo._237_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._043_ (net)
                  0.02    0.00    8.65 v stage_4.output_fifo._326_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.65   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.65   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._314_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1117_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.85 v stage_4._1117_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0428_ (net)
                  0.06    0.00    6.85 v stage_4._1118_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1118_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0429_ (net)
                  0.06    0.00    7.17 v stage_4._1119_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.51 v stage_4._1119_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0430_ (net)
                  0.08    0.00    7.51 v stage_4._1120_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.86 v stage_4._1120_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0431_ (net)
                  0.08    0.00    7.86 v stage_4._1122_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    8.05 v stage_4._1122_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0433_ (net)
                  0.03    0.00    8.05 v stage_4._1123_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.16    8.21 v stage_4._1123_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[29] (net)
                  0.04    0.00    8.21 v stage_4.output_fifo._211_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.50 v stage_4.output_fifo._211_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._104_ (net)
                  0.05    0.00    8.50 v stage_4.output_fifo._212_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.60 v stage_4.output_fifo._212_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._031_ (net)
                  0.02    0.00    8.60 v stage_4.output_fifo._314_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.60   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.60   data arrival time
-----------------------------------------------------------------------------
                                  1.38   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._316_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1069_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.32    6.86 v stage_4._1069_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0386_ (net)
                  0.06    0.00    6.86 v stage_4._1070_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1070_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0387_ (net)
                  0.06    0.00    7.17 v stage_4._1071_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.52 v stage_4._1071_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0388_ (net)
                  0.08    0.00    7.53 v stage_4._1135_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.33    7.86 v stage_4._1135_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0444_ (net)
                  0.07    0.00    7.86 v stage_4._1137_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    8.05 v stage_4._1137_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0446_ (net)
                  0.03    0.00    8.05 v stage_4._1138_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.16    8.20 v stage_4._1138_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[31] (net)
                  0.04    0.00    8.20 v stage_4.output_fifo._215_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.50 v stage_4.output_fifo._215_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._106_ (net)
                  0.05    0.00    8.50 v stage_4.output_fifo._216_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.59 v stage_4.output_fifo._216_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._033_ (net)
                  0.02    0.00    8.59 v stage_4.output_fifo._316_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.59   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.59   data arrival time
-----------------------------------------------------------------------------
                                  1.38   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._318_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1149_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.86 v stage_4._1149_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0456_ (net)
                  0.06    0.00    6.86 v stage_4._1150_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1150_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0457_ (net)
                  0.06    0.00    7.17 v stage_4._1151_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.52 v stage_4._1151_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0458_ (net)
                  0.08    0.00    7.52 v stage_4._1152_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.87 v stage_4._1152_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0459_ (net)
                  0.08    0.00    7.87 v stage_4._1155_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.33    8.19 v stage_4._1155_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[33] (net)
                  0.06    0.00    8.19 v stage_4.output_fifo._219_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.49 v stage_4.output_fifo._219_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._108_ (net)
                  0.05    0.00    8.49 v stage_4.output_fifo._220_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.59 v stage_4.output_fifo._220_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._035_ (net)
                  0.02    0.00    8.59 v stage_4.output_fifo._318_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.59   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.59   data arrival time
-----------------------------------------------------------------------------
                                  1.39   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._310_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1086_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.86 v stage_4._1086_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0401_ (net)
                  0.06    0.00    6.86 v stage_4._1087_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1087_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0402_ (net)
                  0.06    0.00    7.17 v stage_4._1088_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    7.51 v stage_4._1088_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0403_ (net)
                  0.07    0.00    7.51 v stage_4._1089_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.86 v stage_4._1089_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0404_ (net)
                  0.08    0.00    7.86 v stage_4._1092_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.01    0.06    0.33    8.19 v stage_4._1092_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[25] (net)
                  0.06    0.00    8.19 v stage_4.output_fifo._202_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.49 v stage_4.output_fifo._202_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._099_ (net)
                  0.05    0.00    8.49 v stage_4.output_fifo._203_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.58 v stage_4.output_fifo._203_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._027_ (net)
                  0.02    0.00    8.58 v stage_4.output_fifo._310_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.58   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.58   data arrival time
-----------------------------------------------------------------------------
                                  1.39   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._312_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1102_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.86 v stage_4._1102_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0415_ (net)
                  0.06    0.00    6.86 v stage_4._1103_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.18 v stage_4._1103_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0416_ (net)
                  0.06    0.00    7.18 v stage_4._1104_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.52 v stage_4._1104_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0417_ (net)
                  0.08    0.00    7.52 v stage_4._1105_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.33    7.85 v stage_4._1105_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0418_ (net)
                  0.07    0.00    7.85 v stage_4._1107_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    8.04 v stage_4._1107_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0420_ (net)
                  0.03    0.00    8.04 v stage_4._1108_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.15    8.19 v stage_4._1108_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[27] (net)
                  0.04    0.00    8.19 v stage_4.output_fifo._206_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.48 v stage_4.output_fifo._206_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._101_ (net)
                  0.05    0.00    8.48 v stage_4.output_fifo._207_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.58 v stage_4.output_fifo._207_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._029_ (net)
                  0.02    0.00    8.58 v stage_4.output_fifo._312_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.58   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.58   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._320_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1102_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.31    6.86 v stage_4._1102_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0415_ (net)
                  0.06    0.00    6.86 v stage_4._1103_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.18 v stage_4._1103_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0416_ (net)
                  0.06    0.00    7.18 v stage_4._1104_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.52 v stage_4._1104_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0417_ (net)
                  0.08    0.00    7.52 v stage_4._1167_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.85 v stage_4._1167_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0472_ (net)
                  0.08    0.00    7.85 v stage_4._1170_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    8.18 v stage_4._1170_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[35] (net)
                  0.06    0.00    8.18 v stage_4.output_fifo._223_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.48 v stage_4.output_fifo._223_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._110_ (net)
                  0.05    0.00    8.48 v stage_4.output_fifo._224_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.57 v stage_4.output_fifo._224_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._037_ (net)
                  0.02    0.00    8.57 v stage_4.output_fifo._320_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.57   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.57   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._321_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1042_/S1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.29    6.77 v stage_4._1042_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0362_ (net)
                  0.11    0.00    6.77 v stage_4._1043_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    7.12 v stage_4._1043_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0363_ (net)
                  0.07    0.00    7.12 v stage_4._1044_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.48 v stage_4._1044_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0364_ (net)
                  0.08    0.00    7.48 v stage_4._1176_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.22    7.69 v stage_4._1176_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0480_ (net)
                  0.03    0.00    7.69 v stage_4._1179_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.08    0.40    8.09 v stage_4._1179_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0483_ (net)
                  0.08    0.00    8.09 v stage_4._1180_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    8.19 v stage_4._1180_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[36] (net)
                  0.02    0.00    8.19 v stage_4.output_fifo._225_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.48 v stage_4.output_fifo._225_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._111_ (net)
                  0.05    0.00    8.48 v stage_4.output_fifo._226_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.57 v stage_4.output_fifo._226_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._038_ (net)
                  0.02    0.00    8.57 v stage_4.output_fifo._321_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.57   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.57   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._356_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1774_/A (sky130_fd_sc_hd__or4_2)
     5    0.01    0.13    0.77    7.01 v stage_3._1774_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0082_ (net)
                  0.13    0.00    7.01 v stage_3._1799_/A (sky130_fd_sc_hd__or4_1)
     3    0.01    0.11    0.60    7.61 v stage_3._1799_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0103_ (net)
                  0.11    0.00    7.61 v stage_3._1806_/B (sky130_fd_sc_hd__or2_1)
     2    0.01    0.06    0.25    7.87 v stage_3._1806_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0109_ (net)
                  0.06    0.00    7.87 v stage_3._1809_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.15    8.02 ^ stage_3._1809_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0112_ (net)
                  0.11    0.00    8.02 ^ stage_3._1811_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.09    8.11 v stage_3._1811_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[56] (net)
                  0.06    0.00    8.11 v stage_4.input_fifo._273_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.41 v stage_4.input_fifo._273_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._136_ (net)
                  0.05    0.00    8.41 v stage_4.input_fifo._274_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.50 v stage_4.input_fifo._274_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._057_ (net)
                  0.02    0.00    8.50 v stage_4.input_fifo._356_/D (sky130_fd_sc_hd__dfxtp_2)
                                  8.50   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._356_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.50   data arrival time
-----------------------------------------------------------------------------
                                  1.47   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._335_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1231_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.10    0.50    6.98 v stage_4._1231_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0529_ (net)
                  0.10    0.00    6.98 v stage_4._1232_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    7.32 v stage_4._1232_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0530_ (net)
                  0.07    0.00    7.32 v stage_4._1308_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    7.52 v stage_4._1308_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0598_ (net)
                  0.03    0.00    7.52 v stage_4._1309_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.23    7.75 v stage_4._1309_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4._0599_ (net)
                  0.05    0.00    7.75 v stage_4._1310_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.13    7.88 v stage_4._1310_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0600_ (net)
                  0.04    0.00    7.88 v stage_4._1311_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.23    8.11 v stage_4._1311_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[50] (net)
                  0.05    0.00    8.11 v stage_4.output_fifo._255_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.40 v stage_4.output_fifo._255_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._127_ (net)
                  0.05    0.00    8.40 v stage_4.output_fifo._256_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.50 v stage_4.output_fifo._256_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._052_ (net)
                  0.02    0.00    8.50 v stage_4.output_fifo._335_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.50   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.50   data arrival time
-----------------------------------------------------------------------------
                                  1.48   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._294_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0899_/A2 (sky130_fd_sc_hd__a22o_1)
     3    0.01    0.06    0.28    6.83 v stage_4._0899_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0236_ (net)
                  0.06    0.00    6.83 v stage_4._0922_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.08    0.33    7.16 v stage_4._0922_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0257_ (net)
                  0.08    0.00    7.16 v stage_4._0956_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.50 v stage_4._0956_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0287_ (net)
                  0.08    0.00    7.50 v stage_4._0958_/A2 (sky130_fd_sc_hd__a21oi_2)
     3    0.01    0.19    0.23    7.73 ^ stage_4._0958_/Y (sky130_fd_sc_hd__a21oi_2)
                                         stage_4._0289_ (net)
                  0.19    0.00    7.73 ^ stage_4._0959_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    7.79 v stage_4._0959_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0290_ (net)
                  0.04    0.00    7.79 v stage_4._0960_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.27    8.06 v stage_4._0960_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[9] (net)
                  0.05    0.00    8.06 v stage_4.output_fifo._169_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.36 v stage_4.output_fifo._169_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._082_ (net)
                  0.05    0.00    8.36 v stage_4.output_fifo._170_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.45 v stage_4.output_fifo._170_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._011_ (net)
                  0.02    0.00    8.45 v stage_4.output_fifo._294_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.45   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.45   data arrival time
-----------------------------------------------------------------------------
                                  1.52   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._308_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1069_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.00    0.06    0.32    6.86 v stage_4._1069_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0386_ (net)
                  0.06    0.00    6.86 v stage_4._1070_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.32    7.17 v stage_4._1070_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0387_ (net)
                  0.06    0.00    7.17 v stage_4._1071_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.52 v stage_4._1071_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0388_ (net)
                  0.08    0.00    7.53 v stage_4._1072_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    7.87 v stage_4._1072_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0389_ (net)
                  0.07    0.00    7.87 v stage_4._1075_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    8.06 v stage_4._1075_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[23] (net)
                  0.03    0.00    8.06 v stage_4.output_fifo._198_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    8.36 v stage_4.output_fifo._198_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._097_ (net)
                  0.06    0.00    8.36 v stage_4.output_fifo._199_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.45 v stage_4.output_fifo._199_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._025_ (net)
                  0.02    0.00    8.45 v stage_4.output_fifo._308_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.45   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.45   data arrival time
-----------------------------------------------------------------------------
                                  1.53   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._329_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1042_/S1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.29    6.77 v stage_4._1042_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0362_ (net)
                  0.11    0.00    6.77 v stage_4._1043_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    7.12 v stage_4._1043_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0363_ (net)
                  0.07    0.00    7.12 v stage_4._1112_/A2 (sky130_fd_sc_hd__a21o_1)
     2    0.01    0.06    0.22    7.34 v stage_4._1112_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0424_ (net)
                  0.06    0.00    7.34 v stage_4._1254_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.06    0.32    7.65 v stage_4._1254_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4._0550_ (net)
                  0.06    0.00    7.65 v stage_4._1255_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    7.76 v stage_4._1255_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_4._0551_ (net)
                  0.04    0.00    7.76 v stage_4._1256_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.27    8.04 v stage_4._1256_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[44] (net)
                  0.06    0.00    8.04 v stage_4.output_fifo._242_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.33 v stage_4.output_fifo._242_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._120_ (net)
                  0.05    0.00    8.33 v stage_4.output_fifo._243_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.43 v stage_4.output_fifo._243_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._046_ (net)
                  0.02    0.00    8.43 v stage_4.output_fifo._329_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.43   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.43   data arrival time
-----------------------------------------------------------------------------
                                  1.55   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._296_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0921_/A2 (sky130_fd_sc_hd__a22o_1)
     2    0.00    0.05    0.27    6.81 v stage_4._0921_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0256_ (net)
                  0.05    0.00    6.81 v stage_4._0942_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.30    7.11 v stage_4._0942_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0275_ (net)
                  0.06    0.00    7.11 v stage_4._0971_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.33    7.44 v stage_4._0971_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0300_ (net)
                  0.08    0.00    7.44 v stage_4._0972_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.10    0.38    7.82 v stage_4._0972_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0301_ (net)
                  0.10    0.00    7.82 v stage_4._0975_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    8.03 v stage_4._0975_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[11] (net)
                  0.03    0.00    8.03 v stage_4.output_fifo._173_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.32 v stage_4.output_fifo._173_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._084_ (net)
                  0.05    0.00    8.32 v stage_4.output_fifo._174_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.41 v stage_4.output_fifo._174_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._013_ (net)
                  0.02    0.00    8.41 v stage_4.output_fifo._296_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.41   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                  1.56   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._300_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0921_/A2 (sky130_fd_sc_hd__a22o_1)
     2    0.00    0.05    0.27    6.81 v stage_4._0921_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0256_ (net)
                  0.05    0.00    6.81 v stage_4._0942_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.30    7.11 v stage_4._0942_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0275_ (net)
                  0.06    0.00    7.11 v stage_4._0943_/A1 (sky130_fd_sc_hd__mux2_2)
     4    0.02    0.08    0.33    7.44 v stage_4._0943_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4._0276_ (net)
                  0.08    0.00    7.44 v stage_4._1002_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.10    0.37    7.81 v stage_4._1002_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0327_ (net)
                  0.10    0.00    7.81 v stage_4._1004_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    8.01 v stage_4._1004_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[15] (net)
                  0.03    0.00    8.01 v stage_4.output_fifo._181_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.30 v stage_4.output_fifo._181_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._088_ (net)
                  0.05    0.00    8.30 v stage_4.output_fifo._182_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.39 v stage_4.output_fifo._182_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._017_ (net)
                  0.02    0.00    8.39 v stage_4.output_fifo._300_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.39   data arrival time
-----------------------------------------------------------------------------
                                  1.58   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._325_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.26 v stage_4._0947_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.52    6.78 v stage_4._0947_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0279_ (net)
                  0.11    0.00    6.78 v stage_4._0948_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.34    7.12 v stage_4._0948_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0280_ (net)
                  0.06    0.00    7.12 v stage_4._0949_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.06    0.23    7.35 v stage_4._0949_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0281_ (net)
                  0.06    0.00    7.35 v stage_4._0950_/B1 (sky130_fd_sc_hd__o21ai_2)
     3    0.01    0.17    0.09    7.44 ^ stage_4._0950_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_4._0282_ (net)
                  0.17    0.00    7.44 ^ stage_4._1217_/A1_N (sky130_fd_sc_hd__a2bb2o_1)
     1    0.00    0.05    0.31    7.75 v stage_4._1217_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_4._0517_ (net)
                  0.05    0.00    7.75 v stage_4._1218_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.01    0.06    0.25    8.00 v stage_4._1218_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[40] (net)
                  0.06    0.00    8.00 v stage_4.output_fifo._234_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.30 v stage_4.output_fifo._234_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._116_ (net)
                  0.05    0.00    8.30 v stage_4.output_fifo._235_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.39 v stage_4.output_fifo._235_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._042_ (net)
                  0.02    0.00    8.39 v stage_4.output_fifo._325_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.39   data arrival time
-----------------------------------------------------------------------------
                                  1.58   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._354_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1774_/A (sky130_fd_sc_hd__or4_2)
     5    0.01    0.13    0.77    7.01 v stage_3._1774_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0082_ (net)
                  0.13    0.00    7.01 v stage_3._1787_/A (sky130_fd_sc_hd__or2_1)
     3    0.01    0.07    0.29    7.30 v stage_3._1787_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0093_ (net)
                  0.07    0.00    7.30 v stage_3._1793_/B (sky130_fd_sc_hd__or2_1)
     2    0.01    0.06    0.23    7.53 v stage_3._1793_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0098_ (net)
                  0.06    0.00    7.53 v stage_3._1796_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.23    7.76 v stage_3._1796_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0101_ (net)
                  0.04    0.00    7.76 v stage_3._1798_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.97 v stage_3._1798_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[54] (net)
                  0.04    0.00    7.97 v stage_4.input_fifo._269_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.27 v stage_4.input_fifo._269_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._134_ (net)
                  0.05    0.00    8.27 v stage_4.input_fifo._270_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.36 v stage_4.input_fifo._270_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._055_ (net)
                  0.02    0.00    8.36 v stage_4.input_fifo._354_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.36   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._354_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.36   data arrival time
-----------------------------------------------------------------------------
                                  1.61   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._306_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._1050_/A2 (sky130_fd_sc_hd__a22o_1)
     2    0.00    0.05    0.26    6.81 v stage_4._1050_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0369_ (net)
                  0.05    0.00    6.81 v stage_4._1052_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.31    7.12 v stage_4._1052_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0371_ (net)
                  0.06    0.00    7.12 v stage_4._1053_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.34    7.46 v stage_4._1053_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0372_ (net)
                  0.08    0.00    7.46 v stage_4._1054_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.33    7.78 v stage_4._1054_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0373_ (net)
                  0.06    0.00    7.78 v stage_4._1059_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    7.97 v stage_4._1059_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[21] (net)
                  0.03    0.00    7.97 v stage_4.output_fifo._194_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.26 v stage_4.output_fifo._194_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._095_ (net)
                  0.05    0.00    8.26 v stage_4.output_fifo._195_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.35 v stage_4.output_fifo._195_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._023_ (net)
                  0.02    0.00    8.35 v stage_4.output_fifo._306_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.35   data arrival time
-----------------------------------------------------------------------------
                                  1.62   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._292_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0921_/A2 (sky130_fd_sc_hd__a22o_1)
     2    0.00    0.05    0.27    6.81 v stage_4._0921_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0256_ (net)
                  0.05    0.00    6.81 v stage_4._0942_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.30    7.11 v stage_4._0942_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0275_ (net)
                  0.06    0.00    7.11 v stage_4._0943_/A1 (sky130_fd_sc_hd__mux2_2)
     4    0.02    0.08    0.33    7.44 v stage_4._0943_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4._0276_ (net)
                  0.08    0.00    7.44 v stage_4._0944_/C (sky130_fd_sc_hd__and3_1)
     1    0.01    0.06    0.23    7.67 v stage_4._0944_/X (sky130_fd_sc_hd__and3_1)
                                         stage_4._0277_ (net)
                  0.06    0.00    7.67 v stage_4._0945_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.27    7.94 v stage_4._0945_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[7] (net)
                  0.05    0.00    7.94 v stage_4.output_fifo._164_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.24 v stage_4.output_fifo._164_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._079_ (net)
                  0.05    0.00    8.24 v stage_4.output_fifo._165_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.33 v stage_4.output_fifo._165_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._009_ (net)
                  0.02    0.00    8.33 v stage_4.output_fifo._292_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.33   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.33   data arrival time
-----------------------------------------------------------------------------
                                  1.65   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._313_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.26 v stage_4._0908_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.52    6.78 v stage_4._0908_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0244_ (net)
                  0.11    0.00    6.78 v stage_4._0909_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.07    0.35    7.14 v stage_4._0909_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0245_ (net)
                  0.07    0.00    7.14 v stage_4._0978_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.06    0.24    7.37 v stage_4._0978_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0306_ (net)
                  0.06    0.00    7.37 v stage_4._0979_/B1 (sky130_fd_sc_hd__o21ai_2)
     3    0.01    0.19    0.10    7.47 ^ stage_4._0979_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_4._0307_ (net)
                  0.19    0.00    7.47 ^ stage_4._1114_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.21    7.68 v stage_4._1114_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0426_ (net)
                  0.03    0.00    7.68 v stage_4._1115_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.06    0.24    7.92 v stage_4._1115_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[28] (net)
                  0.06    0.00    7.92 v stage_4.output_fifo._208_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.22 v stage_4.output_fifo._208_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._102_ (net)
                  0.05    0.00    8.22 v stage_4.output_fifo._209_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.31 v stage_4.output_fifo._209_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._030_ (net)
                  0.02    0.00    8.31 v stage_4.output_fifo._313_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.31   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.31   data arrival time
-----------------------------------------------------------------------------
                                  1.66   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._333_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1250_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.09    0.49    6.98 v stage_4._1250_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0546_ (net)
                  0.09    0.00    6.98 v stage_4._1286_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    7.29 v stage_4._1286_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0578_ (net)
                  0.06    0.00    7.29 v stage_4._1288_/A1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.19    7.48 v stage_4._1288_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_4._0580_ (net)
                  0.04    0.00    7.48 v stage_4._1290_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.27    7.76 v stage_4._1290_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4._0582_ (net)
                  0.05    0.00    7.76 v stage_4._1291_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.16    7.91 v stage_4._1291_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[48] (net)
                  0.03    0.00    7.91 v stage_4.output_fifo._250_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    8.21 v stage_4.output_fifo._250_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._124_ (net)
                  0.06    0.00    8.21 v stage_4.output_fifo._251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.30 v stage_4.output_fifo._251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._050_ (net)
                  0.02    0.00    8.30 v stage_4.output_fifo._333_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.30   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.30   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._309_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.26 v stage_4._0947_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.52    6.78 v stage_4._0947_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0279_ (net)
                  0.11    0.00    6.78 v stage_4._0948_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.34    7.12 v stage_4._0948_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0280_ (net)
                  0.06    0.00    7.12 v stage_4._0949_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.06    0.23    7.35 v stage_4._0949_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0281_ (net)
                  0.06    0.00    7.35 v stage_4._0950_/B1 (sky130_fd_sc_hd__o21ai_2)
     3    0.01    0.17    0.09    7.44 ^ stage_4._0950_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_4._0282_ (net)
                  0.17    0.00    7.44 ^ stage_4._1083_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.21    7.65 v stage_4._1083_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0399_ (net)
                  0.03    0.00    7.65 v stage_4._1084_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.06    0.24    7.89 v stage_4._1084_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[24] (net)
                  0.06    0.00    7.89 v stage_4.output_fifo._200_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.19 v stage_4.output_fifo._200_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._098_ (net)
                  0.05    0.00    8.19 v stage_4.output_fifo._201_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.29 v stage_4.output_fifo._201_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._026_ (net)
                  0.02    0.00    8.29 v stage_4.output_fifo._309_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.29   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.29   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._327_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1231_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.10    0.50    6.98 v stage_4._1231_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0529_ (net)
                  0.10    0.00    6.98 v stage_4._1232_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    7.32 v stage_4._1232_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0530_ (net)
                  0.07    0.00    7.32 v stage_4._1233_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.07    7.40 ^ stage_4._1233_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0531_ (net)
                  0.05    0.00    7.40 ^ stage_4._1234_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.14    7.54 ^ stage_4._1234_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0532_ (net)
                  0.04    0.00    7.54 ^ stage_4._1235_/B1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.07    0.05    7.59 v stage_4._1235_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_4._0533_ (net)
                  0.07    0.00    7.59 v stage_4._1237_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.29    7.88 v stage_4._1237_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[42] (net)
                  0.05    0.00    7.88 v stage_4.output_fifo._238_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.18 v stage_4.output_fifo._238_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._118_ (net)
                  0.05    0.00    8.18 v stage_4.output_fifo._239_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.27 v stage_4.output_fifo._239_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._044_ (net)
                  0.02    0.00    8.27 v stage_4.output_fifo._327_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.27   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._355_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1774_/A (sky130_fd_sc_hd__or4_2)
     5    0.01    0.13    0.77    7.01 v stage_3._1774_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0082_ (net)
                  0.13    0.00    7.01 v stage_3._1799_/A (sky130_fd_sc_hd__or4_1)
     3    0.01    0.11    0.60    7.61 v stage_3._1799_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0103_ (net)
                  0.11    0.00    7.61 v stage_3._1803_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.17    7.78 ^ stage_3._1803_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0107_ (net)
                  0.11    0.00    7.78 ^ stage_3._1805_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.09    7.88 v stage_3._1805_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[55] (net)
                  0.06    0.00    7.88 v stage_4.input_fifo._271_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.18 v stage_4.input_fifo._271_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._135_ (net)
                  0.05    0.00    8.18 v stage_4.input_fifo._272_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.27 v stage_4.input_fifo._272_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._056_ (net)
                  0.02    0.00    8.27 v stage_4.input_fifo._355_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.27   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._355_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                  1.71   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._301_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.50 ^ stage_4._0829_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    5.73 ^ stage_4._0829_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0169_ (net)
                  0.12    0.00    5.73 ^ stage_4._0830_/S (sky130_fd_sc_hd__mux2_2)
     3    0.02    0.08    0.41    6.14 v stage_4._0830_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4._0170_ (net)
                  0.08    0.00    6.14 v stage_4._0831_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.35 v stage_4._0831_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0171_ (net)
                  0.08    0.00    6.35 v stage_4._0832_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.56 v stage_4._0832_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0172_ (net)
                  0.09    0.00    6.56 v stage_4._1000_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.77 v stage_4._1000_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0325_ (net)
                  0.08    0.00    6.77 v stage_4._1010_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    7.12 v stage_4._1010_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0334_ (net)
                  0.07    0.00    7.12 v stage_4._1011_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.47 v stage_4._1011_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0335_ (net)
                  0.08    0.00    7.47 v stage_4._1012_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.08    7.55 ^ stage_4._1012_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0336_ (net)
                  0.04    0.00    7.55 ^ stage_4._1013_/B1 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.09    0.10    7.64 v stage_4._1013_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_4._0337_ (net)
                  0.09    0.00    7.64 v stage_4._1015_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    7.84 v stage_4._1015_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[16] (net)
                  0.03    0.00    7.84 v stage_4.output_fifo._183_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    8.13 v stage_4.output_fifo._183_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._089_ (net)
                  0.05    0.00    8.13 v stage_4.output_fifo._184_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.22 v stage_4.output_fifo._184_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._018_ (net)
                  0.02    0.00    8.22 v stage_4.output_fifo._301_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                  1.75   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._303_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._1025_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.51    6.55 v stage_4._1025_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0347_ (net)
                  0.10    0.00    6.55 v stage_4._1026_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    6.90 v stage_4._1026_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0348_ (net)
                  0.07    0.00    6.90 v stage_4._1027_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.36    7.26 v stage_4._1027_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0349_ (net)
                  0.09    0.00    7.26 v stage_4._1028_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    7.31 ^ stage_4._1028_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_4._0350_ (net)
                  0.03    0.00    7.31 ^ stage_4._1029_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.11    0.18    7.49 ^ stage_4._1029_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0351_ (net)
                  0.11    0.00    7.49 ^ stage_4._1030_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    7.54 v stage_4._1030_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0352_ (net)
                  0.04    0.00    7.54 v stage_4._1031_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.27    7.81 v stage_4._1031_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[18] (net)
                  0.05    0.00    7.81 v stage_4.output_fifo._187_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.11 v stage_4.output_fifo._187_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._091_ (net)
                  0.05    0.00    8.11 v stage_4.output_fifo._188_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.20 v stage_4.output_fifo._188_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._020_ (net)
                  0.02    0.00    8.20 v stage_4.output_fifo._303_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.20   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                  1.77   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._317_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.50 ^ stage_4._0829_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    5.73 ^ stage_4._0829_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0169_ (net)
                  0.12    0.00    5.73 ^ stage_4._0830_/S (sky130_fd_sc_hd__mux2_2)
     3    0.02    0.08    0.41    6.14 v stage_4._0830_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4._0170_ (net)
                  0.08    0.00    6.14 v stage_4._0831_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.35 v stage_4._0831_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0171_ (net)
                  0.08    0.00    6.35 v stage_4._0832_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.56 v stage_4._0832_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0172_ (net)
                  0.09    0.00    6.56 v stage_4._1000_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.77 v stage_4._1000_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0325_ (net)
                  0.08    0.00    6.77 v stage_4._1010_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    7.12 v stage_4._1010_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0334_ (net)
                  0.07    0.00    7.12 v stage_4._1011_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.47 v stage_4._1011_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0335_ (net)
                  0.08    0.00    7.47 v stage_4._1147_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.34    7.81 v stage_4._1147_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[32] (net)
                  0.05    0.00    7.81 v stage_4.output_fifo._217_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    8.11 v stage_4.output_fifo._217_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._107_ (net)
                  0.06    0.00    8.11 v stage_4.output_fifo._218_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.20 v stage_4.output_fifo._218_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._034_ (net)
                  0.02    0.00    8.20 v stage_4.output_fifo._317_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.20   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                  1.77   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._305_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1042_/S1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.29    6.77 v stage_4._1042_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0362_ (net)
                  0.11    0.00    6.77 v stage_4._1043_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    7.12 v stage_4._1043_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0363_ (net)
                  0.07    0.00    7.12 v stage_4._1044_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.35    7.48 v stage_4._1044_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0364_ (net)
                  0.08    0.00    7.48 v stage_4._1048_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.32    7.80 v stage_4._1048_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[20] (net)
                  0.05    0.00    7.80 v stage_4.output_fifo._192_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.10 v stage_4.output_fifo._192_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._094_ (net)
                  0.05    0.00    8.10 v stage_4.output_fifo._193_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.19 v stage_4.output_fifo._193_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._022_ (net)
                  0.02    0.00    8.19 v stage_4.output_fifo._305_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.19   data arrival time
-----------------------------------------------------------------------------
                                  1.79   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._297_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.26 v stage_4._0908_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.52    6.78 v stage_4._0908_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0244_ (net)
                  0.11    0.00    6.78 v stage_4._0909_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.07    0.35    7.14 v stage_4._0909_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0245_ (net)
                  0.07    0.00    7.14 v stage_4._0978_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.06    0.24    7.37 v stage_4._0978_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0306_ (net)
                  0.06    0.00    7.37 v stage_4._0979_/B1 (sky130_fd_sc_hd__o21ai_2)
     3    0.01    0.19    0.10    7.47 ^ stage_4._0979_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_4._0307_ (net)
                  0.19    0.00    7.47 ^ stage_4._0980_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.06    7.53 v stage_4._0980_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0308_ (net)
                  0.05    0.00    7.53 v stage_4._0981_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.26    7.80 v stage_4._0981_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[12] (net)
                  0.05    0.00    7.80 v stage_4.output_fifo._175_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.10 v stage_4.output_fifo._175_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._085_ (net)
                  0.05    0.00    8.10 v stage_4.output_fifo._176_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.19 v stage_4.output_fifo._176_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._014_ (net)
                  0.02    0.00    8.19 v stage_4.output_fifo._297_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.19   data arrival time
-----------------------------------------------------------------------------
                                  1.79   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._298_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0899_/A2 (sky130_fd_sc_hd__a22o_1)
     3    0.01    0.06    0.28    6.83 v stage_4._0899_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0236_ (net)
                  0.06    0.00    6.83 v stage_4._0922_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.08    0.33    7.16 v stage_4._0922_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0257_ (net)
                  0.08    0.00    7.16 v stage_4._0986_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.23    7.39 v stage_4._0986_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0313_ (net)
                  0.04    0.00    7.39 v stage_4._0987_/B1 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.07    0.20    7.59 v stage_4._0987_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0314_ (net)
                  0.07    0.00    7.59 v stage_4._0990_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    7.78 v stage_4._0990_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[13] (net)
                  0.03    0.00    7.78 v stage_4.output_fifo._177_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    8.07 v stage_4.output_fifo._177_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._086_ (net)
                  0.06    0.00    8.07 v stage_4.output_fifo._178_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.16 v stage_4.output_fifo._178_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._015_ (net)
                  0.02    0.00    8.16 v stage_4.output_fifo._298_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.16   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                  1.81   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._315_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1060_/S1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.29    6.77 v stage_4._1060_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0378_ (net)
                  0.11    0.00    6.77 v stage_4._1061_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    7.12 v stage_4._1061_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0379_ (net)
                  0.07    0.00    7.12 v stage_4._1128_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.08    0.33    7.45 v stage_4._1128_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0438_ (net)
                  0.08    0.00    7.45 v stage_4._1130_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    7.77 v stage_4._1130_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[30] (net)
                  0.06    0.00    7.77 v stage_4.output_fifo._213_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.07 v stage_4.output_fifo._213_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._105_ (net)
                  0.05    0.00    8.07 v stage_4.output_fifo._214_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.16 v stage_4.output_fifo._214_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._032_ (net)
                  0.02    0.00    8.16 v stage_4.output_fifo._315_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.16   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                  1.81   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._307_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1060_/S1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.29    6.77 v stage_4._1060_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0378_ (net)
                  0.11    0.00    6.77 v stage_4._1061_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    7.12 v stage_4._1061_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0379_ (net)
                  0.07    0.00    7.12 v stage_4._1063_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.15    0.17    7.29 ^ stage_4._1063_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_4._0381_ (net)
                  0.15    0.00    7.29 ^ stage_4._1064_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    7.44 ^ stage_4._1064_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0382_ (net)
                  0.05    0.00    7.44 ^ stage_4._1065_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.04    7.48 v stage_4._1065_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0383_ (net)
                  0.04    0.00    7.48 v stage_4._1066_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.07    0.29    7.77 v stage_4._1066_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[22] (net)
                  0.07    0.00    7.77 v stage_4.output_fifo._196_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.07 v stage_4.output_fifo._196_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._096_ (net)
                  0.05    0.00    8.07 v stage_4.output_fifo._197_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.16 v stage_4.output_fifo._197_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._024_ (net)
                  0.02    0.00    8.16 v stage_4.output_fifo._307_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.16   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                  1.81   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._293_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.26 v stage_4._0947_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.52    6.78 v stage_4._0947_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0279_ (net)
                  0.11    0.00    6.78 v stage_4._0948_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.34    7.12 v stage_4._0948_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0280_ (net)
                  0.06    0.00    7.12 v stage_4._0949_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.06    0.23    7.35 v stage_4._0949_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0281_ (net)
                  0.06    0.00    7.35 v stage_4._0950_/B1 (sky130_fd_sc_hd__o21ai_2)
     3    0.01    0.17    0.09    7.44 ^ stage_4._0950_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_4._0282_ (net)
                  0.17    0.00    7.44 ^ stage_4._0951_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    7.50 v stage_4._0951_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0283_ (net)
                  0.04    0.00    7.50 v stage_4._0952_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.26    7.76 v stage_4._0952_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[8] (net)
                  0.05    0.00    7.76 v stage_4.output_fifo._166_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.06 v stage_4.output_fifo._166_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._080_ (net)
                  0.05    0.00    8.06 v stage_4.output_fifo._167_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.16 v stage_4.output_fifo._167_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._010_ (net)
                  0.02    0.00    8.16 v stage_4.output_fifo._293_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.16   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                  1.82   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._353_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1774_/A (sky130_fd_sc_hd__or4_2)
     5    0.01    0.13    0.77    7.01 v stage_3._1774_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0082_ (net)
                  0.13    0.00    7.01 v stage_3._1787_/A (sky130_fd_sc_hd__or2_1)
     3    0.01    0.07    0.29    7.30 v stage_3._1787_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0093_ (net)
                  0.07    0.00    7.30 v stage_3._1790_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.23    7.52 v stage_3._1790_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0096_ (net)
                  0.04    0.00    7.52 v stage_3._1792_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.73 v stage_3._1792_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[53] (net)
                  0.04    0.00    7.73 v stage_4.input_fifo._267_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.03 v stage_4.input_fifo._267_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._133_ (net)
                  0.05    0.00    8.03 v stage_4.input_fifo._268_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.12 v stage_4.input_fifo._268_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._054_ (net)
                  0.02    0.00    8.12 v stage_4.input_fifo._353_/D (sky130_fd_sc_hd__dfxtp_2)
                                  8.12   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._353_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.12   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._319_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.26 v stage_4._0884_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    6.61 v stage_4._0884_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0222_ (net)
                  0.06    0.00    6.61 v stage_4._0886_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.17    0.18    6.79 ^ stage_4._0886_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_4._0224_ (net)
                  0.17    0.00    6.79 ^ stage_4._0887_/B (sky130_fd_sc_hd__or2_1)
     2    0.00    0.06    0.14    6.93 ^ stage_4._0887_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0225_ (net)
                  0.06    0.00    6.93 ^ stage_4._0888_/B (sky130_fd_sc_hd__or2_1)
     3    0.01    0.11    0.15    7.09 ^ stage_4._0888_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0226_ (net)
                  0.11    0.00    7.09 ^ stage_4._1160_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    7.15 v stage_4._1160_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0466_ (net)
                  0.04    0.00    7.15 v stage_4._1161_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.26    7.41 v stage_4._1161_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4._0467_ (net)
                  0.05    0.00    7.41 v stage_4._1162_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.29    7.70 v stage_4._1162_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[34] (net)
                  0.06    0.00    7.70 v stage_4.output_fifo._221_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    8.00 v stage_4.output_fifo._221_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._109_ (net)
                  0.05    0.00    8.00 v stage_4.output_fifo._222_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.09 v stage_4.output_fifo._222_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._036_ (net)
                  0.02    0.00    8.09 v stage_4.output_fifo._319_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.09   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.09   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._290_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0899_/A2 (sky130_fd_sc_hd__a22o_1)
     3    0.01    0.06    0.28    6.83 v stage_4._0899_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0236_ (net)
                  0.06    0.00    6.83 v stage_4._0922_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.08    0.33    7.16 v stage_4._0922_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0257_ (net)
                  0.08    0.00    7.16 v stage_4._0926_/A2 (sky130_fd_sc_hd__o211a_1)
     3    0.01    0.08    0.28    7.43 v stage_4._0926_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0261_ (net)
                  0.08    0.00    7.43 v stage_4._0931_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    7.63 v stage_4._0931_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[5] (net)
                  0.03    0.00    7.63 v stage_4.output_fifo._160_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    7.93 v stage_4.output_fifo._160_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._077_ (net)
                  0.06    0.00    7.93 v stage_4.output_fifo._161_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    8.02 v stage_4.output_fifo._161_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._007_ (net)
                  0.02    0.00    8.02 v stage_4.output_fifo._290_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.02   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -8.02   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._289_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.26 v stage_4._0908_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.52    6.78 v stage_4._0908_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0244_ (net)
                  0.11    0.00    6.78 v stage_4._0909_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.07    0.35    7.14 v stage_4._0909_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0245_ (net)
                  0.07    0.00    7.14 v stage_4._0910_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.11    0.13    7.27 ^ stage_4._0910_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0246_ (net)
                  0.11    0.00    7.27 ^ stage_4._0911_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.05    7.32 v stage_4._0911_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0247_ (net)
                  0.04    0.00    7.32 v stage_4._0912_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.27    7.59 v stage_4._0912_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[4] (net)
                  0.05    0.00    7.59 v stage_4.output_fifo._158_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.89 v stage_4.output_fifo._158_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._076_ (net)
                  0.05    0.00    7.89 v stage_4.output_fifo._159_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.98 v stage_4.output_fifo._159_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._006_ (net)
                  0.02    0.00    7.98 v stage_4.output_fifo._289_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.98   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.98   data arrival time
-----------------------------------------------------------------------------
                                  2.00   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._323_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1194_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.50    6.98 v stage_4._1194_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0496_ (net)
                  0.10    0.00    6.98 v stage_4._1195_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.09    7.07 ^ stage_4._1195_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0497_ (net)
                  0.05    0.00    7.07 ^ stage_4._1196_/B1 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.07    0.07    7.14 v stage_4._1196_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_4._0498_ (net)
                  0.07    0.00    7.14 v stage_4._1197_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.07    7.22 ^ stage_4._1197_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0499_ (net)
                  0.05    0.00    7.22 ^ stage_4._1198_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.14    7.36 ^ stage_4._1198_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0500_ (net)
                  0.04    0.00    7.36 ^ stage_4._1199_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.04    0.09    7.45 ^ stage_4._1199_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4._0501_ (net)
                  0.04    0.00    7.45 ^ stage_4._1201_/B1 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.10    0.10    7.55 v stage_4._1201_/Y (sky130_fd_sc_hd__o211ai_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[38] (net)
                  0.10    0.00    7.55 v stage_4.output_fifo._229_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    7.87 v stage_4.output_fifo._229_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._113_ (net)
                  0.05    0.00    7.87 v stage_4.output_fifo._230_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.96 v stage_4.output_fifo._230_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._040_ (net)
                  0.02    0.00    7.96 v stage_4.output_fifo._323_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.96   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.96   data arrival time
-----------------------------------------------------------------------------
                                  2.01   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._299_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0991_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.09    0.49    6.53 v stage_4._0991_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0317_ (net)
                  0.09    0.00    6.53 v stage_4._0992_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.33    6.87 v stage_4._0992_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0318_ (net)
                  0.06    0.00    6.87 v stage_4._0993_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.06    0.23    7.09 v stage_4._0993_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0319_ (net)
                  0.06    0.00    7.09 v stage_4._0994_/B1 (sky130_fd_sc_hd__o21ai_2)
     3    0.02    0.21    0.11    7.20 ^ stage_4._0994_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_4._0320_ (net)
                  0.21    0.00    7.20 ^ stage_4._0995_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    7.27 v stage_4._0995_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0321_ (net)
                  0.05    0.00    7.27 v stage_4._0996_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.28    7.55 v stage_4._0996_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[14] (net)
                  0.06    0.00    7.55 v stage_4.output_fifo._179_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.84 v stage_4.output_fifo._179_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._087_ (net)
                  0.05    0.00    7.84 v stage_4.output_fifo._180_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.93 v stage_4.output_fifo._180_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._016_ (net)
                  0.02    0.00    7.93 v stage_4.output_fifo._299_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.93   data arrival time
-----------------------------------------------------------------------------
                                  2.04   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._350_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1747_/A (sky130_fd_sc_hd__or2_1)
     4    0.01    0.08    0.31    6.55 v stage_3._1747_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0059_ (net)
                  0.08    0.00    6.55 v stage_3._1761_/B (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.40    6.95 v stage_3._1761_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0071_ (net)
                  0.09    0.00    6.95 v stage_3._1767_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.24    7.19 v stage_3._1767_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0076_ (net)
                  0.05    0.00    7.19 v stage_3._1771_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.07    0.16    7.35 v stage_3._1771_/X (sky130_fd_sc_hd__xor2_1)
                                         stage_3._0080_ (net)
                  0.07    0.00    7.35 v stage_3._1772_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.19    7.54 v stage_3._1772_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_3.read_output_3[50] (net)
                  0.03    0.00    7.54 v stage_4.input_fifo._261_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    7.83 v stage_4.input_fifo._261_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._130_ (net)
                  0.05    0.00    7.83 v stage_4.input_fifo._262_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.92 v stage_4.input_fifo._262_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._051_ (net)
                  0.02    0.00    7.92 v stage_4.input_fifo._350_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._350_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.92   data arrival time
-----------------------------------------------------------------------------
                                  2.05   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._352_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1774_/A (sky130_fd_sc_hd__or4_2)
     5    0.01    0.13    0.77    7.01 v stage_3._1774_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0082_ (net)
                  0.13    0.00    7.01 v stage_3._1780_/B (sky130_fd_sc_hd__or2_1)
     2    0.00    0.06    0.26    7.27 v stage_3._1780_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0087_ (net)
                  0.06    0.00    7.27 v stage_3._1783_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.15    7.42 ^ stage_3._1783_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0090_ (net)
                  0.11    0.00    7.42 ^ stage_3._1785_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.01    0.07    0.10    7.52 v stage_3._1785_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[52] (net)
                  0.07    0.00    7.52 v stage_4.input_fifo._265_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.83 v stage_4.input_fifo._265_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._132_ (net)
                  0.05    0.00    7.83 v stage_4.input_fifo._266_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.92 v stage_4.input_fifo._266_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._053_ (net)
                  0.02    0.00    7.92 v stage_4.input_fifo._352_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._352_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.92   data arrival time
-----------------------------------------------------------------------------
                                  2.06   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._311_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.27 v stage_4._1041_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.22    6.48 v stage_4._1041_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0361_ (net)
                  0.08    0.00    6.48 v stage_4._1060_/S1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.29    6.77 v stage_4._1060_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0378_ (net)
                  0.11    0.00    6.77 v stage_4._1097_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.24    7.01 v stage_4._1097_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0411_ (net)
                  0.04    0.00    7.01 v stage_4._1098_/B1 (sky130_fd_sc_hd__a21oi_1)
     2    0.01    0.21    0.20    7.21 ^ stage_4._1098_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_4._0412_ (net)
                  0.21    0.00    7.21 ^ stage_4._1099_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    7.27 v stage_4._1099_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0413_ (net)
                  0.05    0.00    7.27 v stage_4._1100_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.24    7.51 v stage_4._1100_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[26] (net)
                  0.05    0.00    7.51 v stage_4.output_fifo._204_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.81 v stage_4.output_fifo._204_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._100_ (net)
                  0.05    0.00    7.81 v stage_4.output_fifo._205_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.90 v stage_4.output_fifo._205_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._028_ (net)
                  0.02    0.00    7.90 v stage_4.output_fifo._311_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.90   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._351_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1774_/A (sky130_fd_sc_hd__or4_2)
     5    0.01    0.13    0.77    7.01 v stage_3._1774_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0082_ (net)
                  0.13    0.00    7.01 v stage_3._1777_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.25    7.26 v stage_3._1777_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0085_ (net)
                  0.04    0.00    7.26 v stage_3._1779_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.47 v stage_3._1779_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[51] (net)
                  0.04    0.00    7.47 v stage_4.input_fifo._263_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.77 v stage_4.input_fifo._263_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._131_ (net)
                  0.05    0.00    7.77 v stage_4.input_fifo._264_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.86 v stage_4.input_fifo._264_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._052_ (net)
                  0.02    0.00    7.86 v stage_4.input_fifo._351_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.86   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._351_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.86   data arrival time
-----------------------------------------------------------------------------
                                  2.11   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._288_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0893_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    6.19 v stage_4._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0230_ (net)
                  0.03    0.00    6.19 v stage_4._0894_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.07    0.17    6.36 v stage_4._0894_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0231_ (net)
                  0.07    0.00    6.36 v stage_4._0895_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.10    0.18    6.54 v stage_4._0895_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4._0232_ (net)
                  0.10    0.00    6.54 v stage_4._0899_/A2 (sky130_fd_sc_hd__a22o_1)
     3    0.01    0.06    0.28    6.83 v stage_4._0899_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0236_ (net)
                  0.06    0.00    6.83 v stage_4._0902_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.00    0.13    0.15    6.97 ^ stage_4._0902_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_4._0239_ (net)
                  0.13    0.00    6.97 ^ stage_4._0903_/C (sky130_fd_sc_hd__or3_2)
     3    0.02    0.09    0.18    7.15 ^ stage_4._0903_/X (sky130_fd_sc_hd__or3_2)
                                         stage_4._0240_ (net)
                  0.09    0.00    7.15 ^ stage_4._0904_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.05    7.21 v stage_4._0904_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0241_ (net)
                  0.05    0.00    7.21 v stage_4._0905_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.27    7.47 v stage_4._0905_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[3] (net)
                  0.05    0.00    7.47 v stage_4.output_fifo._156_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    7.77 v stage_4.output_fifo._156_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._075_ (net)
                  0.06    0.00    7.77 v stage_4.output_fifo._157_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.87 v stage_4.output_fifo._157_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._005_ (net)
                  0.02    0.00    7.87 v stage_4.output_fifo._288_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.87   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.87   data arrival time
-----------------------------------------------------------------------------
                                  2.11   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._295_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0961_/S0 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.10    0.50    6.54 v stage_4._0961_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_4._0291_ (net)
                  0.10    0.00    6.54 v stage_4._0962_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    6.89 v stage_4._0962_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0292_ (net)
                  0.07    0.00    6.89 v stage_4._0963_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.08    6.96 ^ stage_4._0963_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0293_ (net)
                  0.05    0.00    6.96 ^ stage_4._0964_/B1 (sky130_fd_sc_hd__o21a_1)
     2    0.01    0.09    0.15    7.11 ^ stage_4._0964_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_4._0294_ (net)
                  0.09    0.00    7.11 ^ stage_4._0965_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.05    7.16 v stage_4._0965_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0295_ (net)
                  0.04    0.00    7.16 v stage_4._0966_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.26    7.43 v stage_4._0966_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[10] (net)
                  0.05    0.00    7.43 v stage_4.output_fifo._171_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.73 v stage_4.output_fifo._171_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._083_ (net)
                  0.05    0.00    7.73 v stage_4.output_fifo._172_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.82 v stage_4.output_fifo._172_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._012_ (net)
                  0.02    0.00    7.82 v stage_4.output_fifo._295_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.82   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.82   data arrival time
-----------------------------------------------------------------------------
                                  2.15   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._285_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.50 ^ stage_4._0829_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    5.73 ^ stage_4._0829_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0169_ (net)
                  0.12    0.00    5.73 ^ stage_4._0830_/S (sky130_fd_sc_hd__mux2_2)
     3    0.02    0.08    0.41    6.14 v stage_4._0830_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4._0170_ (net)
                  0.08    0.00    6.14 v stage_4._0831_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.35 v stage_4._0831_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0171_ (net)
                  0.08    0.00    6.35 v stage_4._0832_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.56 v stage_4._0832_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0172_ (net)
                  0.09    0.00    6.56 v stage_4._0833_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.21    6.77 v stage_4._0833_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0173_ (net)
                  0.08    0.00    6.77 v stage_4._0834_/B (sky130_fd_sc_hd__and2_1)
     2    0.01    0.06    0.20    6.97 v stage_4._0834_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0174_ (net)
                  0.06    0.00    6.97 v stage_4._0841_/A (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.13    0.13    7.10 ^ stage_4._0841_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0181_ (net)
                  0.13    0.00    7.10 ^ stage_4._0860_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.07    7.17 v stage_4._0860_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0200_ (net)
                  0.04    0.00    7.17 v stage_4._0861_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.26    7.43 v stage_4._0861_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[0] (net)
                  0.05    0.00    7.43 v stage_4.output_fifo._150_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.73 v stage_4.output_fifo._150_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._072_ (net)
                  0.05    0.00    7.73 v stage_4.output_fifo._151_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.82 v stage_4.output_fifo._151_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._002_ (net)
                  0.02    0.00    7.82 v stage_4.output_fifo._285_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.82   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.82   data arrival time
-----------------------------------------------------------------------------
                                  2.16   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._287_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    5.84 v stage_4._0881_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0219_ (net)
                  0.05    0.00    5.84 v stage_4._0882_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.08    0.20    6.04 v stage_4._0882_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0220_ (net)
                  0.08    0.00    6.04 v stage_4._0883_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    6.26 v stage_4._0883_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0221_ (net)
                  0.09    0.00    6.26 v stage_4._0884_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    6.61 v stage_4._0884_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0222_ (net)
                  0.06    0.00    6.61 v stage_4._0886_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.17    0.18    6.79 ^ stage_4._0886_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_4._0224_ (net)
                  0.17    0.00    6.79 ^ stage_4._0887_/B (sky130_fd_sc_hd__or2_1)
     2    0.00    0.06    0.14    6.93 ^ stage_4._0887_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0225_ (net)
                  0.06    0.00    6.93 ^ stage_4._0888_/B (sky130_fd_sc_hd__or2_1)
     3    0.01    0.11    0.15    7.09 ^ stage_4._0888_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0226_ (net)
                  0.11    0.00    7.09 ^ stage_4._0889_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    7.14 v stage_4._0889_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0227_ (net)
                  0.04    0.00    7.14 v stage_4._0890_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.27    7.42 v stage_4._0890_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[2] (net)
                  0.05    0.00    7.42 v stage_4.output_fifo._154_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.71 v stage_4.output_fifo._154_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._074_ (net)
                  0.05    0.00    7.71 v stage_4.output_fifo._155_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.80 v stage_4.output_fifo._155_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._004_ (net)
                  0.02    0.00    7.80 v stage_4.output_fifo._287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.80   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.80   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._349_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1747_/A (sky130_fd_sc_hd__or2_1)
     4    0.01    0.08    0.31    6.55 v stage_3._1747_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0059_ (net)
                  0.08    0.00    6.55 v stage_3._1761_/B (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.40    6.95 v stage_3._1761_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0071_ (net)
                  0.09    0.00    6.95 v stage_3._1764_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.24    7.19 v stage_3._1764_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0074_ (net)
                  0.04    0.00    7.19 v stage_3._1766_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.40 v stage_3._1766_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[49] (net)
                  0.04    0.00    7.40 v stage_4.input_fifo._258_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    7.69 v stage_4.input_fifo._258_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._128_ (net)
                  0.05    0.00    7.69 v stage_4.input_fifo._259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.78 v stage_4.input_fifo._259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._050_ (net)
                  0.02    0.00    7.78 v stage_4.input_fifo._349_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.78   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._349_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.78   data arrival time
-----------------------------------------------------------------------------
                                  2.19   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._291_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.50 ^ stage_4._0829_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    5.73 ^ stage_4._0829_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0169_ (net)
                  0.12    0.00    5.73 ^ stage_4._0830_/S (sky130_fd_sc_hd__mux2_2)
     3    0.02    0.08    0.41    6.14 v stage_4._0830_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4._0170_ (net)
                  0.08    0.00    6.14 v stage_4._0831_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.35 v stage_4._0831_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0171_ (net)
                  0.08    0.00    6.35 v stage_4._0832_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.56 v stage_4._0832_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0172_ (net)
                  0.09    0.00    6.56 v stage_4._0833_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.21    6.77 v stage_4._0833_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0173_ (net)
                  0.08    0.00    6.77 v stage_4._0934_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.07    6.84 ^ stage_4._0934_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0268_ (net)
                  0.05    0.00    6.84 ^ stage_4._0935_/B1 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.08    0.09    6.93 v stage_4._0935_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_4._0269_ (net)
                  0.08    0.00    6.93 v stage_4._0936_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.12    0.14    7.06 ^ stage_4._0936_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0270_ (net)
                  0.12    0.00    7.06 ^ stage_4._0937_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.05    7.12 v stage_4._0937_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0271_ (net)
                  0.04    0.00    7.12 v stage_4._0938_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.26    7.38 v stage_4._0938_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[6] (net)
                  0.05    0.00    7.38 v stage_4.output_fifo._162_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    7.68 v stage_4.output_fifo._162_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._078_ (net)
                  0.06    0.00    7.68 v stage_4.output_fifo._163_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.77 v stage_4.output_fifo._163_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._008_ (net)
                  0.02    0.00    7.77 v stage_4.output_fifo._291_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.77   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.77   data arrival time
-----------------------------------------------------------------------------
                                  2.21   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._286_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0817_/A2 (sky130_fd_sc_hd__o2111a_4)
    10    0.04    0.14    0.33    5.49 ^ stage_4._0817_/X (sky130_fd_sc_hd__o2111a_4)
                                         stage_4._0157_ (net)
                  0.14    0.00    5.49 ^ stage_4._0824_/S (sky130_fd_sc_hd__mux2_2)
     3    0.02    0.09    0.42    5.91 v stage_4._0824_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4._0164_ (net)
                  0.09    0.00    5.92 v stage_4._0825_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.12 v stage_4._0825_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0165_ (net)
                  0.08    0.00    6.12 v stage_4._0826_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.33 v stage_4._0826_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0166_ (net)
                  0.08    0.00    6.33 v stage_4._0865_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.21    6.54 v stage_4._0865_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4._0204_ (net)
                  0.08    0.00    6.54 v stage_4._0872_/A (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    6.71 v stage_4._0872_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0211_ (net)
                  0.04    0.00    6.71 v stage_4._0873_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.06    0.08    6.79 ^ stage_4._0873_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0212_ (net)
                  0.06    0.00    6.79 ^ stage_4._0874_/B (sky130_fd_sc_hd__or2_2)
     3    0.01    0.09    0.15    6.94 ^ stage_4._0874_/X (sky130_fd_sc_hd__or2_2)
                                         stage_4._0213_ (net)
                  0.09    0.00    6.94 ^ stage_4._0875_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.05    6.99 v stage_4._0875_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0214_ (net)
                  0.04    0.00    6.99 v stage_4._0876_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.27    7.26 v stage_4._0876_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[1] (net)
                  0.05    0.00    7.26 v stage_4.output_fifo._152_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.55 v stage_4.output_fifo._152_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._073_ (net)
                  0.05    0.00    7.55 v stage_4.output_fifo._153_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.64 v stage_4.output_fifo._153_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._003_ (net)
                  0.02    0.00    7.64 v stage_4.output_fifo._286_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.64   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.64   data arrival time
-----------------------------------------------------------------------------
                                  2.33   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._346_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1727_/B (sky130_fd_sc_hd__or2_1)
     3    0.01    0.07    0.27    6.51 v stage_3._1727_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0042_ (net)
                  0.07    0.00    6.51 v stage_3._1733_/A (sky130_fd_sc_hd__or2_1)
     3    0.01    0.07    0.27    6.78 v stage_3._1733_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0047_ (net)
                  0.07    0.00    6.78 v stage_3._1739_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.12    0.13    6.91 ^ stage_3._1739_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_3._0052_ (net)
                  0.12    0.00    6.91 ^ stage_3._1744_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.07    6.98 v stage_3._1744_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3._0057_ (net)
                  0.06    0.00    6.98 v stage_3._1745_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.23    7.21 v stage_3._1745_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[46] (net)
                  0.04    0.00    7.21 v stage_4.input_fifo._252_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.51 v stage_4.input_fifo._252_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._125_ (net)
                  0.05    0.00    7.51 v stage_4.input_fifo._253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.60 v stage_4.input_fifo._253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._047_ (net)
                  0.02    0.00    7.60 v stage_4.input_fifo._346_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.60   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._346_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.60   data arrival time
-----------------------------------------------------------------------------
                                  2.37   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._368_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1372_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.83 v stage_3._1372_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3._0613_ (net)
                  0.05    0.00    6.83 v stage_3._1376_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.01    0.05    0.23    7.06 v stage_3._1376_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3.read_output_3[68] (net)
                  0.05    0.00    7.06 v stage_4.input_fifo._297_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.36 v stage_4.input_fifo._297_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._148_ (net)
                  0.05    0.00    7.36 v stage_4.input_fifo._298_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.46 v stage_4.input_fifo._298_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._069_ (net)
                  0.02    0.00    7.46 v stage_4.input_fifo._368_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.46   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._368_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                  2.52   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._311_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1472_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1472_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0692_ (net)
                  0.04    0.00    6.82 v stage_3._1474_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.03 v stage_3._1474_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[11] (net)
                  0.04    0.00    7.03 v stage_4.input_fifo._179_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    7.33 v stage_4.input_fifo._179_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._087_ (net)
                  0.06    0.00    7.33 v stage_4.input_fifo._180_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.42 v stage_4.input_fifo._180_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._012_ (net)
                  0.02    0.00    7.42 v stage_4.input_fifo._311_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._311_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  2.55   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._317_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1524_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1524_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0738_ (net)
                  0.04    0.00    6.82 v stage_3._1526_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.03 v stage_3._1526_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[17] (net)
                  0.04    0.00    7.03 v stage_4.input_fifo._191_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.33 v stage_4.input_fifo._191_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._093_ (net)
                  0.05    0.00    7.33 v stage_4.input_fifo._192_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.42 v stage_4.input_fifo._192_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._018_ (net)
                  0.02    0.00    7.42 v stage_4.input_fifo._317_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._317_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  2.55   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._310_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1466_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1466_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0687_ (net)
                  0.04    0.00    6.82 v stage_3._1468_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.03 v stage_3._1468_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[10] (net)
                  0.04    0.00    7.03 v stage_4.input_fifo._177_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.33 v stage_4.input_fifo._177_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._086_ (net)
                  0.05    0.00    7.33 v stage_4.input_fifo._178_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.42 v stage_4.input_fifo._178_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._011_ (net)
                  0.02    0.00    7.42 v stage_4.input_fifo._310_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._310_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  2.55   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._321_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1555_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1555_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0765_ (net)
                  0.04    0.00    6.82 v stage_3._1557_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.03 v stage_3._1557_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[21] (net)
                  0.04    0.00    7.03 v stage_4.input_fifo._200_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.33 v stage_4.input_fifo._200_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._098_ (net)
                  0.05    0.00    7.33 v stage_4.input_fifo._201_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.42 v stage_4.input_fifo._201_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._022_ (net)
                  0.02    0.00    7.42 v stage_4.input_fifo._321_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._321_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  2.55   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._316_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1515_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1515_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0730_ (net)
                  0.04    0.00    6.82 v stage_3._1517_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.03 v stage_3._1517_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[16] (net)
                  0.04    0.00    7.03 v stage_4.input_fifo._189_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.33 v stage_4.input_fifo._189_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._092_ (net)
                  0.05    0.00    7.33 v stage_4.input_fifo._190_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.42 v stage_4.input_fifo._190_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._017_ (net)
                  0.02    0.00    7.42 v stage_4.input_fifo._316_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._316_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  2.55   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._323_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1571_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1571_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0779_ (net)
                  0.04    0.00    6.82 v stage_3._1573_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.03 v stage_3._1573_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[23] (net)
                  0.04    0.00    7.03 v stage_4.input_fifo._204_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.33 v stage_4.input_fifo._204_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._100_ (net)
                  0.05    0.00    7.33 v stage_4.input_fifo._205_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.42 v stage_4.input_fifo._205_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._024_ (net)
                  0.02    0.00    7.42 v stage_4.input_fifo._323_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._323_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  2.55   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._314_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1502_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1502_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0719_ (net)
                  0.04    0.00    6.82 v stage_3._1504_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.03 v stage_3._1504_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[14] (net)
                  0.04    0.00    7.03 v stage_4.input_fifo._185_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    7.33 v stage_4.input_fifo._185_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._090_ (net)
                  0.06    0.00    7.33 v stage_4.input_fifo._186_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.42 v stage_4.input_fifo._186_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._015_ (net)
                  0.02    0.00    7.42 v stage_4.input_fifo._314_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._314_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  2.55   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._326_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1597_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1597_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0802_ (net)
                  0.04    0.00    6.82 v stage_3._1599_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.03 v stage_3._1599_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[26] (net)
                  0.04    0.00    7.03 v stage_4.input_fifo._210_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.33 v stage_4.input_fifo._210_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._103_ (net)
                  0.05    0.00    7.33 v stage_4.input_fifo._211_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.42 v stage_4.input_fifo._211_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._027_ (net)
                  0.02    0.00    7.42 v stage_4.input_fifo._326_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  2.56   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._307_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1444_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1444_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0668_ (net)
                  0.04    0.00    6.82 v stage_3._1447_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.02 v stage_3._1447_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[7] (net)
                  0.04    0.00    7.02 v stage_4.input_fifo._170_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.32 v stage_4.input_fifo._170_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._082_ (net)
                  0.05    0.00    7.32 v stage_4.input_fifo._171_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.41 v stage_4.input_fifo._171_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._008_ (net)
                  0.02    0.00    7.41 v stage_4.input_fifo._307_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.41   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._307_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.41   data arrival time
-----------------------------------------------------------------------------
                                  2.56   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._345_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1727_/B (sky130_fd_sc_hd__or2_1)
     3    0.01    0.07    0.27    6.51 v stage_3._1727_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0042_ (net)
                  0.07    0.00    6.51 v stage_3._1733_/A (sky130_fd_sc_hd__or2_1)
     3    0.01    0.07    0.27    6.78 v stage_3._1733_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0047_ (net)
                  0.07    0.00    6.78 v stage_3._1736_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.16    6.94 ^ stage_3._1736_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0050_ (net)
                  0.11    0.00    6.94 ^ stage_3._1738_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.08    7.02 v stage_3._1738_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[45] (net)
                  0.05    0.00    7.02 v stage_4.input_fifo._250_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.32 v stage_4.input_fifo._250_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._124_ (net)
                  0.05    0.00    7.32 v stage_4.input_fifo._251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.41 v stage_4.input_fifo._251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._046_ (net)
                  0.02    0.00    7.41 v stage_4.input_fifo._345_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.41   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._345_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.41   data arrival time
-----------------------------------------------------------------------------
                                  2.56   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._308_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1440_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.40 v stage_3._1440_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0664_ (net)
                  0.08    0.00    6.40 v stage_3._1441_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    6.60 v stage_3._1441_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0665_ (net)
                  0.08    0.00    6.60 v stage_3._1451_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.82 v stage_3._1451_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0674_ (net)
                  0.04    0.00    6.82 v stage_3._1453_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.21    7.03 v stage_3._1453_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[8] (net)
                  0.04    0.00    7.03 v stage_4.input_fifo._172_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    7.32 v stage_4.input_fifo._172_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._083_ (net)
                  0.05    0.00    7.32 v stage_4.input_fifo._173_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.41 v stage_4.input_fifo._173_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._009_ (net)
                  0.02    0.00    7.41 v stage_4.input_fifo._308_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.41   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.41   data arrival time
-----------------------------------------------------------------------------
                                  2.56   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._325_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1590_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.24    6.78 v stage_3._1590_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0796_ (net)
                  0.05    0.00    6.78 v stage_3._1591_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    7.00 v stage_3._1591_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[25] (net)
                  0.04    0.00    7.00 v stage_4.input_fifo._208_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.30 v stage_4.input_fifo._208_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._102_ (net)
                  0.05    0.00    7.30 v stage_4.input_fifo._209_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.39 v stage_4.input_fifo._209_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._026_ (net)
                  0.02    0.00    7.39 v stage_4.input_fifo._325_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._325_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.39   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._327_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1434_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.21    6.74 v stage_3._1434_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0659_ (net)
                  0.08    0.00    6.75 v stage_3._1605_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.14    6.89 ^ stage_3._1605_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0809_ (net)
                  0.11    0.00    6.89 ^ stage_3._1607_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.07    0.10    6.99 v stage_3._1607_/Y (sky130_fd_sc_hd__o31ai_1)
                                         stage_3.read_output_3[27] (net)
                  0.07    0.00    6.99 v stage_4.input_fifo._212_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    7.29 v stage_4.input_fifo._212_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._104_ (net)
                  0.06    0.00    7.29 v stage_4.input_fifo._213_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.38 v stage_4.input_fifo._213_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._028_ (net)
                  0.02    0.00    7.38 v stage_4.input_fifo._327_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._327_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._331_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.10    0.18    3.84 v stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.10    0.00    3.84 v stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.32    0.36    4.21 ^ stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.32    0.00    4.21 ^ wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.16    4.37 ^ wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.08    0.00    4.37 ^ stage_3._1017_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.07    4.44 v stage_3._1017_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0258_ (net)
                  0.07    0.00    4.44 v stage_3._1343_/A1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.06    0.33    4.78 v stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.06    0.00    4.78 v stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.23    0.24    5.02 ^ stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.23    0.00    5.02 ^ stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.18    5.20 ^ stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.09    0.00    5.20 ^ stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.16    5.36 ^ stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.09    0.00    5.36 ^ stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.11    0.17    5.53 ^ stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.11    0.00    5.53 ^ stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.11    0.21    5.74 ^ stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.11    0.00    5.74 ^ stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.14    5.88 ^ stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.06    0.00    5.88 ^ stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.12    0.20    6.09 ^ stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.12    0.00    6.09 ^ stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    6.22 ^ stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.04    0.00    6.22 ^ stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.14    0.19    6.41 ^ stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.14    0.00    6.41 ^ stage_3._1408_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.18    0.25    6.66 ^ stage_3._1408_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0635_ (net)
                  0.18    0.00    6.66 ^ stage_3._1637_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.08    0.09    6.75 v stage_3._1637_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0837_ (net)
                  0.08    0.00    6.75 v stage_3._1638_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.24    6.99 v stage_3._1638_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[31] (net)
                  0.04    0.00    6.99 v stage_4.input_fifo._221_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.29 v stage_4.input_fifo._221_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._109_ (net)
                  0.05    0.00    7.29 v stage_4.input_fifo._222_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.38 v stage_4.input_fifo._222_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._032_ (net)
                  0.02    0.00    7.38 v stage_4.input_fifo._331_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._331_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._319_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1434_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.21    6.74 v stage_3._1434_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0659_ (net)
                  0.08    0.00    6.75 v stage_3._1539_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.14    6.89 ^ stage_3._1539_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0751_ (net)
                  0.11    0.00    6.89 ^ stage_3._1541_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.07    0.10    6.98 v stage_3._1541_/Y (sky130_fd_sc_hd__o31ai_1)
                                         stage_3.read_output_3[19] (net)
                  0.07    0.00    6.98 v stage_4.input_fifo._195_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.29 v stage_4.input_fifo._195_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._095_ (net)
                  0.05    0.00    7.29 v stage_4.input_fifo._196_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.38 v stage_4.input_fifo._196_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._020_ (net)
                  0.02    0.00    7.38 v stage_4.input_fifo._319_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._319_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._318_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1429_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.74 v stage_3._1429_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0654_ (net)
                  0.09    0.00    6.74 v stage_3._1531_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.14    6.88 ^ stage_3._1531_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0744_ (net)
                  0.11    0.00    6.88 ^ stage_3._1533_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.01    0.07    0.10    6.98 v stage_3._1533_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[18] (net)
                  0.07    0.00    6.98 v stage_4.input_fifo._193_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    7.29 v stage_4.input_fifo._193_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._094_ (net)
                  0.05    0.00    7.29 v stage_4.input_fifo._194_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.38 v stage_4.input_fifo._194_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._019_ (net)
                  0.02    0.00    7.38 v stage_4.input_fifo._318_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._318_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._315_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1429_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.74 v stage_3._1429_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0654_ (net)
                  0.09    0.00    6.74 v stage_3._1509_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.14    6.88 ^ stage_3._1509_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0725_ (net)
                  0.11    0.00    6.88 ^ stage_3._1511_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.07    0.10    6.98 v stage_3._1511_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[15] (net)
                  0.07    0.00    6.98 v stage_4.input_fifo._187_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    7.29 v stage_4.input_fifo._187_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._091_ (net)
                  0.05    0.00    7.29 v stage_4.input_fifo._188_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.38 v stage_4.input_fifo._188_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._016_ (net)
                  0.02    0.00    7.38 v stage_4.input_fifo._315_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._315_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._344_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1429_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.74 v stage_3._1429_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0654_ (net)
                  0.09    0.00    6.74 v stage_3._1730_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.15    6.89 ^ stage_3._1730_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0045_ (net)
                  0.11    0.00    6.89 ^ stage_3._1732_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.07    0.10    6.98 v stage_3._1732_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[44] (net)
                  0.07    0.00    6.98 v stage_4.input_fifo._248_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    7.29 v stage_4.input_fifo._248_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._123_ (net)
                  0.05    0.00    7.29 v stage_4.input_fifo._249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.38 v stage_4.input_fifo._249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._045_ (net)
                  0.02    0.00    7.38 v stage_4.input_fifo._344_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._344_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._304_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1408_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.09    0.20    6.74 v stage_3._1408_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0635_ (net)
                  0.09    0.00    6.74 v stage_3._1412_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.15    6.89 ^ stage_3._1412_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0639_ (net)
                  0.11    0.00    6.89 ^ stage_3._1419_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.09    6.98 v stage_3._1419_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[4] (net)
                  0.06    0.00    6.98 v stage_4.input_fifo._164_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.29 v stage_4.input_fifo._164_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._079_ (net)
                  0.05    0.00    7.29 v stage_4.input_fifo._165_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.38 v stage_4.input_fifo._165_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._005_ (net)
                  0.02    0.00    7.38 v stage_4.input_fifo._304_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._347_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.10    0.18    3.84 v stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.10    0.00    3.84 v stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.32    0.36    4.21 ^ stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.32    0.00    4.21 ^ wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.16    4.37 ^ wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.08    0.00    4.37 ^ stage_3._1017_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.07    4.44 v stage_3._1017_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0258_ (net)
                  0.07    0.00    4.44 v stage_3._1343_/A1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.06    0.33    4.78 v stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.06    0.00    4.78 v stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.23    0.24    5.02 ^ stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.23    0.00    5.02 ^ stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.18    5.20 ^ stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.09    0.00    5.20 ^ stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.16    5.36 ^ stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.09    0.00    5.36 ^ stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.11    0.17    5.53 ^ stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.11    0.00    5.53 ^ stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.11    0.21    5.74 ^ stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.11    0.00    5.74 ^ stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.14    5.88 ^ stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.06    0.00    5.88 ^ stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.12    0.20    6.09 ^ stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.12    0.00    6.09 ^ stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    6.22 ^ stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.04    0.00    6.22 ^ stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.14    0.19    6.41 ^ stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.14    0.00    6.41 ^ stage_3._1408_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.18    0.25    6.66 ^ stage_3._1408_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0635_ (net)
                  0.18    0.00    6.66 ^ stage_3._1751_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.10    6.76 v stage_3._1751_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0063_ (net)
                  0.07    0.00    6.76 v stage_3._1752_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.23    6.99 v stage_3._1752_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[47] (net)
                  0.04    0.00    6.99 v stage_4.input_fifo._254_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    7.28 v stage_4.input_fifo._254_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._126_ (net)
                  0.05    0.00    7.28 v stage_4.input_fifo._255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.37 v stage_4.input_fifo._255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._048_ (net)
                  0.02    0.00    7.37 v stage_4.input_fifo._347_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.37   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._347_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.37   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._335_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1434_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.08    0.21    6.74 v stage_3._1434_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0659_ (net)
                  0.08    0.00    6.75 v stage_3._1669_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.14    6.89 ^ stage_3._1669_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0865_ (net)
                  0.11    0.00    6.89 ^ stage_3._1671_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.06    0.09    6.98 v stage_3._1671_/Y (sky130_fd_sc_hd__o31ai_1)
                                         stage_3.read_output_3[35] (net)
                  0.06    0.00    6.98 v stage_4.input_fifo._229_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.28 v stage_4.input_fifo._229_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._113_ (net)
                  0.05    0.00    7.28 v stage_4.input_fifo._230_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.37 v stage_4.input_fifo._230_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._036_ (net)
                  0.02    0.00    7.37 v stage_4.input_fifo._335_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.37   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._335_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.37   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._338_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.10    0.18    3.84 v stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.10    0.00    3.84 v stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.32    0.36    4.21 ^ stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.32    0.00    4.21 ^ wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.16    4.37 ^ wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.08    0.00    4.37 ^ stage_3._1017_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.07    4.44 v stage_3._1017_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0258_ (net)
                  0.07    0.00    4.44 v stage_3._1343_/A1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.06    0.33    4.78 v stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.06    0.00    4.78 v stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.23    0.24    5.02 ^ stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.23    0.00    5.02 ^ stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.18    5.20 ^ stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.09    0.00    5.20 ^ stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.16    5.36 ^ stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.09    0.00    5.36 ^ stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.11    0.17    5.53 ^ stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.11    0.00    5.53 ^ stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.11    0.21    5.74 ^ stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.11    0.00    5.74 ^ stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.14    5.88 ^ stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.06    0.00    5.88 ^ stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.12    0.20    6.09 ^ stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.12    0.00    6.09 ^ stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    6.22 ^ stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.04    0.00    6.22 ^ stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.14    0.19    6.41 ^ stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.14    0.00    6.41 ^ stage_3._1408_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.18    0.25    6.66 ^ stage_3._1408_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0635_ (net)
                  0.18    0.00    6.66 ^ stage_3._1691_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.09    6.75 v stage_3._1691_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0012_ (net)
                  0.07    0.00    6.75 v stage_3._1692_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.23    6.98 v stage_3._1692_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[38] (net)
                  0.04    0.00    6.98 v stage_4.input_fifo._235_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.28 v stage_4.input_fifo._235_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._116_ (net)
                  0.05    0.00    7.28 v stage_4.input_fifo._236_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.37 v stage_4.input_fifo._236_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._039_ (net)
                  0.02    0.00    7.37 v stage_4.input_fifo._338_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.37   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._338_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.37   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._339_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1429_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.74 v stage_3._1429_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0654_ (net)
                  0.09    0.00    6.74 v stage_3._1697_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.14    6.88 ^ stage_3._1697_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0017_ (net)
                  0.11    0.00    6.88 ^ stage_3._1699_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.09    6.97 v stage_3._1699_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[39] (net)
                  0.06    0.00    6.97 v stage_4.input_fifo._237_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.28 v stage_4.input_fifo._237_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._117_ (net)
                  0.05    0.00    7.28 v stage_4.input_fifo._238_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.37 v stage_4.input_fifo._238_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._040_ (net)
                  0.02    0.00    7.37 v stage_4.input_fifo._339_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.37   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._339_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.37   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._328_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.10    0.18    3.84 v stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.10    0.00    3.84 v stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.32    0.36    4.21 ^ stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.32    0.00    4.21 ^ wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.16    4.37 ^ wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.08    0.00    4.37 ^ stage_3._1017_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.07    4.44 v stage_3._1017_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0258_ (net)
                  0.07    0.00    4.44 v stage_3._1343_/A1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.06    0.33    4.78 v stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.06    0.00    4.78 v stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.23    0.24    5.02 ^ stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.23    0.00    5.02 ^ stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.18    5.20 ^ stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.09    0.00    5.20 ^ stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.16    5.36 ^ stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.09    0.00    5.36 ^ stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.11    0.17    5.53 ^ stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.11    0.00    5.53 ^ stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.11    0.21    5.74 ^ stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.11    0.00    5.74 ^ stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.14    5.88 ^ stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.06    0.00    5.88 ^ stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.12    0.20    6.09 ^ stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.12    0.00    6.09 ^ stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    6.22 ^ stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.04    0.00    6.22 ^ stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.14    0.19    6.41 ^ stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.14    0.00    6.41 ^ stage_3._1408_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.18    0.25    6.66 ^ stage_3._1408_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0635_ (net)
                  0.18    0.00    6.66 ^ stage_3._1612_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.09    6.75 v stage_3._1612_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0815_ (net)
                  0.07    0.00    6.75 v stage_3._1613_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.03    0.23    6.98 v stage_3._1613_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[28] (net)
                  0.03    0.00    6.98 v stage_4.input_fifo._214_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.28 v stage_4.input_fifo._214_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._105_ (net)
                  0.05    0.00    7.28 v stage_4.input_fifo._215_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.37 v stage_4.input_fifo._215_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._029_ (net)
                  0.02    0.00    7.37 v stage_4.input_fifo._328_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.37   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.37   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._333_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1429_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.74 v stage_3._1429_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0654_ (net)
                  0.09    0.00    6.74 v stage_3._1655_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.14    6.88 ^ stage_3._1655_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0853_ (net)
                  0.11    0.00    6.88 ^ stage_3._1658_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.09    6.97 v stage_3._1658_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[33] (net)
                  0.06    0.00    6.97 v stage_4.input_fifo._225_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.27 v stage_4.input_fifo._225_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._111_ (net)
                  0.05    0.00    7.27 v stage_4.input_fifo._226_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.36 v stage_4.input_fifo._226_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._034_ (net)
                  0.02    0.00    7.36 v stage_4.input_fifo._333_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.36   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._333_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.36   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._343_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1429_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.74 v stage_3._1429_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0654_ (net)
                  0.09    0.00    6.74 v stage_3._1724_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.14    6.88 ^ stage_3._1724_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0040_ (net)
                  0.11    0.00    6.88 ^ stage_3._1726_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.09    6.97 v stage_3._1726_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[43] (net)
                  0.06    0.00    6.97 v stage_4.input_fifo._246_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.27 v stage_4.input_fifo._246_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._122_ (net)
                  0.05    0.00    7.27 v stage_4.input_fifo._247_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.36 v stage_4.input_fifo._247_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._044_ (net)
                  0.02    0.00    7.36 v stage_4.input_fifo._343_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.36   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._343_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.36   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._341_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1429_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.74 v stage_3._1429_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0654_ (net)
                  0.09    0.00    6.74 v stage_3._1709_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.14    6.88 ^ stage_3._1709_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0027_ (net)
                  0.11    0.00    6.88 ^ stage_3._1711_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.09    6.97 v stage_3._1711_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[41] (net)
                  0.06    0.00    6.97 v stage_4.input_fifo._242_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.27 v stage_4.input_fifo._242_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._120_ (net)
                  0.05    0.00    7.27 v stage_4.input_fifo._243_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.36 v stage_4.input_fifo._243_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._042_ (net)
                  0.02    0.00    7.36 v stage_4.input_fifo._341_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.36   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._341_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.36   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._337_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1429_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.74 v stage_3._1429_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0654_ (net)
                  0.09    0.00    6.74 v stage_3._1683_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.14    6.88 ^ stage_3._1683_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0005_ (net)
                  0.10    0.00    6.88 ^ stage_3._1685_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.09    6.96 v stage_3._1685_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[37] (net)
                  0.06    0.00    6.96 v stage_4.input_fifo._233_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.27 v stage_4.input_fifo._233_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._115_ (net)
                  0.05    0.00    7.27 v stage_4.input_fifo._234_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.36 v stage_4.input_fifo._234_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._038_ (net)
                  0.02    0.00    7.36 v stage_4.input_fifo._337_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.36   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._337_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.36   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._306_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    6.37 v stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.03    0.00    6.37 v stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.07    0.17    6.54 v stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.07    0.00    6.54 v stage_3._1429_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.20    6.74 v stage_3._1429_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0654_ (net)
                  0.09    0.00    6.74 v stage_3._1433_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.14    6.88 ^ stage_3._1433_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0658_ (net)
                  0.10    0.00    6.88 ^ stage_3._1436_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.09    6.96 v stage_3._1436_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[6] (net)
                  0.06    0.00    6.96 v stage_4.input_fifo._168_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.27 v stage_4.input_fifo._168_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._081_ (net)
                  0.05    0.00    7.27 v stage_4.input_fifo._169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.36 v stage_4.input_fifo._169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._007_ (net)
                  0.02    0.00    7.36 v stage_4.input_fifo._306_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.36   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.36   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._348_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.09    0.40    0.40 v stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.09    0.00    0.40 v stage_3._0909_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    0.93 v stage_3._0909_/X (sky130_fd_sc_hd__or4_1)
                                         stage_3._0150_ (net)
                  0.08    0.00    0.93 v stage_3._0910_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.08    0.18    1.11 v stage_3._0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_3._0151_ (net)
                  0.08    0.00    1.11 v stage_3._1082_/A3 (sky130_fd_sc_hd__o41a_2)
     8    0.02    0.11    0.54    1.65 v stage_3._1082_/X (sky130_fd_sc_hd__o41a_2)
                                         stage_3._0323_ (net)
                  0.11    0.00    1.65 v stage_3._1097_/B (sky130_fd_sc_hd__or3_1)
     2    0.01    0.08    0.40    2.04 v stage_3._1097_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0338_ (net)
                  0.08    0.00    2.04 v stage_3._1099_/C (sky130_fd_sc_hd__and4_1)
     3    0.01    0.06    0.23    2.28 v stage_3._1099_/X (sky130_fd_sc_hd__and4_1)
                                         stage_3._0340_ (net)
                  0.06    0.00    2.28 v stage_3._1101_/A (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.09    0.29    2.57 v stage_3._1101_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3._0342_ (net)
                  0.09    0.00    2.57 v stage_3._1111_/C (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.10    0.52    3.09 v stage_3._1111_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0352_ (net)
                  0.10    0.00    3.09 v stage_3._1193_/D1 (sky130_fd_sc_hd__a2111o_2)
     4    0.02    0.10    0.43    3.52 v stage_3._1193_/X (sky130_fd_sc_hd__a2111o_2)
                                         stage_3._0434_ (net)
                  0.10    0.00    3.52 v stage_3._1248_/A2 (sky130_fd_sc_hd__a31o_1)
     4    0.01    0.07    0.28    3.79 v stage_3._1248_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0489_ (net)
                  0.07    0.00    3.79 v stage_3._1602_/A2 (sky130_fd_sc_hd__a21bo_1)
     4    0.01    0.06    0.24    4.03 v stage_3._1602_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0806_ (net)
                  0.06    0.00    4.03 v stage_3._1623_/A3 (sky130_fd_sc_hd__a311o_1)
     2    0.00    0.06    0.38    4.41 v stage_3._1623_/X (sky130_fd_sc_hd__a311o_1)
                                         stage_3._0824_ (net)
                  0.06    0.00    4.41 v stage_3._1625_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.00    0.04    0.21    4.62 v stage_3._1625_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_3._0826_ (net)
                  0.04    0.00    4.62 v stage_3._1630_/A2 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.43    5.05 v stage_3._1630_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0830_ (net)
                  0.07    0.00    5.05 v stage_3._1667_/C1 (sky130_fd_sc_hd__a2111o_1)
     5    0.01    0.10    0.42    5.47 v stage_3._1667_/X (sky130_fd_sc_hd__a2111o_1)
                                         stage_3._0863_ (net)
                  0.10    0.00    5.47 v stage_3._1720_/A (sky130_fd_sc_hd__or4b_2)
     5    0.01    0.14    0.77    6.24 v stage_3._1720_/X (sky130_fd_sc_hd__or4b_2)
                                         stage_3._0036_ (net)
                  0.14    0.00    6.24 v stage_3._1747_/A (sky130_fd_sc_hd__or2_1)
     4    0.01    0.08    0.31    6.55 v stage_3._1747_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0059_ (net)
                  0.08    0.00    6.55 v stage_3._1753_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.05    0.24    6.78 v stage_3._1753_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0064_ (net)
                  0.05    0.00    6.78 v stage_3._1758_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    6.89 ^ stage_3._1758_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_3._0069_ (net)
                  0.08    0.00    6.89 ^ stage_3._1760_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.07    6.96 v stage_3._1760_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[48] (net)
                  0.05    0.00    6.96 v stage_4.input_fifo._256_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.26 v stage_4.input_fifo._256_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._127_ (net)
                  0.05    0.00    7.26 v stage_4.input_fifo._257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.35 v stage_4.input_fifo._257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._049_ (net)
                  0.02    0.00    7.35 v stage_4.input_fifo._348_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._348_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.35   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._336_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.10    0.18    3.84 v stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.10    0.00    3.84 v stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.32    0.36    4.21 ^ stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.32    0.00    4.21 ^ wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.16    4.37 ^ wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.08    0.00    4.37 ^ stage_3._1017_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.07    4.44 v stage_3._1017_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0258_ (net)
                  0.07    0.00    4.44 v stage_3._1343_/A1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.06    0.33    4.78 v stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.06    0.00    4.78 v stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.23    0.24    5.02 ^ stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.23    0.00    5.02 ^ stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.18    5.20 ^ stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.09    0.00    5.20 ^ stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.16    5.36 ^ stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.09    0.00    5.36 ^ stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.11    0.17    5.53 ^ stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.11    0.00    5.53 ^ stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.11    0.21    5.74 ^ stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.11    0.00    5.74 ^ stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.14    5.88 ^ stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.06    0.00    5.88 ^ stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.12    0.20    6.09 ^ stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.12    0.00    6.09 ^ stage_3._1370_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    6.22 ^ stage_3._1370_/X (sky130_fd_sc_hd__and2_1)
                                         stage_3._0611_ (net)
                  0.04    0.00    6.22 ^ stage_3._1371_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.14    0.19    6.41 ^ stage_3._1371_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0612_ (net)
                  0.14    0.00    6.41 ^ stage_3._1445_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.24    6.65 ^ stage_3._1445_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0669_ (net)
                  0.16    0.00    6.65 ^ stage_3._1676_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.09    6.74 v stage_3._1676_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0871_ (net)
                  0.07    0.00    6.74 v stage_3._1679_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.22    6.96 v stage_3._1679_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[36] (net)
                  0.04    0.00    6.96 v stage_4.input_fifo._231_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.26 v stage_4.input_fifo._231_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._114_ (net)
                  0.05    0.00    7.26 v stage_4.input_fifo._232_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.35 v stage_4.input_fifo._232_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._037_ (net)
                  0.02    0.00    7.35 v stage_4.input_fifo._336_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.35   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._324_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1423_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.41 v stage_3._1423_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0649_ (net)
                  0.08    0.00    6.41 v stage_3._1574_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    6.54 v stage_3._1574_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0781_ (net)
                  0.05    0.00    6.54 v stage_3._1579_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.05    0.16    6.70 v stage_3._1579_/X (sky130_fd_sc_hd__xor2_1)
                                         stage_3._0786_ (net)
                  0.05    0.00    6.70 v stage_3._1580_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.18    6.89 v stage_3._1580_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_3.read_output_3[24] (net)
                  0.03    0.00    6.89 v stage_4.input_fifo._206_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    7.18 v stage_4.input_fifo._206_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._101_ (net)
                  0.05    0.00    7.18 v stage_4.input_fifo._207_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.27 v stage_4.input_fifo._207_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._025_ (net)
                  0.02    0.00    7.27 v stage_4.input_fifo._324_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.27   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._324_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.27   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._322_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1423_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.41 v stage_3._1423_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0649_ (net)
                  0.08    0.00    6.41 v stage_3._1558_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    6.54 v stage_3._1558_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0767_ (net)
                  0.05    0.00    6.54 v stage_3._1562_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.04    0.16    6.71 v stage_3._1562_/X (sky130_fd_sc_hd__xor2_1)
                                         stage_3._0771_ (net)
                  0.04    0.00    6.71 v stage_3._1563_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.17    6.88 v stage_3._1563_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_3.read_output_3[22] (net)
                  0.03    0.00    6.88 v stage_4.input_fifo._202_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    7.18 v stage_4.input_fifo._202_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._099_ (net)
                  0.06    0.00    7.18 v stage_4.input_fifo._203_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.27 v stage_4.input_fifo._203_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._023_ (net)
                  0.02    0.00    7.27 v stage_4.input_fifo._322_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.27   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._322_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.27   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._332_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1423_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.41 v stage_3._1423_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0649_ (net)
                  0.08    0.00    6.41 v stage_3._1639_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    6.54 v stage_3._1639_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0838_ (net)
                  0.05    0.00    6.54 v stage_3._1644_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.04    0.16    6.70 v stage_3._1644_/X (sky130_fd_sc_hd__xor2_1)
                                         stage_3._0843_ (net)
                  0.04    0.00    6.70 v stage_3._1645_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.18    6.88 v stage_3._1645_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_3.read_output_3[32] (net)
                  0.03    0.00    6.88 v stage_4.input_fifo._223_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    7.17 v stage_4.input_fifo._223_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._110_ (net)
                  0.05    0.00    7.17 v stage_4.input_fifo._224_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.26 v stage_4.input_fifo._224_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._033_ (net)
                  0.02    0.00    7.26 v stage_4.input_fifo._332_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.26   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.26   data arrival time
-----------------------------------------------------------------------------
                                  2.71   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._342_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.10    0.18    3.84 v stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.10    0.00    3.84 v stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.32    0.36    4.21 ^ stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.32    0.00    4.21 ^ wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.16    4.37 ^ wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.08    0.00    4.37 ^ stage_3._1017_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.07    4.44 v stage_3._1017_/Y (sky130_fd_sc_hd__nand3_1)
                                         stage_3._0258_ (net)
                  0.07    0.00    4.44 v stage_3._1343_/A1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.06    0.33    4.78 v stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.06    0.00    4.78 v stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.23    0.24    5.02 ^ stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.23    0.00    5.02 ^ stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.18    5.20 ^ stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.09    0.00    5.20 ^ stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.09    0.16    5.36 ^ stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.09    0.00    5.36 ^ stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.11    0.17    5.53 ^ stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.11    0.00    5.53 ^ stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.11    0.21    5.74 ^ stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.11    0.00    5.74 ^ stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.14    5.88 ^ stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.06    0.00    5.88 ^ stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.12    0.20    6.09 ^ stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.12    0.00    6.09 ^ stage_3._1588_/B (sky130_fd_sc_hd__nand2_2)
     5    0.02    0.08    0.11    6.20 v stage_3._1588_/Y (sky130_fd_sc_hd__nand2_2)
                                         stage_3._0794_ (net)
                  0.08    0.00    6.20 v stage_3._1717_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.39    6.59 v stage_3._1717_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0034_ (net)
                  0.07    0.00    6.59 v stage_3._1718_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.23    6.81 v stage_3._1718_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[42] (net)
                  0.04    0.00    6.81 v stage_4.input_fifo._244_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.11 v stage_4.input_fifo._244_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._121_ (net)
                  0.05    0.00    7.11 v stage_4.input_fifo._245_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.20 v stage_4.input_fifo._245_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._043_ (net)
                  0.02    0.00    7.20 v stage_4.input_fifo._342_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.20   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.20   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._312_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1475_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.00    0.05    0.13    6.34 v stage_3._1475_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0694_ (net)
                  0.05    0.00    6.34 v stage_3._1484_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.23    6.57 v stage_3._1484_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0703_ (net)
                  0.05    0.00    6.57 v stage_3._1486_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.23    6.79 v stage_3._1486_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3.read_output_3[12] (net)
                  0.04    0.00    6.79 v stage_4.input_fifo._181_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.09 v stage_4.input_fifo._181_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._088_ (net)
                  0.05    0.00    7.09 v stage_4.input_fifo._182_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.18 v stage_4.input_fifo._182_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._013_ (net)
                  0.02    0.00    7.18 v stage_4.input_fifo._312_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._312_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.18   data arrival time
-----------------------------------------------------------------------------
                                  2.79   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._334_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1423_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.41 v stage_3._1423_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0649_ (net)
                  0.08    0.00    6.41 v stage_3._1659_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.05    0.14    6.55 v stage_3._1659_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0856_ (net)
                  0.05    0.00    6.55 v stage_3._1663_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    6.65 ^ stage_3._1663_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_3._0860_ (net)
                  0.08    0.00    6.65 ^ stage_3._1665_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.08    6.73 v stage_3._1665_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[34] (net)
                  0.06    0.00    6.73 v stage_4.input_fifo._227_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.04 v stage_4.input_fifo._227_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._112_ (net)
                  0.05    0.00    7.04 v stage_4.input_fifo._228_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.13 v stage_4.input_fifo._228_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._035_ (net)
                  0.02    0.00    7.13 v stage_4.input_fifo._334_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.13   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._334_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.13   data arrival time
-----------------------------------------------------------------------------
                                  2.84   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._320_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1423_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.41 v stage_3._1423_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0649_ (net)
                  0.08    0.00    6.41 v stage_3._1542_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.05    0.14    6.55 v stage_3._1542_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0753_ (net)
                  0.05    0.00    6.55 v stage_3._1545_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    6.65 ^ stage_3._1545_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_3._0756_ (net)
                  0.08    0.00    6.65 ^ stage_3._1547_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.08    6.73 v stage_3._1547_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[20] (net)
                  0.06    0.00    6.73 v stage_4.input_fifo._198_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.03 v stage_4.input_fifo._198_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._097_ (net)
                  0.05    0.00    7.03 v stage_4.input_fifo._199_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.12 v stage_4.input_fifo._199_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._021_ (net)
                  0.02    0.00    7.12 v stage_4.input_fifo._320_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.12   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._320_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.12   data arrival time
-----------------------------------------------------------------------------
                                  2.85   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._309_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1423_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.41 v stage_3._1423_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0649_ (net)
                  0.08    0.00    6.41 v stage_3._1458_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.00    0.05    0.14    6.55 v stage_3._1458_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0680_ (net)
                  0.05    0.00    6.55 v stage_3._1459_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.09    6.63 ^ stage_3._1459_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_3._0681_ (net)
                  0.08    0.00    6.63 ^ stage_3._1461_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.08    6.71 v stage_3._1461_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[9] (net)
                  0.05    0.00    6.71 v stage_4.input_fifo._174_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.01 v stage_4.input_fifo._174_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._084_ (net)
                  0.05    0.00    7.01 v stage_4.input_fifo._175_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.10 v stage_4.input_fifo._175_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._010_ (net)
                  0.02    0.00    7.10 v stage_4.input_fifo._309_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.10   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._309_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.10   data arrival time
-----------------------------------------------------------------------------
                                  2.87   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._305_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1423_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.41 v stage_3._1423_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0649_ (net)
                  0.08    0.00    6.41 v stage_3._1424_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.05    0.14    6.55 v stage_3._1424_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0650_ (net)
                  0.05    0.00    6.55 v stage_3._1425_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.09    6.63 ^ stage_3._1425_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_3._0651_ (net)
                  0.08    0.00    6.63 ^ stage_3._1428_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.08    6.71 v stage_3._1428_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[5] (net)
                  0.06    0.00    6.71 v stage_4.input_fifo._166_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.01 v stage_4.input_fifo._166_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._080_ (net)
                  0.05    0.00    7.01 v stage_4.input_fifo._167_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.10 v stage_4.input_fifo._167_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._006_ (net)
                  0.02    0.00    7.10 v stage_4.input_fifo._305_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.10   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._305_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.10   data arrival time
-----------------------------------------------------------------------------
                                  2.87   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._329_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1423_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    6.41 v stage_3._1423_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0649_ (net)
                  0.08    0.00    6.41 v stage_3._1616_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.00    0.05    0.14    6.55 v stage_3._1616_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0818_ (net)
                  0.05    0.00    6.55 v stage_3._1617_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.08    6.63 ^ stage_3._1617_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_3._0819_ (net)
                  0.07    0.00    6.63 ^ stage_3._1619_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.07    6.70 v stage_3._1619_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[29] (net)
                  0.05    0.00    6.70 v stage_4.input_fifo._216_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    7.00 v stage_4.input_fifo._216_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._106_ (net)
                  0.05    0.00    7.00 v stage_4.input_fifo._217_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.09 v stage_4.input_fifo._217_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._030_ (net)
                  0.02    0.00    7.09 v stage_4.input_fifo._329_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.09   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._329_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.09   data arrival time
-----------------------------------------------------------------------------
                                  2.88   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._313_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1493_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.03    0.22    6.42 v stage_3._1493_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_3._0711_ (net)
                  0.03    0.00    6.42 v stage_3._1494_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.04    0.16    6.58 ^ stage_3._1494_/X (sky130_fd_sc_hd__or3b_1)
                                         stage_3._0712_ (net)
                  0.04    0.00    6.58 ^ stage_3._1495_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.05    6.63 v stage_3._1495_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_3.read_output_3[13] (net)
                  0.05    0.00    6.63 v stage_4.input_fifo._183_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.93 v stage_4.input_fifo._183_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._089_ (net)
                  0.05    0.00    6.93 v stage_4.input_fifo._184_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.02 v stage_4.input_fifo._184_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._014_ (net)
                  0.02    0.00    7.02 v stage_4.input_fifo._313_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.02   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._313_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.02   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._330_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1367_/A3 (sky130_fd_sc_hd__o31ai_4)
     4    0.02    0.29    0.29    5.76 ^ stage_3._1367_/Y (sky130_fd_sc_hd__o31ai_4)
                                         stage_3._0608_ (net)
                  0.29    0.00    5.76 ^ max_cap199/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.02    0.14    0.25    6.01 ^ max_cap199/X (sky130_fd_sc_hd__clkbuf_2)
                                         net199 (net)
                  0.14    0.00    6.02 ^ stage_3._1422_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.11    0.23    6.24 ^ stage_3._1422_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0648_ (net)
                  0.11    0.00    6.24 ^ stage_3._1620_/C1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.19    6.44 ^ stage_3._1620_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_3._0821_ (net)
                  0.07    0.00    6.44 ^ stage_3._1628_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.11    6.55 ^ stage_3._1628_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_3._0829_ (net)
                  0.04    0.00    6.55 ^ stage_3._1629_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.06    6.61 v stage_3._1629_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[30] (net)
                  0.06    0.00    6.61 v stage_4.input_fifo._219_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.91 v stage_4.input_fifo._219_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._108_ (net)
                  0.05    0.00    6.91 v stage_4.input_fifo._220_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    7.00 v stage_4.input_fifo._220_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._031_ (net)
                  0.02    0.00    7.00 v stage_4.input_fifo._330_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.00   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._330_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -7.00   data arrival time
-----------------------------------------------------------------------------
                                  2.97   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._340_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.37    0.37 v stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.05    0.00    0.37 v stage_3._0913_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.14    0.75    1.13 v stage_3._0913_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0154_ (net)
                  0.14    0.00    1.13 v stage_3._0915_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.40    1.53 v stage_3._0915_/X (sky130_fd_sc_hd__or3_1)
                                         stage_3._0156_ (net)
                  0.07    0.00    1.53 v stage_3._0916_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.07    0.18    1.71 v stage_3._0916_/X (sky130_fd_sc_hd__buf_2)
                                         stage_3._0157_ (net)
                  0.07    0.00    1.71 v stage_3._0921_/B (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.59    2.30 v stage_3._0921_/X (sky130_fd_sc_hd__or4_4)
                                         stage_3._0162_ (net)
                  0.11    0.00    2.30 v stage_3._0928_/A (sky130_fd_sc_hd__or4_2)
     4    0.01    0.13    0.77    3.07 v stage_3._0928_/X (sky130_fd_sc_hd__or4_2)
                                         stage_3._0169_ (net)
                  0.13    0.00    3.07 v stage_3._0929_/A4 (sky130_fd_sc_hd__o41a_1)
     2    0.01    0.10    0.40    3.47 v stage_3._0929_/X (sky130_fd_sc_hd__o41a_1)
                                         stage_3._0170_ (net)
                  0.10    0.00    3.47 v stage_3._0961_/B (sky130_fd_sc_hd__xor2_2)
     3    0.01    0.08    0.19    3.66 v stage_3._0961_/X (sky130_fd_sc_hd__xor2_2)
                                         stage_3._0202_ (net)
                  0.08    0.00    3.66 v stage_3._0962_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.29    0.28    3.94 ^ stage_3._0962_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0203_ (net)
                  0.29    0.00    3.94 ^ stage_3._0973_/B (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.08    0.12    4.06 v stage_3._0973_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_3._0214_ (net)
                  0.08    0.00    4.06 v wire200/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.13    4.19 v wire200/X (sky130_fd_sc_hd__clkbuf_1)
                                         net200 (net)
                  0.04    0.00    4.19 v stage_3._1342_/B1 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.16    0.10    4.28 ^ stage_3._1342_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         stage_3._0583_ (net)
                  0.16    0.00    4.28 ^ stage_3._1343_/B1 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.08    0.19    4.48 ^ stage_3._1343_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_3._0584_ (net)
                  0.08    0.00    4.48 ^ stage_3._1347_/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.01    0.11    0.10    4.58 v stage_3._1347_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_3._0588_ (net)
                  0.11    0.00    4.58 v stage_3._1350_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.22    4.80 v stage_3._1350_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0591_ (net)
                  0.06    0.00    4.80 v stage_3._1353_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.01    0.06    0.20    5.01 v stage_3._1353_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0594_ (net)
                  0.06    0.00    5.01 v stage_3._1356_/A2 (sky130_fd_sc_hd__o21a_1)
     4    0.01    0.06    0.21    5.22 v stage_3._1356_/X (sky130_fd_sc_hd__o21a_1)
                                         stage_3._0597_ (net)
                  0.06    0.00    5.22 v stage_3._1360_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    5.47 v stage_3._1360_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0601_ (net)
                  0.07    0.00    5.47 v stage_3._1368_/C (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.51    5.98 v stage_3._1368_/X (sky130_fd_sc_hd__or4b_1)
                                         stage_3._0609_ (net)
                  0.09    0.00    5.98 v stage_3._1369_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.08    0.22    6.20 v stage_3._1369_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_3._0610_ (net)
                  0.08    0.00    6.20 v stage_3._1700_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.14    6.34 v stage_3._1700_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3._0019_ (net)
                  0.05    0.00    6.34 v stage_3._1703_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.13    0.16    6.50 ^ stage_3._1703_/Y (sky130_fd_sc_hd__xnor2_1)
                                         stage_3._0022_ (net)
                  0.13    0.00    6.50 ^ stage_3._1704_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.08    6.58 v stage_3._1704_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_3.read_output_3[40] (net)
                  0.06    0.00    6.58 v stage_4.input_fifo._240_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.88 v stage_4.input_fifo._240_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._119_ (net)
                  0.05    0.00    6.88 v stage_4.input_fifo._241_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.97 v stage_4.input_fifo._241_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._041_ (net)
                  0.02    0.00    6.97 v stage_4.input_fifo._340_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.97   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.97   data arrival time
-----------------------------------------------------------------------------
                                  3.00   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._337_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1322_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    5.75 v stage_4._1322_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0610_ (net)
                  0.08    0.00    5.75 v stage_4._1324_/A2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.38    6.13 v stage_4._1324_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[52] (net)
                  0.06    0.00    6.13 v stage_4.output_fifo._259_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.44 v stage_4.output_fifo._259_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._129_ (net)
                  0.05    0.00    6.44 v stage_4.output_fifo._260_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.53 v stage_4.output_fifo._260_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._054_ (net)
                  0.02    0.00    6.53 v stage_4.output_fifo._337_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.53   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.53   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._338_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1322_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    5.75 v stage_4._1322_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0610_ (net)
                  0.08    0.00    5.75 v stage_4._1327_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.35    6.10 v stage_4._1327_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[53] (net)
                  0.06    0.00    6.10 v stage_4.output_fifo._261_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    6.41 v stage_4.output_fifo._261_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._130_ (net)
                  0.06    0.00    6.41 v stage_4.output_fifo._262_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.50 v stage_4.output_fifo._262_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._055_ (net)
                  0.02    0.00    6.50 v stage_4.output_fifo._338_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.50   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.50   data arrival time
-----------------------------------------------------------------------------
                                  3.48   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._347_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1322_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    5.75 v stage_4._1322_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0610_ (net)
                  0.08    0.00    5.75 v stage_4._1377_/B1 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.12    5.87 v stage_4._1377_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0655_ (net)
                  0.05    0.00    5.87 v stage_4._1379_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    6.10 v stage_4._1379_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[62] (net)
                  0.04    0.00    6.10 v stage_4.output_fifo._279_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    6.40 v stage_4.output_fifo._279_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._139_ (net)
                  0.06    0.00    6.40 v stage_4.output_fifo._280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.49 v stage_4.output_fifo._280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._064_ (net)
                  0.02    0.00    6.49 v stage_4.output_fifo._347_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.49   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._347_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.49   data arrival time
-----------------------------------------------------------------------------
                                  3.48   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._342_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1322_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    5.75 v stage_4._1322_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0610_ (net)
                  0.08    0.00    5.75 v stage_4._1350_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.34    6.09 v stage_4._1350_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[57] (net)
                  0.05    0.00    6.09 v stage_4.output_fifo._269_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.40 v stage_4.output_fifo._269_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._134_ (net)
                  0.05    0.00    6.40 v stage_4.output_fifo._270_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.49 v stage_4.output_fifo._270_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._059_ (net)
                  0.02    0.00    6.49 v stage_4.output_fifo._342_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.49   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.49   data arrival time
-----------------------------------------------------------------------------
                                  3.49   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._345_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._1357_/B (sky130_fd_sc_hd__nand2_1)
     2    0.00    0.07    0.11    5.27 v stage_4._1357_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0638_ (net)
                  0.07    0.00    5.27 v stage_4._1358_/B (sky130_fd_sc_hd__or2_1)
     4    0.01    0.08    0.27    5.54 v stage_4._1358_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0639_ (net)
                  0.08    0.00    5.54 v stage_4._1369_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.07    5.61 ^ stage_4._1369_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0649_ (net)
                  0.04    0.00    5.61 ^ stage_4._1370_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    5.84 v stage_4._1370_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4._0650_ (net)
                  0.04    0.00    5.84 v stage_4._1371_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.18    6.02 v stage_4._1371_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[60] (net)
                  0.04    0.00    6.02 v stage_4.output_fifo._275_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.32 v stage_4.output_fifo._275_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._137_ (net)
                  0.05    0.00    6.32 v stage_4.output_fifo._276_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.41 v stage_4.output_fifo._276_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._062_ (net)
                  0.02    0.00    6.41 v stage_4.output_fifo._345_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.41   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._345_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.41   data arrival time
-----------------------------------------------------------------------------
                                  3.56   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._339_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1322_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    5.75 v stage_4._1322_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0610_ (net)
                  0.08    0.00    5.75 v stage_4._1333_/A1 (sky130_fd_sc_hd__a32o_1)
     1    0.01    0.05    0.25    6.00 v stage_4._1333_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[54] (net)
                  0.05    0.00    6.00 v stage_4.output_fifo._263_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.30 v stage_4.output_fifo._263_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._131_ (net)
                  0.05    0.00    6.30 v stage_4.output_fifo._264_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.39 v stage_4.output_fifo._264_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._056_ (net)
                  0.02    0.00    6.39 v stage_4.output_fifo._339_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.39   data arrival time
-----------------------------------------------------------------------------
                                  3.58   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._343_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1355_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.22    5.78 v stage_4._1355_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0637_ (net)
                  0.04    0.00    5.78 v stage_4._1356_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.19    5.97 v stage_4._1356_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[58] (net)
                  0.04    0.00    5.97 v stage_4.output_fifo._271_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.26 v stage_4.output_fifo._271_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._135_ (net)
                  0.05    0.00    6.26 v stage_4.output_fifo._272_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.35 v stage_4.output_fifo._272_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._060_ (net)
                  0.02    0.00    6.35 v stage_4.output_fifo._343_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.35   data arrival time
-----------------------------------------------------------------------------
                                  3.62   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._346_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1322_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    5.75 v stage_4._1322_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0610_ (net)
                  0.08    0.00    5.75 v stage_4._1375_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.21    5.96 v stage_4._1375_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[61] (net)
                  0.04    0.00    5.96 v stage_4.output_fifo._277_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.26 v stage_4.output_fifo._277_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._138_ (net)
                  0.05    0.00    6.26 v stage_4.output_fifo._278_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.35 v stage_4.output_fifo._278_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._063_ (net)
                  0.02    0.00    6.35 v stage_4.output_fifo._346_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._346_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.35   data arrival time
-----------------------------------------------------------------------------
                                  3.62   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._340_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1322_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    5.75 v stage_4._1322_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0610_ (net)
                  0.08    0.00    5.75 v stage_4._1339_/A1 (sky130_fd_sc_hd__a31o_1)
     1    0.01    0.05    0.21    5.96 v stage_4._1339_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[55] (net)
                  0.05    0.00    5.96 v stage_4.output_fifo._265_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    6.26 v stage_4.output_fifo._265_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._132_ (net)
                  0.06    0.00    6.26 v stage_4.output_fifo._266_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.35 v stage_4.output_fifo._266_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._057_ (net)
                  0.02    0.00    6.35 v stage_4.output_fifo._340_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.35   data arrival time
-----------------------------------------------------------------------------
                                  3.63   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._341_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1322_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    5.75 v stage_4._1322_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0610_ (net)
                  0.08    0.00    5.75 v stage_4._1346_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.21    5.96 v stage_4._1346_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[56] (net)
                  0.04    0.00    5.96 v stage_4.output_fifo._267_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    6.26 v stage_4.output_fifo._267_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._133_ (net)
                  0.05    0.00    6.26 v stage_4.output_fifo._268_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.35 v stage_4.output_fifo._268_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._058_ (net)
                  0.02    0.00    6.35 v stage_4.output_fifo._341_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.35   data arrival time
-----------------------------------------------------------------------------
                                  3.63   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._344_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.18    0.46    0.46 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.18    0.00    0.46 ^ stage_4._0716_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    0.53 v stage_4._0716_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0056_ (net)
                  0.05    0.00    0.53 v stage_4._0718_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    0.77 v stage_4._0718_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0058_ (net)
                  0.05    0.00    0.77 v stage_4._0720_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.01 v stage_4._0720_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0060_ (net)
                  0.05    0.00    1.01 v stage_4._0722_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    1.26 v stage_4._0722_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0062_ (net)
                  0.05    0.00    1.26 v stage_4._0724_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    1.51 v stage_4._0724_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0064_ (net)
                  0.05    0.00    1.51 v stage_4._0726_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    1.81 v stage_4._0726_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0066_ (net)
                  0.05    0.00    1.81 v stage_4._0728_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.06    0.30    2.11 v stage_4._0728_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0068_ (net)
                  0.06    0.00    2.11 v stage_4._0731_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    2.35 v stage_4._0731_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0071_ (net)
                  0.05    0.00    2.35 v stage_4._0733_/A3 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.05    0.30    2.65 v stage_4._0733_/X (sky130_fd_sc_hd__o311a_1)
                                         stage_4._0073_ (net)
                  0.05    0.00    2.65 v stage_4._0735_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    2.90 v stage_4._0735_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0075_ (net)
                  0.05    0.00    2.90 v stage_4._0737_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.24    3.14 v stage_4._0737_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0077_ (net)
                  0.05    0.00    3.14 v stage_4._0739_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.25    3.39 v stage_4._0739_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0079_ (net)
                  0.05    0.00    3.39 v stage_4._0741_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.24    3.63 v stage_4._0741_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4._0081_ (net)
                  0.04    0.00    3.63 v stage_4._0742_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.09    0.35    3.98 v stage_4._0742_/X (sky130_fd_sc_hd__or3_1)
                                         stage_4._0082_ (net)
                  0.09    0.00    3.98 v stage_4._0744_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    4.09 ^ stage_4._0744_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0084_ (net)
                  0.08    0.00    4.09 ^ stage_4._0745_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.05    0.08    4.16 v stage_4._0745_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_4._0085_ (net)
                  0.05    0.00    4.16 v stage_4._0805_/A2 (sky130_fd_sc_hd__a21o_1)
     4    0.01    0.06    0.22    4.38 v stage_4._0805_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0145_ (net)
                  0.06    0.00    4.38 v stage_4._0807_/B2 (sky130_fd_sc_hd__a221o_2)
     3    0.02    0.09    0.43    4.81 v stage_4._0807_/X (sky130_fd_sc_hd__a221o_2)
                                         stage_4._0147_ (net)
                  0.09    0.00    4.81 v stage_4._0809_/A2 (sky130_fd_sc_hd__a211oi_4)
     4    0.02    0.27    0.34    5.16 ^ stage_4._0809_/Y (sky130_fd_sc_hd__a211oi_4)
                                         stage_4._0149_ (net)
                  0.27    0.00    5.16 ^ stage_4._0845_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.18    5.33 ^ stage_4._0845_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_4._0185_ (net)
                  0.04    0.00    5.33 ^ stage_4._0846_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.08    0.22    5.56 v stage_4._0846_/X (sky130_fd_sc_hd__and2b_1)
                                         stage_4._0186_ (net)
                  0.08    0.00    5.56 v stage_4._1322_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    5.75 v stage_4._1322_/X (sky130_fd_sc_hd__buf_2)
                                         stage_4._0610_ (net)
                  0.08    0.00    5.75 v stage_4._1363_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.17    5.92 v stage_4._1363_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[59] (net)
                  0.03    0.00    5.92 v stage_4.output_fifo._273_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    6.21 v stage_4.output_fifo._273_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._136_ (net)
                  0.05    0.00    6.21 v stage_4.output_fifo._274_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    6.31 v stage_4.output_fifo._274_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._061_ (net)
                  0.02    0.00    6.31 v stage_4.output_fifo._344_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.31   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._344_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -6.31   data arrival time
-----------------------------------------------------------------------------
                                  3.67   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._764_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _377_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.38    4.43 v _377_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.07    0.00    4.43 v _378_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    4.53 v _378_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[119] (net)
                  0.02    0.00    4.53 v stage_2.input_fifo._575_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    4.82 v stage_2.input_fifo._575_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._285_ (net)
                  0.05    0.00    4.82 v stage_2.input_fifo._576_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.91 v stage_2.input_fifo._576_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._119_ (net)
                  0.02    0.00    4.91 v stage_2.input_fifo._764_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.91   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._764_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.91   data arrival time
-----------------------------------------------------------------------------
                                  5.06   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._767_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.37    4.42 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.07    0.00    4.42 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    4.51 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[122] (net)
                  0.02    0.00    4.51 v stage_2.input_fifo._582_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    4.81 v stage_2.input_fifo._582_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._289_ (net)
                  0.05    0.00    4.81 v stage_2.input_fifo._583_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.90 v stage_2.input_fifo._583_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._122_ (net)
                  0.02    0.00    4.90 v stage_2.input_fifo._767_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.90   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._767_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.90   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._769_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _418_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    4.41 v _418_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.06    0.00    4.41 v _419_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    4.51 v _419_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[124] (net)
                  0.02    0.00    4.51 v stage_2.input_fifo._586_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    4.80 v stage_2.input_fifo._586_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._291_ (net)
                  0.05    0.00    4.80 v stage_2.input_fifo._587_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.90 v stage_2.input_fifo._587_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._124_ (net)
                  0.02    0.00    4.90 v stage_2.input_fifo._769_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.90   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.90   data arrival time
-----------------------------------------------------------------------------
                                  5.08   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._768_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _407_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    4.41 v _407_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.06    0.00    4.41 v _408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    4.51 v _408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[123] (net)
                  0.02    0.00    4.51 v stage_2.input_fifo._584_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    4.80 v stage_2.input_fifo._584_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._290_ (net)
                  0.05    0.00    4.80 v stage_2.input_fifo._585_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.89 v stage_2.input_fifo._585_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._123_ (net)
                  0.02    0.00    4.89 v stage_2.input_fifo._768_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.89   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._768_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.89   data arrival time
-----------------------------------------------------------------------------
                                  5.08   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._765_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    4.41 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _150_ (net)
                  0.06    0.00    4.41 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    4.50 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[120] (net)
                  0.02    0.00    4.50 v stage_2.input_fifo._578_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    4.80 v stage_2.input_fifo._578_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._287_ (net)
                  0.05    0.00    4.80 v stage_2.input_fifo._579_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.89 v stage_2.input_fifo._579_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._120_ (net)
                  0.02    0.00    4.89 v stage_2.input_fifo._765_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.89   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._765_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.89   data arrival time
-----------------------------------------------------------------------------
                                  5.08   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._766_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    4.41 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _155_ (net)
                  0.06    0.00    4.41 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.50 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[121] (net)
                  0.02    0.00    4.50 v stage_2.input_fifo._580_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    4.79 v stage_2.input_fifo._580_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._288_ (net)
                  0.06    0.00    4.79 v stage_2.input_fifo._581_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.89 v stage_2.input_fifo._581_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._121_ (net)
                  0.02    0.00    4.89 v stage_2.input_fifo._766_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.89   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._766_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.89   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._763_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    4.40 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _137_ (net)
                  0.06    0.00    4.40 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    4.50 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[118] (net)
                  0.02    0.00    4.50 v stage_2.input_fifo._573_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    4.79 v stage_2.input_fifo._573_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._284_ (net)
                  0.05    0.00    4.79 v stage_2.input_fifo._574_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.88 v stage_2.input_fifo._574_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._118_ (net)
                  0.02    0.00    4.88 v stage_2.input_fifo._763_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.88   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._763_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.88   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._770_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _426_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    4.41 v _426_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.06    0.00    4.41 v _427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    4.50 v _427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[125] (net)
                  0.02    0.00    4.50 v stage_2.input_fifo._588_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    4.79 v stage_2.input_fifo._588_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._292_ (net)
                  0.05    0.00    4.79 v stage_2.input_fifo._589_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.88 v stage_2.input_fifo._589_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._125_ (net)
                  0.02    0.00    4.88 v stage_2.input_fifo._770_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.88   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._770_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.88   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._762_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _362_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    4.40 v _362_/X (sky130_fd_sc_hd__mux2_1)
                                         _131_ (net)
                  0.05    0.00    4.40 v _363_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.49 v _363_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[117] (net)
                  0.02    0.00    4.49 v stage_2.input_fifo._571_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    4.78 v stage_2.input_fifo._571_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._283_ (net)
                  0.06    0.00    4.78 v stage_2.input_fifo._572_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.87 v stage_2.input_fifo._572_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._117_ (net)
                  0.02    0.00    4.87 v stage_2.input_fifo._762_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.87   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._762_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.87   data arrival time
-----------------------------------------------------------------------------
                                  5.10   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._760_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _351_/A2 (sky130_fd_sc_hd__a21o_4)
    10    0.05    0.14    0.26    4.05 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.14    0.00    4.05 ^ _352_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    4.09 v _352_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_2.feed_output_stage_1[115] (net)
                  0.03    0.00    4.09 v stage_2.input_fifo._567_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    4.39 v stage_2.input_fifo._567_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._281_ (net)
                  0.05    0.00    4.39 v stage_2.input_fifo._568_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.48 v stage_2.input_fifo._568_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._115_ (net)
                  0.02    0.00    4.48 v stage_2.input_fifo._760_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.48   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  5.49   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._771_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _319_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.09    0.20    2.65 ^ _319_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.09    0.00    2.65 ^ _322_/A2 (sky130_fd_sc_hd__a21oi_2)
     4    0.01    0.06    0.09    2.74 v _322_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _093_ (net)
                  0.06    0.00    2.74 v _338_/A2 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.06    0.36    3.10 v _338_/X (sky130_fd_sc_hd__o311a_1)
                                         _109_ (net)
                  0.06    0.00    3.10 v _346_/A1 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.40    3.50 v _346_/X (sky130_fd_sc_hd__o311a_1)
                                         _117_ (net)
                  0.07    0.00    3.50 v _349_/A2 (sky130_fd_sc_hd__o31ai_2)
     2    0.01    0.26    0.29    3.79 ^ _349_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _120_ (net)
                  0.26    0.00    3.79 ^ _429_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.11    3.90 v _429_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_2.feed_output_stage_1[126] (net)
                  0.06    0.00    3.90 v stage_2.input_fifo._590_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    4.20 v stage_2.input_fifo._590_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._293_ (net)
                  0.05    0.00    4.20 v stage_2.input_fifo._591_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    4.30 v stage_2.input_fifo._591_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._126_ (net)
                  0.02    0.00    4.30 v stage_2.input_fifo._771_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.30   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._771_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -4.30   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._558_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._0936_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.56    2.43 v stage_2._0936_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0322_ (net)
                  0.10    0.00    2.43 v stage_2._0937_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    2.78 v stage_2._0937_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0323_ (net)
                  0.07    0.00    2.78 v stage_2._0938_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.01    0.08    0.34    3.12 v stage_2._0938_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_2._0324_ (net)
                  0.08    0.00    3.12 v stage_2._1212_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    3.42 v stage_2._1212_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0543_ (net)
                  0.05    0.00    3.42 v stage_2._1213_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.53 v stage_2._1213_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[9] (net)
                  0.03    0.00    3.53 v stage_3.input_fifo._296_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.82 v stage_3.input_fifo._296_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._141_ (net)
                  0.05    0.00    3.82 v stage_3.input_fifo._297_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.91 v stage_3.input_fifo._297_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._009_ (net)
                  0.02    0.00    3.91 v stage_3.input_fifo._558_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.91   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._558_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.91   data arrival time
-----------------------------------------------------------------------------
                                  6.06   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._613_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._0936_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.56    2.43 v stage_2._0936_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0322_ (net)
                  0.10    0.00    2.43 v stage_2._0937_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    2.78 v stage_2._0937_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0323_ (net)
                  0.07    0.00    2.78 v stage_2._0938_/B1 (sky130_fd_sc_hd__a2bb2o_1)
     2    0.01    0.08    0.34    3.12 v stage_2._0938_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_2._0324_ (net)
                  0.08    0.00    3.12 v stage_2._0939_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.32    3.43 v stage_2._0939_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0325_ (net)
                  0.06    0.00    3.43 v stage_2._0940_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.53 v stage_2._0940_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[64] (net)
                  0.02    0.00    3.53 v stage_3.input_fifo._413_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.82 v stage_3.input_fifo._413_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._203_ (net)
                  0.05    0.00    3.82 v stage_3.input_fifo._414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.91 v stage_3.input_fifo._414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._064_ (net)
                  0.02    0.00    3.91 v stage_3.input_fifo._613_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.91   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._613_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.91   data arrival time
-----------------------------------------------------------------------------
                                  6.06   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._615_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._0952_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.73 v stage_2._0952_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0336_ (net)
                  0.10    0.00    2.73 v stage_2._0953_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.37    3.10 v stage_2._0953_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0337_ (net)
                  0.09    0.00    3.10 v stage_2._0957_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.19    0.22    3.31 ^ stage_2._0957_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0341_ (net)
                  0.19    0.00    3.31 ^ stage_2._0958_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.17    3.48 ^ stage_2._0958_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0342_ (net)
                  0.04    0.00    3.48 ^ stage_2._0959_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.09    3.57 ^ stage_2._0959_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[66] (net)
                  0.06    0.00    3.57 ^ stage_3.input_fifo._417_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.70 ^ stage_3.input_fifo._417_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._205_ (net)
                  0.04    0.00    3.70 ^ stage_3.input_fifo._418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.78 ^ stage_3.input_fifo._418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._066_ (net)
                  0.04    0.00    3.78 ^ stage_3.input_fifo._615_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.78   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._615_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.78   data arrival time
-----------------------------------------------------------------------------
                                  6.24   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._645_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._0936_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.56    2.43 v stage_2._0936_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0322_ (net)
                  0.10    0.00    2.43 v stage_2._0937_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    2.78 v stage_2._0937_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0323_ (net)
                  0.07    0.00    2.78 v stage_2._1146_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.18    2.95 v stage_2._1146_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0500_ (net)
                  0.04    0.00    2.95 v stage_2._1147_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    3.26 v stage_2._1147_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0501_ (net)
                  0.06    0.00    3.26 v stage_2._1148_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.35 v stage_2._1148_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[96] (net)
                  0.02    0.00    3.35 v stage_3.input_fifo._480_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.64 v stage_3.input_fifo._480_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._238_ (net)
                  0.05    0.00    3.64 v stage_3.input_fifo._481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.73 v stage_3.input_fifo._481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._096_ (net)
                  0.02    0.00    3.73 v stage_3.input_fifo._645_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._645_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                  6.24   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._575_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._0944_/A2 (sky130_fd_sc_hd__mux4_2)
     2    0.01    0.10    0.55    2.72 v stage_2._0944_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0329_ (net)
                  0.10    0.00    2.73 v stage_2._1083_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    3.04 v stage_2._1083_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0452_ (net)
                  0.05    0.00    3.04 v stage_2._1085_/A2_N (sky130_fd_sc_hd__a2bb2o_1)
     2    0.01    0.10    0.29    3.33 ^ stage_2._1085_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_2._0454_ (net)
                  0.10    0.00    3.33 ^ stage_2._1248_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    3.47 ^ stage_2._1248_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0562_ (net)
                  0.04    0.00    3.47 ^ stage_2._1249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.56 ^ stage_2._1249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[26] (net)
                  0.06    0.00    3.56 ^ stage_3.input_fifo._333_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.69 ^ stage_3.input_fifo._333_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._161_ (net)
                  0.04    0.00    3.69 ^ stage_3.input_fifo._334_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.77 ^ stage_3.input_fifo._334_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._026_ (net)
                  0.04    0.00    3.77 ^ stage_3.input_fifo._575_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.77   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._575_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.77   data arrival time
-----------------------------------------------------------------------------
                                  6.24   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._630_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._0944_/A2 (sky130_fd_sc_hd__mux4_2)
     2    0.01    0.10    0.55    2.72 v stage_2._0944_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0329_ (net)
                  0.10    0.00    2.73 v stage_2._1083_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    3.04 v stage_2._1083_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0452_ (net)
                  0.05    0.00    3.04 v stage_2._1085_/A2_N (sky130_fd_sc_hd__a2bb2o_1)
     2    0.01    0.10    0.29    3.33 ^ stage_2._1085_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_2._0454_ (net)
                  0.10    0.00    3.33 ^ stage_2._1086_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    3.47 ^ stage_2._1086_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0455_ (net)
                  0.04    0.00    3.47 ^ stage_2._1087_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.56 ^ stage_2._1087_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[81] (net)
                  0.06    0.00    3.56 ^ stage_3.input_fifo._449_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.69 ^ stage_3.input_fifo._449_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._222_ (net)
                  0.04    0.00    3.69 ^ stage_3.input_fifo._450_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.77 ^ stage_3.input_fifo._450_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._081_ (net)
                  0.04    0.00    3.77 ^ stage_3.input_fifo._630_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.77   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._630_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.77   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._572_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0719_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0719_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0109_ (net)
                  0.08    0.00    1.58 v stage_2._0882_/A0 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0882_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0270_ (net)
                  0.12    0.00    2.16 v stage_2._0885_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.59    2.76 v stage_2._0885_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0273_ (net)
                  0.11    0.00    2.76 v stage_2._1065_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.08 v stage_2._1065_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0437_ (net)
                  0.06    0.00    3.08 v stage_2._1068_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.20    0.20    3.29 ^ stage_2._1068_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_2._0440_ (net)
                  0.20    0.00    3.29 ^ stage_2._1242_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.17    3.46 ^ stage_2._1242_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0559_ (net)
                  0.05    0.00    3.46 ^ stage_2._1243_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.10    3.56 ^ stage_2._1243_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[23] (net)
                  0.07    0.00    3.56 ^ stage_3.input_fifo._327_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.69 ^ stage_3.input_fifo._327_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._158_ (net)
                  0.04    0.00    3.69 ^ stage_3.input_fifo._328_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.77 ^ stage_3.input_fifo._328_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._023_ (net)
                  0.04    0.00    3.77 ^ stage_3.input_fifo._572_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.77   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._572_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.77   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._590_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._0936_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.56    2.43 v stage_2._0936_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0322_ (net)
                  0.10    0.00    2.43 v stage_2._0937_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    2.78 v stage_2._0937_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0323_ (net)
                  0.07    0.00    2.78 v stage_2._1146_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.18    2.95 v stage_2._1146_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0500_ (net)
                  0.04    0.00    2.95 v stage_2._1279_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    3.25 v stage_2._1279_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0578_ (net)
                  0.05    0.00    3.25 v stage_2._1280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.35 v stage_2._1280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[41] (net)
                  0.02    0.00    3.35 v stage_3.input_fifo._365_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.64 v stage_3.input_fifo._365_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._178_ (net)
                  0.05    0.00    3.64 v stage_3.input_fifo._366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.73 v stage_3.input_fifo._366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._041_ (net)
                  0.02    0.00    3.73 v stage_3.input_fifo._590_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._590_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._560_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._0952_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.73 v stage_2._0952_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0336_ (net)
                  0.10    0.00    2.73 v stage_2._0953_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.37    3.10 v stage_2._0953_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0337_ (net)
                  0.09    0.00    3.10 v stage_2._0957_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.19    0.22    3.31 ^ stage_2._0957_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0341_ (net)
                  0.19    0.00    3.31 ^ stage_2._1216_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.17    3.48 ^ stage_2._1216_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0545_ (net)
                  0.05    0.00    3.48 ^ stage_2._1217_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.56 ^ stage_2._1217_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[11] (net)
                  0.04    0.00    3.56 ^ stage_3.input_fifo._302_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.68 ^ stage_3.input_fifo._302_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._145_ (net)
                  0.04    0.00    3.68 ^ stage_3.input_fifo._303_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.76 ^ stage_3.input_fifo._303_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._011_ (net)
                  0.04    0.00    3.76 ^ stage_3.input_fifo._560_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.76   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._560_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.76   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._570_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0631_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0631_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0021_ (net)
                  0.07    0.00    1.13 v stage_2._0632_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0632_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0022_ (net)
                  0.04    0.00    1.30 v stage_2._0644_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.55    1.85 v stage_2._0644_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0034_ (net)
                  0.11    0.00    1.85 v stage_2._0680_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.42 v stage_2._0680_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0070_ (net)
                  0.11    0.00    2.42 v stage_2._1054_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.23    2.66 v stage_2._1054_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0428_ (net)
                  0.05    0.00    2.66 v stage_2._1056_/A3 (sky130_fd_sc_hd__a31o_1)
     2    0.01    0.07    0.26    2.92 v stage_2._1056_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_2._0430_ (net)
                  0.07    0.00    2.92 v stage_2._1237_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.32    3.24 v stage_2._1237_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0556_ (net)
                  0.06    0.00    3.24 v stage_2._1238_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.33 v stage_2._1238_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[21] (net)
                  0.02    0.00    3.33 v stage_3.input_fifo._323_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.62 v stage_3.input_fifo._323_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._156_ (net)
                  0.05    0.00    3.62 v stage_3.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.71 v stage_3.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._021_ (net)
                  0.02    0.00    3.71 v stage_3.input_fifo._570_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._570_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._629_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._0936_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.56    2.43 v stage_2._0936_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0322_ (net)
                  0.10    0.00    2.43 v stage_2._1078_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.24    2.66 v stage_2._1078_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0448_ (net)
                  0.05    0.00    2.66 v stage_2._1080_/A3 (sky130_fd_sc_hd__a31o_1)
     2    0.01    0.06    0.26    2.92 v stage_2._1080_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_2._0450_ (net)
                  0.06    0.00    2.92 v stage_2._1081_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    3.22 v stage_2._1081_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0451_ (net)
                  0.05    0.00    3.22 v stage_2._1082_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.32 v stage_2._1082_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[80] (net)
                  0.03    0.00    3.32 v stage_3.input_fifo._447_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    3.62 v stage_3.input_fifo._447_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._221_ (net)
                  0.06    0.00    3.62 v stage_3.input_fifo._448_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.71 v stage_3.input_fifo._448_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._080_ (net)
                  0.02    0.00    3.71 v stage_3.input_fifo._629_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._629_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._627_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0719_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0719_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0109_ (net)
                  0.08    0.00    1.58 v stage_2._0882_/A0 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0882_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0270_ (net)
                  0.12    0.00    2.16 v stage_2._0885_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.59    2.76 v stage_2._0885_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0273_ (net)
                  0.11    0.00    2.76 v stage_2._1065_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.08 v stage_2._1065_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0437_ (net)
                  0.06    0.00    3.08 v stage_2._1068_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.20    0.20    3.29 ^ stage_2._1068_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_2._0440_ (net)
                  0.20    0.00    3.29 ^ stage_2._1070_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.18    3.47 ^ stage_2._1070_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0442_ (net)
                  0.05    0.00    3.47 ^ stage_2._1071_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.55 ^ stage_2._1071_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[78] (net)
                  0.04    0.00    3.55 ^ stage_3.input_fifo._442_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.67 ^ stage_3.input_fifo._442_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._218_ (net)
                  0.04    0.00    3.67 ^ stage_3.input_fifo._443_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.75 ^ stage_3.input_fifo._443_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._078_ (net)
                  0.04    0.00    3.75 ^ stage_3.input_fifo._627_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.75   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._627_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._574_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._0936_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.56    2.43 v stage_2._0936_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0322_ (net)
                  0.10    0.00    2.43 v stage_2._1078_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.24    2.66 v stage_2._1078_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0448_ (net)
                  0.05    0.00    2.66 v stage_2._1080_/A3 (sky130_fd_sc_hd__a31o_1)
     2    0.01    0.06    0.26    2.92 v stage_2._1080_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_2._0450_ (net)
                  0.06    0.00    2.92 v stage_2._1246_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    3.23 v stage_2._1246_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0561_ (net)
                  0.06    0.00    3.23 v stage_2._1247_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.32 v stage_2._1247_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[25] (net)
                  0.03    0.00    3.32 v stage_3.input_fifo._331_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    3.61 v stage_3.input_fifo._331_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._160_ (net)
                  0.06    0.00    3.61 v stage_3.input_fifo._332_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.71 v stage_3.input_fifo._332_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._025_ (net)
                  0.02    0.00    3.71 v stage_3.input_fifo._574_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._574_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._625_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0631_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0631_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0021_ (net)
                  0.07    0.00    1.13 v stage_2._0632_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0632_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0022_ (net)
                  0.04    0.00    1.30 v stage_2._0644_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.55    1.85 v stage_2._0644_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0034_ (net)
                  0.11    0.00    1.85 v stage_2._0680_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.42 v stage_2._0680_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0070_ (net)
                  0.11    0.00    2.42 v stage_2._1054_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.23    2.66 v stage_2._1054_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0428_ (net)
                  0.05    0.00    2.66 v stage_2._1056_/A3 (sky130_fd_sc_hd__a31o_1)
     2    0.01    0.07    0.26    2.92 v stage_2._1056_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_2._0430_ (net)
                  0.07    0.00    2.92 v stage_2._1057_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    3.23 v stage_2._1057_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0431_ (net)
                  0.05    0.00    3.23 v stage_2._1058_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.32 v stage_2._1058_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[76] (net)
                  0.02    0.00    3.32 v stage_3.input_fifo._438_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.61 v stage_3.input_fifo._438_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._216_ (net)
                  0.05    0.00    3.61 v stage_3.input_fifo._439_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.70 v stage_3.input_fifo._439_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._076_ (net)
                  0.02    0.00    3.70 v stage_3.input_fifo._625_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._625_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._569_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._1044_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.54    2.72 v stage_2._1044_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0419_ (net)
                  0.10    0.00    2.72 v stage_2._1046_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.33    3.05 v stage_2._1046_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0421_ (net)
                  0.07    0.00    3.05 v stage_2._1049_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.20    0.21    3.26 ^ stage_2._1049_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0424_ (net)
                  0.20    0.00    3.27 ^ stage_2._1235_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.17    3.43 ^ stage_2._1235_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0555_ (net)
                  0.05    0.00    3.43 ^ stage_2._1236_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.53 ^ stage_2._1236_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[20] (net)
                  0.06    0.00    3.53 ^ stage_3.input_fifo._321_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.66 ^ stage_3.input_fifo._321_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._155_ (net)
                  0.04    0.00    3.66 ^ stage_3.input_fifo._322_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.73 ^ stage_3.input_fifo._322_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._020_ (net)
                  0.03    0.00    3.73 ^ stage_3.input_fifo._569_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._569_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                  6.28   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._557_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0757_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.23    1.45 ^ stage_2._0757_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0147_ (net)
                  0.12    0.00    1.45 ^ stage_2._0824_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.07    0.10    1.55 v stage_2._0824_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0213_ (net)
                  0.07    0.00    1.55 v stage_2._0912_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.59    2.15 v stage_2._0912_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0299_ (net)
                  0.12    0.00    2.15 v stage_2._0913_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.56    2.70 v stage_2._0913_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0300_ (net)
                  0.11    0.00    2.71 v stage_2._0915_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.38    3.08 v stage_2._0915_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0302_ (net)
                  0.09    0.00    3.08 v stage_2._0927_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.15    0.19    3.27 ^ stage_2._0927_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0314_ (net)
                  0.15    0.00    3.27 ^ stage_2._1210_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.43 ^ stage_2._1210_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0542_ (net)
                  0.04    0.00    3.43 ^ stage_2._1211_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.53 ^ stage_2._1211_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[8] (net)
                  0.06    0.00    3.53 ^ stage_3.input_fifo._294_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.65 ^ stage_3.input_fifo._294_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._140_ (net)
                  0.04    0.00    3.65 ^ stage_3.input_fifo._295_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.73 ^ stage_3.input_fifo._295_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._008_ (net)
                  0.04    0.00    3.73 ^ stage_3.input_fifo._557_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._557_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                  6.28   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._576_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0719_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0719_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0109_ (net)
                  0.08    0.00    1.58 v stage_2._0882_/A0 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0882_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0270_ (net)
                  0.12    0.00    2.16 v stage_2._0955_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.73 v stage_2._0955_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0339_ (net)
                  0.10    0.00    2.73 v stage_2._1088_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.35    3.08 v stage_2._1088_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0456_ (net)
                  0.07    0.00    3.08 v stage_2._1090_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.16    0.19    3.26 ^ stage_2._1090_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0458_ (net)
                  0.16    0.00    3.26 ^ stage_2._1250_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.42 ^ stage_2._1250_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0563_ (net)
                  0.04    0.00    3.42 ^ stage_2._1251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.52 ^ stage_2._1251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[27] (net)
                  0.06    0.00    3.52 ^ stage_3.input_fifo._335_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.13    3.65 ^ stage_3.input_fifo._335_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._162_ (net)
                  0.05    0.00    3.65 ^ stage_3.input_fifo._336_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.73 ^ stage_3.input_fifo._336_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._027_ (net)
                  0.04    0.00    3.73 ^ stage_3.input_fifo._576_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._576_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._614_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._0942_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.69 v stage_2._0942_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0327_ (net)
                  0.10    0.00    2.69 v stage_2._0943_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.10    0.38    3.07 v stage_2._0943_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0328_ (net)
                  0.10    0.00    3.07 v stage_2._0947_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.17    0.20    3.28 ^ stage_2._0947_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0332_ (net)
                  0.17    0.00    3.28 ^ stage_2._0948_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.43 ^ stage_2._0948_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0333_ (net)
                  0.04    0.00    3.43 ^ stage_2._0949_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.53 ^ stage_2._0949_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[65] (net)
                  0.05    0.00    3.53 ^ stage_3.input_fifo._415_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.65 ^ stage_3.input_fifo._415_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._204_ (net)
                  0.04    0.00    3.65 ^ stage_3.input_fifo._416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.73 ^ stage_3.input_fifo._416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._065_ (net)
                  0.04    0.00    3.73 ^ stage_3.input_fifo._614_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._614_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._559_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._0942_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.69 v stage_2._0942_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0327_ (net)
                  0.10    0.00    2.69 v stage_2._0943_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.10    0.38    3.07 v stage_2._0943_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0328_ (net)
                  0.10    0.00    3.07 v stage_2._0947_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.17    0.20    3.28 ^ stage_2._0947_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0332_ (net)
                  0.17    0.00    3.28 ^ stage_2._1214_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    3.44 ^ stage_2._1214_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0544_ (net)
                  0.05    0.00    3.44 ^ stage_2._1215_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.52 ^ stage_2._1215_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[10] (net)
                  0.04    0.00    3.52 ^ stage_3.input_fifo._300_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.64 ^ stage_3.input_fifo._300_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._144_ (net)
                  0.04    0.00    3.64 ^ stage_3.input_fifo._301_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.71 ^ stage_3.input_fifo._301_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._010_ (net)
                  0.04    0.00    3.71 ^ stage_3.input_fifo._559_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._559_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._631_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0719_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0719_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0109_ (net)
                  0.08    0.00    1.58 v stage_2._0882_/A0 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0882_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0270_ (net)
                  0.12    0.00    2.16 v stage_2._0955_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.73 v stage_2._0955_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0339_ (net)
                  0.10    0.00    2.73 v stage_2._1088_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.35    3.08 v stage_2._1088_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0456_ (net)
                  0.07    0.00    3.08 v stage_2._1090_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.16    0.19    3.26 ^ stage_2._1090_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0458_ (net)
                  0.16    0.00    3.26 ^ stage_2._1091_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    3.43 ^ stage_2._1091_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0459_ (net)
                  0.05    0.00    3.43 ^ stage_2._1092_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.51 ^ stage_2._1092_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[82] (net)
                  0.04    0.00    3.51 ^ stage_3.input_fifo._451_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.64 ^ stage_3.input_fifo._451_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._223_ (net)
                  0.04    0.00    3.64 ^ stage_3.input_fifo._452_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.71 ^ stage_3.input_fifo._452_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._082_ (net)
                  0.03    0.00    3.71 ^ stage_3.input_fifo._631_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._631_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._612_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0757_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.23    1.45 ^ stage_2._0757_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0147_ (net)
                  0.12    0.00    1.45 ^ stage_2._0824_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.07    0.10    1.55 v stage_2._0824_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0213_ (net)
                  0.07    0.00    1.55 v stage_2._0912_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.59    2.15 v stage_2._0912_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0299_ (net)
                  0.12    0.00    2.15 v stage_2._0913_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.56    2.70 v stage_2._0913_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0300_ (net)
                  0.11    0.00    2.71 v stage_2._0915_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.38    3.08 v stage_2._0915_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0302_ (net)
                  0.09    0.00    3.08 v stage_2._0927_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.15    0.19    3.27 ^ stage_2._0927_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0314_ (net)
                  0.15    0.00    3.27 ^ stage_2._0928_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.43 ^ stage_2._0928_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0315_ (net)
                  0.04    0.00    3.43 ^ stage_2._0929_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.51 ^ stage_2._0929_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[63] (net)
                  0.04    0.00    3.51 ^ stage_3.input_fifo._411_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.63 ^ stage_3.input_fifo._411_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._202_ (net)
                  0.04    0.00    3.63 ^ stage_3.input_fifo._412_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.71 ^ stage_3.input_fifo._412_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._063_ (net)
                  0.04    0.00    3.71 ^ stage_3.input_fifo._612_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._612_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._628_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0719_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0719_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0109_ (net)
                  0.08    0.00    1.58 v stage_2._0917_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.59    2.17 v stage_2._0917_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0304_ (net)
                  0.12    0.00    2.17 v stage_2._0920_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.59    2.76 v stage_2._0920_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0307_ (net)
                  0.11    0.00    2.76 v stage_2._1072_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.08 v stage_2._1072_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0443_ (net)
                  0.05    0.00    3.08 v stage_2._1074_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.18    0.19    3.27 ^ stage_2._1074_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_2._0445_ (net)
                  0.18    0.00    3.27 ^ stage_2._1075_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    3.43 ^ stage_2._1075_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0446_ (net)
                  0.05    0.00    3.43 ^ stage_2._1076_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.51 ^ stage_2._1076_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[79] (net)
                  0.04    0.00    3.51 ^ stage_3.input_fifo._444_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.63 ^ stage_3.input_fifo._444_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._219_ (net)
                  0.04    0.00    3.63 ^ stage_3.input_fifo._445_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.71 ^ stage_3.input_fifo._445_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._079_ (net)
                  0.03    0.00    3.71 ^ stage_3.input_fifo._628_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._628_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._565_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._1005_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.10    0.56    2.73 v stage_2._1005_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0384_ (net)
                  0.10    0.00    2.73 v stage_2._1007_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.32    3.05 v stage_2._1007_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0386_ (net)
                  0.07    0.00    3.05 v stage_2._1011_/A2 (sky130_fd_sc_hd__o21ai_2)
     2    0.01    0.17    0.18    3.24 ^ stage_2._1011_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_2._0390_ (net)
                  0.17    0.00    3.24 ^ stage_2._1227_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.40 ^ stage_2._1227_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0551_ (net)
                  0.04    0.00    3.40 ^ stage_2._1228_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.07    0.10    3.50 ^ stage_2._1228_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[16] (net)
                  0.07    0.00    3.50 ^ stage_3.input_fifo._312_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.63 ^ stage_3.input_fifo._312_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._150_ (net)
                  0.04    0.00    3.63 ^ stage_3.input_fifo._313_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.71 ^ stage_3.input_fifo._313_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._016_ (net)
                  0.03    0.00    3.71 ^ stage_3.input_fifo._565_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._565_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._573_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0719_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0719_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0109_ (net)
                  0.08    0.00    1.58 v stage_2._0917_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.59    2.17 v stage_2._0917_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0304_ (net)
                  0.12    0.00    2.17 v stage_2._0920_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.59    2.76 v stage_2._0920_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0307_ (net)
                  0.11    0.00    2.76 v stage_2._1072_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    3.08 v stage_2._1072_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0443_ (net)
                  0.05    0.00    3.08 v stage_2._1074_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.18    0.19    3.27 ^ stage_2._1074_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_2._0445_ (net)
                  0.18    0.00    3.27 ^ stage_2._1244_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.43 ^ stage_2._1244_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0560_ (net)
                  0.04    0.00    3.43 ^ stage_2._1245_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.51 ^ stage_2._1245_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[24] (net)
                  0.04    0.00    3.51 ^ stage_3.input_fifo._329_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.63 ^ stage_3.input_fifo._329_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._159_ (net)
                  0.04    0.00    3.63 ^ stage_3.input_fifo._330_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.71 ^ stage_3.input_fifo._330_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._024_ (net)
                  0.03    0.00    3.71 ^ stage_3.input_fifo._573_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._573_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._624_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._1044_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.54    2.72 v stage_2._1044_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0419_ (net)
                  0.10    0.00    2.72 v stage_2._1046_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.33    3.05 v stage_2._1046_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0421_ (net)
                  0.07    0.00    3.05 v stage_2._1049_/A2 (sky130_fd_sc_hd__o22ai_2)
     2    0.01    0.20    0.21    3.26 ^ stage_2._1049_/Y (sky130_fd_sc_hd__o22ai_2)
                                         stage_2._0424_ (net)
                  0.20    0.00    3.27 ^ stage_2._1050_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.17    3.43 ^ stage_2._1050_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0425_ (net)
                  0.05    0.00    3.43 ^ stage_2._1051_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.51 ^ stage_2._1051_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[75] (net)
                  0.04    0.00    3.51 ^ stage_3.input_fifo._436_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.63 ^ stage_3.input_fifo._436_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._215_ (net)
                  0.04    0.00    3.63 ^ stage_3.input_fifo._437_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.70 ^ stage_3.input_fifo._437_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._075_ (net)
                  0.04    0.00    3.70 ^ stage_3.input_fifo._624_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._624_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._556_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0719_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0719_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0109_ (net)
                  0.08    0.00    1.58 v stage_2._0882_/A0 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0882_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0270_ (net)
                  0.12    0.00    2.16 v stage_2._0885_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.59    2.76 v stage_2._0885_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0273_ (net)
                  0.11    0.00    2.76 v stage_2._0886_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    2.96 v stage_2._0886_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0274_ (net)
                  0.03    0.00    2.96 v stage_2._0900_/A2_N (sky130_fd_sc_hd__a2bb2o_1)
     2    0.01    0.11    0.29    3.25 ^ stage_2._0900_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_2._0288_ (net)
                  0.11    0.00    3.25 ^ stage_2._1208_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    3.39 ^ stage_2._1208_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0541_ (net)
                  0.04    0.00    3.39 ^ stage_2._1209_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.49 ^ stage_2._1209_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[7] (net)
                  0.06    0.00    3.49 ^ stage_3.input_fifo._292_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.62 ^ stage_3.input_fifo._292_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._139_ (net)
                  0.04    0.00    3.62 ^ stage_3.input_fifo._293_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.69 ^ stage_3.input_fifo._293_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._007_ (net)
                  0.03    0.00    3.69 ^ stage_3.input_fifo._556_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.69   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._567_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._1025_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.54    2.72 v stage_2._1025_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0402_ (net)
                  0.09    0.00    2.72 v stage_2._1026_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.33    3.05 v stage_2._1026_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0403_ (net)
                  0.07    0.00    3.05 v stage_2._1030_/A2 (sky130_fd_sc_hd__o21ai_2)
     2    0.01    0.17    0.18    3.23 ^ stage_2._1030_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_2._0407_ (net)
                  0.17    0.00    3.23 ^ stage_2._1231_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.39 ^ stage_2._1231_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0553_ (net)
                  0.04    0.00    3.39 ^ stage_2._1232_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.48 ^ stage_2._1232_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[18] (net)
                  0.06    0.00    3.48 ^ stage_3.input_fifo._316_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.61 ^ stage_3.input_fifo._316_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._152_ (net)
                  0.04    0.00    3.61 ^ stage_3.input_fifo._317_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.69 ^ stage_3.input_fifo._317_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._018_ (net)
                  0.04    0.00    3.69 ^ stage_3.input_fifo._567_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.69   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._611_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0719_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0719_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0109_ (net)
                  0.08    0.00    1.58 v stage_2._0882_/A0 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0882_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0270_ (net)
                  0.12    0.00    2.16 v stage_2._0885_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.59    2.76 v stage_2._0885_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0273_ (net)
                  0.11    0.00    2.76 v stage_2._0886_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    2.96 v stage_2._0886_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0274_ (net)
                  0.03    0.00    2.96 v stage_2._0900_/A2_N (sky130_fd_sc_hd__a2bb2o_1)
     2    0.01    0.11    0.29    3.25 ^ stage_2._0900_/X (sky130_fd_sc_hd__a2bb2o_1)
                                         stage_2._0288_ (net)
                  0.11    0.00    3.25 ^ stage_2._0901_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.40 ^ stage_2._0901_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0289_ (net)
                  0.04    0.00    3.40 ^ stage_2._0902_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.49 ^ stage_2._0902_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[62] (net)
                  0.05    0.00    3.49 ^ stage_3.input_fifo._409_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.61 ^ stage_3.input_fifo._409_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._201_ (net)
                  0.04    0.00    3.61 ^ stage_3.input_fifo._410_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.68 ^ stage_3.input_fifo._410_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._062_ (net)
                  0.03    0.00    3.68 ^ stage_3.input_fifo._611_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._611_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.68   data arrival time
-----------------------------------------------------------------------------
                                  6.33   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._620_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._1005_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.10    0.56    2.73 v stage_2._1005_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0384_ (net)
                  0.10    0.00    2.73 v stage_2._1007_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.32    3.05 v stage_2._1007_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0386_ (net)
                  0.07    0.00    3.05 v stage_2._1011_/A2 (sky130_fd_sc_hd__o21ai_2)
     2    0.01    0.17    0.18    3.24 ^ stage_2._1011_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_2._0390_ (net)
                  0.17    0.00    3.24 ^ stage_2._1012_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    3.40 ^ stage_2._1012_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0391_ (net)
                  0.05    0.00    3.40 ^ stage_2._1013_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.48 ^ stage_2._1013_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[71] (net)
                  0.04    0.00    3.48 ^ stage_3.input_fifo._428_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.60 ^ stage_3.input_fifo._428_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._211_ (net)
                  0.04    0.00    3.60 ^ stage_3.input_fifo._429_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.68 ^ stage_3.input_fifo._429_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._071_ (net)
                  0.04    0.00    3.68 ^ stage_3.input_fifo._620_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._620_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.68   data arrival time
-----------------------------------------------------------------------------
                                  6.34   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._622_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._1025_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.54    2.72 v stage_2._1025_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0402_ (net)
                  0.09    0.00    2.72 v stage_2._1026_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.33    3.05 v stage_2._1026_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0403_ (net)
                  0.07    0.00    3.05 v stage_2._1030_/A2 (sky130_fd_sc_hd__o21ai_2)
     2    0.01    0.17    0.18    3.23 ^ stage_2._1030_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_2._0407_ (net)
                  0.17    0.00    3.23 ^ stage_2._1031_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    3.39 ^ stage_2._1031_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0408_ (net)
                  0.05    0.00    3.39 ^ stage_2._1032_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.47 ^ stage_2._1032_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[73] (net)
                  0.04    0.00    3.47 ^ stage_3.input_fifo._432_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.59 ^ stage_3.input_fifo._432_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._213_ (net)
                  0.04    0.00    3.59 ^ stage_3.input_fifo._433_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.67 ^ stage_3.input_fifo._433_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._073_ (net)
                  0.03    0.00    3.67 ^ stage_3.input_fifo._622_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._622_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.67   data arrival time
-----------------------------------------------------------------------------
                                  6.34   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._647_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._0952_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.73 v stage_2._0952_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0336_ (net)
                  0.10    0.00    2.73 v stage_2._0953_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.37    3.10 v stage_2._0953_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0337_ (net)
                  0.09    0.00    3.10 v stage_2._1152_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.12    3.22 ^ stage_2._1152_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0504_ (net)
                  0.11    0.00    3.22 ^ stage_2._1154_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.16    3.38 ^ stage_2._1154_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0506_ (net)
                  0.06    0.00    3.38 ^ stage_2._1155_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.46 ^ stage_2._1155_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[98] (net)
                  0.04    0.00    3.46 ^ stage_3.input_fifo._484_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.58 ^ stage_3.input_fifo._484_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._240_ (net)
                  0.04    0.00    3.58 ^ stage_3.input_fifo._485_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.66 ^ stage_3.input_fifo._485_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._098_ (net)
                  0.04    0.00    3.66 ^ stage_3.input_fifo._647_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._647_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.66   data arrival time
-----------------------------------------------------------------------------
                                  6.35   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._644_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0757_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.23    1.45 ^ stage_2._0757_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0147_ (net)
                  0.12    0.00    1.45 ^ stage_2._0824_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.07    0.10    1.55 v stage_2._0824_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0213_ (net)
                  0.07    0.00    1.55 v stage_2._0912_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.59    2.15 v stage_2._0912_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0299_ (net)
                  0.12    0.00    2.15 v stage_2._0913_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.56    2.70 v stage_2._0913_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0300_ (net)
                  0.11    0.00    2.71 v stage_2._0915_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.38    3.08 v stage_2._0915_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0302_ (net)
                  0.09    0.00    3.08 v stage_2._1143_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.13    3.21 ^ stage_2._1143_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0498_ (net)
                  0.11    0.00    3.21 ^ stage_2._1144_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.15    3.37 ^ stage_2._1144_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0499_ (net)
                  0.05    0.00    3.37 ^ stage_2._1145_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.45 ^ stage_2._1145_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[95] (net)
                  0.04    0.00    3.45 ^ stage_3.input_fifo._478_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.57 ^ stage_3.input_fifo._478_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._237_ (net)
                  0.04    0.00    3.57 ^ stage_3.input_fifo._479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.64 ^ stage_3.input_fifo._479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._095_ (net)
                  0.04    0.00    3.64 ^ stage_3.input_fifo._644_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.64   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._644_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.64   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._641_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0631_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0631_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0021_ (net)
                  0.07    0.00    1.13 v stage_2._0632_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0632_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0022_ (net)
                  0.04    0.00    1.30 v stage_2._0644_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.55    1.85 v stage_2._0644_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0034_ (net)
                  0.11    0.00    1.85 v stage_2._0680_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.42 v stage_2._0680_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0070_ (net)
                  0.11    0.00    2.42 v stage_2._0681_/B (sky130_fd_sc_hd__or2_1)
     2    0.00    0.05    0.24    2.66 v stage_2._0681_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0071_ (net)
                  0.05    0.00    2.66 v stage_2._1134_/A (sky130_fd_sc_hd__and3_1)
     2    0.00    0.04    0.16    2.82 v stage_2._1134_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0492_ (net)
                  0.04    0.00    2.82 v stage_2._1135_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    3.13 v stage_2._1135_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0493_ (net)
                  0.06    0.00    3.13 v stage_2._1136_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v stage_2._1136_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[92] (net)
                  0.02    0.00    3.22 v stage_3.input_fifo._472_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.51 v stage_3.input_fifo._472_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._234_ (net)
                  0.05    0.00    3.51 v stage_3.input_fifo._473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.60 v stage_3.input_fifo._473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._092_ (net)
                  0.02    0.00    3.60 v stage_3.input_fifo._641_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.60   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._641_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._646_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._0942_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.69 v stage_2._0942_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0327_ (net)
                  0.10    0.00    2.69 v stage_2._0943_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.10    0.38    3.07 v stage_2._0943_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0328_ (net)
                  0.10    0.00    3.07 v stage_2._1149_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.13    3.20 ^ stage_2._1149_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0502_ (net)
                  0.11    0.00    3.20 ^ stage_2._1150_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.16    3.36 ^ stage_2._1150_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0503_ (net)
                  0.06    0.00    3.36 ^ stage_2._1151_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.45 ^ stage_2._1151_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[97] (net)
                  0.04    0.00    3.45 ^ stage_3.input_fifo._482_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.57 ^ stage_3.input_fifo._482_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._239_ (net)
                  0.04    0.00    3.57 ^ stage_3.input_fifo._483_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.64 ^ stage_3.input_fifo._483_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._097_ (net)
                  0.04    0.00    3.64 ^ stage_3.input_fifo._646_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.64   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._646_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.64   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._592_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._0952_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.73 v stage_2._0952_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0336_ (net)
                  0.10    0.00    2.73 v stage_2._0953_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.37    3.10 v stage_2._0953_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0337_ (net)
                  0.09    0.00    3.10 v stage_2._1152_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.12    3.22 ^ stage_2._1152_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0504_ (net)
                  0.11    0.00    3.22 ^ stage_2._1284_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    3.36 ^ stage_2._1284_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0581_ (net)
                  0.04    0.00    3.36 ^ stage_2._1285_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.44 ^ stage_2._1285_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[43] (net)
                  0.04    0.00    3.44 ^ stage_3.input_fifo._369_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.56 ^ stage_3.input_fifo._369_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._180_ (net)
                  0.04    0.00    3.56 ^ stage_3.input_fifo._370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.64 ^ stage_3.input_fifo._370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._043_ (net)
                  0.04    0.00    3.64 ^ stage_3.input_fifo._592_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.64   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._592_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.64   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._632_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._0962_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.58    2.75 v stage_2._0962_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0345_ (net)
                  0.10    0.00    2.75 v stage_2._1093_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.08 v stage_2._1093_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0460_ (net)
                  0.06    0.00    3.08 v stage_2._1094_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.12    3.20 ^ stage_2._1094_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0461_ (net)
                  0.11    0.00    3.20 ^ stage_2._1095_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.15    3.35 ^ stage_2._1095_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0462_ (net)
                  0.05    0.00    3.35 ^ stage_2._1096_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.44 ^ stage_2._1096_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[83] (net)
                  0.05    0.00    3.44 ^ stage_3.input_fifo._453_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.56 ^ stage_3.input_fifo._453_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._224_ (net)
                  0.04    0.00    3.56 ^ stage_3.input_fifo._454_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.64 ^ stage_3.input_fifo._454_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._083_ (net)
                  0.04    0.00    3.64 ^ stage_3.input_fifo._632_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.64   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._632_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.64   data arrival time
-----------------------------------------------------------------------------
                                  6.38   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._586_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0631_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0631_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0021_ (net)
                  0.07    0.00    1.13 v stage_2._0632_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0632_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0022_ (net)
                  0.04    0.00    1.30 v stage_2._0644_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.55    1.85 v stage_2._0644_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0034_ (net)
                  0.11    0.00    1.85 v stage_2._0680_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.42 v stage_2._0680_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0070_ (net)
                  0.11    0.00    2.42 v stage_2._0681_/B (sky130_fd_sc_hd__or2_1)
     2    0.00    0.05    0.24    2.66 v stage_2._0681_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0071_ (net)
                  0.05    0.00    2.66 v stage_2._1134_/A (sky130_fd_sc_hd__and3_1)
     2    0.00    0.04    0.16    2.82 v stage_2._1134_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0492_ (net)
                  0.04    0.00    2.82 v stage_2._1271_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    3.12 v stage_2._1271_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0574_ (net)
                  0.05    0.00    3.12 v stage_2._1272_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v stage_2._1272_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[37] (net)
                  0.02    0.00    3.21 v stage_3.input_fifo._356_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.50 v stage_3.input_fifo._356_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._173_ (net)
                  0.05    0.00    3.50 v stage_3.input_fifo._357_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.60 v stage_3.input_fifo._357_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._037_ (net)
                  0.02    0.00    3.60 v stage_3.input_fifo._586_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.60   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._586_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                  6.38   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._589_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0757_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.23    1.45 ^ stage_2._0757_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0147_ (net)
                  0.12    0.00    1.45 ^ stage_2._0824_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.07    0.10    1.55 v stage_2._0824_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0213_ (net)
                  0.07    0.00    1.55 v stage_2._0912_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.59    2.15 v stage_2._0912_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0299_ (net)
                  0.12    0.00    2.15 v stage_2._0913_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.56    2.70 v stage_2._0913_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0300_ (net)
                  0.11    0.00    2.71 v stage_2._0915_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.09    0.38    3.08 v stage_2._0915_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0302_ (net)
                  0.09    0.00    3.08 v stage_2._1143_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.13    3.21 ^ stage_2._1143_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0498_ (net)
                  0.11    0.00    3.21 ^ stage_2._1277_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    3.36 ^ stage_2._1277_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0577_ (net)
                  0.04    0.00    3.36 ^ stage_2._1278_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.44 ^ stage_2._1278_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[40] (net)
                  0.04    0.00    3.44 ^ stage_3.input_fifo._363_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.56 ^ stage_3.input_fifo._363_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._177_ (net)
                  0.04    0.00    3.56 ^ stage_3.input_fifo._364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.63 ^ stage_3.input_fifo._364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._040_ (net)
                  0.04    0.00    3.63 ^ stage_3.input_fifo._589_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.63   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._589_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.63   data arrival time
-----------------------------------------------------------------------------
                                  6.38   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._577_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._0962_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.58    2.75 v stage_2._0962_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0345_ (net)
                  0.10    0.00    2.75 v stage_2._1093_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.08 v stage_2._1093_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0460_ (net)
                  0.06    0.00    3.08 v stage_2._1094_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.12    3.20 ^ stage_2._1094_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0461_ (net)
                  0.11    0.00    3.20 ^ stage_2._1252_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    3.35 ^ stage_2._1252_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0564_ (net)
                  0.04    0.00    3.35 ^ stage_2._1253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.43 ^ stage_2._1253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[28] (net)
                  0.04    0.00    3.43 ^ stage_3.input_fifo._337_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.55 ^ stage_3.input_fifo._337_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._163_ (net)
                  0.04    0.00    3.55 ^ stage_3.input_fifo._338_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.63 ^ stage_3.input_fifo._338_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._028_ (net)
                  0.04    0.00    3.63 ^ stage_3.input_fifo._577_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.63   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._577_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.63   data arrival time
-----------------------------------------------------------------------------
                                  6.39   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._579_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._0987_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.74 v stage_2._0987_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0368_ (net)
                  0.11    0.00    2.74 v stage_2._1101_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.07 v stage_2._1101_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0466_ (net)
                  0.06    0.00    3.07 v stage_2._1102_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.12    3.18 ^ stage_2._1102_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0467_ (net)
                  0.11    0.00    3.18 ^ stage_2._1256_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.33 ^ stage_2._1256_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0566_ (net)
                  0.04    0.00    3.33 ^ stage_2._1257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.42 ^ stage_2._1257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[30] (net)
                  0.05    0.00    3.42 ^ stage_3.input_fifo._342_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.55 ^ stage_3.input_fifo._342_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._166_ (net)
                  0.04    0.00    3.55 ^ stage_3.input_fifo._343_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.62 ^ stage_3.input_fifo._343_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._030_ (net)
                  0.04    0.00    3.62 ^ stage_3.input_fifo._579_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.62   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._579_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.62   data arrival time
-----------------------------------------------------------------------------
                                  6.39   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._591_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._0942_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.69 v stage_2._0942_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0327_ (net)
                  0.10    0.00    2.69 v stage_2._0943_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.10    0.38    3.07 v stage_2._0943_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0328_ (net)
                  0.10    0.00    3.07 v stage_2._1149_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.13    3.20 ^ stage_2._1149_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0502_ (net)
                  0.11    0.00    3.20 ^ stage_2._1282_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.35 ^ stage_2._1282_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0580_ (net)
                  0.04    0.00    3.35 ^ stage_2._1283_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.43 ^ stage_2._1283_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[42] (net)
                  0.04    0.00    3.43 ^ stage_3.input_fifo._367_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.54 ^ stage_3.input_fifo._367_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._179_ (net)
                  0.04    0.00    3.54 ^ stage_3.input_fifo._368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.62 ^ stage_3.input_fifo._368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._042_ (net)
                  0.03    0.00    3.62 ^ stage_3.input_fifo._591_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.62   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._591_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.62   data arrival time
-----------------------------------------------------------------------------
                                  6.39   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._564_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._1000_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.73 v stage_2._1000_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0380_ (net)
                  0.11    0.00    2.73 v stage_2._1001_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.20    2.93 ^ stage_2._1001_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0381_ (net)
                  0.20    0.00    2.93 ^ stage_2._1002_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.13    0.22    3.16 ^ stage_2._1002_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0382_ (net)
                  0.13    0.00    3.16 ^ stage_2._1225_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.31 ^ stage_2._1225_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0550_ (net)
                  0.04    0.00    3.31 ^ stage_2._1226_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.10    3.41 ^ stage_2._1226_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[15] (net)
                  0.07    0.00    3.41 ^ stage_3.input_fifo._310_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.53 ^ stage_3.input_fifo._310_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._149_ (net)
                  0.04    0.00    3.53 ^ stage_3.input_fifo._311_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.61 ^ stage_3.input_fifo._311_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._015_ (net)
                  0.04    0.00    3.61 ^ stage_3.input_fifo._564_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.61   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._564_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.61   data arrival time
-----------------------------------------------------------------------------
                                  6.40   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._634_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._0987_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.74 v stage_2._0987_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0368_ (net)
                  0.11    0.00    2.74 v stage_2._1101_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.07 v stage_2._1101_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0466_ (net)
                  0.06    0.00    3.07 v stage_2._1102_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.12    3.18 ^ stage_2._1102_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0467_ (net)
                  0.11    0.00    3.18 ^ stage_2._1103_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.15    3.33 ^ stage_2._1103_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0468_ (net)
                  0.05    0.00    3.33 ^ stage_2._1104_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.42 ^ stage_2._1104_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[85] (net)
                  0.04    0.00    3.42 ^ stage_3.input_fifo._457_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.54 ^ stage_3.input_fifo._457_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._226_ (net)
                  0.04    0.00    3.54 ^ stage_3.input_fifo._458_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.61 ^ stage_3.input_fifo._458_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._085_ (net)
                  0.03    0.00    3.61 ^ stage_3.input_fifo._634_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.61   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._634_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.61   data arrival time
-----------------------------------------------------------------------------
                                  6.40   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._554_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0631_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0631_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0021_ (net)
                  0.07    0.00    1.13 v stage_2._0632_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0632_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0022_ (net)
                  0.04    0.00    1.30 v stage_2._0644_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.55    1.85 v stage_2._0644_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0034_ (net)
                  0.11    0.00    1.85 v stage_2._0680_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.42 v stage_2._0680_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0070_ (net)
                  0.11    0.00    2.42 v stage_2._0681_/B (sky130_fd_sc_hd__or2_1)
     2    0.00    0.05    0.24    2.66 v stage_2._0681_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0071_ (net)
                  0.05    0.00    2.66 v stage_2._0709_/B (sky130_fd_sc_hd__and3_1)
     2    0.01    0.07    0.21    2.87 v stage_2._0709_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0099_ (net)
                  0.07    0.00    2.87 v stage_2._1205_/A2 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.30    3.17 v stage_2._1205_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_2.read_output_2[5] (net)
                  0.05    0.00    3.17 v stage_3.input_fifo._288_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    3.47 v stage_3.input_fifo._288_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._137_ (net)
                  0.05    0.00    3.47 v stage_3.input_fifo._289_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.56 v stage_3.input_fifo._289_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._005_ (net)
                  0.02    0.00    3.56 v stage_3.input_fifo._554_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.56   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._554_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._633_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0828_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.57 v stage_2._0828_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0217_ (net)
                  0.08    0.00    1.57 v stage_2._0930_/A1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.57    2.14 v stage_2._0930_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0316_ (net)
                  0.11    0.00    2.14 v stage_2._0973_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.59    2.73 v stage_2._0973_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0355_ (net)
                  0.11    0.00    2.73 v stage_2._1097_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.06 v stage_2._1097_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0463_ (net)
                  0.06    0.00    3.06 v stage_2._1098_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.11    3.18 ^ stage_2._1098_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0464_ (net)
                  0.11    0.00    3.18 ^ stage_2._1099_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    3.32 ^ stage_2._1099_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0465_ (net)
                  0.04    0.00    3.32 ^ stage_2._1100_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.40 ^ stage_2._1100_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[84] (net)
                  0.04    0.00    3.40 ^ stage_3.input_fifo._455_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    3.52 ^ stage_3.input_fifo._455_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._225_ (net)
                  0.05    0.00    3.52 ^ stage_3.input_fifo._456_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.60 ^ stage_3.input_fifo._456_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._084_ (net)
                  0.04    0.00    3.60 ^ stage_3.input_fifo._633_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.60   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._633_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._578_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0828_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.57 v stage_2._0828_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0217_ (net)
                  0.08    0.00    1.57 v stage_2._0930_/A1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.57    2.14 v stage_2._0930_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0316_ (net)
                  0.11    0.00    2.14 v stage_2._0973_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.59    2.73 v stage_2._0973_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0355_ (net)
                  0.11    0.00    2.73 v stage_2._1097_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    3.06 v stage_2._1097_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0463_ (net)
                  0.06    0.00    3.06 v stage_2._1098_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.11    0.11    3.18 ^ stage_2._1098_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0464_ (net)
                  0.11    0.00    3.18 ^ stage_2._1254_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.15    3.32 ^ stage_2._1254_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0565_ (net)
                  0.05    0.00    3.32 ^ stage_2._1255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.41 ^ stage_2._1255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[29] (net)
                  0.04    0.00    3.41 ^ stage_3.input_fifo._339_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.53 ^ stage_3.input_fifo._339_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._164_ (net)
                  0.04    0.00    3.53 ^ stage_3.input_fifo._340_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.60 ^ stage_3.input_fifo._340_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._029_ (net)
                  0.03    0.00    3.60 ^ stage_3.input_fifo._578_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.60   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._578_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._609_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0631_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0631_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0021_ (net)
                  0.07    0.00    1.13 v stage_2._0632_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0632_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0022_ (net)
                  0.04    0.00    1.30 v stage_2._0644_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.55    1.85 v stage_2._0644_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0034_ (net)
                  0.11    0.00    1.85 v stage_2._0680_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.42 v stage_2._0680_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0070_ (net)
                  0.11    0.00    2.42 v stage_2._0681_/B (sky130_fd_sc_hd__or2_1)
     2    0.00    0.05    0.24    2.66 v stage_2._0681_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0071_ (net)
                  0.05    0.00    2.66 v stage_2._0709_/B (sky130_fd_sc_hd__and3_1)
     2    0.01    0.07    0.21    2.87 v stage_2._0709_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0099_ (net)
                  0.07    0.00    2.87 v stage_2._0809_/A2 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.30    3.17 v stage_2._0809_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_2.read_output_2[60] (net)
                  0.05    0.00    3.17 v stage_3.input_fifo._405_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    3.47 v stage_3.input_fifo._405_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._199_ (net)
                  0.05    0.00    3.47 v stage_3.input_fifo._406_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.56 v stage_3.input_fifo._406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._060_ (net)
                  0.02    0.00    3.56 v stage_3.input_fifo._609_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.56   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._609_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._619_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._1000_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.73 v stage_2._1000_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0380_ (net)
                  0.11    0.00    2.73 v stage_2._1001_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.20    2.93 ^ stage_2._1001_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0381_ (net)
                  0.20    0.00    2.93 ^ stage_2._1002_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.13    0.22    3.16 ^ stage_2._1002_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0382_ (net)
                  0.13    0.00    3.16 ^ stage_2._1003_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    3.32 ^ stage_2._1003_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0383_ (net)
                  0.05    0.00    3.32 ^ stage_2._1004_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.40 ^ stage_2._1004_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[70] (net)
                  0.04    0.00    3.40 ^ stage_3.input_fifo._426_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    3.52 ^ stage_3.input_fifo._426_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._210_ (net)
                  0.05    0.00    3.52 ^ stage_3.input_fifo._427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.60 ^ stage_3.input_fifo._427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._070_ (net)
                  0.04    0.00    3.60 ^ stage_3.input_fifo._619_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.60   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._619_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                  6.42   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._617_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0817_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.09    0.12    1.58 v stage_2._0817_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0206_ (net)
                  0.09    0.00    1.58 v stage_2._0980_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.56    2.14 v stage_2._0980_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0362_ (net)
                  0.11    0.00    2.14 v stage_2._0981_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.57    2.71 v stage_2._0981_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0363_ (net)
                  0.12    0.00    2.71 v stage_2._0982_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.19    0.21    2.92 ^ stage_2._0982_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0364_ (net)
                  0.19    0.00    2.92 ^ stage_2._0983_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.12    0.22    3.13 ^ stage_2._0983_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0365_ (net)
                  0.12    0.00    3.14 ^ stage_2._0985_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.29 ^ stage_2._0985_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0367_ (net)
                  0.04    0.00    3.29 ^ stage_2._0986_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.38 ^ stage_2._0986_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[68] (net)
                  0.05    0.00    3.38 ^ stage_3.input_fifo._421_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.50 ^ stage_3.input_fifo._421_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._207_ (net)
                  0.04    0.00    3.50 ^ stage_3.input_fifo._422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.58 ^ stage_3.input_fifo._422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._068_ (net)
                  0.04    0.00    3.58 ^ stage_3.input_fifo._617_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.58   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._617_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.58   data arrival time
-----------------------------------------------------------------------------
                                  6.43   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._562_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0817_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.09    0.12    1.58 v stage_2._0817_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0206_ (net)
                  0.09    0.00    1.58 v stage_2._0980_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.56    2.14 v stage_2._0980_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0362_ (net)
                  0.11    0.00    2.14 v stage_2._0981_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.57    2.71 v stage_2._0981_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0363_ (net)
                  0.12    0.00    2.71 v stage_2._0982_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.19    0.21    2.92 ^ stage_2._0982_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0364_ (net)
                  0.19    0.00    2.92 ^ stage_2._0983_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.12    0.22    3.13 ^ stage_2._0983_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0365_ (net)
                  0.12    0.00    3.14 ^ stage_2._1221_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.29 ^ stage_2._1221_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0548_ (net)
                  0.04    0.00    3.29 ^ stage_2._1222_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.37 ^ stage_2._1222_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[13] (net)
                  0.04    0.00    3.37 ^ stage_3.input_fifo._306_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.49 ^ stage_3.input_fifo._306_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._147_ (net)
                  0.04    0.00    3.49 ^ stage_3.input_fifo._307_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.57 ^ stage_3.input_fifo._307_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._013_ (net)
                  0.03    0.00    3.57 ^ stage_3.input_fifo._562_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.57   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._562_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.57   data arrival time
-----------------------------------------------------------------------------
                                  6.44   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._566_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._1018_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    2.21 v stage_2._1018_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0396_ (net)
                  0.07    0.00    2.21 v stage_2._1020_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    2.46 v stage_2._1020_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0398_ (net)
                  0.07    0.00    2.46 v stage_2._1021_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.08    0.26    2.73 v stage_2._1021_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0399_ (net)
                  0.08    0.00    2.73 v stage_2._1229_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    3.04 v stage_2._1229_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0552_ (net)
                  0.05    0.00    3.04 v stage_2._1230_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.14 v stage_2._1230_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[17] (net)
                  0.03    0.00    3.14 v stage_3.input_fifo._314_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.44 v stage_3.input_fifo._314_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._151_ (net)
                  0.05    0.00    3.44 v stage_3.input_fifo._315_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.53 v stage_3.input_fifo._315_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._017_ (net)
                  0.02    0.00    3.53 v stage_3.input_fifo._566_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.53   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._566_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  6.45   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._618_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._0991_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.58    2.70 v stage_2._0991_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0372_ (net)
                  0.12    0.00    2.70 v stage_2._0992_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.21    2.91 ^ stage_2._0992_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0373_ (net)
                  0.20    0.00    2.91 ^ stage_2._0993_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.12    0.22    3.12 ^ stage_2._0993_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0374_ (net)
                  0.12    0.00    3.13 ^ stage_2._0994_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.27 ^ stage_2._0994_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0375_ (net)
                  0.04    0.00    3.27 ^ stage_2._0995_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.36 ^ stage_2._0995_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[69] (net)
                  0.05    0.00    3.36 ^ stage_3.input_fifo._423_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.48 ^ stage_3.input_fifo._423_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._208_ (net)
                  0.04    0.00    3.48 ^ stage_3.input_fifo._424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.56 ^ stage_3.input_fifo._424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._069_ (net)
                  0.04    0.00    3.56 ^ stage_3.input_fifo._618_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.56   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._618_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  6.45   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._621_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._1018_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    2.21 v stage_2._1018_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0396_ (net)
                  0.07    0.00    2.21 v stage_2._1020_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    2.46 v stage_2._1020_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0398_ (net)
                  0.07    0.00    2.46 v stage_2._1021_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.08    0.26    2.73 v stage_2._1021_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0399_ (net)
                  0.08    0.00    2.73 v stage_2._1022_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    3.04 v stage_2._1022_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0400_ (net)
                  0.05    0.00    3.04 v stage_2._1023_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.14 v stage_2._1023_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[72] (net)
                  0.03    0.00    3.14 v stage_3.input_fifo._430_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.43 v stage_3.input_fifo._430_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._212_ (net)
                  0.05    0.00    3.43 v stage_3.input_fifo._431_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.52 v stage_3.input_fifo._431_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._072_ (net)
                  0.02    0.00    3.52 v stage_3.input_fifo._621_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.52   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._621_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  6.45   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._571_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._0863_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.60    2.77 v stage_2._0863_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0252_ (net)
                  0.11    0.00    2.77 v stage_2._1060_/B (sky130_fd_sc_hd__nand2_1)
     1    0.01    0.07    0.11    2.89 ^ stage_2._1060_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0433_ (net)
                  0.07    0.00    2.89 ^ stage_2._1062_/A3 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.12    0.23    3.11 ^ stage_2._1062_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0435_ (net)
                  0.12    0.00    3.11 ^ stage_2._1240_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.16    3.28 ^ stage_2._1240_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0558_ (net)
                  0.06    0.00    3.28 ^ stage_2._1241_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.36 ^ stage_2._1241_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[22] (net)
                  0.04    0.00    3.36 ^ stage_3.input_fifo._325_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.48 ^ stage_3.input_fifo._325_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._157_ (net)
                  0.04    0.00    3.48 ^ stage_3.input_fifo._326_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.55 ^ stage_3.input_fifo._326_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._022_ (net)
                  0.04    0.00    3.55 ^ stage_3.input_fifo._571_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.55   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._571_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  6.46   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._616_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0909_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0909_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0296_ (net)
                  0.10    0.00    2.12 v stage_2._0967_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.70 v stage_2._0967_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0350_ (net)
                  0.10    0.00    2.70 v stage_2._0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.20    2.90 ^ stage_2._0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0351_ (net)
                  0.20    0.00    2.90 ^ stage_2._0969_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.11    0.21    3.11 ^ stage_2._0969_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0352_ (net)
                  0.11    0.00    3.11 ^ stage_2._0970_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.26 ^ stage_2._0970_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0353_ (net)
                  0.04    0.00    3.26 ^ stage_2._0971_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.35 ^ stage_2._0971_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[67] (net)
                  0.06    0.00    3.35 ^ stage_3.input_fifo._419_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.48 ^ stage_3.input_fifo._419_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._206_ (net)
                  0.04    0.00    3.48 ^ stage_3.input_fifo._420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.56 ^ stage_3.input_fifo._420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._067_ (net)
                  0.03    0.00    3.56 ^ stage_3.input_fifo._616_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.56   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._616_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  6.46   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._563_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._0991_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.58    2.70 v stage_2._0991_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0372_ (net)
                  0.12    0.00    2.70 v stage_2._0992_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.21    2.91 ^ stage_2._0992_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0373_ (net)
                  0.20    0.00    2.91 ^ stage_2._0993_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.12    0.22    3.12 ^ stage_2._0993_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0374_ (net)
                  0.12    0.00    3.13 ^ stage_2._1223_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.15    3.28 ^ stage_2._1223_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0549_ (net)
                  0.05    0.00    3.28 ^ stage_2._1224_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.36 ^ stage_2._1224_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[14] (net)
                  0.04    0.00    3.36 ^ stage_3.input_fifo._308_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.48 ^ stage_3.input_fifo._308_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._148_ (net)
                  0.04    0.00    3.48 ^ stage_3.input_fifo._309_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.55 ^ stage_3.input_fifo._309_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._014_ (net)
                  0.03    0.00    3.55 ^ stage_3.input_fifo._563_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.55   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._563_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  6.46   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._561_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0909_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0909_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0296_ (net)
                  0.10    0.00    2.12 v stage_2._0967_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.70 v stage_2._0967_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0350_ (net)
                  0.10    0.00    2.70 v stage_2._0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.20    2.90 ^ stage_2._0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0351_ (net)
                  0.20    0.00    2.90 ^ stage_2._0969_/B1 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.11    0.21    3.11 ^ stage_2._0969_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0352_ (net)
                  0.11    0.00    3.11 ^ stage_2._1219_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.15    3.26 ^ stage_2._1219_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0547_ (net)
                  0.05    0.00    3.26 ^ stage_2._1220_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.35 ^ stage_2._1220_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[12] (net)
                  0.04    0.00    3.35 ^ stage_3.input_fifo._304_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.47 ^ stage_3.input_fifo._304_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._146_ (net)
                  0.04    0.00    3.47 ^ stage_3.input_fifo._305_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.55 ^ stage_3.input_fifo._305_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._012_ (net)
                  0.04    0.00    3.55 ^ stage_3.input_fifo._561_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.55   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._561_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  6.46   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._626_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._0863_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.60    2.77 v stage_2._0863_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0252_ (net)
                  0.11    0.00    2.77 v stage_2._1060_/B (sky130_fd_sc_hd__nand2_1)
     1    0.01    0.07    0.11    2.89 ^ stage_2._1060_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0433_ (net)
                  0.07    0.00    2.89 ^ stage_2._1062_/A3 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.12    0.23    3.11 ^ stage_2._1062_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0435_ (net)
                  0.12    0.00    3.11 ^ stage_2._1063_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    3.27 ^ stage_2._1063_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0436_ (net)
                  0.05    0.00    3.27 ^ stage_2._1064_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.35 ^ stage_2._1064_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[77] (net)
                  0.04    0.00    3.35 ^ stage_3.input_fifo._440_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    3.47 ^ stage_3.input_fifo._440_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._217_ (net)
                  0.05    0.00    3.47 ^ stage_3.input_fifo._441_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.55 ^ stage_3.input_fifo._441_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._077_ (net)
                  0.03    0.00    3.55 ^ stage_3.input_fifo._626_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.55   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._626_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._555_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._0863_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.60    2.77 v stage_2._0863_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0252_ (net)
                  0.11    0.00    2.77 v stage_2._0865_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.21    2.98 v stage_2._0865_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0254_ (net)
                  0.03    0.00    2.98 v stage_2._0866_/B1 (sky130_fd_sc_hd__a21oi_1)
     2    0.01    0.19    0.18    3.16 ^ stage_2._0866_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_2._0255_ (net)
                  0.19    0.00    3.16 ^ stage_2._1207_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.01    0.07    0.17    3.34 ^ stage_2._1207_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_2.read_output_2[6] (net)
                  0.07    0.00    3.34 ^ stage_3.input_fifo._290_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.47 ^ stage_3.input_fifo._290_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._138_ (net)
                  0.04    0.00    3.47 ^ stage_3.input_fifo._291_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.55 ^ stage_3.input_fifo._291_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._006_ (net)
                  0.04    0.00    3.55 ^ stage_3.input_fifo._555_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.55   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._555_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._580_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._1000_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.73 v stage_2._1000_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0380_ (net)
                  0.11    0.00    2.73 v stage_2._1105_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.21    2.94 v stage_2._1105_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0469_ (net)
                  0.03    0.00    2.94 v stage_2._1106_/B1 (sky130_fd_sc_hd__a21oi_1)
     2    0.01    0.15    0.15    3.08 ^ stage_2._1106_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_2._0470_ (net)
                  0.15    0.00    3.08 ^ stage_2._1258_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.24 ^ stage_2._1258_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0567_ (net)
                  0.04    0.00    3.24 ^ stage_2._1259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.34 ^ stage_2._1259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[31] (net)
                  0.06    0.00    3.34 ^ stage_3.input_fifo._344_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.46 ^ stage_3.input_fifo._344_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._167_ (net)
                  0.04    0.00    3.46 ^ stage_3.input_fifo._345_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.54 ^ stage_3.input_fifo._345_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._031_ (net)
                  0.04    0.00    3.54 ^ stage_3.input_fifo._580_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.54   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._580_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.54   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._640_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._1044_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.54    2.72 v stage_2._1044_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0419_ (net)
                  0.10    0.00    2.72 v stage_2._1131_/A2 (sky130_fd_sc_hd__a211oi_1)
     2    0.01    0.28    0.34    3.06 ^ stage_2._1131_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_2._0490_ (net)
                  0.28    0.00    3.06 ^ stage_2._1132_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.20    3.26 ^ stage_2._1132_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0491_ (net)
                  0.06    0.00    3.26 ^ stage_2._1133_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.34 ^ stage_2._1133_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[91] (net)
                  0.04    0.00    3.34 ^ stage_3.input_fifo._470_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.46 ^ stage_3.input_fifo._470_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._233_ (net)
                  0.04    0.00    3.46 ^ stage_3.input_fifo._471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.54 ^ stage_3.input_fifo._471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._091_ (net)
                  0.03    0.00    3.54 ^ stage_3.input_fifo._640_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.54   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._640_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.54   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._582_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0828_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.57 v stage_2._0828_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0217_ (net)
                  0.08    0.00    1.57 v stage_2._0930_/A1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.57    2.14 v stage_2._0930_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0316_ (net)
                  0.11    0.00    2.14 v stage_2._1014_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.71 v stage_2._1014_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0392_ (net)
                  0.11    0.00    2.72 v stage_2._1115_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    2.92 v stage_2._1115_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0477_ (net)
                  0.03    0.00    2.92 v stage_2._1116_/B1 (sky130_fd_sc_hd__a21oi_1)
     2    0.01    0.17    0.16    3.08 ^ stage_2._1116_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_2._0478_ (net)
                  0.17    0.00    3.08 ^ stage_2._1263_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.17    3.25 ^ stage_2._1263_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0570_ (net)
                  0.05    0.00    3.25 ^ stage_2._1264_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.34 ^ stage_2._1264_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[33] (net)
                  0.04    0.00    3.34 ^ stage_3.input_fifo._348_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.46 ^ stage_3.input_fifo._348_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._169_ (net)
                  0.04    0.00    3.46 ^ stage_3.input_fifo._349_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.54 ^ stage_3.input_fifo._349_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._033_ (net)
                  0.04    0.00    3.54 ^ stage_3.input_fifo._582_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.54   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._582_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.54   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._568_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0822_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0822_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0211_ (net)
                  0.08    0.00    1.58 v stage_2._0889_/A2 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0889_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0277_ (net)
                  0.12    0.00    2.16 v stage_2._1033_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.60    2.76 v stage_2._1033_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0409_ (net)
                  0.12    0.00    2.76 v stage_2._1034_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.10    2.85 ^ stage_2._1034_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0410_ (net)
                  0.05    0.00    2.85 ^ stage_2._1041_/A2 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.13    0.23    3.08 ^ stage_2._1041_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0417_ (net)
                  0.13    0.00    3.08 ^ stage_2._1233_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.23 ^ stage_2._1233_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0554_ (net)
                  0.04    0.00    3.23 ^ stage_2._1234_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.10    3.34 ^ stage_2._1234_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[19] (net)
                  0.07    0.00    3.34 ^ stage_3.input_fifo._318_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.46 ^ stage_3.input_fifo._318_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._153_ (net)
                  0.04    0.00    3.46 ^ stage_3.input_fifo._319_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.54 ^ stage_3.input_fifo._319_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._019_ (net)
                  0.03    0.00    3.54 ^ stage_3.input_fifo._568_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.54   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._568_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.54   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._652_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0817_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.09    0.12    1.58 v stage_2._0817_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0206_ (net)
                  0.09    0.00    1.58 v stage_2._0910_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0910_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0297_ (net)
                  0.10    0.00    2.12 v stage_2._1008_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.08    0.36    2.48 v stage_2._1008_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0387_ (net)
                  0.08    0.00    2.48 v stage_2._1168_/A2 (sky130_fd_sc_hd__a2111oi_1)
     1    0.00    0.34    0.43    2.91 ^ stage_2._1168_/Y (sky130_fd_sc_hd__a2111oi_1)
                                         stage_2._0515_ (net)
                  0.34    0.00    2.91 ^ wire201/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.10    0.18    3.09 ^ wire201/X (sky130_fd_sc_hd__buf_1)
                                         net201 (net)
                  0.10    0.00    3.09 ^ stage_2._1169_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.06    0.16    3.25 ^ stage_2._1169_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0516_ (net)
                  0.06    0.00    3.25 ^ stage_2._1170_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.34 ^ stage_2._1170_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[103] (net)
                  0.04    0.00    3.34 ^ stage_3.input_fifo._495_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.46 ^ stage_3.input_fifo._495_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._246_ (net)
                  0.04    0.00    3.46 ^ stage_3.input_fifo._496_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.53 ^ stage_3.input_fifo._496_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._103_ (net)
                  0.04    0.00    3.53 ^ stage_3.input_fifo._652_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.53   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._652_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._651_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._1000_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.73 v stage_2._1000_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0380_ (net)
                  0.11    0.00    2.73 v stage_2._1001_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.20    2.93 ^ stage_2._1001_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0381_ (net)
                  0.20    0.00    2.93 ^ stage_2._1165_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.06    0.17    3.11 ^ stage_2._1165_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0513_ (net)
                  0.06    0.00    3.11 ^ stage_2._1166_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.15    3.25 ^ stage_2._1166_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0514_ (net)
                  0.06    0.00    3.25 ^ stage_2._1167_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.34 ^ stage_2._1167_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[102] (net)
                  0.04    0.00    3.34 ^ stage_3.input_fifo._493_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.46 ^ stage_3.input_fifo._493_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._245_ (net)
                  0.04    0.00    3.46 ^ stage_3.input_fifo._494_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.53 ^ stage_3.input_fifo._494_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._102_ (net)
                  0.04    0.00    3.53 ^ stage_3.input_fifo._651_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.53   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._651_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._597_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0817_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.09    0.12    1.58 v stage_2._0817_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0206_ (net)
                  0.09    0.00    1.58 v stage_2._0910_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0910_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0297_ (net)
                  0.10    0.00    2.12 v stage_2._1008_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.08    0.36    2.48 v stage_2._1008_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0387_ (net)
                  0.08    0.00    2.48 v stage_2._1168_/A2 (sky130_fd_sc_hd__a2111oi_1)
     1    0.00    0.34    0.43    2.91 ^ stage_2._1168_/Y (sky130_fd_sc_hd__a2111oi_1)
                                         stage_2._0515_ (net)
                  0.34    0.00    2.91 ^ wire201/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.10    0.18    3.09 ^ wire201/X (sky130_fd_sc_hd__buf_1)
                                         net201 (net)
                  0.10    0.00    3.09 ^ stage_2._1294_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    3.23 ^ stage_2._1294_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0586_ (net)
                  0.04    0.00    3.23 ^ stage_2._1295_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.33 ^ stage_2._1295_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[48] (net)
                  0.06    0.00    3.33 ^ stage_3.input_fifo._379_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.45 ^ stage_3.input_fifo._379_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._185_ (net)
                  0.04    0.00    3.45 ^ stage_3.input_fifo._380_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.53 ^ stage_3.input_fifo._380_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._048_ (net)
                  0.04    0.00    3.53 ^ stage_3.input_fifo._597_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.53   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._597_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._636_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._1005_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.10    0.56    2.73 v stage_2._1005_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0384_ (net)
                  0.10    0.00    2.73 v stage_2._1111_/A2 (sky130_fd_sc_hd__a211oi_1)
     2    0.01    0.27    0.32    3.05 ^ stage_2._1111_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_2._0474_ (net)
                  0.27    0.00    3.06 ^ stage_2._1112_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.19    3.24 ^ stage_2._1112_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0475_ (net)
                  0.05    0.00    3.24 ^ stage_2._1113_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.33 ^ stage_2._1113_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[87] (net)
                  0.04    0.00    3.33 ^ stage_3.input_fifo._461_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.45 ^ stage_3.input_fifo._461_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._228_ (net)
                  0.04    0.00    3.45 ^ stage_3.input_fifo._462_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.53 ^ stage_3.input_fifo._462_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._087_ (net)
                  0.04    0.00    3.53 ^ stage_3.input_fifo._636_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.53   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._636_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._637_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0828_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.57 v stage_2._0828_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0217_ (net)
                  0.08    0.00    1.57 v stage_2._0930_/A1 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.11    0.57    2.14 v stage_2._0930_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0316_ (net)
                  0.11    0.00    2.14 v stage_2._1014_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.57    2.71 v stage_2._1014_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0392_ (net)
                  0.11    0.00    2.72 v stage_2._1115_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    2.92 v stage_2._1115_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0477_ (net)
                  0.03    0.00    2.92 v stage_2._1116_/B1 (sky130_fd_sc_hd__a21oi_1)
     2    0.01    0.17    0.16    3.08 ^ stage_2._1116_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_2._0478_ (net)
                  0.17    0.00    3.08 ^ stage_2._1118_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.24 ^ stage_2._1118_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0480_ (net)
                  0.04    0.00    3.24 ^ stage_2._1119_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.32 ^ stage_2._1119_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[88] (net)
                  0.04    0.00    3.32 ^ stage_3.input_fifo._463_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.44 ^ stage_3.input_fifo._463_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._229_ (net)
                  0.04    0.00    3.44 ^ stage_3.input_fifo._464_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.52 ^ stage_3.input_fifo._464_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._088_ (net)
                  0.04    0.00    3.52 ^ stage_3.input_fifo._637_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.52   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._637_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._581_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._1005_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.10    0.56    2.73 v stage_2._1005_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0384_ (net)
                  0.10    0.00    2.73 v stage_2._1111_/A2 (sky130_fd_sc_hd__a211oi_1)
     2    0.01    0.27    0.32    3.05 ^ stage_2._1111_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_2._0474_ (net)
                  0.27    0.00    3.06 ^ stage_2._1261_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.19    3.25 ^ stage_2._1261_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0569_ (net)
                  0.05    0.00    3.25 ^ stage_2._1262_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.33 ^ stage_2._1262_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[32] (net)
                  0.04    0.00    3.33 ^ stage_3.input_fifo._346_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.45 ^ stage_3.input_fifo._346_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._168_ (net)
                  0.04    0.00    3.45 ^ stage_3.input_fifo._347_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.52 ^ stage_3.input_fifo._347_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._032_ (net)
                  0.03    0.00    3.52 ^ stage_3.input_fifo._581_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.52   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._581_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._623_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0822_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0822_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0211_ (net)
                  0.08    0.00    1.58 v stage_2._0889_/A2 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0889_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0277_ (net)
                  0.12    0.00    2.16 v stage_2._1033_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.60    2.76 v stage_2._1033_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0409_ (net)
                  0.12    0.00    2.76 v stage_2._1034_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.10    2.85 ^ stage_2._1034_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0410_ (net)
                  0.05    0.00    2.85 ^ stage_2._1041_/A2 (sky130_fd_sc_hd__a32o_1)
     2    0.01    0.13    0.23    3.08 ^ stage_2._1041_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_2._0417_ (net)
                  0.13    0.00    3.08 ^ stage_2._1042_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    3.25 ^ stage_2._1042_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0418_ (net)
                  0.05    0.00    3.25 ^ stage_2._1043_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.33 ^ stage_2._1043_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[74] (net)
                  0.04    0.00    3.33 ^ stage_3.input_fifo._434_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.45 ^ stage_3.input_fifo._434_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._214_ (net)
                  0.04    0.00    3.45 ^ stage_3.input_fifo._435_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.52 ^ stage_3.input_fifo._435_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._074_ (net)
                  0.03    0.00    3.52 ^ stage_3.input_fifo._623_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.52   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._623_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._610_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.47 ^ stage_2._0723_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.58 v stage_2._0723_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0113_ (net)
                  0.08    0.00    1.58 v stage_2._0860_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.18 v stage_2._0860_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0249_ (net)
                  0.12    0.00    2.18 v stage_2._0863_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.60    2.77 v stage_2._0863_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0252_ (net)
                  0.11    0.00    2.77 v stage_2._0865_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.21    2.98 v stage_2._0865_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0254_ (net)
                  0.03    0.00    2.98 v stage_2._0866_/B1 (sky130_fd_sc_hd__a21oi_1)
     2    0.01    0.19    0.18    3.16 ^ stage_2._0866_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_2._0255_ (net)
                  0.19    0.00    3.16 ^ stage_2._0868_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.06    0.16    3.32 ^ stage_2._0868_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_2.read_output_2[61] (net)
                  0.06    0.00    3.32 ^ stage_3.input_fifo._407_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.44 ^ stage_3.input_fifo._407_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._200_ (net)
                  0.04    0.00    3.44 ^ stage_3.input_fifo._408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.52 ^ stage_3.input_fifo._408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._061_ (net)
                  0.04    0.00    3.52 ^ stage_3.input_fifo._610_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.52   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._610_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._585_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0858_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0858_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0247_ (net)
                  0.08    0.00    1.58 v stage_2._0916_/A1 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.60    2.17 v stage_2._0916_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0303_ (net)
                  0.12    0.00    2.17 v stage_2._1044_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.54    2.72 v stage_2._1044_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0419_ (net)
                  0.10    0.00    2.72 v stage_2._1131_/A2 (sky130_fd_sc_hd__a211oi_1)
     2    0.01    0.28    0.34    3.06 ^ stage_2._1131_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_2._0490_ (net)
                  0.28    0.00    3.06 ^ stage_2._1269_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.19    3.25 ^ stage_2._1269_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0573_ (net)
                  0.05    0.00    3.25 ^ stage_2._1270_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.33 ^ stage_2._1270_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[36] (net)
                  0.04    0.00    3.33 ^ stage_3.input_fifo._354_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.44 ^ stage_3.input_fifo._354_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._172_ (net)
                  0.04    0.00    3.44 ^ stage_3.input_fifo._355_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.52 ^ stage_3.input_fifo._355_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._036_ (net)
                  0.04    0.00    3.52 ^ stage_3.input_fifo._585_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.52   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._585_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._596_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._1000_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.73 v stage_2._1000_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0380_ (net)
                  0.11    0.00    2.73 v stage_2._1001_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.20    2.93 ^ stage_2._1001_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0381_ (net)
                  0.20    0.00    2.93 ^ stage_2._1165_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.06    0.17    3.11 ^ stage_2._1165_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0513_ (net)
                  0.06    0.00    3.11 ^ stage_2._1292_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.24 ^ stage_2._1292_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0585_ (net)
                  0.04    0.00    3.24 ^ stage_2._1293_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.32 ^ stage_2._1293_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[47] (net)
                  0.04    0.00    3.32 ^ stage_3.input_fifo._377_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.44 ^ stage_3.input_fifo._377_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._184_ (net)
                  0.04    0.00    3.44 ^ stage_3.input_fifo._378_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.52 ^ stage_3.input_fifo._378_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._047_ (net)
                  0.03    0.00    3.52 ^ stage_3.input_fifo._596_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.52   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._596_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  6.50   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._635_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0887_/A2 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.57    2.15 v stage_2._0887_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0275_ (net)
                  0.12    0.00    2.15 v stage_2._1000_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.73 v stage_2._1000_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0380_ (net)
                  0.11    0.00    2.73 v stage_2._1105_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.21    2.94 v stage_2._1105_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0469_ (net)
                  0.03    0.00    2.94 v stage_2._1106_/B1 (sky130_fd_sc_hd__a21oi_1)
     2    0.01    0.15    0.15    3.08 ^ stage_2._1106_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_2._0470_ (net)
                  0.15    0.00    3.08 ^ stage_2._1107_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.24 ^ stage_2._1107_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0471_ (net)
                  0.04    0.00    3.24 ^ stage_2._1108_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.32 ^ stage_2._1108_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[86] (net)
                  0.04    0.00    3.32 ^ stage_3.input_fifo._459_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.44 ^ stage_3.input_fifo._459_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._227_ (net)
                  0.04    0.00    3.44 ^ stage_3.input_fifo._460_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.51 ^ stage_3.input_fifo._460_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._086_ (net)
                  0.03    0.00    3.51 ^ stage_3.input_fifo._635_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.51   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._635_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.51   data arrival time
-----------------------------------------------------------------------------
                                  6.50   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._594_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0817_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.09    0.12    1.58 v stage_2._0817_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0206_ (net)
                  0.09    0.00    1.58 v stage_2._0980_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.56    2.14 v stage_2._0980_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0362_ (net)
                  0.11    0.00    2.14 v stage_2._0981_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.57    2.71 v stage_2._0981_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0363_ (net)
                  0.12    0.00    2.71 v stage_2._0982_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.19    0.21    2.92 ^ stage_2._0982_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0364_ (net)
                  0.19    0.00    2.92 ^ stage_2._1159_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.07    0.18    3.09 ^ stage_2._1159_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0509_ (net)
                  0.07    0.00    3.09 ^ stage_2._1288_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.22 ^ stage_2._1288_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0583_ (net)
                  0.04    0.00    3.22 ^ stage_2._1289_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.31 ^ stage_2._1289_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[45] (net)
                  0.05    0.00    3.31 ^ stage_3.input_fifo._373_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.43 ^ stage_3.input_fifo._373_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._182_ (net)
                  0.04    0.00    3.43 ^ stage_3.input_fifo._374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.51 ^ stage_3.input_fifo._374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._045_ (net)
                  0.04    0.00    3.51 ^ stage_3.input_fifo._594_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.51   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._594_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.51   data arrival time
-----------------------------------------------------------------------------
                                  6.50   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._650_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._0991_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.58    2.70 v stage_2._0991_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0372_ (net)
                  0.12    0.00    2.70 v stage_2._0992_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.21    2.91 ^ stage_2._0992_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0373_ (net)
                  0.20    0.00    2.91 ^ stage_2._1162_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.07    0.18    3.08 ^ stage_2._1162_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0511_ (net)
                  0.07    0.00    3.08 ^ stage_2._1163_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.14    3.23 ^ stage_2._1163_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0512_ (net)
                  0.06    0.00    3.23 ^ stage_2._1164_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.31 ^ stage_2._1164_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[101] (net)
                  0.04    0.00    3.31 ^ stage_3.input_fifo._491_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.43 ^ stage_3.input_fifo._491_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._244_ (net)
                  0.04    0.00    3.43 ^ stage_3.input_fifo._492_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.51 ^ stage_3.input_fifo._492_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._101_ (net)
                  0.04    0.00    3.51 ^ stage_3.input_fifo._650_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.51   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._650_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.51   data arrival time
-----------------------------------------------------------------------------
                                  6.51   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._649_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0817_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.09    0.12    1.58 v stage_2._0817_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0206_ (net)
                  0.09    0.00    1.58 v stage_2._0980_/A0 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.56    2.14 v stage_2._0980_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0362_ (net)
                  0.11    0.00    2.14 v stage_2._0981_/A3 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.57    2.71 v stage_2._0981_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0363_ (net)
                  0.12    0.00    2.71 v stage_2._0982_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.19    0.21    2.92 ^ stage_2._0982_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0364_ (net)
                  0.19    0.00    2.92 ^ stage_2._1159_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.07    0.18    3.09 ^ stage_2._1159_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0509_ (net)
                  0.07    0.00    3.09 ^ stage_2._1160_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.14    3.23 ^ stage_2._1160_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0510_ (net)
                  0.05    0.00    3.23 ^ stage_2._1161_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.31 ^ stage_2._1161_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[100] (net)
                  0.04    0.00    3.31 ^ stage_3.input_fifo._489_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.43 ^ stage_3.input_fifo._489_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._243_ (net)
                  0.04    0.00    3.43 ^ stage_3.input_fifo._490_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.50 ^ stage_3.input_fifo._490_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._100_ (net)
                  0.03    0.00    3.50 ^ stage_3.input_fifo._649_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.50   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._649_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  6.51   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._648_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0909_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0909_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0296_ (net)
                  0.10    0.00    2.12 v stage_2._0967_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.70 v stage_2._0967_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0350_ (net)
                  0.10    0.00    2.70 v stage_2._0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.20    2.90 ^ stage_2._0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0351_ (net)
                  0.20    0.00    2.90 ^ stage_2._1156_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.06    0.17    3.07 ^ stage_2._1156_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0507_ (net)
                  0.06    0.00    3.07 ^ stage_2._1157_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.14    3.22 ^ stage_2._1157_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0508_ (net)
                  0.06    0.00    3.22 ^ stage_2._1158_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.30 ^ stage_2._1158_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[99] (net)
                  0.04    0.00    3.30 ^ stage_3.input_fifo._486_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.42 ^ stage_3.input_fifo._486_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._241_ (net)
                  0.04    0.00    3.42 ^ stage_3.input_fifo._487_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.50 ^ stage_3.input_fifo._487_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._099_ (net)
                  0.04    0.00    3.50 ^ stage_3.input_fifo._648_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.50   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._648_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  6.51   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._595_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._0991_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.58    2.70 v stage_2._0991_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0372_ (net)
                  0.12    0.00    2.70 v stage_2._0992_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.21    2.91 ^ stage_2._0992_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0373_ (net)
                  0.20    0.00    2.91 ^ stage_2._1162_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.07    0.18    3.08 ^ stage_2._1162_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0511_ (net)
                  0.07    0.00    3.08 ^ stage_2._1290_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.21 ^ stage_2._1290_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0584_ (net)
                  0.04    0.00    3.21 ^ stage_2._1291_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.30 ^ stage_2._1291_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[46] (net)
                  0.04    0.00    3.30 ^ stage_3.input_fifo._375_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.42 ^ stage_3.input_fifo._375_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._183_ (net)
                  0.04    0.00    3.42 ^ stage_3.input_fifo._376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.49 ^ stage_3.input_fifo._376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._046_ (net)
                  0.04    0.00    3.49 ^ stage_3.input_fifo._595_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.49   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._595_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.49   data arrival time
-----------------------------------------------------------------------------
                                  6.52   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._593_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0711_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.24    1.46 ^ stage_2._0711_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0101_ (net)
                  0.17    0.00    1.46 ^ stage_2._0812_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0812_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0201_ (net)
                  0.08    0.00    1.58 v stage_2._0909_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0909_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0296_ (net)
                  0.10    0.00    2.12 v stage_2._0967_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.10    0.57    2.70 v stage_2._0967_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0350_ (net)
                  0.10    0.00    2.70 v stage_2._0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.20    0.20    2.90 ^ stage_2._0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0351_ (net)
                  0.20    0.00    2.90 ^ stage_2._1156_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.06    0.17    3.07 ^ stage_2._1156_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0507_ (net)
                  0.06    0.00    3.07 ^ stage_2._1286_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.14    3.21 ^ stage_2._1286_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0582_ (net)
                  0.06    0.00    3.21 ^ stage_2._1287_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.30 ^ stage_2._1287_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[44] (net)
                  0.04    0.00    3.30 ^ stage_3.input_fifo._371_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.42 ^ stage_3.input_fifo._371_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._181_ (net)
                  0.04    0.00    3.42 ^ stage_3.input_fifo._372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.49 ^ stage_3.input_fifo._372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._044_ (net)
                  0.04    0.00    3.49 ^ stage_3.input_fifo._593_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.49   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._593_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.49   data arrival time
-----------------------------------------------------------------------------
                                  6.52   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: RDY_feed (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.03    0.00    0.35 v _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.17    0.52 v _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.03    0.00    0.52 v _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.05    0.11    0.63 v _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.05    0.00    0.63 v is_valid._06_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.86 v is_valid._06_/X (sky130_fd_sc_hd__or2b_1)
                                         is_valid._02_ (net)
                  0.04    0.00    0.86 v is_valid._07_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.96 v is_valid._07_/X (sky130_fd_sc_hd__clkbuf_1)
                                         is_valid.FULL_N (net)
                  0.04    0.00    0.96 v _206_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.18    1.13 v _206_/X (sky130_fd_sc_hd__and3_1)
                                         _008_ (net)
                  0.04    0.00    1.13 v _207_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.07    0.13    1.26 v _207_/X (sky130_fd_sc_hd__buf_1)
                                         net132 (net)
                  0.07    0.00    1.26 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.20    1.46 v output132/X (sky130_fd_sc_hd__buf_2)
                                         RDY_feed (net)
                  0.09    0.00    1.46 v RDY_feed (out)
                                  1.46   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._583_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0822_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0822_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0211_ (net)
                  0.08    0.00    1.58 v stage_2._0825_/A1 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.52    2.10 v stage_2._0825_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0214_ (net)
                  0.10    0.00    2.10 v stage_2._1024_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.68 v stage_2._1024_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0401_ (net)
                  0.11    0.00    2.68 v stage_2._1121_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    2.88 v stage_2._1121_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0482_ (net)
                  0.03    0.00    2.88 v stage_2._1122_/B1 (sky130_fd_sc_hd__a21oi_1)
     2    0.01    0.15    0.15    3.03 ^ stage_2._1122_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_2._0483_ (net)
                  0.15    0.00    3.03 ^ stage_2._1265_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.17    3.20 ^ stage_2._1265_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0571_ (net)
                  0.06    0.00    3.20 ^ stage_2._1266_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.29 ^ stage_2._1266_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[34] (net)
                  0.04    0.00    3.29 ^ stage_3.input_fifo._350_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.41 ^ stage_3.input_fifo._350_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._170_ (net)
                  0.04    0.00    3.41 ^ stage_3.input_fifo._351_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.48 ^ stage_3.input_fifo._351_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._034_ (net)
                  0.04    0.00    3.48 ^ stage_3.input_fifo._583_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.48   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._583_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.48   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._588_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0822_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0822_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0211_ (net)
                  0.08    0.00    1.58 v stage_2._0889_/A2 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0889_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0277_ (net)
                  0.12    0.00    2.16 v stage_2._0891_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.10    0.55    2.71 v stage_2._0891_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0279_ (net)
                  0.10    0.00    2.71 v stage_2._0899_/A2 (sky130_fd_sc_hd__o21bai_1)
     2    0.01    0.16    0.19    2.90 ^ stage_2._0899_/Y (sky130_fd_sc_hd__o21bai_1)
                                         stage_2._0287_ (net)
                  0.16    0.00    2.90 ^ stage_2._1140_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.06    0.17    3.06 ^ stage_2._1140_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0496_ (net)
                  0.06    0.00    3.06 ^ stage_2._1275_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.13    3.20 ^ stage_2._1275_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0576_ (net)
                  0.05    0.00    3.20 ^ stage_2._1276_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.28 ^ stage_2._1276_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[39] (net)
                  0.04    0.00    3.28 ^ stage_3.input_fifo._360_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.40 ^ stage_3.input_fifo._360_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._175_ (net)
                  0.04    0.00    3.40 ^ stage_3.input_fifo._361_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.48 ^ stage_3.input_fifo._361_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._039_ (net)
                  0.04    0.00    3.48 ^ stage_3.input_fifo._588_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.48   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.48   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._643_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0822_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0822_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0211_ (net)
                  0.08    0.00    1.58 v stage_2._0889_/A2 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0889_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0277_ (net)
                  0.12    0.00    2.16 v stage_2._0891_/A2 (sky130_fd_sc_hd__mux4_1)
     2    0.00    0.10    0.55    2.71 v stage_2._0891_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0279_ (net)
                  0.10    0.00    2.71 v stage_2._0899_/A2 (sky130_fd_sc_hd__o21bai_1)
     2    0.01    0.16    0.19    2.90 ^ stage_2._0899_/Y (sky130_fd_sc_hd__o21bai_1)
                                         stage_2._0287_ (net)
                  0.16    0.00    2.90 ^ stage_2._1140_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.06    0.17    3.06 ^ stage_2._1140_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0496_ (net)
                  0.06    0.00    3.06 ^ stage_2._1141_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.19 ^ stage_2._1141_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0497_ (net)
                  0.04    0.00    3.19 ^ stage_2._1142_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.28 ^ stage_2._1142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[94] (net)
                  0.04    0.00    3.28 ^ stage_3.input_fifo._476_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.40 ^ stage_3.input_fifo._476_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._236_ (net)
                  0.04    0.00    3.40 ^ stage_3.input_fifo._477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.47 ^ stage_3.input_fifo._477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._094_ (net)
                  0.03    0.00    3.47 ^ stage_3.input_fifo._643_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.47   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._643_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.47   data arrival time
-----------------------------------------------------------------------------
                                  6.54   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._638_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0822_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0822_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0211_ (net)
                  0.08    0.00    1.58 v stage_2._0825_/A1 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.52    2.10 v stage_2._0825_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0214_ (net)
                  0.10    0.00    2.10 v stage_2._1024_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.68 v stage_2._1024_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0401_ (net)
                  0.11    0.00    2.68 v stage_2._1121_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.20    2.88 v stage_2._1121_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0482_ (net)
                  0.03    0.00    2.88 v stage_2._1122_/B1 (sky130_fd_sc_hd__a21oi_1)
     2    0.01    0.15    0.15    3.03 ^ stage_2._1122_/Y (sky130_fd_sc_hd__a21oi_1)
                                         stage_2._0483_ (net)
                  0.15    0.00    3.03 ^ stage_2._1123_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    3.19 ^ stage_2._1123_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0484_ (net)
                  0.04    0.00    3.19 ^ stage_2._1124_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.27 ^ stage_2._1124_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[89] (net)
                  0.04    0.00    3.27 ^ stage_3.input_fifo._465_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    3.39 ^ stage_3.input_fifo._465_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._230_ (net)
                  0.05    0.00    3.39 ^ stage_3.input_fifo._466_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.47 ^ stage_3.input_fifo._466_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._089_ (net)
                  0.04    0.00    3.47 ^ stage_3.input_fifo._638_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.47   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._638_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.47   data arrival time
-----------------------------------------------------------------------------
                                  6.54   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._653_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._1018_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    2.21 v stage_2._1018_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0396_ (net)
                  0.07    0.00    2.21 v stage_2._1020_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    2.46 v stage_2._1020_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0398_ (net)
                  0.07    0.00    2.46 v stage_2._1171_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.18    2.64 v stage_2._1171_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0517_ (net)
                  0.04    0.00    2.64 v stage_2._1172_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.94 v stage_2._1172_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0518_ (net)
                  0.05    0.00    2.94 v stage_2._1173_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.11    3.04 v stage_2._1173_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[104] (net)
                  0.04    0.00    3.04 v stage_3.input_fifo._497_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    3.34 v stage_3.input_fifo._497_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._247_ (net)
                  0.06    0.00    3.34 v stage_3.input_fifo._498_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.43 v stage_3.input_fifo._498_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._104_ (net)
                  0.02    0.00    3.43 v stage_3.input_fifo._653_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.43   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._653_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  6.54   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._598_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._1018_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    2.21 v stage_2._1018_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0396_ (net)
                  0.07    0.00    2.21 v stage_2._1020_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.26    2.46 v stage_2._1020_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0398_ (net)
                  0.07    0.00    2.46 v stage_2._1171_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.18    2.64 v stage_2._1171_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0517_ (net)
                  0.04    0.00    2.64 v stage_2._1296_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.94 v stage_2._1296_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0587_ (net)
                  0.05    0.00    2.94 v stage_2._1297_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.04 v stage_2._1297_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[49] (net)
                  0.03    0.00    3.04 v stage_3.input_fifo._381_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    3.33 v stage_3.input_fifo._381_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._186_ (net)
                  0.06    0.00    3.33 v stage_3.input_fifo._382_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.42 v stage_3.input_fifo._382_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._049_ (net)
                  0.02    0.00    3.42 v stage_3.input_fifo._598_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._598_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.55   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._600_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0698_/S (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.09    0.40    1.17 v stage_2._0698_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0088_ (net)
                  0.09    0.00    1.17 v stage_2._0893_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    1.34 v stage_2._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0281_ (net)
                  0.03    0.00    1.34 v stage_2._0894_/A1 (sky130_fd_sc_hd__mux4_2)
     3    0.01    0.10    0.50    1.85 v stage_2._0894_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0282_ (net)
                  0.10    0.00    1.85 v stage_2._1038_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.33    2.18 v stage_2._1038_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0414_ (net)
                  0.07    0.00    2.18 v stage_2._1040_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.06    0.25    2.43 v stage_2._1040_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0416_ (net)
                  0.06    0.00    2.43 v stage_2._1177_/B (sky130_fd_sc_hd__and2_1)
     2    0.01    0.05    0.18    2.61 v stage_2._1177_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0521_ (net)
                  0.05    0.00    2.61 v stage_2._1300_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.32    2.93 v stage_2._1300_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0589_ (net)
                  0.07    0.00    2.93 v stage_2._1301_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.03 v stage_2._1301_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[51] (net)
                  0.02    0.00    3.03 v stage_3.input_fifo._386_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.32 v stage_3.input_fifo._386_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._189_ (net)
                  0.05    0.00    3.32 v stage_3.input_fifo._387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.42 v stage_3.input_fifo._387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._051_ (net)
                  0.02    0.00    3.42 v stage_3.input_fifo._600_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.42   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._600_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._599_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._1027_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    2.46 v stage_2._1027_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0404_ (net)
                  0.07    0.00    2.46 v stage_2._1120_/A2 (sky130_fd_sc_hd__a21o_1)
     2    0.01    0.05    0.21    2.67 v stage_2._1120_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0481_ (net)
                  0.05    0.00    2.67 v stage_2._1174_/C (sky130_fd_sc_hd__nor3_1)
     2    0.01    0.32    0.27    2.94 ^ stage_2._1174_/Y (sky130_fd_sc_hd__nor3_1)
                                         stage_2._0519_ (net)
                  0.32    0.00    2.94 ^ stage_2._1298_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.22    3.16 ^ stage_2._1298_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0588_ (net)
                  0.07    0.00    3.16 ^ stage_2._1299_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.25 ^ stage_2._1299_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[50] (net)
                  0.04    0.00    3.25 ^ stage_3.input_fifo._384_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    3.37 ^ stage_3.input_fifo._384_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._188_ (net)
                  0.05    0.00    3.37 ^ stage_3.input_fifo._385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.45 ^ stage_3.input_fifo._385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._050_ (net)
                  0.04    0.00    3.45 ^ stage_3.input_fifo._599_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.45   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._599_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._639_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0822_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0822_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0211_ (net)
                  0.08    0.00    1.58 v stage_2._0889_/A2 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0889_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0277_ (net)
                  0.12    0.00    2.16 v stage_2._1033_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.60    2.76 v stage_2._1033_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0409_ (net)
                  0.12    0.00    2.76 v stage_2._1126_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.10    2.86 ^ stage_2._1126_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0486_ (net)
                  0.05    0.00    2.86 ^ stage_2._1127_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.17    3.02 ^ stage_2._1127_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0487_ (net)
                  0.07    0.00    3.02 ^ stage_2._1128_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.14    3.17 ^ stage_2._1128_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0488_ (net)
                  0.06    0.00    3.17 ^ stage_2._1129_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    3.26 ^ stage_2._1129_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[90] (net)
                  0.04    0.00    3.26 ^ stage_3.input_fifo._468_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.38 ^ stage_3.input_fifo._468_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._232_ (net)
                  0.04    0.00    3.38 ^ stage_3.input_fifo._469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.45 ^ stage_3.input_fifo._469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._090_ (net)
                  0.04    0.00    3.45 ^ stage_3.input_fifo._639_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.45   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._639_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._601_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0839_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.57 v stage_2._0839_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0228_ (net)
                  0.08    0.00    1.57 v stage_2._0907_/A3 (sky130_fd_sc_hd__mux4_2)
     5    0.01    0.12    0.56    2.13 v stage_2._0907_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0294_ (net)
                  0.12    0.00    2.13 v stage_2._1047_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.07    0.33    2.46 v stage_2._1047_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0422_ (net)
                  0.07    0.00    2.46 v stage_2._1048_/C (sky130_fd_sc_hd__or3_1)
     2    0.01    0.10    0.38    2.85 v stage_2._1048_/X (sky130_fd_sc_hd__or3_1)
                                         stage_2._0423_ (net)
                  0.10    0.00    2.85 v stage_2._1180_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.14    0.16    3.01 ^ stage_2._1180_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0523_ (net)
                  0.14    0.00    3.01 ^ stage_2._1302_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.17    3.17 ^ stage_2._1302_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0590_ (net)
                  0.06    0.00    3.17 ^ stage_2._1303_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.26 ^ stage_2._1303_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[52] (net)
                  0.04    0.00    3.26 ^ stage_3.input_fifo._388_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.37 ^ stage_3.input_fifo._388_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._190_ (net)
                  0.04    0.00    3.37 ^ stage_3.input_fifo._389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.45 ^ stage_3.input_fifo._389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._052_ (net)
                  0.03    0.00    3.45 ^ stage_3.input_fifo._601_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.45   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._601_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._656_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0839_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.57 v stage_2._0839_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0228_ (net)
                  0.08    0.00    1.57 v stage_2._0907_/A3 (sky130_fd_sc_hd__mux4_2)
     5    0.01    0.12    0.56    2.13 v stage_2._0907_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0294_ (net)
                  0.12    0.00    2.13 v stage_2._1047_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.07    0.33    2.46 v stage_2._1047_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0422_ (net)
                  0.07    0.00    2.46 v stage_2._1048_/C (sky130_fd_sc_hd__or3_1)
     2    0.01    0.10    0.38    2.85 v stage_2._1048_/X (sky130_fd_sc_hd__or3_1)
                                         stage_2._0423_ (net)
                  0.10    0.00    2.85 v stage_2._1180_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.14    0.16    3.01 ^ stage_2._1180_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0523_ (net)
                  0.14    0.00    3.01 ^ stage_2._1181_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.15    3.16 ^ stage_2._1181_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0524_ (net)
                  0.04    0.00    3.16 ^ stage_2._1182_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.25 ^ stage_2._1182_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[107] (net)
                  0.05    0.00    3.25 ^ stage_3.input_fifo._503_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.37 ^ stage_3.input_fifo._503_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._250_ (net)
                  0.04    0.00    3.37 ^ stage_3.input_fifo._504_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.44 ^ stage_3.input_fifo._504_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._107_ (net)
                  0.04    0.00    3.44 ^ stage_3.input_fifo._656_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.44   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._656_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._584_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0822_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0822_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0211_ (net)
                  0.08    0.00    1.58 v stage_2._0889_/A2 (sky130_fd_sc_hd__mux4_1)
     4    0.01    0.12    0.58    2.16 v stage_2._0889_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0277_ (net)
                  0.12    0.00    2.16 v stage_2._1033_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.12    0.60    2.76 v stage_2._1033_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0409_ (net)
                  0.12    0.00    2.76 v stage_2._1126_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.10    2.86 ^ stage_2._1126_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0486_ (net)
                  0.05    0.00    2.86 ^ stage_2._1127_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.07    0.17    3.02 ^ stage_2._1127_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0487_ (net)
                  0.07    0.00    3.02 ^ stage_2._1267_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.15 ^ stage_2._1267_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0572_ (net)
                  0.04    0.00    3.15 ^ stage_2._1268_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.24 ^ stage_2._1268_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[35] (net)
                  0.05    0.00    3.24 ^ stage_3.input_fifo._352_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.36 ^ stage_3.input_fifo._352_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._171_ (net)
                  0.04    0.00    3.36 ^ stage_3.input_fifo._353_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.44 ^ stage_3.input_fifo._353_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._035_ (net)
                  0.04    0.00    3.44 ^ stage_3.input_fifo._584_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.44   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._584_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._655_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0698_/S (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.09    0.40    1.17 v stage_2._0698_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0088_ (net)
                  0.09    0.00    1.17 v stage_2._0893_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    1.34 v stage_2._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0281_ (net)
                  0.03    0.00    1.34 v stage_2._0894_/A1 (sky130_fd_sc_hd__mux4_2)
     3    0.01    0.10    0.50    1.85 v stage_2._0894_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0282_ (net)
                  0.10    0.00    1.85 v stage_2._1038_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.33    2.18 v stage_2._1038_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0414_ (net)
                  0.07    0.00    2.18 v stage_2._1040_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.06    0.25    2.43 v stage_2._1040_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0416_ (net)
                  0.06    0.00    2.43 v stage_2._1177_/B (sky130_fd_sc_hd__and2_1)
     2    0.01    0.05    0.18    2.61 v stage_2._1177_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0521_ (net)
                  0.05    0.00    2.61 v stage_2._1178_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.91 v stage_2._1178_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0522_ (net)
                  0.05    0.00    2.91 v stage_2._1179_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.01 v stage_2._1179_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[106] (net)
                  0.03    0.00    3.01 v stage_3.input_fifo._501_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    3.31 v stage_3.input_fifo._501_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._249_ (net)
                  0.06    0.00    3.31 v stage_3.input_fifo._502_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.40 v stage_3.input_fifo._502_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._106_ (net)
                  0.02    0.00    3.40 v stage_3.input_fifo._655_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.40   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._655_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._654_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0814_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.12    1.58 v stage_2._0814_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0203_ (net)
                  0.08    0.00    1.58 v stage_2._0815_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.12 v stage_2._0815_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0204_ (net)
                  0.10    0.00    2.12 v stage_2._1027_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.34    2.46 v stage_2._1027_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0404_ (net)
                  0.07    0.00    2.46 v stage_2._1120_/A2 (sky130_fd_sc_hd__a21o_1)
     2    0.01    0.05    0.21    2.67 v stage_2._1120_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0481_ (net)
                  0.05    0.00    2.67 v stage_2._1174_/C (sky130_fd_sc_hd__nor3_1)
     2    0.01    0.32    0.27    2.94 ^ stage_2._1174_/Y (sky130_fd_sc_hd__nor3_1)
                                         stage_2._0519_ (net)
                  0.32    0.00    2.94 ^ stage_2._1175_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.20    3.14 ^ stage_2._1175_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0520_ (net)
                  0.05    0.00    3.14 ^ stage_2._1176_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.23 ^ stage_2._1176_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[105] (net)
                  0.05    0.00    3.23 ^ stage_3.input_fifo._499_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.35 ^ stage_3.input_fifo._499_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._248_ (net)
                  0.04    0.00    3.35 ^ stage_3.input_fifo._500_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.43 ^ stage_3.input_fifo._500_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._105_ (net)
                  0.04    0.00    3.43 ^ stage_3.input_fifo._654_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.43   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._654_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: input_2._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._761_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_2._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[13] (net)
                  0.04    0.00    0.36 v _213_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.10    0.56    0.92 v _213_/X (sky130_fd_sc_hd__or4_1)
                                         _013_ (net)
                  0.10    0.00    0.92 v _217_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.12    0.61    1.53 v _217_/X (sky130_fd_sc_hd__or4_1)
                                         _017_ (net)
                  0.12    0.00    1.53 v _227_/B (sky130_fd_sc_hd__or4_4)
     3    0.03    0.12    0.62    2.15 v _227_/X (sky130_fd_sc_hd__or4_4)
                                         _027_ (net)
                  0.12    0.00    2.16 v _267_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.21    2.36 v _267_/X (sky130_fd_sc_hd__a21o_1)
                                         _060_ (net)
                  0.03    0.00    2.36 v _268_/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.02    0.07    0.14    2.50 v _268_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2.feed_output_stage_1[127] (net)
                  0.07    0.00    2.50 v _353_/A (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.16    2.66 v _353_/X (sky130_fd_sc_hd__and2_1)
                                         _123_ (net)
                  0.04    0.00    2.66 v _355_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.23    2.89 v _355_/X (sky130_fd_sc_hd__or2_1)
                                         _125_ (net)
                  0.05    0.00    2.89 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.98 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[116] (net)
                  0.02    0.00    2.98 v stage_2.input_fifo._569_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.27 v stage_2.input_fifo._569_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._282_ (net)
                  0.05    0.00    3.27 v stage_2.input_fifo._570_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.36 v stage_2.input_fifo._570_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._116_ (net)
                  0.02    0.00    3.36 v stage_2.input_fifo._761_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.36   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._761_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._642_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0817_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.09    0.12    1.58 v stage_2._0817_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0206_ (net)
                  0.09    0.00    1.58 v stage_2._0820_/A1 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.11    0.53    2.11 v stage_2._0820_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0209_ (net)
                  0.11    0.00    2.11 v stage_2._0833_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.69 v stage_2._0833_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0222_ (net)
                  0.11    0.00    2.69 v stage_2._0834_/B (sky130_fd_sc_hd__nand2_1)
     2    0.00    0.06    0.10    2.79 ^ stage_2._0834_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0223_ (net)
                  0.06    0.00    2.79 ^ stage_2._1137_/B (sky130_fd_sc_hd__and3_1)
     2    0.01    0.07    0.17    2.96 ^ stage_2._1137_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0494_ (net)
                  0.07    0.00    2.96 ^ stage_2._1138_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.09 ^ stage_2._1138_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0495_ (net)
                  0.04    0.00    3.09 ^ stage_2._1139_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    3.19 ^ stage_2._1139_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[93] (net)
                  0.06    0.00    3.19 ^ stage_3.input_fifo._474_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.31 ^ stage_3.input_fifo._474_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._235_ (net)
                  0.04    0.00    3.31 ^ stage_3.input_fifo._475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.39 ^ stage_3.input_fifo._475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._093_ (net)
                  0.04    0.00    3.39 ^ stage_3.input_fifo._642_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._642_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._587_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0817_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.09    0.12    1.58 v stage_2._0817_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0206_ (net)
                  0.09    0.00    1.58 v stage_2._0820_/A1 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.11    0.53    2.11 v stage_2._0820_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0209_ (net)
                  0.11    0.00    2.11 v stage_2._0833_/A1 (sky130_fd_sc_hd__mux4_1)
     2    0.01    0.11    0.58    2.69 v stage_2._0833_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0222_ (net)
                  0.11    0.00    2.69 v stage_2._0834_/B (sky130_fd_sc_hd__nand2_1)
     2    0.00    0.06    0.10    2.79 ^ stage_2._0834_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0223_ (net)
                  0.06    0.00    2.79 ^ stage_2._1137_/B (sky130_fd_sc_hd__and3_1)
     2    0.01    0.07    0.17    2.96 ^ stage_2._1137_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0494_ (net)
                  0.07    0.00    2.96 ^ stage_2._1273_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    3.09 ^ stage_2._1273_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0575_ (net)
                  0.04    0.00    3.09 ^ stage_2._1274_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.18 ^ stage_2._1274_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[38] (net)
                  0.05    0.00    3.18 ^ stage_3.input_fifo._358_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.13    3.30 ^ stage_3.input_fifo._358_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._174_ (net)
                  0.05    0.00    3.30 ^ stage_3.input_fifo._359_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.38 ^ stage_3.input_fifo._359_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._038_ (net)
                  0.04    0.00    3.38 ^ stage_3.input_fifo._587_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._587_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._658_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0757_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.23    1.45 ^ stage_2._0757_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0147_ (net)
                  0.12    0.00    1.45 ^ stage_2._0841_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.07    0.10    1.55 v stage_2._0841_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0230_ (net)
                  0.07    0.00    1.55 v stage_2._0842_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.09 v stage_2._0842_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0231_ (net)
                  0.10    0.00    2.09 v stage_2._0843_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    2.44 v stage_2._0843_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0232_ (net)
                  0.07    0.00    2.44 v stage_2._1061_/C (sky130_fd_sc_hd__nor3_1)
     2    0.01    0.24    0.21    2.65 ^ stage_2._1061_/Y (sky130_fd_sc_hd__nor3_1)
                                         stage_2._0434_ (net)
                  0.24    0.00    2.65 ^ stage_2._1186_/B (sky130_fd_sc_hd__and2_1)
     2    0.01    0.09    0.20    2.85 ^ stage_2._1186_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0527_ (net)
                  0.09    0.00    2.85 ^ stage_2._1187_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    2.99 ^ stage_2._1187_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0528_ (net)
                  0.04    0.00    2.99 ^ stage_2._1188_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.07 ^ stage_2._1188_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[109] (net)
                  0.04    0.00    3.07 ^ stage_3.input_fifo._507_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.19 ^ stage_3.input_fifo._507_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._252_ (net)
                  0.04    0.00    3.19 ^ stage_3.input_fifo._508_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.27 ^ stage_3.input_fifo._508_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._109_ (net)
                  0.04    0.00    3.27 ^ stage_3.input_fifo._658_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.27   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._658_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                  6.74   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._289_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._164_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.14 v input_2._164_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._079_ (net)
                  0.06    0.00    3.14 v input_2._165_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v input_2._165_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._010_ (net)
                  0.02    0.00    3.23 v input_2._289_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.74   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._291_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._168_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.14 v input_2._168_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._081_ (net)
                  0.05    0.00    3.14 v input_2._169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v input_2._169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._012_ (net)
                  0.02    0.00    3.23 v input_2._291_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.74   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._292_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._170_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.14 v input_2._170_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._082_ (net)
                  0.05    0.00    3.14 v input_2._171_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v input_2._171_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._013_ (net)
                  0.02    0.00    3.23 v input_2._292_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.74   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._296_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._178_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._178_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._086_ (net)
                  0.05    0.00    3.13 v input_2._179_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v input_2._179_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._017_ (net)
                  0.02    0.00    3.23 v input_2._296_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._294_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._174_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.14 v input_2._174_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._084_ (net)
                  0.05    0.00    3.14 v input_2._175_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v input_2._175_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._015_ (net)
                  0.02    0.00    3.23 v input_2._294_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._293_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._172_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.14 v input_2._172_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._083_ (net)
                  0.05    0.00    3.14 v input_2._173_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v input_2._173_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._014_ (net)
                  0.02    0.00    3.23 v input_2._293_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._603_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0757_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.23    1.45 ^ stage_2._0757_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0147_ (net)
                  0.12    0.00    1.45 ^ stage_2._0841_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.07    0.10    1.55 v stage_2._0841_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0230_ (net)
                  0.07    0.00    1.55 v stage_2._0842_/A3 (sky130_fd_sc_hd__mux4_2)
     4    0.01    0.10    0.54    2.09 v stage_2._0842_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0231_ (net)
                  0.10    0.00    2.09 v stage_2._0843_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.35    2.44 v stage_2._0843_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0232_ (net)
                  0.07    0.00    2.44 v stage_2._1061_/C (sky130_fd_sc_hd__nor3_1)
     2    0.01    0.24    0.21    2.65 ^ stage_2._1061_/Y (sky130_fd_sc_hd__nor3_1)
                                         stage_2._0434_ (net)
                  0.24    0.00    2.65 ^ stage_2._1186_/B (sky130_fd_sc_hd__and2_1)
     2    0.01    0.09    0.20    2.85 ^ stage_2._1186_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0527_ (net)
                  0.09    0.00    2.85 ^ stage_2._1306_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.14    2.99 ^ stage_2._1306_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0592_ (net)
                  0.05    0.00    2.99 ^ stage_2._1307_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.07 ^ stage_2._1307_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[54] (net)
                  0.04    0.00    3.07 ^ stage_3.input_fifo._392_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.19 ^ stage_3.input_fifo._392_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._192_ (net)
                  0.04    0.00    3.19 ^ stage_3.input_fifo._393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.27 ^ stage_3.input_fifo._393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._054_ (net)
                  0.03    0.00    3.27 ^ stage_3.input_fifo._603_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.27   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._603_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._298_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._182_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._182_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._088_ (net)
                  0.05    0.00    3.13 v input_2._183_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v input_2._183_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._019_ (net)
                  0.02    0.00    3.23 v input_2._298_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._290_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._166_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._166_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._080_ (net)
                  0.05    0.00    3.13 v input_2._167_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._167_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._011_ (net)
                  0.02    0.00    3.22 v input_2._290_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._297_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._180_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._180_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._087_ (net)
                  0.05    0.00    3.13 v input_2._181_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._181_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._018_ (net)
                  0.02    0.00    3.22 v input_2._297_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._286_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.79 ^ input_2._157_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._157_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._075_ (net)
                  0.05    0.00    3.13 v input_2._158_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._158_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._007_ (net)
                  0.02    0.00    3.22 v input_2._286_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._281_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.79 ^ input_2._147_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._147_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._070_ (net)
                  0.05    0.00    3.13 v input_2._148_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._148_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._002_ (net)
                  0.02    0.00    3.22 v input_2._281_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._281_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._309_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._206_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._206_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._101_ (net)
                  0.05    0.00    3.13 v input_2._207_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._207_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._030_ (net)
                  0.02    0.00    3.22 v input_2._309_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._284_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.79 ^ input_2._153_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._153_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._073_ (net)
                  0.05    0.00    3.13 v input_2._154_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._154_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._005_ (net)
                  0.02    0.00    3.22 v input_2._284_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._280_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.78 ^ input_2._145_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._145_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._069_ (net)
                  0.05    0.00    3.13 v input_2._146_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._146_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._001_ (net)
                  0.02    0.00    3.22 v input_2._280_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._280_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._307_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._201_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.13 v input_2._201_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._098_ (net)
                  0.06    0.00    3.13 v input_2._202_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._202_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._028_ (net)
                  0.02    0.00    3.22 v input_2._307_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._295_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.79 ^ input_2._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._078_ (net)
                  0.14    0.00    2.79 ^ input_2._176_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._176_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._085_ (net)
                  0.05    0.00    3.13 v input_2._177_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._177_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._016_ (net)
                  0.02    0.00    3.22 v input_2._295_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._282_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.79 ^ input_2._149_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._149_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._071_ (net)
                  0.05    0.00    3.13 v input_2._150_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._003_ (net)
                  0.02    0.00    3.22 v input_2._282_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._282_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._299_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._185_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._185_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._090_ (net)
                  0.05    0.00    3.13 v input_2._186_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._186_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._020_ (net)
                  0.02    0.00    3.22 v input_2._299_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._285_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.79 ^ input_2._155_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._155_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._074_ (net)
                  0.05    0.00    3.13 v input_2._156_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._156_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._006_ (net)
                  0.02    0.00    3.22 v input_2._285_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._305_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._197_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._197_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._096_ (net)
                  0.05    0.00    3.13 v input_2._198_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._198_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._026_ (net)
                  0.02    0.00    3.22 v input_2._305_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._306_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._199_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._199_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._097_ (net)
                  0.05    0.00    3.13 v input_2._200_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._200_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._027_ (net)
                  0.02    0.00    3.22 v input_2._306_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._288_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.79 ^ input_2._161_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._161_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._077_ (net)
                  0.05    0.00    3.13 v input_2._162_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._162_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._009_ (net)
                  0.02    0.00    3.22 v input_2._288_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._320_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._229_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.13 v input_2._229_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._113_ (net)
                  0.06    0.00    3.13 v input_2._230_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._230_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._041_ (net)
                  0.02    0.00    3.22 v input_2._320_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._301_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._189_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.13 v input_2._189_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._092_ (net)
                  0.06    0.00    3.13 v input_2._190_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._190_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._022_ (net)
                  0.02    0.00    3.22 v input_2._301_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._308_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._203_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._203_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._099_ (net)
                  0.05    0.00    3.13 v input_2._204_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._204_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._029_ (net)
                  0.02    0.00    3.22 v input_2._308_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._322_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._233_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._233_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._115_ (net)
                  0.05    0.00    3.13 v input_2._234_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._234_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._043_ (net)
                  0.02    0.00    3.22 v input_2._322_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._279_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.78 ^ input_2._143_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._143_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._068_ (net)
                  0.05    0.00    3.13 v input_2._144_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._144_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._000_ (net)
                  0.02    0.00    3.22 v input_2._279_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._279_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._303_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._193_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._193_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._094_ (net)
                  0.05    0.00    3.13 v input_2._194_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._194_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._024_ (net)
                  0.02    0.00    3.22 v input_2._303_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._310_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._208_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._208_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._102_ (net)
                  0.05    0.00    3.13 v input_2._209_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._209_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._031_ (net)
                  0.02    0.00    3.22 v input_2._310_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._325_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._239_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._239_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._118_ (net)
                  0.05    0.00    3.13 v input_2._240_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._240_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._046_ (net)
                  0.02    0.00    3.22 v input_2._325_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._317_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._222_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.13 v input_2._222_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._109_ (net)
                  0.05    0.00    3.13 v input_2._223_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._223_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._038_ (net)
                  0.02    0.00    3.22 v input_2._317_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._323_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._235_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._235_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._116_ (net)
                  0.05    0.00    3.13 v input_2._236_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._236_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._044_ (net)
                  0.02    0.00    3.22 v input_2._323_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._312_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._212_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._212_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._104_ (net)
                  0.05    0.00    3.12 v input_2._213_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.22 v input_2._213_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._033_ (net)
                  0.03    0.00    3.22 v input_2._312_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._313_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._214_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.13 v input_2._214_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._105_ (net)
                  0.06    0.00    3.13 v input_2._215_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._215_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._034_ (net)
                  0.02    0.00    3.22 v input_2._313_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._324_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._237_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._237_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._117_ (net)
                  0.05    0.00    3.12 v input_2._238_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._238_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._045_ (net)
                  0.02    0.00    3.22 v input_2._324_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._314_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._216_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.13 v input_2._216_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._106_ (net)
                  0.06    0.00    3.13 v input_2._217_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._217_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._035_ (net)
                  0.02    0.00    3.22 v input_2._314_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._302_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._191_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._191_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._093_ (net)
                  0.05    0.00    3.13 v input_2._192_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._192_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._023_ (net)
                  0.02    0.00    3.22 v input_2._302_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._326_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._241_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._241_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._119_ (net)
                  0.05    0.00    3.13 v input_2._242_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._242_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._047_ (net)
                  0.02    0.00    3.22 v input_2._326_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._287_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.79 ^ input_2._159_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._159_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._076_ (net)
                  0.05    0.00    3.13 v input_2._160_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._160_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._008_ (net)
                  0.02    0.00    3.22 v input_2._287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._304_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._195_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._195_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._095_ (net)
                  0.05    0.00    3.13 v input_2._196_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._196_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._025_ (net)
                  0.02    0.00    3.22 v input_2._304_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._283_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._067_ (net)
                  0.13    0.00    2.79 ^ input_2._151_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._151_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._072_ (net)
                  0.05    0.00    3.13 v input_2._152_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._152_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._004_ (net)
                  0.02    0.00    3.22 v input_2._283_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._327_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._243_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.13 v input_2._243_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._120_ (net)
                  0.05    0.00    3.13 v input_2._244_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v input_2._244_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._048_ (net)
                  0.02    0.00    3.22 v input_2._327_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._316_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._220_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._220_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._108_ (net)
                  0.05    0.00    3.12 v input_2._221_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v input_2._221_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._037_ (net)
                  0.02    0.00    3.21 v input_2._316_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._318_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._224_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._224_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._110_ (net)
                  0.05    0.00    3.12 v input_2._225_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v input_2._225_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._039_ (net)
                  0.02    0.00    3.21 v input_2._318_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._321_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._231_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._231_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._114_ (net)
                  0.05    0.00    3.12 v input_2._232_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v input_2._232_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._042_ (net)
                  0.02    0.00    3.21 v input_2._321_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._300_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.53 ^ input_2._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._089_ (net)
                  0.13    0.00    2.78 ^ input_2._187_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._187_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._091_ (net)
                  0.05    0.00    3.12 v input_2._188_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v input_2._188_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._021_ (net)
                  0.02    0.00    3.21 v input_2._300_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._319_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._227_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._227_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._112_ (net)
                  0.05    0.00    3.12 v input_2._228_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v input_2._228_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._040_ (net)
                  0.02    0.00    3.21 v input_2._319_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._328_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._111_ (net)
                  0.13    0.00    2.78 ^ input_2._245_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._245_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._121_ (net)
                  0.05    0.00    3.12 v input_2._246_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v input_2._246_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._049_ (net)
                  0.02    0.00    3.21 v input_2._328_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._311_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._210_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._210_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._103_ (net)
                  0.05    0.00    3.12 v input_2._211_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v input_2._211_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._032_ (net)
                  0.02    0.00    3.21 v input_2._311_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._315_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.01    2.52 ^ input_2._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.26    2.78 ^ input_2._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_2._100_ (net)
                  0.13    0.00    2.78 ^ input_2._218_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.12 v input_2._218_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._107_ (net)
                  0.05    0.00    3.12 v input_2._219_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v input_2._219_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._036_ (net)
                  0.02    0.00    3.21 v input_2._315_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._291_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._168_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v input_1._168_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._081_ (net)
                  0.05    0.00    3.10 v input_1._169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v input_1._169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._012_ (net)
                  0.02    0.00    3.20 v input_1._291_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._295_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._176_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v input_1._176_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._085_ (net)
                  0.05    0.00    3.10 v input_1._177_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._177_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._016_ (net)
                  0.02    0.00    3.19 v input_1._295_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._294_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._174_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.10 v input_1._174_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._084_ (net)
                  0.06    0.00    3.10 v input_1._175_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._175_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._015_ (net)
                  0.02    0.00    3.19 v input_1._294_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._293_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._172_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v input_1._172_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._083_ (net)
                  0.05    0.00    3.10 v input_1._173_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._173_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._014_ (net)
                  0.02    0.00    3.19 v input_1._293_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._298_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._182_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v input_1._182_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._088_ (net)
                  0.05    0.00    3.10 v input_1._183_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._183_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._019_ (net)
                  0.02    0.00    3.19 v input_1._298_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._289_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._164_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.10 v input_1._164_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._079_ (net)
                  0.05    0.00    3.10 v input_1._165_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._165_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._010_ (net)
                  0.02    0.00    3.19 v input_1._289_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._320_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._229_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v input_1._229_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._113_ (net)
                  0.05    0.00    3.09 v input_1._230_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.19 v input_1._230_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._041_ (net)
                  0.03    0.00    3.19 v input_1._320_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._170_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.10 v input_1._170_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._082_ (net)
                  0.05    0.00    3.10 v input_1._171_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._171_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._013_ (net)
                  0.02    0.00    3.19 v input_1._292_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._324_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._237_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.10 v input_1._237_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._117_ (net)
                  0.06    0.00    3.10 v input_1._238_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._238_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._045_ (net)
                  0.02    0.00    3.19 v input_1._324_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._290_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._166_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.10 v input_1._166_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._080_ (net)
                  0.05    0.00    3.10 v input_1._167_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._167_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._011_ (net)
                  0.02    0.00    3.19 v input_1._290_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._296_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._178_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.10 v input_1._178_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._086_ (net)
                  0.05    0.00    3.10 v input_1._179_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._179_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._017_ (net)
                  0.02    0.00    3.19 v input_1._296_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._297_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._163_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.26    2.76 ^ input_1._163_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._078_ (net)
                  0.14    0.00    2.76 ^ input_1._180_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.10 v input_1._180_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._087_ (net)
                  0.05    0.00    3.10 v input_1._181_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._181_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._018_ (net)
                  0.02    0.00    3.19 v input_1._297_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._308_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._203_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v input_1._203_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._099_ (net)
                  0.05    0.00    3.10 v input_1._204_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._204_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._029_ (net)
                  0.02    0.00    3.19 v input_1._308_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._307_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._201_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v input_1._201_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._098_ (net)
                  0.05    0.00    3.10 v input_1._202_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._202_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._028_ (net)
                  0.02    0.00    3.19 v input_1._307_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._325_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._239_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v input_1._239_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._118_ (net)
                  0.05    0.00    3.09 v input_1._240_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._240_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._046_ (net)
                  0.02    0.00    3.19 v input_1._325_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._327_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._243_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.10 v input_1._243_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._120_ (net)
                  0.06    0.00    3.10 v input_1._244_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._244_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._048_ (net)
                  0.02    0.00    3.19 v input_1._327_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._286_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._157_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v input_1._157_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._075_ (net)
                  0.05    0.00    3.09 v input_1._158_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._158_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._007_ (net)
                  0.02    0.00    3.19 v input_1._286_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._287_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._159_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._159_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._076_ (net)
                  0.06    0.00    3.09 v input_1._160_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._160_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._008_ (net)
                  0.02    0.00    3.19 v input_1._287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._303_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._193_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._193_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._094_ (net)
                  0.06    0.00    3.09 v input_1._194_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._194_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._024_ (net)
                  0.02    0.00    3.19 v input_1._303_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._302_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._191_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._191_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._093_ (net)
                  0.06    0.00    3.09 v input_1._192_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._192_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._023_ (net)
                  0.02    0.00    3.19 v input_1._302_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._318_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._224_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v input_1._224_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._110_ (net)
                  0.05    0.00    3.09 v input_1._225_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._225_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._039_ (net)
                  0.02    0.00    3.19 v input_1._318_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._310_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._208_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v input_1._208_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._102_ (net)
                  0.05    0.00    3.09 v input_1._209_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._209_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._031_ (net)
                  0.02    0.00    3.19 v input_1._310_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._283_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._151_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._151_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._072_ (net)
                  0.06    0.00    3.09 v input_1._152_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v input_1._152_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._004_ (net)
                  0.02    0.00    3.19 v input_1._283_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._309_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._206_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v input_1._206_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._101_ (net)
                  0.05    0.00    3.09 v input_1._207_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._207_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._030_ (net)
                  0.02    0.00    3.18 v input_1._309_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._282_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._149_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._149_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._071_ (net)
                  0.06    0.00    3.09 v input_1._150_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._003_ (net)
                  0.02    0.00    3.18 v input_1._282_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._282_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._306_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._199_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._199_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._097_ (net)
                  0.06    0.00    3.09 v input_1._200_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._200_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._027_ (net)
                  0.02    0.00    3.18 v input_1._306_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._305_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._197_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._197_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._096_ (net)
                  0.06    0.00    3.09 v input_1._198_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._198_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._026_ (net)
                  0.02    0.00    3.18 v input_1._305_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._313_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._214_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v input_1._214_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._105_ (net)
                  0.05    0.00    3.09 v input_1._215_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._215_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._034_ (net)
                  0.02    0.00    3.18 v input_1._313_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._299_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._185_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._185_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._090_ (net)
                  0.06    0.00    3.09 v input_1._186_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._186_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._020_ (net)
                  0.02    0.00    3.18 v input_1._299_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._300_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._187_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._187_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._091_ (net)
                  0.05    0.00    3.09 v input_1._188_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._188_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._021_ (net)
                  0.02    0.00    3.18 v input_1._300_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._301_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._189_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._189_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._092_ (net)
                  0.05    0.00    3.09 v input_1._190_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._190_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._022_ (net)
                  0.02    0.00    3.18 v input_1._301_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._323_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._235_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.09 v input_1._235_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._116_ (net)
                  0.06    0.00    3.09 v input_1._236_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._236_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._044_ (net)
                  0.02    0.00    3.18 v input_1._323_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._319_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._227_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v input_1._227_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._112_ (net)
                  0.05    0.00    3.09 v input_1._228_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._228_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._040_ (net)
                  0.02    0.00    3.18 v input_1._319_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._284_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._153_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._153_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._073_ (net)
                  0.05    0.00    3.09 v input_1._154_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._154_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._005_ (net)
                  0.02    0.00    3.18 v input_1._284_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._314_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._216_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._216_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._106_ (net)
                  0.06    0.00    3.09 v input_1._217_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._217_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._035_ (net)
                  0.02    0.00    3.18 v input_1._314_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._285_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._155_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._155_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._074_ (net)
                  0.05    0.00    3.09 v input_1._156_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._156_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._006_ (net)
                  0.02    0.00    3.18 v input_1._285_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._316_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._220_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v input_1._220_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._108_ (net)
                  0.05    0.00    3.09 v input_1._221_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._221_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._037_ (net)
                  0.02    0.00    3.18 v input_1._316_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._311_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._210_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.09 v input_1._210_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._103_ (net)
                  0.06    0.00    3.09 v input_1._211_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._211_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._032_ (net)
                  0.02    0.00    3.18 v input_1._311_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._280_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._145_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._145_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._069_ (net)
                  0.05    0.00    3.09 v input_1._146_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._146_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._001_ (net)
                  0.02    0.00    3.18 v input_1._280_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._280_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._279_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._143_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._143_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._068_ (net)
                  0.05    0.00    3.09 v input_1._144_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._144_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._000_ (net)
                  0.02    0.00    3.18 v input_1._279_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._279_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._317_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._222_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._222_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._109_ (net)
                  0.05    0.00    3.09 v input_1._223_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._223_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._038_ (net)
                  0.02    0.00    3.18 v input_1._317_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._304_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._184_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._184_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._089_ (net)
                  0.13    0.00    2.75 ^ input_1._195_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._195_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._095_ (net)
                  0.05    0.00    3.09 v input_1._196_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._196_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._025_ (net)
                  0.02    0.00    3.18 v input_1._304_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._315_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._218_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._218_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._107_ (net)
                  0.05    0.00    3.09 v input_1._219_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._219_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._036_ (net)
                  0.02    0.00    3.18 v input_1._315_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._288_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._161_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._161_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._077_ (net)
                  0.05    0.00    3.09 v input_1._162_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._162_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._009_ (net)
                  0.02    0.00    3.18 v input_1._288_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._281_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._142_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._142_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._067_ (net)
                  0.13    0.00    2.75 ^ input_1._147_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._147_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._070_ (net)
                  0.05    0.00    3.09 v input_1._148_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._148_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._002_ (net)
                  0.02    0.00    3.18 v input_1._281_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._281_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._322_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._233_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._233_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._115_ (net)
                  0.05    0.00    3.09 v input_1._234_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._234_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._043_ (net)
                  0.02    0.00    3.18 v input_1._322_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._660_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0839_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.57 v stage_2._0839_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0228_ (net)
                  0.08    0.00    1.57 v stage_2._0907_/A3 (sky130_fd_sc_hd__mux4_2)
     5    0.01    0.12    0.56    2.13 v stage_2._0907_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0294_ (net)
                  0.12    0.00    2.13 v stage_2._0908_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.10    0.39    2.52 v stage_2._0908_/X (sky130_fd_sc_hd__or3_1)
                                         stage_2._0295_ (net)
                  0.10    0.00    2.52 v stage_2._1192_/A_N (sky130_fd_sc_hd__and3b_1)
     2    0.01    0.10    0.27    2.79 ^ stage_2._1192_/X (sky130_fd_sc_hd__and3b_1)
                                         stage_2._0531_ (net)
                  0.10    0.00    2.79 ^ stage_2._1193_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    2.93 ^ stage_2._1193_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0532_ (net)
                  0.04    0.00    2.93 ^ stage_2._1194_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    3.02 ^ stage_2._1194_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[111] (net)
                  0.05    0.00    3.02 ^ stage_3.input_fifo._512_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.14 ^ stage_3.input_fifo._512_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._255_ (net)
                  0.04    0.00    3.14 ^ stage_3.input_fifo._513_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.22 ^ stage_3.input_fifo._513_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._111_ (net)
                  0.04    0.00    3.22 ^ stage_3.input_fifo._660_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._660_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._605_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0629_/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.02    0.12    0.18    1.23 ^ stage_2._0629_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2._0019_ (net)
                  0.12    0.00    1.23 ^ stage_2._0731_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    1.46 ^ stage_2._0731_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0121_ (net)
                  0.16    0.00    1.46 ^ stage_2._0839_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.08    0.11    1.57 v stage_2._0839_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_2._0228_ (net)
                  0.08    0.00    1.57 v stage_2._0907_/A3 (sky130_fd_sc_hd__mux4_2)
     5    0.01    0.12    0.56    2.13 v stage_2._0907_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0294_ (net)
                  0.12    0.00    2.13 v stage_2._0908_/C (sky130_fd_sc_hd__or3_1)
     3    0.01    0.10    0.39    2.52 v stage_2._0908_/X (sky130_fd_sc_hd__or3_1)
                                         stage_2._0295_ (net)
                  0.10    0.00    2.52 v stage_2._1192_/A_N (sky130_fd_sc_hd__and3b_1)
     2    0.01    0.10    0.27    2.79 ^ stage_2._1192_/X (sky130_fd_sc_hd__and3b_1)
                                         stage_2._0531_ (net)
                  0.10    0.00    2.79 ^ stage_2._1310_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.15    2.94 ^ stage_2._1310_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0594_ (net)
                  0.05    0.00    2.94 ^ stage_2._1311_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    3.02 ^ stage_2._1311_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[56] (net)
                  0.04    0.00    3.02 ^ stage_3.input_fifo._396_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    3.14 ^ stage_3.input_fifo._396_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._194_ (net)
                  0.04    0.00    3.14 ^ stage_3.input_fifo._397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    3.22 ^ stage_3.input_fifo._397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._056_ (net)
                  0.03    0.00    3.22 ^ stage_3.input_fifo._605_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._605_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._326_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._241_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._241_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._119_ (net)
                  0.05    0.00    3.09 v input_1._242_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._242_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._047_ (net)
                  0.02    0.00    3.18 v input_1._326_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._321_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._231_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._231_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._114_ (net)
                  0.05    0.00    3.09 v input_1._232_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._232_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._042_ (net)
                  0.02    0.00    3.18 v input_1._321_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._328_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.49 ^ input_1._226_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._226_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._111_ (net)
                  0.13    0.00    2.75 ^ input_1._245_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._245_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._121_ (net)
                  0.05    0.00    3.09 v input_1._246_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._246_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._049_ (net)
                  0.02    0.00    3.18 v input_1._328_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._312_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.01    2.50 ^ input_1._205_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    2.75 ^ input_1._205_/X (sky130_fd_sc_hd__clkbuf_4)
                                         input_1._100_ (net)
                  0.13    0.00    2.75 ^ input_1._212_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.09 v input_1._212_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._104_ (net)
                  0.05    0.00    3.09 v input_1._213_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v input_1._213_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._033_ (net)
                  0.02    0.00    3.18 v input_1._312_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._602_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._0705_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.06    0.24    2.10 v stage_2._0705_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0095_ (net)
                  0.06    0.00    2.10 v stage_2._1183_/C (sky130_fd_sc_hd__and4_1)
     2    0.01    0.06    0.22    2.33 v stage_2._1183_/X (sky130_fd_sc_hd__and4_1)
                                         stage_2._0525_ (net)
                  0.06    0.00    2.33 v stage_2._1304_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.63 v stage_2._1304_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0591_ (net)
                  0.05    0.00    2.63 v stage_2._1305_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    2.73 v stage_2._1305_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[53] (net)
                  0.03    0.00    2.73 v stage_3.input_fifo._390_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.03 v stage_3.input_fifo._390_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._191_ (net)
                  0.05    0.00    3.03 v stage_3.input_fifo._391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.12 v stage_3.input_fifo._391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._053_ (net)
                  0.02    0.00    3.12 v stage_3.input_fifo._602_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.12   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._602_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._657_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0630_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.27    0.76 ^ stage_2._0630_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0020_ (net)
                  0.13    0.00    0.76 ^ stage_2._0684_/S (sky130_fd_sc_hd__mux2_1)
     2    0.01    0.07    0.37    1.13 v stage_2._0684_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0074_ (net)
                  0.07    0.00    1.13 v stage_2._0685_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.17    1.30 v stage_2._0685_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0075_ (net)
                  0.04    0.00    1.30 v stage_2._0692_/A0 (sky130_fd_sc_hd__mux4_1)
     3    0.01    0.12    0.56    1.86 v stage_2._0692_/X (sky130_fd_sc_hd__mux4_1)
                                         stage_2._0082_ (net)
                  0.12    0.00    1.86 v stage_2._0705_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.06    0.24    2.10 v stage_2._0705_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_2._0095_ (net)
                  0.06    0.00    2.10 v stage_2._1183_/C (sky130_fd_sc_hd__and4_1)
     2    0.01    0.06    0.22    2.33 v stage_2._1183_/X (sky130_fd_sc_hd__and4_1)
                                         stage_2._0525_ (net)
                  0.06    0.00    2.33 v stage_2._1184_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    2.63 v stage_2._1184_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0526_ (net)
                  0.05    0.00    2.63 v stage_2._1185_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.73 v stage_2._1185_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[108] (net)
                  0.02    0.00    2.73 v stage_3.input_fifo._505_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.02 v stage_3.input_fifo._505_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._251_ (net)
                  0.05    0.00    3.02 v stage_3.input_fifo._506_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.11 v stage_3.input_fifo._506_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._108_ (net)
                  0.02    0.00    3.11 v stage_3.input_fifo._657_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.11   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._657_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._659_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0698_/S (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.09    0.40    1.17 v stage_2._0698_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0088_ (net)
                  0.09    0.00    1.17 v stage_2._0893_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    1.34 v stage_2._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0281_ (net)
                  0.03    0.00    1.34 v stage_2._0894_/A1 (sky130_fd_sc_hd__mux4_2)
     3    0.01    0.10    0.50    1.85 v stage_2._0894_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0282_ (net)
                  0.10    0.00    1.85 v stage_2._1066_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.05    0.25    2.09 v stage_2._1066_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0438_ (net)
                  0.05    0.00    2.09 v stage_2._1189_/C (sky130_fd_sc_hd__and3_1)
     2    0.01    0.06    0.21    2.31 v stage_2._1189_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0529_ (net)
                  0.06    0.00    2.31 v stage_2._1190_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.61 v stage_2._1190_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0530_ (net)
                  0.05    0.00    2.61 v stage_2._1191_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    2.71 v stage_2._1191_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[110] (net)
                  0.03    0.00    2.71 v stage_3.input_fifo._510_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    3.01 v stage_3.input_fifo._510_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._254_ (net)
                  0.05    0.00    3.01 v stage_3.input_fifo._511_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.10 v stage_3.input_fifo._511_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._110_ (net)
                  0.02    0.00    3.10 v stage_3.input_fifo._659_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.10   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._659_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._604_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0698_/S (sky130_fd_sc_hd__mux2_1)
     3    0.01    0.09    0.40    1.17 v stage_2._0698_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0088_ (net)
                  0.09    0.00    1.17 v stage_2._0893_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    1.34 v stage_2._0893_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0281_ (net)
                  0.03    0.00    1.34 v stage_2._0894_/A1 (sky130_fd_sc_hd__mux4_2)
     3    0.01    0.10    0.50    1.85 v stage_2._0894_/X (sky130_fd_sc_hd__mux4_2)
                                         stage_2._0282_ (net)
                  0.10    0.00    1.85 v stage_2._1066_/A2 (sky130_fd_sc_hd__o211a_1)
     2    0.01    0.05    0.25    2.09 v stage_2._1066_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_2._0438_ (net)
                  0.05    0.00    2.09 v stage_2._1189_/C (sky130_fd_sc_hd__and3_1)
     2    0.01    0.06    0.21    2.31 v stage_2._1189_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0529_ (net)
                  0.06    0.00    2.31 v stage_2._1308_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.61 v stage_2._1308_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0593_ (net)
                  0.05    0.00    2.61 v stage_2._1309_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.70 v stage_2._1309_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[55] (net)
                  0.03    0.00    2.71 v stage_3.input_fifo._394_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    3.00 v stage_3.input_fifo._394_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._193_ (net)
                  0.06    0.00    3.00 v stage_3.input_fifo._395_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.09 v stage_3.input_fifo._395_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._055_ (net)
                  0.02    0.00    3.09 v stage_3.input_fifo._604_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._604_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._342_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.00    2.52 ^ input_2._274_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.87 v input_2._274_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._136_ (net)
                  0.05    0.00    2.87 v input_2._275_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.96 v input_2._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._063_ (net)
                  0.02    0.00    2.96 v input_2._342_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.96   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._341_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.00    2.52 ^ input_2._272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.87 v input_2._272_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._135_ (net)
                  0.05    0.00    2.87 v input_2._273_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.96 v input_2._273_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._062_ (net)
                  0.02    0.00    2.96 v input_2._341_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.96   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._662_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0701_/S (sky130_fd_sc_hd__mux2_2)
     4    0.02    0.08    0.42    1.44 v stage_2._0701_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_2._0091_ (net)
                  0.08    0.00    1.44 v stage_2._0836_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.19    1.63 v stage_2._0836_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0225_ (net)
                  0.05    0.00    1.63 v stage_2._0837_/A2 (sky130_fd_sc_hd__o21ai_2)
     4    0.01    0.16    0.16    1.79 ^ stage_2._0837_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_2._0226_ (net)
                  0.16    0.00    1.79 ^ stage_2._0941_/C (sky130_fd_sc_hd__or3_1)
     2    0.01    0.06    0.15    1.94 ^ stage_2._0941_/X (sky130_fd_sc_hd__or3_1)
                                         stage_2._0326_ (net)
                  0.06    0.00    1.94 ^ stage_2._1084_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.05    0.05    1.99 v stage_2._1084_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0453_ (net)
                  0.05    0.00    1.99 v stage_2._1198_/B (sky130_fd_sc_hd__and2_1)
     2    0.01    0.06    0.19    2.17 v stage_2._1198_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0535_ (net)
                  0.06    0.00    2.17 v stage_2._1199_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.48 v stage_2._1199_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0536_ (net)
                  0.05    0.00    2.48 v stage_2._1200_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    2.58 v stage_2._1200_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[113] (net)
                  0.03    0.00    2.58 v stage_3.input_fifo._516_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.87 v stage_3.input_fifo._516_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._257_ (net)
                  0.05    0.00    2.87 v stage_3.input_fifo._517_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.96 v stage_3.input_fifo._517_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._113_ (net)
                  0.02    0.00    2.96 v stage_3.input_fifo._662_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.96   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._662_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._340_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.00    2.52 ^ input_2._270_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.87 v input_2._270_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._134_ (net)
                  0.05    0.00    2.87 v input_2._271_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.96 v input_2._271_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._061_ (net)
                  0.02    0.00    2.96 v input_2._340_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.96   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._339_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.00    2.52 ^ input_2._268_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.87 v input_2._268_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._133_ (net)
                  0.05    0.00    2.87 v input_2._269_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.96 v input_2._269_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._060_ (net)
                  0.02    0.00    2.96 v input_2._339_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.96   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._607_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0701_/S (sky130_fd_sc_hd__mux2_2)
     4    0.02    0.08    0.42    1.44 v stage_2._0701_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_2._0091_ (net)
                  0.08    0.00    1.44 v stage_2._0836_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.19    1.63 v stage_2._0836_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0225_ (net)
                  0.05    0.00    1.63 v stage_2._0837_/A2 (sky130_fd_sc_hd__o21ai_2)
     4    0.01    0.16    0.16    1.79 ^ stage_2._0837_/Y (sky130_fd_sc_hd__o21ai_2)
                                         stage_2._0226_ (net)
                  0.16    0.00    1.79 ^ stage_2._0941_/C (sky130_fd_sc_hd__or3_1)
     2    0.01    0.06    0.15    1.94 ^ stage_2._0941_/X (sky130_fd_sc_hd__or3_1)
                                         stage_2._0326_ (net)
                  0.06    0.00    1.94 ^ stage_2._1084_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.05    0.05    1.99 v stage_2._1084_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0453_ (net)
                  0.05    0.00    1.99 v stage_2._1198_/B (sky130_fd_sc_hd__and2_1)
     2    0.01    0.06    0.19    2.17 v stage_2._1198_/X (sky130_fd_sc_hd__and2_1)
                                         stage_2._0535_ (net)
                  0.06    0.00    2.17 v stage_2._1314_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.48 v stage_2._1314_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0596_ (net)
                  0.05    0.00    2.48 v stage_2._1315_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    2.57 v stage_2._1315_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[58] (net)
                  0.03    0.00    2.57 v stage_3.input_fifo._400_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.87 v stage_3.input_fifo._400_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._196_ (net)
                  0.05    0.00    2.87 v stage_3.input_fifo._401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.96 v stage_3.input_fifo._401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._058_ (net)
                  0.02    0.00    2.96 v stage_3.input_fifo._607_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.96   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._607_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._331_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._252_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.86 v input_2._252_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._125_ (net)
                  0.05    0.00    2.86 v input_2._253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.95 v input_2._253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._052_ (net)
                  0.02    0.00    2.95 v input_2._331_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.95   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._330_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._250_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.86 v input_2._250_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._124_ (net)
                  0.05    0.00    2.86 v input_2._251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.95 v input_2._251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._051_ (net)
                  0.02    0.00    2.95 v input_2._330_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.95   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._333_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._256_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.86 v input_2._256_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._127_ (net)
                  0.05    0.00    2.86 v input_2._257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.95 v input_2._257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._054_ (net)
                  0.02    0.00    2.95 v input_2._333_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.95   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._338_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.86 v input_2._266_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._132_ (net)
                  0.06    0.00    2.86 v input_2._267_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.95 v input_2._267_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._059_ (net)
                  0.02    0.00    2.95 v input_2._338_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.95   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._329_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.86 v input_2._248_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._123_ (net)
                  0.05    0.00    2.86 v input_2._249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.95 v input_2._249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._050_ (net)
                  0.02    0.00    2.95 v input_2._329_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.95   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._332_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.85 v input_2._254_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._126_ (net)
                  0.05    0.00    2.85 v input_2._255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.95 v input_2._255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._053_ (net)
                  0.02    0.00    2.95 v input_2._332_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.95   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._335_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.85 v input_2._260_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._129_ (net)
                  0.05    0.00    2.85 v input_2._261_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_2._261_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._056_ (net)
                  0.02    0.00    2.94 v input_2._335_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._337_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._264_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.85 v input_2._264_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._131_ (net)
                  0.05    0.00    2.85 v input_2._265_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_2._265_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._058_ (net)
                  0.02    0.00    2.94 v input_2._337_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._336_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._262_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.85 v input_2._262_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._130_ (net)
                  0.05    0.00    2.85 v input_2._263_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_2._263_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._057_ (net)
                  0.02    0.00    2.94 v input_2._336_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._334_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.24    2.50 ^ input_2._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._122_ (net)
                  0.16    0.00    2.51 ^ input_2._258_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.85 v input_2._258_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._128_ (net)
                  0.05    0.00    2.85 v input_2._259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_2._259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._055_ (net)
                  0.02    0.00    2.94 v input_2._334_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._334_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._332_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.85 v input_1._254_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._126_ (net)
                  0.05    0.00    2.85 v input_1._255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_1._255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._053_ (net)
                  0.02    0.00    2.94 v input_1._332_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._329_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.85 v input_1._248_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._123_ (net)
                  0.05    0.00    2.85 v input_1._249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_1._249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._050_ (net)
                  0.02    0.00    2.94 v input_1._329_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._338_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.85 v input_1._266_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._132_ (net)
                  0.05    0.00    2.85 v input_1._267_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_1._267_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._059_ (net)
                  0.02    0.00    2.94 v input_1._338_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._330_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._250_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.85 v input_1._250_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._124_ (net)
                  0.05    0.00    2.85 v input_1._251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_1._251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._051_ (net)
                  0.02    0.00    2.94 v input_1._330_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._333_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._256_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.84 v input_1._256_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._127_ (net)
                  0.05    0.00    2.84 v input_1._257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_1._257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._054_ (net)
                  0.02    0.00    2.94 v input_1._333_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._337_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._264_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.85 v input_1._264_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._131_ (net)
                  0.05    0.00    2.85 v input_1._265_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.94 v input_1._265_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._058_ (net)
                  0.02    0.00    2.94 v input_1._337_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._336_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._262_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.84 v input_1._262_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._130_ (net)
                  0.05    0.00    2.84 v input_1._263_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.93 v input_1._263_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._057_ (net)
                  0.02    0.00    2.93 v input_1._336_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._331_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._252_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.84 v input_1._252_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._125_ (net)
                  0.05    0.00    2.84 v input_1._253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.93 v input_1._253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._052_ (net)
                  0.02    0.00    2.93 v input_1._331_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._334_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._258_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.84 v input_1._258_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._128_ (net)
                  0.05    0.00    2.84 v input_1._259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.93 v input_1._259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._055_ (net)
                  0.02    0.00    2.93 v input_1._334_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._334_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._335_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._247_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.24    2.50 ^ input_1._247_/X (sky130_fd_sc_hd__buf_4)
                                         input_1._122_ (net)
                  0.15    0.00    2.50 ^ input_1._260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.84 v input_1._260_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._129_ (net)
                  0.05    0.00    2.84 v input_1._261_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.93 v input_1._261_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._056_ (net)
                  0.02    0.00    2.93 v input_1._335_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._342_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.00    2.49 ^ input_1._274_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.84 v input_1._274_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._136_ (net)
                  0.06    0.00    2.84 v input_1._275_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.93 v input_1._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._063_ (net)
                  0.02    0.00    2.93 v input_1._342_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._341_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.00    2.49 ^ input_1._272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.84 v input_1._272_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._135_ (net)
                  0.05    0.00    2.84 v input_1._273_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.93 v input_1._273_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._062_ (net)
                  0.02    0.00    2.93 v input_1._341_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._340_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.00    2.49 ^ input_1._270_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.84 v input_1._270_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._134_ (net)
                  0.05    0.00    2.84 v input_1._271_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.93 v input_1._271_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._061_ (net)
                  0.02    0.00    2.93 v input_1._340_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._339_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.00    2.49 ^ input_1._268_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    2.83 v input_1._268_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._133_ (net)
                  0.05    0.00    2.83 v input_1._269_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.92 v input_1._269_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._060_ (net)
                  0.02    0.00    2.92 v input_1._339_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._661_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0701_/S (sky130_fd_sc_hd__mux2_2)
     4    0.02    0.08    0.42    1.44 v stage_2._0701_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_2._0091_ (net)
                  0.08    0.00    1.44 v stage_2._0703_/A2 (sky130_fd_sc_hd__a31o_1)
     3    0.01    0.07    0.26    1.70 v stage_2._0703_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_2._0093_ (net)
                  0.07    0.00    1.70 v stage_2._0934_/B1 (sky130_fd_sc_hd__o311ai_2)
     2    0.01    0.25    0.10    1.80 ^ stage_2._0934_/Y (sky130_fd_sc_hd__o311ai_2)
                                         stage_2._0320_ (net)
                  0.25    0.00    1.80 ^ stage_2._0935_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.07    0.10    1.90 v stage_2._0935_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0321_ (net)
                  0.07    0.00    1.90 v stage_2._1195_/C (sky130_fd_sc_hd__and3_1)
     2    0.01    0.06    0.23    2.13 v stage_2._1195_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0533_ (net)
                  0.06    0.00    2.13 v stage_2._1196_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.43 v stage_2._1196_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0534_ (net)
                  0.05    0.00    2.43 v stage_2._1197_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    2.53 v stage_2._1197_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[112] (net)
                  0.03    0.00    2.53 v stage_3.input_fifo._514_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.82 v stage_3.input_fifo._514_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._256_ (net)
                  0.05    0.00    2.82 v stage_3.input_fifo._515_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.91 v stage_3.input_fifo._515_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._112_ (net)
                  0.02    0.00    2.91 v stage_3.input_fifo._661_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.91   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._661_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._606_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0701_/S (sky130_fd_sc_hd__mux2_2)
     4    0.02    0.08    0.42    1.44 v stage_2._0701_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_2._0091_ (net)
                  0.08    0.00    1.44 v stage_2._0703_/A2 (sky130_fd_sc_hd__a31o_1)
     3    0.01    0.07    0.26    1.70 v stage_2._0703_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_2._0093_ (net)
                  0.07    0.00    1.70 v stage_2._0934_/B1 (sky130_fd_sc_hd__o311ai_2)
     2    0.01    0.25    0.10    1.80 ^ stage_2._0934_/Y (sky130_fd_sc_hd__o311ai_2)
                                         stage_2._0320_ (net)
                  0.25    0.00    1.80 ^ stage_2._0935_/B (sky130_fd_sc_hd__nor2_1)
     3    0.01    0.07    0.10    1.90 v stage_2._0935_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0321_ (net)
                  0.07    0.00    1.90 v stage_2._1195_/C (sky130_fd_sc_hd__and3_1)
     2    0.01    0.06    0.23    2.13 v stage_2._1195_/X (sky130_fd_sc_hd__and3_1)
                                         stage_2._0533_ (net)
                  0.06    0.00    2.13 v stage_2._1312_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.43 v stage_2._1312_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0595_ (net)
                  0.05    0.00    2.43 v stage_2._1313_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.52 v stage_2._1313_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[57] (net)
                  0.02    0.00    2.52 v stage_3.input_fifo._398_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.81 v stage_3.input_fifo._398_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._195_ (net)
                  0.05    0.00    2.81 v stage_3.input_fifo._399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.91 v stage_3.input_fifo._399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._057_ (net)
                  0.02    0.00    2.91 v stage_3.input_fifo._606_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.91   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._606_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  7.07   slack (MET)


Startpoint: input_2._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._772_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_2._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[13] (net)
                  0.04    0.00    0.36 v _213_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.10    0.56    0.92 v _213_/X (sky130_fd_sc_hd__or4_1)
                                         _013_ (net)
                  0.10    0.00    0.92 v _217_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.12    0.61    1.53 v _217_/X (sky130_fd_sc_hd__or4_1)
                                         _017_ (net)
                  0.12    0.00    1.53 v _227_/B (sky130_fd_sc_hd__or4_4)
     3    0.03    0.12    0.62    2.15 v _227_/X (sky130_fd_sc_hd__or4_4)
                                         _027_ (net)
                  0.12    0.00    2.16 v _267_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.21    2.36 v _267_/X (sky130_fd_sc_hd__a21o_1)
                                         _060_ (net)
                  0.03    0.00    2.36 v _268_/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.02    0.07    0.14    2.50 v _268_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2.feed_output_stage_1[127] (net)
                  0.07    0.00    2.50 v stage_2.input_fifo._592_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.81 v stage_2.input_fifo._592_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._294_ (net)
                  0.05    0.00    2.81 v stage_2.input_fifo._593_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.90 v stage_2.input_fifo._593_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._127_ (net)
                  0.02    0.00    2.90 v stage_2.input_fifo._772_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.90   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._772_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.90   data arrival time
-----------------------------------------------------------------------------
                                  7.07   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._783_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _289_/A2 (sky130_fd_sc_hd__a21oi_2)
     5    0.02    0.23    0.28    2.45 ^ _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.23    0.00    2.45 ^ _290_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.05    0.06    2.50 v _290_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_2.feed_output_stage_1[138] (net)
                  0.05    0.00    2.50 v stage_2.input_fifo._615_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.80 v stage_2.input_fifo._615_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._306_ (net)
                  0.05    0.00    2.80 v stage_2.input_fifo._616_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.89 v stage_2.input_fifo._616_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._138_ (net)
                  0.02    0.00    2.89 v stage_2.input_fifo._783_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.89   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._783_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._663_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0656_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.14    0.20    1.25 ^ stage_2._0656_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0046_ (net)
                  0.14    0.00    1.25 ^ stage_2._0702_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.25    1.49 ^ stage_2._0702_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0092_ (net)
                  0.17    0.00    1.49 ^ stage_2._0895_/D (sky130_fd_sc_hd__nand4_2)
     4    0.01    0.12    0.16    1.65 v stage_2._0895_/Y (sky130_fd_sc_hd__nand4_2)
                                         stage_2._0283_ (net)
                  0.12    0.00    1.65 v stage_2._0950_/C (sky130_fd_sc_hd__or3_1)
     2    0.00    0.07    0.35    2.01 v stage_2._0950_/X (sky130_fd_sc_hd__or3_1)
                                         stage_2._0334_ (net)
                  0.07    0.00    2.01 v stage_2._1089_/B (sky130_fd_sc_hd__or2_1)
     2    0.01    0.07    0.26    2.27 v stage_2._1089_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0457_ (net)
                  0.07    0.00    2.27 v stage_2._1201_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.18    0.18    2.44 ^ stage_2._1201_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0537_ (net)
                  0.18    0.00    2.44 ^ stage_2._1202_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.16    2.61 ^ stage_2._1202_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0538_ (net)
                  0.05    0.00    2.61 ^ stage_2._1203_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    2.69 ^ stage_2._1203_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[114] (net)
                  0.04    0.00    2.69 ^ stage_3.input_fifo._518_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    2.81 ^ stage_3.input_fifo._518_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._258_ (net)
                  0.04    0.00    2.81 ^ stage_3.input_fifo._519_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    2.89 ^ stage_3.input_fifo._519_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._114_ (net)
                  0.04    0.00    2.89 ^ stage_3.input_fifo._663_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.89   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._663_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  7.12   slack (MET)


Startpoint: stage_2.input_fifo._769_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._608_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.35    0.35 v stage_2.input_fifo._769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[124] (net)
                  0.03    0.00    0.35 v stage_2._0628_/A (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.46    0.47    0.82 ^ stage_2._0628_/Y (sky130_fd_sc_hd__nor4_1)
                                         stage_2._0018_ (net)
                  0.46    0.00    0.82 ^ wire204/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.01    0.07    0.23    1.05 ^ wire204/X (sky130_fd_sc_hd__clkbuf_2)
                                         net204 (net)
                  0.07    0.00    1.05 ^ stage_2._0656_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.14    0.20    1.25 ^ stage_2._0656_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0046_ (net)
                  0.14    0.00    1.25 ^ stage_2._0702_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.25    1.49 ^ stage_2._0702_/X (sky130_fd_sc_hd__buf_2)
                                         stage_2._0092_ (net)
                  0.17    0.00    1.49 ^ stage_2._0895_/D (sky130_fd_sc_hd__nand4_2)
     4    0.01    0.12    0.16    1.65 v stage_2._0895_/Y (sky130_fd_sc_hd__nand4_2)
                                         stage_2._0283_ (net)
                  0.12    0.00    1.65 v stage_2._0950_/C (sky130_fd_sc_hd__or3_1)
     2    0.00    0.07    0.35    2.01 v stage_2._0950_/X (sky130_fd_sc_hd__or3_1)
                                         stage_2._0334_ (net)
                  0.07    0.00    2.01 v stage_2._1089_/B (sky130_fd_sc_hd__or2_1)
     2    0.01    0.07    0.26    2.27 v stage_2._1089_/X (sky130_fd_sc_hd__or2_1)
                                         stage_2._0457_ (net)
                  0.07    0.00    2.27 v stage_2._1201_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.18    0.18    2.44 ^ stage_2._1201_/Y (sky130_fd_sc_hd__nor2_1)
                                         stage_2._0537_ (net)
                  0.18    0.00    2.44 ^ stage_2._1316_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    2.61 ^ stage_2._1316_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0597_ (net)
                  0.04    0.00    2.61 ^ stage_2._1317_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    2.68 ^ stage_2._1317_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[59] (net)
                  0.04    0.00    2.68 ^ stage_3.input_fifo._402_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    2.80 ^ stage_3.input_fifo._402_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._197_ (net)
                  0.04    0.00    2.80 ^ stage_3.input_fifo._403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    2.88 ^ stage_3.input_fifo._403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._059_ (net)
                  0.04    0.00    2.88 ^ stage_3.input_fifo._608_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._608_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.13   slack (MET)


Startpoint: input_2._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._648_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_2._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[13] (net)
                  0.04    0.00    0.36 v _213_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.10    0.56    0.92 v _213_/X (sky130_fd_sc_hd__or4_1)
                                         _013_ (net)
                  0.10    0.00    0.92 v _217_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.12    0.61    1.53 v _217_/X (sky130_fd_sc_hd__or4_1)
                                         _017_ (net)
                  0.12    0.00    1.53 v _227_/B (sky130_fd_sc_hd__or4_4)
     3    0.03    0.12    0.62    2.15 v _227_/X (sky130_fd_sc_hd__or4_4)
                                         _027_ (net)
                  0.12    0.00    2.16 v _257_/A (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.18    2.34 v _257_/X (sky130_fd_sc_hd__and4_1)
                                         _055_ (net)
                  0.04    0.00    2.34 v _258_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.42 v _258_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[3] (net)
                  0.02    0.00    2.42 v stage_2.input_fifo._332_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    2.72 v stage_2.input_fifo._332_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._158_ (net)
                  0.06    0.00    2.72 v stage_2.input_fifo._333_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.81 v stage_2.input_fifo._333_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._003_ (net)
                  0.02    0.00    2.81 v stage_2.input_fifo._648_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.81   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._648_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                  7.16   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._649_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _259_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.17    2.34 v _259_/X (sky130_fd_sc_hd__and2_1)
                                         _056_ (net)
                  0.03    0.00    2.34 v _260_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.42 v _260_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[4] (net)
                  0.02    0.00    2.42 v stage_2.input_fifo._334_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.71 v stage_2.input_fifo._334_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._159_ (net)
                  0.05    0.00    2.71 v stage_2.input_fifo._335_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.80 v stage_2.input_fifo._335_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._004_ (net)
                  0.02    0.00    2.80 v stage_2.input_fifo._649_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.80   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._649_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: stage_4.output_fifo._348_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[64] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._348_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._348_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[64] (net)
                  0.06    0.00    0.36 ^ _501_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.13    0.15    0.52 ^ _501_/X (sky130_fd_sc_hd__buf_1)
                                         net194 (net)
                  0.13    0.00    0.52 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.76 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                         read_output[64] (net)
                  0.17    0.00    0.76 ^ read_output[64] (out)
                                  0.76   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: stage_4.output_fifo._314_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[30] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._314_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[30] (net)
                  0.06    0.00    0.37 ^ _467_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.12    0.15    0.52 ^ _467_/X (sky130_fd_sc_hd__buf_1)
                                         net157 (net)
                  0.12    0.00    0.52 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.75 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                         read_output[30] (net)
                  0.17    0.00    0.75 ^ read_output[30] (out)
                                  0.75   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: stage_4.output_fifo._285_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[1] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._285_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[1] (net)
                  0.05    0.00    0.36 ^ _438_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.12    0.15    0.51 ^ _438_/X (sky130_fd_sc_hd__buf_1)
                                         net145 (net)
                  0.12    0.00    0.51 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.75 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                         read_output[1] (net)
                  0.17    0.00    0.75 ^ read_output[1] (out)
                                  0.75   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_2._343_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_2._141_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.26    2.52 ^ input_2._141_/X (sky130_fd_sc_hd__buf_4)
                                         input_2._066_ (net)
                  0.18    0.00    2.52 ^ input_2._276_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    2.56 v input_2._276_/Y (sky130_fd_sc_hd__inv_2)
                                         input_2._137_ (net)
                  0.03    0.00    2.56 v input_2._278_/A1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.16    0.18    2.74 ^ input_2._278_/Y (sky130_fd_sc_hd__a211oi_1)
                                         input_2._064_ (net)
                  0.16    0.00    2.74 ^ input_2._343_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_2._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: stage_4.output_fifo._297_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[13] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._297_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[13] (net)
                  0.06    0.00    0.37 ^ _450_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.11    0.14    0.51 ^ _450_/X (sky130_fd_sc_hd__buf_1)
                                         net138 (net)
                  0.11    0.00    0.51 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.74 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                         read_output[13] (net)
                  0.17    0.00    0.74 ^ read_output[13] (out)
                                  0.74   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: stage_4.output_fifo._286_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[2] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._286_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[2] (net)
                  0.05    0.00    0.36 ^ _439_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.12    0.14    0.51 ^ _439_/X (sky130_fd_sc_hd__buf_1)
                                         net156 (net)
                  0.12    0.00    0.51 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.74 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                         read_output[2] (net)
                  0.17    0.00    0.74 ^ read_output[2] (out)
                                  0.74   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: stage_4.output_fifo._287_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[3] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._287_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[3] (net)
                  0.05    0.00    0.36 ^ _440_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.12    0.14    0.51 ^ _440_/X (sky130_fd_sc_hd__buf_1)
                                         net167 (net)
                  0.12    0.00    0.51 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.74 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                         read_output[3] (net)
                  0.17    0.00    0.74 ^ read_output[3] (out)
                                  0.74   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: stage_4.output_fifo._347_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[63] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._347_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._347_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[63] (net)
                  0.05    0.00    0.36 ^ _500_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.11    0.14    0.50 ^ _500_/X (sky130_fd_sc_hd__buf_1)
                                         net193 (net)
                  0.11    0.00    0.50 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.74 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                         read_output[63] (net)
                  0.17    0.00    0.74 ^ read_output[63] (out)
                                  0.74   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: stage_4.output_fifo._294_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[10] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._294_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[10] (net)
                  0.06    0.00    0.37 ^ _447_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.11    0.14    0.50 ^ _447_/X (sky130_fd_sc_hd__buf_1)
                                         net135 (net)
                  0.11    0.00    0.51 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.74 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                         read_output[10] (net)
                  0.17    0.00    0.74 ^ read_output[10] (out)
                                  0.74   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: stage_4.output_fifo._296_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[12] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.37    0.37 ^ stage_4.output_fifo._296_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[12] (net)
                  0.05    0.00    0.37 ^ _449_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.11    0.14    0.50 ^ _449_/X (sky130_fd_sc_hd__buf_1)
                                         net137 (net)
                  0.11    0.00    0.50 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.73 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                         read_output[12] (net)
                  0.17    0.00    0.73 ^ read_output[12] (out)
                                  0.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  7.26   slack (MET)


Startpoint: stage_4.output_fifo._310_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[26] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._310_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[26] (net)
                  0.06    0.00    0.36 ^ _463_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.11    0.13    0.50 ^ _463_/X (sky130_fd_sc_hd__buf_1)
                                         net152 (net)
                  0.11    0.00    0.50 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.73 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                         read_output[26] (net)
                  0.17    0.00    0.73 ^ read_output[26] (out)
                                  0.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  7.26   slack (MET)


Startpoint: stage_4.output_fifo._284_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[0] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._284_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[0] (net)
                  0.06    0.00    0.36 ^ _437_/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.08    0.14    0.51 ^ _437_/X (sky130_fd_sc_hd__clkbuf_2)
                                         net134 (net)
                  0.08    0.00    0.51 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.73 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                         read_output[0] (net)
                  0.17    0.00    0.73 ^ read_output[0] (out)
                                  0.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  7.26   slack (MET)


Startpoint: stage_4.output_fifo._288_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[4] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._288_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[4] (net)
                  0.06    0.00    0.37 ^ _441_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.10    0.13    0.50 ^ _441_/X (sky130_fd_sc_hd__buf_1)
                                         net178 (net)
                  0.10    0.00    0.50 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.73 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                         read_output[4] (net)
                  0.17    0.00    0.73 ^ read_output[4] (out)
                                  0.73   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  7.26   slack (MET)


Startpoint: stage_4.output_fifo._290_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[6] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.37    0.37 ^ stage_4.output_fifo._290_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[6] (net)
                  0.05    0.00    0.37 ^ _443_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.10    0.13    0.49 ^ _443_/X (sky130_fd_sc_hd__buf_1)
                                         net195 (net)
                  0.10    0.00    0.49 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.72 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                         read_output[6] (net)
                  0.17    0.00    0.72 ^ read_output[6] (out)
                                  0.72   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: stage_4.output_fifo._293_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[9] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._293_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[9] (net)
                  0.05    0.00    0.36 ^ _446_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.10    0.13    0.49 ^ _446_/X (sky130_fd_sc_hd__buf_1)
                                         net198 (net)
                  0.10    0.00    0.49 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.72 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                         read_output[9] (net)
                  0.17    0.00    0.72 ^ read_output[9] (out)
                                  0.72   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: input_1._343_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ input_1._141_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.16    0.23    2.49 ^ input_1._141_/X (sky130_fd_sc_hd__buf_6)
                                         input_1._066_ (net)
                  0.16    0.00    2.49 ^ input_1._276_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    2.53 v input_1._276_/Y (sky130_fd_sc_hd__inv_2)
                                         input_1._137_ (net)
                  0.03    0.00    2.53 v input_1._278_/A1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.17    0.18    2.71 ^ input_1._278_/Y (sky130_fd_sc_hd__a211oi_1)
                                         input_1._064_ (net)
                  0.17    0.00    2.71 ^ input_1._343_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ input_1._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: EN_feed (input port clocked by CLK)
Endpoint: is_valid._13_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ EN_feed (in)
                                         EN_feed (net)
                  0.02    0.00    2.07 ^ input1/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    2.26 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.16    0.00    2.26 ^ is_valid._08_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.61 v is_valid._08_/X (sky130_fd_sc_hd__mux2_1)
                                         is_valid._03_ (net)
                  0.05    0.00    2.61 v is_valid._09_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.70 v is_valid._09_/X (sky130_fd_sc_hd__clkbuf_1)
                                         is_valid._00_ (net)
                  0.02    0.00    2.70 v is_valid._13_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ is_valid._13_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: stage_4.output_fifo._339_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[55] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._339_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[55] (net)
                  0.06    0.00    0.37 ^ _492_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.09    0.12    0.49 ^ _492_/X (sky130_fd_sc_hd__buf_1)
                                         net184 (net)
                  0.09    0.00    0.49 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.71 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                         read_output[55] (net)
                  0.17    0.00    0.71 ^ read_output[55] (out)
                                  0.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: stage_4.output_fifo._292_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[8] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[8] (net)
                  0.05    0.00    0.36 ^ _445_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.09    0.12    0.49 ^ _445_/X (sky130_fd_sc_hd__buf_1)
                                         net197 (net)
                  0.09    0.00    0.49 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.71 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                         read_output[8] (net)
                  0.17    0.00    0.71 ^ read_output[8] (out)
                                  0.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: stage_4.output_fifo._344_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[60] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._344_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._344_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[60] (net)
                  0.06    0.00    0.37 ^ _497_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.09    0.12    0.49 ^ _497_/X (sky130_fd_sc_hd__buf_1)
                                         net190 (net)
                  0.09    0.00    0.49 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.71 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                         read_output[60] (net)
                  0.17    0.00    0.71 ^ read_output[60] (out)
                                  0.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: stage_4.output_fifo._289_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[5] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._289_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[5] (net)
                  0.06    0.00    0.37 ^ _442_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.09    0.12    0.49 ^ _442_/X (sky130_fd_sc_hd__buf_1)
                                         net189 (net)
                  0.09    0.00    0.49 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.71 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                         read_output[5] (net)
                  0.17    0.00    0.71 ^ read_output[5] (out)
                                  0.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: stage_4.output_fifo._334_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[50] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._334_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._334_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[50] (net)
                  0.05    0.00    0.36 ^ _487_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.09    0.12    0.49 ^ _487_/X (sky130_fd_sc_hd__buf_1)
                                         net179 (net)
                  0.09    0.00    0.49 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.71 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                         read_output[50] (net)
                  0.17    0.00    0.71 ^ read_output[50] (out)
                                  0.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: stage_4.output_fifo._338_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[54] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._338_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[54] (net)
                  0.06    0.00    0.37 ^ _491_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.08    0.12    0.48 ^ _491_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net183 (net)
                  0.08    0.00    0.48 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.71 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                         read_output[54] (net)
                  0.17    0.00    0.71 ^ read_output[54] (out)
                                  0.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: stage_4.output_fifo._341_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[57] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[57] (net)
                  0.06    0.00    0.37 ^ _494_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.08    0.12    0.48 ^ _494_/X (sky130_fd_sc_hd__buf_1)
                                         net186 (net)
                  0.08    0.00    0.48 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.71 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                         read_output[57] (net)
                  0.17    0.00    0.71 ^ read_output[57] (out)
                                  0.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: stage_4.output_fifo._346_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[62] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._346_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._346_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[62] (net)
                  0.06    0.00    0.37 ^ _499_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.08    0.12    0.48 ^ _499_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net192 (net)
                  0.08    0.00    0.49 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.71 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                         read_output[62] (net)
                  0.17    0.00    0.71 ^ read_output[62] (out)
                                  0.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: stage_4.output_fifo._291_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[7] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._291_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[7] (net)
                  0.06    0.00    0.36 ^ _444_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.08    0.12    0.48 ^ _444_/X (sky130_fd_sc_hd__buf_1)
                                         net196 (net)
                  0.08    0.00    0.48 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.71 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                         read_output[7] (net)
                  0.17    0.00    0.71 ^ read_output[7] (out)
                                  0.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: stage_4.output_fifo._335_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[51] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._335_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[51] (net)
                  0.05    0.00    0.36 ^ _488_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.08    0.12    0.48 ^ _488_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net180 (net)
                  0.08    0.00    0.48 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.70 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                         read_output[51] (net)
                  0.17    0.00    0.70 ^ read_output[51] (out)
                                  0.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)


Startpoint: stage_4.output_fifo._343_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[59] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._343_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[59] (net)
                  0.05    0.00    0.36 ^ _496_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.08    0.12    0.48 ^ _496_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net188 (net)
                  0.08    0.00    0.48 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.70 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                         read_output[59] (net)
                  0.17    0.00    0.70 ^ read_output[59] (out)
                                  0.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)


Startpoint: stage_4.output_fifo._333_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[49] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._333_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[49] (net)
                  0.06    0.00    0.36 ^ _486_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.08    0.11    0.48 ^ _486_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net177 (net)
                  0.08    0.00    0.48 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.70 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                         read_output[49] (net)
                  0.17    0.00    0.70 ^ read_output[49] (out)
                                  0.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)


Startpoint: stage_4.output_fifo._311_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[27] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._311_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[27] (net)
                  0.05    0.00    0.36 ^ _464_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.08    0.11    0.48 ^ _464_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net153 (net)
                  0.08    0.00    0.48 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.70 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                         read_output[27] (net)
                  0.17    0.00    0.70 ^ read_output[27] (out)
                                  0.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)


Startpoint: stage_4.output_fifo._295_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[11] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._295_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[11] (net)
                  0.06    0.00    0.37 ^ _448_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.07    0.11    0.48 ^ _448_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net136 (net)
                  0.07    0.00    0.48 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                         read_output[11] (net)
                  0.17    0.00    0.69 ^ read_output[11] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._309_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[25] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._309_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[25] (net)
                  0.06    0.00    0.36 ^ _462_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.07    0.11    0.47 ^ _462_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net151 (net)
                  0.07    0.00    0.47 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                         read_output[25] (net)
                  0.17    0.00    0.69 ^ read_output[25] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._298_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[14] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._298_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[14] (net)
                  0.05    0.00    0.36 ^ _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.07    0.11    0.47 ^ _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net139 (net)
                  0.07    0.00    0.47 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                         read_output[14] (net)
                  0.17    0.00    0.69 ^ read_output[14] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: input_2._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._646_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_2._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[13] (net)
                  0.04    0.00    0.36 v _213_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.10    0.56    0.92 v _213_/X (sky130_fd_sc_hd__or4_1)
                                         _013_ (net)
                  0.10    0.00    0.92 v _217_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.12    0.61    1.53 v _217_/X (sky130_fd_sc_hd__or4_1)
                                         _017_ (net)
                  0.12    0.00    1.53 v _227_/B (sky130_fd_sc_hd__or4_4)
     3    0.03    0.12    0.62    2.15 v _227_/X (sky130_fd_sc_hd__or4_4)
                                         _027_ (net)
                  0.12    0.00    2.16 v _231_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.43 ^ _231_/X (sky130_fd_sc_hd__and4b_1)
                                         _031_ (net)
                  0.05    0.00    2.43 ^ _232_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    2.52 ^ _232_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[1] (net)
                  0.04    0.00    2.52 ^ stage_2.input_fifo._328_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    2.64 ^ stage_2.input_fifo._328_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._156_ (net)
                  0.04    0.00    2.64 ^ stage_2.input_fifo._329_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    2.71 ^ stage_2.input_fifo._329_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._001_ (net)
                  0.04    0.00    2.71 ^ stage_2.input_fifo._646_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._646_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._340_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[56] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.37    0.37 ^ stage_4.output_fifo._340_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[56] (net)
                  0.05    0.00    0.37 ^ _493_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.07    0.11    0.47 ^ _493_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net185 (net)
                  0.07    0.00    0.47 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                         read_output[56] (net)
                  0.17    0.00    0.69 ^ read_output[56] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._345_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[61] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._345_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._345_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[61] (net)
                  0.05    0.00    0.36 ^ _498_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.07    0.11    0.47 ^ _498_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net191 (net)
                  0.07    0.00    0.47 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                         read_output[61] (net)
                  0.17    0.00    0.69 ^ read_output[61] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._301_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[17] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._301_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[17] (net)
                  0.05    0.00    0.36 ^ _454_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.07    0.11    0.47 ^ _454_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net142 (net)
                  0.07    0.00    0.47 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                         read_output[17] (net)
                  0.17    0.00    0.69 ^ read_output[17] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._337_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[53] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._337_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[53] (net)
                  0.05    0.00    0.36 ^ _490_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.07    0.11    0.47 ^ _490_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net182 (net)
                  0.07    0.00    0.47 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                         read_output[53] (net)
                  0.17    0.00    0.69 ^ read_output[53] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._305_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[21] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._305_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[21] (net)
                  0.06    0.00    0.37 ^ _458_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.11    0.47 ^ _458_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net147 (net)
                  0.07    0.00    0.47 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                         read_output[21] (net)
                  0.17    0.00    0.69 ^ read_output[21] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._342_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[58] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.37    0.37 ^ stage_4.output_fifo._342_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[58] (net)
                  0.05    0.00    0.37 ^ _495_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.11    0.47 ^ _495_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net187 (net)
                  0.07    0.00    0.47 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                         read_output[58] (net)
                  0.17    0.00    0.69 ^ read_output[58] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._336_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[52] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._336_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[52] (net)
                  0.06    0.00    0.37 ^ _489_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.47 ^ _489_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net181 (net)
                  0.06    0.00    0.47 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.69 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                         read_output[52] (net)
                  0.17    0.00    0.69 ^ read_output[52] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._300_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[16] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.37    0.37 ^ stage_4.output_fifo._300_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[16] (net)
                  0.05    0.00    0.37 ^ _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.10    0.47 ^ _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net141 (net)
                  0.07    0.00    0.47 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.68 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                         read_output[16] (net)
                  0.17    0.00    0.69 ^ read_output[16] (out)
                                  0.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: stage_4.output_fifo._299_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[15] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._299_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[15] (net)
                  0.05    0.00    0.36 ^ _452_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.10    0.47 ^ _452_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net140 (net)
                  0.07    0.00    0.47 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.68 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                         read_output[15] (net)
                  0.17    0.00    0.68 ^ read_output[15] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._332_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[48] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._332_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[48] (net)
                  0.05    0.00    0.36 ^ _485_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.10    0.47 ^ _485_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net176 (net)
                  0.07    0.00    0.47 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.68 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                         read_output[48] (net)
                  0.17    0.00    0.68 ^ read_output[48] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._331_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[47] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._331_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[47] (net)
                  0.05    0.00    0.36 ^ _484_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.07    0.10    0.47 ^ _484_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net175 (net)
                  0.07    0.00    0.47 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.68 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                         read_output[47] (net)
                  0.17    0.00    0.68 ^ read_output[47] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._325_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[41] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._325_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[41] (net)
                  0.05    0.00    0.36 ^ _478_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.47 ^ _478_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net169 (net)
                  0.06    0.00    0.47 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.68 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                         read_output[41] (net)
                  0.17    0.00    0.68 ^ read_output[41] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._303_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[19] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._303_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[19] (net)
                  0.06    0.00    0.37 ^ _456_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.47 ^ _456_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net144 (net)
                  0.06    0.00    0.47 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.68 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                         read_output[19] (net)
                  0.17    0.00    0.68 ^ read_output[19] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._302_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[18] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._302_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[18] (net)
                  0.06    0.00    0.36 ^ _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.47 ^ _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net143 (net)
                  0.06    0.00    0.47 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.68 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                         read_output[18] (net)
                  0.17    0.00    0.68 ^ read_output[18] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._306_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[22] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._306_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[22] (net)
                  0.06    0.00    0.36 ^ _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.46 ^ _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net148 (net)
                  0.06    0.00    0.46 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.68 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                         read_output[22] (net)
                  0.17    0.00    0.68 ^ read_output[22] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._308_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[24] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._308_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[24] (net)
                  0.06    0.00    0.36 ^ _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.46 ^ _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net150 (net)
                  0.06    0.00    0.46 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.68 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                         read_output[24] (net)
                  0.17    0.00    0.68 ^ read_output[24] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._326_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[42] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._326_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[42] (net)
                  0.06    0.00    0.37 ^ _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.10    0.46 ^ _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net170 (net)
                  0.05    0.00    0.46 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.68 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                         read_output[42] (net)
                  0.17    0.00    0.68 ^ read_output[42] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._324_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[40] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._324_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[40] (net)
                  0.06    0.00    0.36 ^ _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.46 ^ _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net168 (net)
                  0.06    0.00    0.46 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.68 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                         read_output[40] (net)
                  0.17    0.00    0.68 ^ read_output[40] (out)
                                  0.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: stage_4.output_fifo._328_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[44] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._328_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[44] (net)
                  0.06    0.00    0.36 ^ _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.46 ^ _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net172 (net)
                  0.06    0.00    0.46 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.67 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                         read_output[44] (net)
                  0.17    0.00    0.67 ^ read_output[44] (out)
                                  0.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: stage_4.output_fifo._322_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[38] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._322_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[38] (net)
                  0.06    0.00    0.36 ^ _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.46 ^ _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net165 (net)
                  0.06    0.00    0.46 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.67 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                         read_output[38] (net)
                  0.17    0.00    0.67 ^ read_output[38] (out)
                                  0.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: stage_4.output_fifo._317_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[33] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._317_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[33] (net)
                  0.05    0.00    0.36 ^ _470_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.10    0.46 ^ _470_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net160 (net)
                  0.05    0.00    0.46 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.67 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                         read_output[33] (net)
                  0.17    0.00    0.67 ^ read_output[33] (out)
                                  0.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: stage_4.output_fifo._329_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[45] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._329_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[45] (net)
                  0.06    0.00    0.37 ^ _482_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.10    0.46 ^ _482_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net173 (net)
                  0.05    0.00    0.46 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.67 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                         read_output[45] (net)
                  0.17    0.00    0.67 ^ read_output[45] (out)
                                  0.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: stage_4.output_fifo._318_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[34] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._318_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[34] (net)
                  0.05    0.00    0.36 ^ _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.46 ^ _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net161 (net)
                  0.06    0.00    0.46 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.67 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                         read_output[34] (net)
                  0.17    0.00    0.67 ^ read_output[34] (out)
                                  0.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: stage_4.output_fifo._330_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[46] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._330_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[46] (net)
                  0.06    0.00    0.36 ^ _483_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    0.46 ^ _483_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net174 (net)
                  0.05    0.00    0.46 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.67 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                         read_output[46] (net)
                  0.17    0.00    0.67 ^ read_output[46] (out)
                                  0.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: RDY_read_output (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.67 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                         RDY_read_output (net)
                  0.17    0.00    0.67 ^ RDY_read_output (out)
                                  0.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: stage_4.output_fifo._312_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[28] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.37    0.37 ^ stage_4.output_fifo._312_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[28] (net)
                  0.05    0.00    0.37 ^ _465_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    0.46 ^ _465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net154 (net)
                  0.05    0.00    0.46 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.67 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                         read_output[28] (net)
                  0.17    0.00    0.67 ^ read_output[28] (out)
                                  0.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: stage_4.output_fifo._323_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[39] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.37    0.37 ^ stage_4.output_fifo._323_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[39] (net)
                  0.05    0.00    0.37 ^ _476_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    0.46 ^ _476_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net166 (net)
                  0.05    0.00    0.46 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.67 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                         read_output[39] (net)
                  0.17    0.00    0.67 ^ read_output[39] (out)
                                  0.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: stage_4.output_fifo._315_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[31] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._315_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[31] (net)
                  0.06    0.00    0.37 ^ _468_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    0.46 ^ _468_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net158 (net)
                  0.05    0.00    0.46 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.66 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                         read_output[31] (net)
                  0.17    0.00    0.66 ^ read_output[31] (out)
                                  0.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: stage_4.output_fifo._313_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[29] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._313_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[29] (net)
                  0.06    0.00    0.37 ^ _466_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.46 ^ _466_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net155 (net)
                  0.04    0.00    0.46 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.66 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                         read_output[29] (net)
                  0.17    0.00    0.66 ^ read_output[29] (out)
                                  0.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: stage_4.output_fifo._327_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[43] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.37    0.37 ^ stage_4.output_fifo._327_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[43] (net)
                  0.05    0.00    0.37 ^ _480_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    0.46 ^ _480_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net171 (net)
                  0.05    0.00    0.46 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.66 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                         read_output[43] (net)
                  0.17    0.00    0.66 ^ read_output[43] (out)
                                  0.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: stage_4.output_fifo._321_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[37] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._321_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[37] (net)
                  0.06    0.00    0.37 ^ _474_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.46 ^ _474_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net164 (net)
                  0.04    0.00    0.46 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.66 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                         read_output[37] (net)
                  0.17    0.00    0.66 ^ read_output[37] (out)
                                  0.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: stage_4.output_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[20] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.37    0.37 ^ stage_4.output_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[20] (net)
                  0.05    0.00    0.37 ^ _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net146 (net)
                  0.04    0.00    0.45 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.66 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                         read_output[20] (net)
                  0.17    0.00    0.66 ^ read_output[20] (out)
                                  0.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: stage_4.output_fifo._316_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[32] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._316_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[32] (net)
                  0.06    0.00    0.37 ^ _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net159 (net)
                  0.04    0.00    0.45 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.66 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                         read_output[32] (net)
                  0.17    0.00    0.66 ^ read_output[32] (out)
                                  0.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: stage_4.output_fifo._319_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[35] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.37    0.37 ^ stage_4.output_fifo._319_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[35] (net)
                  0.06    0.00    0.37 ^ _472_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _472_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net162 (net)
                  0.04    0.00    0.45 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.66 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                         read_output[35] (net)
                  0.17    0.00    0.66 ^ read_output[35] (out)
                                  0.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: stage_4.output_fifo._307_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[23] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.36    0.36 ^ stage_4.output_fifo._307_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[23] (net)
                  0.06    0.00    0.36 ^ _460_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _460_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net149 (net)
                  0.04    0.00    0.45 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.66 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                         read_output[23] (net)
                  0.17    0.00    0.66 ^ read_output[23] (out)
                                  0.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: stage_4.output_fifo._320_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[36] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ stage_4.output_fifo._320_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[36] (net)
                  0.05    0.00    0.36 ^ _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net163 (net)
                  0.04    0.00    0.45 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.66 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                         read_output[36] (net)
                  0.17    0.00    0.66 ^ read_output[36] (out)
                                  0.66   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                         -2.06    7.99   output external delay
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._647_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.36    0.36 v input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.04    0.00    0.36 v _236_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    0.92 v _236_/X (sky130_fd_sc_hd__or4_1)
                                         _035_ (net)
                  0.10    0.00    0.92 v _240_/A (sky130_fd_sc_hd__or4_1)
     1    0.01    0.13    0.62    1.54 v _240_/X (sky130_fd_sc_hd__or4_1)
                                         _039_ (net)
                  0.13    0.00    1.54 v _250_/B (sky130_fd_sc_hd__or4_4)
     3    0.02    0.12    0.62    2.17 v _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.12    0.00    2.17 v _255_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.22    2.39 ^ _255_/X (sky130_fd_sc_hd__and2b_1)
                                         _054_ (net)
                  0.04    0.00    2.39 ^ _256_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    2.47 ^ _256_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[2] (net)
                  0.04    0.00    2.47 ^ stage_2.input_fifo._330_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    2.59 ^ stage_2.input_fifo._330_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._157_ (net)
                  0.04    0.00    2.59 ^ stage_2.input_fifo._331_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    2.67 ^ stage_2.input_fifo._331_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._002_ (net)
                  0.04    0.00    2.67 ^ stage_2.input_fifo._647_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.67   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._647_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   10.01   library setup time
                                 10.01   data required time
-----------------------------------------------------------------------------
                                 10.01   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)


Startpoint: RST_N (input port clocked by CLK)
Endpoint: stage_4.input_fifo._299_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ RST_N (in)
                                         RST_N (net)
                  0.02    0.00    2.07 ^ input2/A (sky130_fd_sc_hd__clkbuf_4)
     7    0.05    0.14    0.21    2.28 ^ input2/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    2.28 ^ stage_4.input_fifo._153_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    2.32 v stage_4.input_fifo._153_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_4.input_fifo._073_ (net)
                  0.03    0.00    2.32 v stage_4.input_fifo._154_/B1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.16    0.19    2.51 ^ stage_4.input_fifo._154_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_4.input_fifo._000_ (net)
                  0.16    0.00    2.51 ^ stage_4.input_fifo._299_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.51   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)


Startpoint: RST_N (input port clocked by CLK)
Endpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ RST_N (in)
                                         RST_N (net)
                  0.02    0.00    2.07 ^ input2/A (sky130_fd_sc_hd__clkbuf_4)
     7    0.05    0.14    0.21    2.28 ^ input2/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    2.28 ^ is_valid._11_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    2.32 v is_valid._11_/Y (sky130_fd_sc_hd__inv_2)
                                         is_valid._05_ (net)
                  0.03    0.00    2.32 v is_valid._12_/B1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.16    0.19    2.51 ^ is_valid._12_/Y (sky130_fd_sc_hd__a211oi_1)
                                         is_valid._01_ (net)
                  0.16    0.00    2.51 ^ is_valid._14_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.51   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)


Startpoint: RST_N (input port clocked by CLK)
Endpoint: stage_4.output_fifo._283_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ RST_N (in)
                                         RST_N (net)
                  0.02    0.00    2.07 ^ input2/A (sky130_fd_sc_hd__clkbuf_4)
     7    0.05    0.14    0.21    2.28 ^ input2/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    2.28 ^ stage_4.output_fifo._145_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    2.32 v stage_4.output_fifo._145_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_4.output_fifo._069_ (net)
                  0.03    0.00    2.32 v stage_4.output_fifo._146_/B1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.16    0.19    2.51 ^ stage_4.output_fifo._146_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_4.output_fifo._000_ (net)
                  0.16    0.00    2.51 ^ stage_4.output_fifo._283_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.51   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)


Startpoint: RST_N (input port clocked by CLK)
Endpoint: stage_2.input_fifo._796_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ RST_N (in)
                                         RST_N (net)
                  0.02    0.00    2.07 ^ input2/A (sky130_fd_sc_hd__clkbuf_4)
     7    0.05    0.14    0.21    2.28 ^ input2/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    2.28 ^ stage_2.input_fifo._643_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    2.32 v stage_2.input_fifo._643_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_2.input_fifo._321_ (net)
                  0.03    0.00    2.32 v stage_2.input_fifo._644_/B1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.16    0.19    2.51 ^ stage_2.input_fifo._644_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_2.input_fifo._151_ (net)
                  0.16    0.00    2.51 ^ stage_2.input_fifo._796_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.51   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)


Startpoint: RST_N (input port clocked by CLK)
Endpoint: stage_3.input_fifo._677_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.06    2.06 ^ input external delay
     1    0.00    0.02    0.01    2.07 ^ RST_N (in)
                                         RST_N (net)
                  0.02    0.00    2.07 ^ input2/A (sky130_fd_sc_hd__clkbuf_4)
     7    0.05    0.14    0.21    2.28 ^ input2/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    2.28 ^ stage_3.input_fifo._547_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    2.32 v stage_3.input_fifo._547_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_3.input_fifo._273_ (net)
                  0.03    0.00    2.32 v stage_3.input_fifo._548_/B1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.16    0.19    2.51 ^ stage_3.input_fifo._548_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_3.input_fifo._128_ (net)
                  0.16    0.00    2.51 ^ stage_3.input_fifo._677_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.51   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._362_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._151_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._151_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._071_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._285_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.30 v stage_4.input_fifo._285_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._142_ (net)
                  0.06    0.00    2.30 v stage_4.input_fifo._286_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._286_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._063_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._362_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._362_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._364_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._151_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._151_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._071_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._289_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._289_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._144_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._290_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._290_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._065_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._364_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._364_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._365_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._151_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._151_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._071_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._291_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._291_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._145_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._292_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._292_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._066_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._365_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._365_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._366_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._151_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._151_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._071_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._293_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._293_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._146_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._294_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._294_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._067_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._366_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._366_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._358_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._260_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._260_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._129_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._277_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._277_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._138_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._278_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._278_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._059_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._358_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._358_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._367_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._151_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._151_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._071_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._295_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._295_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._147_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._296_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._296_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._068_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._367_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._367_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._361_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._151_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._151_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._071_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._283_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._283_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._141_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._284_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._284_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._062_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._361_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._361_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._360_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._151_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._151_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._071_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._281_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._281_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._140_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._282_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._282_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._061_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._360_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._360_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._363_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._151_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._151_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._071_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._287_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._287_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._143_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._288_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._288_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._064_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._363_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._363_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._359_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._260_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._260_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._129_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._279_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._279_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._139_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._060_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._359_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._359_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.59   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._357_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._260_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.97 v stage_4.input_fifo._260_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_4.input_fifo._129_ (net)
                  0.09    0.00    1.97 v stage_4.input_fifo._275_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.30 v stage_4.input_fifo._275_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._137_ (net)
                  0.05    0.00    2.30 v stage_4.input_fifo._276_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.39 v stage_4.input_fifo._276_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._058_ (net)
                  0.02    0.00    2.39 v stage_4.input_fifo._357_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.39   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._357_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.59   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._303_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._155_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.07    0.21    1.95 v stage_4.input_fifo._155_/X (sky130_fd_sc_hd__buf_4)
                                         stage_4.input_fifo._074_ (net)
                  0.07    0.00    1.96 v stage_4.input_fifo._162_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.29 v stage_4.input_fifo._162_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._078_ (net)
                  0.05    0.00    2.29 v stage_4.input_fifo._163_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.38 v stage_4.input_fifo._163_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._004_ (net)
                  0.02    0.00    2.38 v stage_4.input_fifo._303_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._303_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.38   data arrival time
-----------------------------------------------------------------------------
                                  7.59   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._301_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._155_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.07    0.21    1.95 v stage_4.input_fifo._155_/X (sky130_fd_sc_hd__buf_4)
                                         stage_4.input_fifo._074_ (net)
                  0.07    0.00    1.96 v stage_4.input_fifo._158_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.28 v stage_4.input_fifo._158_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._076_ (net)
                  0.05    0.00    2.28 v stage_4.input_fifo._159_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.38 v stage_4.input_fifo._159_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._002_ (net)
                  0.02    0.00    2.38 v stage_4.input_fifo._301_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.38   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.38   data arrival time
-----------------------------------------------------------------------------
                                  7.60   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._300_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._155_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.07    0.21    1.95 v stage_4.input_fifo._155_/X (sky130_fd_sc_hd__buf_4)
                                         stage_4.input_fifo._074_ (net)
                  0.07    0.00    1.96 v stage_4.input_fifo._156_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    2.28 v stage_4.input_fifo._156_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._075_ (net)
                  0.05    0.00    2.28 v stage_4.input_fifo._157_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.37 v stage_4.input_fifo._157_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._001_ (net)
                  0.02    0.00    2.37 v stage_4.input_fifo._300_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.37   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  7.60   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._302_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.input_fifo._149_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.24    1.33 v stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.04    0.00    1.33 v stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    1.43 v stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.04    0.00    1.43 v _265_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    1.58 v _265_/X (sky130_fd_sc_hd__and2_1)
                                         _059_ (net)
                  0.03    0.00    1.58 v _266_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.16    1.74 v _266_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_4.EN_feed (net)
                  0.10    0.00    1.74 v stage_4.input_fifo._155_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.07    0.21    1.95 v stage_4.input_fifo._155_/X (sky130_fd_sc_hd__buf_4)
                                         stage_4.input_fifo._074_ (net)
                  0.07    0.00    1.96 v stage_4.input_fifo._160_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    2.28 v stage_4.input_fifo._160_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._077_ (net)
                  0.05    0.00    2.28 v stage_4.input_fifo._161_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.37 v stage_4.input_fifo._161_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._003_ (net)
                  0.02    0.00    2.37 v stage_4.input_fifo._302_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.37   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.input_fifo._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  7.60   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._667_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0602_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.23    1.49 ^ stage_2._0602_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0003_ (net)
                  0.16    0.00    1.50 ^ stage_2._0609_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.38    1.87 v stage_2._0609_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0007_ (net)
                  0.07    0.00    1.87 v stage_2._0610_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    1.97 v stage_2._0610_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[118] (net)
                  0.02    0.00    1.97 v stage_3.input_fifo._526_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.26 v stage_3.input_fifo._526_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._262_ (net)
                  0.05    0.00    2.26 v stage_3.input_fifo._527_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.35 v stage_3.input_fifo._527_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._118_ (net)
                  0.02    0.00    2.35 v stage_3.input_fifo._667_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._667_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._672_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0615_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.25    1.51 ^ stage_2._0615_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0010_ (net)
                  0.18    0.00    1.51 ^ stage_2._0620_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    1.87 v stage_2._0620_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0013_ (net)
                  0.06    0.00    1.87 v stage_2._0621_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.96 v stage_2._0621_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[123] (net)
                  0.02    0.00    1.96 v stage_3.input_fifo._536_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.26 v stage_3.input_fifo._536_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._267_ (net)
                  0.05    0.00    2.26 v stage_3.input_fifo._537_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.35 v stage_3.input_fifo._537_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._123_ (net)
                  0.02    0.00    2.35 v stage_3.input_fifo._672_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._672_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._665_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0602_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.23    1.49 ^ stage_2._0602_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0003_ (net)
                  0.16    0.00    1.50 ^ stage_2._0605_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2._0605_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0005_ (net)
                  0.05    0.00    1.84 v stage_2._0606_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.05    0.11    1.96 v stage_2._0606_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[116] (net)
                  0.05    0.00    1.96 v stage_3.input_fifo._522_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    2.25 v stage_3.input_fifo._522_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._260_ (net)
                  0.06    0.00    2.25 v stage_3.input_fifo._523_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.35 v stage_3.input_fifo._523_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._116_ (net)
                  0.02    0.00    2.35 v stage_3.input_fifo._665_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.35   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._665_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._664_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0602_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.23    1.49 ^ stage_2._0602_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0003_ (net)
                  0.16    0.00    1.49 ^ stage_2._0603_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2._0603_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0004_ (net)
                  0.05    0.00    1.84 v stage_2._0604_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.04    0.11    1.95 v stage_2._0604_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[115] (net)
                  0.04    0.00    1.95 v stage_3.input_fifo._520_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    2.25 v stage_3.input_fifo._520_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._259_ (net)
                  0.06    0.00    2.25 v stage_3.input_fifo._521_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.34 v stage_3.input_fifo._521_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._115_ (net)
                  0.02    0.00    2.34 v stage_3.input_fifo._664_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.34   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._664_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._666_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0602_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.23    1.49 ^ stage_2._0602_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0003_ (net)
                  0.16    0.00    1.50 ^ stage_2._0607_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2._0607_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0006_ (net)
                  0.05    0.00    1.84 v stage_2._0608_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.04    0.11    1.96 v stage_2._0608_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[117] (net)
                  0.04    0.00    1.96 v stage_3.input_fifo._524_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    2.25 v stage_3.input_fifo._524_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._261_ (net)
                  0.05    0.00    2.25 v stage_3.input_fifo._525_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.34 v stage_3.input_fifo._525_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._117_ (net)
                  0.02    0.00    2.34 v stage_3.input_fifo._666_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.34   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._666_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._673_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0615_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.25    1.51 ^ stage_2._0615_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0010_ (net)
                  0.18    0.00    1.51 ^ stage_2._0622_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.86 v stage_2._0622_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0014_ (net)
                  0.05    0.00    1.86 v stage_2._0623_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.96 v stage_2._0623_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[124] (net)
                  0.02    0.00    1.96 v stage_3.input_fifo._538_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    2.25 v stage_3.input_fifo._538_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._268_ (net)
                  0.06    0.00    2.25 v stage_3.input_fifo._539_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.34 v stage_3.input_fifo._539_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._124_ (net)
                  0.02    0.00    2.34 v stage_3.input_fifo._673_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.34   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._673_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._670_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0615_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.25    1.51 ^ stage_2._0615_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0010_ (net)
                  0.18    0.00    1.51 ^ stage_2._0616_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.86 v stage_2._0616_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0011_ (net)
                  0.05    0.00    1.86 v stage_2._0617_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    1.96 v stage_2._0617_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[121] (net)
                  0.03    0.00    1.96 v stage_3.input_fifo._532_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.25 v stage_3.input_fifo._532_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._265_ (net)
                  0.05    0.00    2.25 v stage_3.input_fifo._533_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.34 v stage_3.input_fifo._533_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._121_ (net)
                  0.02    0.00    2.34 v stage_3.input_fifo._670_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.34   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._670_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._674_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0615_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.25    1.51 ^ stage_2._0615_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0010_ (net)
                  0.18    0.00    1.51 ^ stage_2._0624_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    1.86 v stage_2._0624_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0015_ (net)
                  0.06    0.00    1.86 v stage_2._0625_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    1.96 v stage_2._0625_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[125] (net)
                  0.03    0.00    1.96 v stage_3.input_fifo._540_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.25 v stage_3.input_fifo._540_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._269_ (net)
                  0.05    0.00    2.25 v stage_3.input_fifo._541_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.34 v stage_3.input_fifo._541_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._125_ (net)
                  0.02    0.00    2.34 v stage_3.input_fifo._674_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.34   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._674_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._671_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0615_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.25    1.51 ^ stage_2._0615_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0010_ (net)
                  0.18    0.00    1.51 ^ stage_2._0618_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.86 v stage_2._0618_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0012_ (net)
                  0.05    0.00    1.86 v stage_2._0619_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.96 v stage_2._0619_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[122] (net)
                  0.02    0.00    1.96 v stage_3.input_fifo._534_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.25 v stage_3.input_fifo._534_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._266_ (net)
                  0.05    0.00    2.25 v stage_3.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.34 v stage_3.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._122_ (net)
                  0.02    0.00    2.34 v stage_3.input_fifo._671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.34   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._668_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0602_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.23    1.49 ^ stage_2._0602_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0003_ (net)
                  0.16    0.00    1.50 ^ stage_2._0611_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    1.86 v stage_2._0611_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0008_ (net)
                  0.06    0.00    1.86 v stage_2._0612_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.95 v stage_2._0612_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[119] (net)
                  0.02    0.00    1.95 v stage_3.input_fifo._528_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29    2.24 v stage_3.input_fifo._528_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._263_ (net)
                  0.05    0.00    2.24 v stage_3.input_fifo._529_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.33 v stage_3.input_fifo._529_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._119_ (net)
                  0.02    0.00    2.33 v stage_3.input_fifo._668_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.33   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._668_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  7.64   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._669_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.04    0.20    0.49    0.49 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.20    0.00    0.49 ^ stage_2._0599_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    0.77 ^ stage_2._0599_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0000_ (net)
                  0.14    0.00    0.77 ^ stage_2._0600_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.15    0.26    1.02 ^ stage_2._0600_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0001_ (net)
                  0.15    0.00    1.02 ^ stage_2._0601_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.24    1.26 ^ stage_2._0601_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2._0002_ (net)
                  0.12    0.00    1.26 ^ stage_2._0602_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.16    0.23    1.49 ^ stage_2._0602_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2._0003_ (net)
                  0.16    0.00    1.50 ^ stage_2._0613_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    1.85 v stage_2._0613_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0009_ (net)
                  0.06    0.00    1.85 v stage_2._0614_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.95 v stage_2._0614_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[120] (net)
                  0.02    0.00    1.95 v stage_3.input_fifo._530_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    2.24 v stage_3.input_fifo._530_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._264_ (net)
                  0.06    0.00    2.24 v stage_3.input_fifo._531_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.33 v stage_3.input_fifo._531_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._120_ (net)
                  0.02    0.00    2.33 v stage_3.input_fifo._669_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.33   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._669_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  7.64   slack (MET)


Startpoint: input_1._336_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._757_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.07    0.39    0.39 v input_1._336_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[57] (net)
                  0.07    0.00    0.39 v _202_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.54    0.93 v _202_/X (sky130_fd_sc_hd__or4_1)
                                         _005_ (net)
                  0.08    0.00    0.93 v _203_/D (sky130_fd_sc_hd__or4_1)
     1    0.01    0.10    0.45    1.37 v _203_/X (sky130_fd_sc_hd__or4_1)
                                         _006_ (net)
                  0.10    0.00    1.37 v _204_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.22    0.22    1.60 ^ _204_/Y (sky130_fd_sc_hd__nor2_1)
                                         _007_ (net)
                  0.22    0.00    1.60 ^ _205_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.05    0.05    1.65 v _205_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_2.feed_output_stage_1[112] (net)
                  0.05    0.00    1.65 v stage_2.input_fifo._561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    1.95 v stage_2.input_fifo._561_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._278_ (net)
                  0.06    0.00    1.95 v stage_2.input_fifo._562_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.04 v stage_2.input_fifo._562_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._112_ (net)
                  0.02    0.00    2.04 v stage_2.input_fifo._757_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.04   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._757_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  7.93   slack (MET)


Startpoint: input_2._336_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._702_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.07    0.39    0.39 v input_2._336_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[57] (net)
                  0.07    0.00    0.39 v _197_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.55    0.93 v _197_/X (sky130_fd_sc_hd__or4_1)
                                         _001_ (net)
                  0.08    0.00    0.93 v _198_/D (sky130_fd_sc_hd__or4_1)
     1    0.01    0.10    0.46    1.39 v _198_/X (sky130_fd_sc_hd__or4_1)
                                         _002_ (net)
                  0.10    0.00    1.39 v _199_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.17    0.18    1.57 ^ _199_/Y (sky130_fd_sc_hd__nor2_1)
                                         _003_ (net)
                  0.17    0.00    1.57 ^ _200_/A (sky130_fd_sc_hd__inv_2)
     1    0.01    0.04    0.05    1.62 v _200_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_2.feed_output_stage_1[57] (net)
                  0.04    0.00    1.63 v stage_2.input_fifo._445_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    1.92 v stage_2.input_fifo._445_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._217_ (net)
                  0.05    0.00    1.92 v stage_2.input_fifo._446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.01 v stage_2.input_fifo._446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._057_ (net)
                  0.02    0.00    2.01 v stage_2.input_fifo._702_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.01   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._702_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                  7.96   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._651_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._325_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.18    0.26    1.49 ^ stage_2.input_fifo._325_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2.input_fifo._154_ (net)
                  0.18    0.01    1.50 ^ stage_2.input_fifo._338_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.85 v stage_2.input_fifo._338_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._161_ (net)
                  0.05    0.00    1.85 v stage_2.input_fifo._339_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.95 v stage_2.input_fifo._339_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._006_ (net)
                  0.02    0.00    1.95 v stage_2.input_fifo._651_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.95   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._651_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._653_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._325_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.18    0.26    1.49 ^ stage_2.input_fifo._325_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2.input_fifo._154_ (net)
                  0.18    0.01    1.50 ^ stage_2.input_fifo._342_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.85 v stage_2.input_fifo._342_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._163_ (net)
                  0.05    0.00    1.85 v stage_2.input_fifo._343_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.95 v stage_2.input_fifo._343_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._008_ (net)
                  0.02    0.00    1.95 v stage_2.input_fifo._653_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.95   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._653_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._654_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._325_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.18    0.26    1.49 ^ stage_2.input_fifo._325_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2.input_fifo._154_ (net)
                  0.18    0.01    1.50 ^ stage_2.input_fifo._344_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.85 v stage_2.input_fifo._344_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._164_ (net)
                  0.05    0.00    1.85 v stage_2.input_fifo._345_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.94 v stage_2.input_fifo._345_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._009_ (net)
                  0.02    0.00    1.94 v stage_2.input_fifo._654_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._654_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._652_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._325_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.18    0.26    1.49 ^ stage_2.input_fifo._325_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2.input_fifo._154_ (net)
                  0.18    0.01    1.50 ^ stage_2.input_fifo._340_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.85 v stage_2.input_fifo._340_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._162_ (net)
                  0.05    0.00    1.85 v stage_2.input_fifo._341_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.94 v stage_2.input_fifo._341_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._007_ (net)
                  0.02    0.00    1.94 v stage_2.input_fifo._652_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._652_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._650_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._325_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.18    0.26    1.49 ^ stage_2.input_fifo._325_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2.input_fifo._154_ (net)
                  0.18    0.01    1.50 ^ stage_2.input_fifo._336_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.85 v stage_2.input_fifo._336_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._160_ (net)
                  0.05    0.00    1.85 v stage_2.input_fifo._337_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.94 v stage_2.input_fifo._337_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._005_ (net)
                  0.02    0.00    1.94 v stage_2.input_fifo._650_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._650_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._645_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._325_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.18    0.26    1.49 ^ stage_2.input_fifo._325_/X (sky130_fd_sc_hd__buf_4)
                                         stage_2.input_fifo._154_ (net)
                  0.18    0.00    1.49 ^ stage_2.input_fifo._326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2.input_fifo._326_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._155_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._327_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    1.94 v stage_2.input_fifo._327_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._000_ (net)
                  0.03    0.00    1.94 v stage_2.input_fifo._645_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.94   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._645_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._718_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._479_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._479_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._235_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._480_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._480_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._073_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._718_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._718_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._665_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._368_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    1.84 v stage_2.input_fifo._368_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._177_ (net)
                  0.06    0.00    1.84 v stage_2.input_fifo._369_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._369_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._020_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._665_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._665_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._715_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._473_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    1.84 v stage_2.input_fifo._473_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._232_ (net)
                  0.06    0.00    1.84 v stage_2.input_fifo._474_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._474_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._070_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._715_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._715_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._672_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    1.84 v stage_2.input_fifo._382_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._184_ (net)
                  0.06    0.00    1.84 v stage_2.input_fifo._383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._027_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._672_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._672_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._667_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._372_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    1.84 v stage_2.input_fifo._372_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._179_ (net)
                  0.06    0.00    1.84 v stage_2.input_fifo._373_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._373_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._022_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._667_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._667_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._670_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2.input_fifo._378_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._182_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._025_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._670_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._670_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._673_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2.input_fifo._384_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._185_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._028_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._673_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._673_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._722_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._487_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2.input_fifo._487_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._239_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._488_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._488_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._077_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._722_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._722_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._674_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._386_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._186_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._029_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._674_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._674_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._716_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._475_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2.input_fifo._475_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._233_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._476_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._476_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._071_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._716_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._716_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._666_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._370_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2.input_fifo._370_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._178_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._371_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._371_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._021_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._666_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._666_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._719_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._481_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._481_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._236_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._482_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._482_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._074_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._719_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._719_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._723_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._489_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._489_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._240_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._490_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._490_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._078_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._723_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._723_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._717_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._477_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._477_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._234_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._478_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._478_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._072_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._717_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._717_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._671_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._380_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._183_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._026_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._724_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._491_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._491_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._241_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._492_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._492_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._079_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._724_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._724_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._721_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._485_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._485_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._238_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._486_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._486_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._076_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._721_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._721_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._668_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._374_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._374_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._180_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._375_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._375_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._023_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._668_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._668_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._720_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._472_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._472_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._231_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._483_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._483_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._237_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._484_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._484_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._075_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._720_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._720_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._700_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._430_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._209_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._441_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._215_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._055_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._700_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._700_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._669_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._367_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.50 ^ stage_2.input_fifo._367_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._176_ (net)
                  0.14    0.00    1.50 ^ stage_2.input_fifo._376_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.84 v stage_2.input_fifo._376_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._181_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._377_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._377_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._024_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._669_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._669_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._662_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.84 v stage_2.input_fifo._361_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._173_ (net)
                  0.05    0.00    1.84 v stage_2.input_fifo._362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._017_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._662_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._662_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._708_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    1.83 v stage_2.input_fifo._458_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._224_ (net)
                  0.06    0.00    1.83 v stage_2.input_fifo._459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._063_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._708_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._708_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._284_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.output_fifo._143_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.07    0.21    1.30 v stage_4.output_fifo._143_/X (sky130_fd_sc_hd__buf_4)
                                         stage_4.output_fifo._067_ (net)
                  0.07    0.00    1.30 v stage_4.output_fifo._147_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.08    0.20    1.51 v stage_4.output_fifo._147_/X (sky130_fd_sc_hd__buf_4)
                                         stage_4.output_fifo._070_ (net)
                  0.08    0.00    1.51 v stage_4.output_fifo._148_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    1.83 v stage_4.output_fifo._148_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._071_ (net)
                  0.06    0.00    1.83 v stage_4.output_fifo._149_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_4.output_fifo._149_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._001_ (net)
                  0.02    0.00    1.93 v stage_4.output_fifo._284_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._687_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._414_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._414_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._201_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._415_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._415_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._042_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._687_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._687_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._656_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._349_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._167_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._011_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._656_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._656_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._710_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.83 v stage_2.input_fifo._462_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._226_ (net)
                  0.06    0.00    1.83 v stage_2.input_fifo._463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.93 v stage_2.input_fifo._463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._065_ (net)
                  0.02    0.00    1.93 v stage_2.input_fifo._710_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.93   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._710_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._712_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._466_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._228_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._067_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._712_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._712_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._663_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.83 v stage_2.input_fifo._363_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._174_ (net)
                  0.06    0.00    1.83 v stage_2.input_fifo._364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._018_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._663_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._663_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._711_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._464_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._464_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._227_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._465_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._066_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._711_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._711_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._664_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._365_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._175_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._019_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._664_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._664_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._678_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._395_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._395_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._191_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._396_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._396_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._033_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._678_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._678_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._679_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._397_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._397_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._192_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._398_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._398_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._034_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._679_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._679_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._658_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._353_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._169_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._013_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._658_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._658_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._704_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._430_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._209_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._449_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._449_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._219_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._450_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._450_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._059_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._704_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._704_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._661_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._359_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._359_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._172_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._360_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._360_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._016_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._661_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._661_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._683_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._405_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._405_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._196_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._406_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._038_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._683_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._683_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._697_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._430_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._209_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._435_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._212_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._052_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._697_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._697_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._655_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._347_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._166_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._010_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._655_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._655_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._698_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._430_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._209_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    1.83 v stage_2.input_fifo._437_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._213_ (net)
                  0.06    0.00    1.83 v stage_2.input_fifo._438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._053_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._698_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._698_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._695_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._430_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._209_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.83 v stage_2.input_fifo._431_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._210_ (net)
                  0.06    0.00    1.83 v stage_2.input_fifo._432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._050_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._695_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._695_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._707_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._456_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._223_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._062_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._707_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._707_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._681_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._401_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._401_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._194_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._402_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._402_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._036_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._681_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._681_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._677_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._393_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.83 v stage_2.input_fifo._393_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._190_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._394_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._394_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._032_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._677_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._680_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._399_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.83 v stage_2.input_fifo._399_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._193_ (net)
                  0.06    0.00    1.83 v stage_2.input_fifo._400_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._400_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._035_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._680_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._680_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._682_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._403_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._403_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._195_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._404_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._404_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._037_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._682_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._682_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._714_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._470_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._230_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._069_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._714_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._714_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._694_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._428_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._428_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._208_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._429_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._429_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._049_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._694_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._694_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._660_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._357_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._171_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._015_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._660_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._660_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._713_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._468_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._229_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._068_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._713_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._713_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._706_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._454_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._222_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._061_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._706_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._706_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._701_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._430_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._209_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._443_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._216_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._056_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._701_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._701_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._659_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._355_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._170_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._014_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._659_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._659_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._684_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._407_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._407_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._197_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._039_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._684_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._684_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._709_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._460_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._225_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._064_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._709_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._709_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._705_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._220_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._452_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._221_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._060_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._705_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._705_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._657_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.01    1.24 ^ stage_2.input_fifo._346_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._346_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._165_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._351_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._168_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._012_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._657_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._657_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._689_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._418_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._418_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._203_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._419_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._419_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._044_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._689_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._689_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._686_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._412_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._412_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._200_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._413_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._413_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._041_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._686_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._686_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._685_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._410_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._199_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._040_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._685_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._685_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._703_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._430_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._209_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._447_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._447_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._218_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._448_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._448_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._058_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._703_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._703_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._675_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._389_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._389_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._188_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._390_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._390_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._030_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._675_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._675_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._688_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._416_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._416_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._202_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._417_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._417_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._043_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._688_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._688_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._693_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._426_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._426_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._207_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._048_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._693_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._693_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.05   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._691_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._422_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._422_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._205_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._423_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._423_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._046_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._691_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._691_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._696_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._430_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._209_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._433_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._211_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._051_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._696_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._696_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._690_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._420_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._420_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._204_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._421_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._421_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._045_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._690_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._690_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._699_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._430_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.49 ^ stage_2.input_fifo._430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._209_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._439_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._214_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._054_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._699_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._699_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._692_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._409_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._409_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._198_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._424_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._424_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._206_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._425_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._425_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._047_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._692_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._692_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._676_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    0.99 ^ stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.24    1.24 ^ stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.14    0.00    1.24 ^ stage_2.input_fifo._388_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.24    1.49 ^ stage_2.input_fifo._388_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._187_ (net)
                  0.13    0.00    1.49 ^ stage_2.input_fifo._391_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.83 v stage_2.input_fifo._391_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._189_ (net)
                  0.05    0.00    1.83 v stage_2.input_fifo._392_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.92 v stage_2.input_fifo._392_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._031_ (net)
                  0.02    0.00    1.92 v stage_2.input_fifo._676_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.92   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._676_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: stage_3.input_fifo._677_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._553_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.35    0.35 v stage_3.input_fifo._677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.RDY_read_output_3 (net)
                  0.04    0.00    0.35 v stage_3.input_fifo._274_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.15    0.50 ^ stage_3.input_fifo._274_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3.input_fifo._129_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._275_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.11    0.61 ^ stage_3.input_fifo._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.RDY_feed (net)
                  0.08    0.00    0.61 ^ _263_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.05    0.13    0.74 ^ _263_/X (sky130_fd_sc_hd__and2_1)
                                         _058_ (net)
                  0.05    0.00    0.74 ^ _264_/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.10    0.13    0.87 ^ _264_/X (sky130_fd_sc_hd__buf_1)
                                         stage_3.EN_feed (net)
                  0.10    0.00    0.87 ^ stage_3.input_fifo._276_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.24    1.11 ^ stage_3.input_fifo._276_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._130_ (net)
                  0.17    0.00    1.11 ^ stage_3.input_fifo._277_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.25    1.37 ^ stage_3.input_fifo._277_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._131_ (net)
                  0.17    0.00    1.37 ^ stage_3.input_fifo._286_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    1.72 v stage_3.input_fifo._286_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._136_ (net)
                  0.06    0.00    1.72 v stage_3.input_fifo._287_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.81 v stage_3.input_fifo._287_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._004_ (net)
                  0.02    0.00    1.81 v stage_3.input_fifo._553_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.81   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._553_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.16   slack (MET)


Startpoint: stage_3.input_fifo._677_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._552_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.35    0.35 v stage_3.input_fifo._677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.RDY_read_output_3 (net)
                  0.04    0.00    0.35 v stage_3.input_fifo._274_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.15    0.50 ^ stage_3.input_fifo._274_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3.input_fifo._129_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._275_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.11    0.61 ^ stage_3.input_fifo._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.RDY_feed (net)
                  0.08    0.00    0.61 ^ _263_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.05    0.13    0.74 ^ _263_/X (sky130_fd_sc_hd__and2_1)
                                         _058_ (net)
                  0.05    0.00    0.74 ^ _264_/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.10    0.13    0.87 ^ _264_/X (sky130_fd_sc_hd__buf_1)
                                         stage_3.EN_feed (net)
                  0.10    0.00    0.87 ^ stage_3.input_fifo._276_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.24    1.11 ^ stage_3.input_fifo._276_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._130_ (net)
                  0.17    0.00    1.11 ^ stage_3.input_fifo._277_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.25    1.37 ^ stage_3.input_fifo._277_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._131_ (net)
                  0.17    0.00    1.37 ^ stage_3.input_fifo._284_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.72 v stage_3.input_fifo._284_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._135_ (net)
                  0.05    0.00    1.72 v stage_3.input_fifo._285_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.81 v stage_3.input_fifo._285_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._003_ (net)
                  0.02    0.00    1.81 v stage_3.input_fifo._552_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.81   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._552_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.16   slack (MET)


Startpoint: stage_3.input_fifo._677_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._551_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.35    0.35 v stage_3.input_fifo._677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.RDY_read_output_3 (net)
                  0.04    0.00    0.35 v stage_3.input_fifo._274_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.15    0.50 ^ stage_3.input_fifo._274_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3.input_fifo._129_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._275_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.11    0.61 ^ stage_3.input_fifo._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.RDY_feed (net)
                  0.08    0.00    0.61 ^ _263_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.05    0.13    0.74 ^ _263_/X (sky130_fd_sc_hd__and2_1)
                                         _058_ (net)
                  0.05    0.00    0.74 ^ _264_/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.10    0.13    0.87 ^ _264_/X (sky130_fd_sc_hd__buf_1)
                                         stage_3.EN_feed (net)
                  0.10    0.00    0.87 ^ stage_3.input_fifo._276_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.24    1.11 ^ stage_3.input_fifo._276_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._130_ (net)
                  0.17    0.00    1.11 ^ stage_3.input_fifo._277_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.25    1.37 ^ stage_3.input_fifo._277_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._131_ (net)
                  0.17    0.00    1.37 ^ stage_3.input_fifo._282_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.72 v stage_3.input_fifo._282_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._134_ (net)
                  0.05    0.00    1.72 v stage_3.input_fifo._283_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.81 v stage_3.input_fifo._283_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._002_ (net)
                  0.02    0.00    1.81 v stage_3.input_fifo._551_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.81   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._551_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.16   slack (MET)


Startpoint: stage_3.input_fifo._677_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._550_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.35    0.35 v stage_3.input_fifo._677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.RDY_read_output_3 (net)
                  0.04    0.00    0.35 v stage_3.input_fifo._274_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.15    0.50 ^ stage_3.input_fifo._274_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3.input_fifo._129_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._275_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.11    0.61 ^ stage_3.input_fifo._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.RDY_feed (net)
                  0.08    0.00    0.61 ^ _263_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.05    0.13    0.74 ^ _263_/X (sky130_fd_sc_hd__and2_1)
                                         _058_ (net)
                  0.05    0.00    0.74 ^ _264_/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.10    0.13    0.87 ^ _264_/X (sky130_fd_sc_hd__buf_1)
                                         stage_3.EN_feed (net)
                  0.10    0.00    0.87 ^ stage_3.input_fifo._276_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.24    1.11 ^ stage_3.input_fifo._276_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._130_ (net)
                  0.17    0.00    1.11 ^ stage_3.input_fifo._277_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.25    1.37 ^ stage_3.input_fifo._277_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._131_ (net)
                  0.17    0.00    1.37 ^ stage_3.input_fifo._280_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.72 v stage_3.input_fifo._280_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._133_ (net)
                  0.05    0.00    1.72 v stage_3.input_fifo._281_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.81 v stage_3.input_fifo._281_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._001_ (net)
                  0.02    0.00    1.81 v stage_3.input_fifo._550_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.81   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._550_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.16   slack (MET)


Startpoint: stage_3.input_fifo._677_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._549_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.35    0.35 v stage_3.input_fifo._677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.RDY_read_output_3 (net)
                  0.04    0.00    0.35 v stage_3.input_fifo._274_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.15    0.50 ^ stage_3.input_fifo._274_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3.input_fifo._129_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._275_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.11    0.61 ^ stage_3.input_fifo._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.RDY_feed (net)
                  0.08    0.00    0.61 ^ _263_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.05    0.13    0.74 ^ _263_/X (sky130_fd_sc_hd__and2_1)
                                         _058_ (net)
                  0.05    0.00    0.74 ^ _264_/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.10    0.13    0.87 ^ _264_/X (sky130_fd_sc_hd__buf_1)
                                         stage_3.EN_feed (net)
                  0.10    0.00    0.87 ^ stage_3.input_fifo._276_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.24    1.11 ^ stage_3.input_fifo._276_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._130_ (net)
                  0.17    0.00    1.11 ^ stage_3.input_fifo._277_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.25    1.37 ^ stage_3.input_fifo._277_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._131_ (net)
                  0.17    0.00    1.37 ^ stage_3.input_fifo._278_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    1.72 v stage_3.input_fifo._278_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._132_ (net)
                  0.05    0.00    1.72 v stage_3.input_fifo._279_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.81 v stage_3.input_fifo._279_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._000_ (net)
                  0.02    0.00    1.81 v stage_3.input_fifo._549_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.81   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._549_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.17   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._348_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.43    0.43 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.13    0.00    0.43 ^ stage_4.output_fifo._141_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.67 v stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.04    0.00    0.67 v stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.77 v stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.04    0.00    0.77 v stage_4._0659_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.90 v stage_4._0659_/X (sky130_fd_sc_hd__and2_1)
                                         stage_4._0000_ (net)
                  0.03    0.00    0.90 v stage_4._0660_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.09    0.19    1.09 v stage_4._0660_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         stage_4.input_fifo$DEQ (net)
                  0.09    0.00    1.09 v stage_4.output_fifo._143_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.07    0.21    1.30 v stage_4.output_fifo._143_/X (sky130_fd_sc_hd__buf_4)
                                         stage_4.output_fifo._067_ (net)
                  0.07    0.00    1.30 v stage_4.output_fifo._281_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    1.63 v stage_4.output_fifo._281_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._140_ (net)
                  0.06    0.00    1.63 v stage_4.output_fifo._282_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.72 v stage_4.output_fifo._282_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._065_ (net)
                  0.02    0.00    1.72 v stage_4.output_fifo._348_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.72   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_4.output_fifo._348_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  8.25   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._779_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._598_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.10    0.23    1.27 v stage_2.input_fifo._598_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._297_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._607_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.61 v stage_2.input_fifo._607_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._302_ (net)
                  0.06    0.00    1.61 v stage_2.input_fifo._608_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._608_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._134_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._779_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._779_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.27   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._782_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._598_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.10    0.23    1.27 v stage_2.input_fifo._598_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._297_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._613_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.61 v stage_2.input_fifo._613_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._305_ (net)
                  0.06    0.00    1.61 v stage_2.input_fifo._614_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._614_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._137_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._782_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._782_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.27   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._776_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._598_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.10    0.23    1.27 v stage_2.input_fifo._598_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._297_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._601_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.61 v stage_2.input_fifo._601_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._299_ (net)
                  0.06    0.00    1.61 v stage_2.input_fifo._602_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._602_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._131_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._776_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._776_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.27   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._778_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._598_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.10    0.23    1.27 v stage_2.input_fifo._598_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._297_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._605_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.61 v stage_2.input_fifo._605_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._301_ (net)
                  0.05    0.00    1.61 v stage_2.input_fifo._606_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._606_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._133_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._778_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._778_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.27   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._791_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._632_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.61 v stage_2.input_fifo._632_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._315_ (net)
                  0.05    0.00    1.61 v stage_2.input_fifo._633_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._633_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._146_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._791_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._791_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.27   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._781_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._598_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.10    0.23    1.27 v stage_2.input_fifo._598_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._297_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._611_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.61 v stage_2.input_fifo._611_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._304_ (net)
                  0.05    0.00    1.61 v stage_2.input_fifo._612_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._612_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._136_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._781_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._781_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._784_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._598_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.10    0.23    1.27 v stage_2.input_fifo._598_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._297_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._617_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.61 v stage_2.input_fifo._617_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._307_ (net)
                  0.06    0.00    1.61 v stage_2.input_fifo._618_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._618_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._139_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._784_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._784_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._775_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._598_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.10    0.23    1.27 v stage_2.input_fifo._598_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._297_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._599_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.61 v stage_2.input_fifo._599_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._298_ (net)
                  0.05    0.00    1.61 v stage_2.input_fifo._600_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._600_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._130_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._775_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._775_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._788_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._626_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._626_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._312_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._627_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._627_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._143_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._788_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._788_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._789_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._628_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.61 v stage_2.input_fifo._628_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._313_ (net)
                  0.05    0.00    1.61 v stage_2.input_fifo._629_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._629_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._144_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._789_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._789_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._777_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._598_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.10    0.23    1.27 v stage_2.input_fifo._598_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._297_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._603_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.61 v stage_2.input_fifo._603_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._300_ (net)
                  0.05    0.00    1.61 v stage_2.input_fifo._604_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._604_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._132_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._777_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._777_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._790_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._630_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.61 v stage_2.input_fifo._630_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._314_ (net)
                  0.05    0.00    1.61 v stage_2.input_fifo._631_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._631_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._145_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._790_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._790_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._786_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._622_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.60 v stage_2.input_fifo._622_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._310_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._623_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._623_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._141_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._786_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._786_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._787_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._624_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._624_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._311_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._625_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._625_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._142_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._787_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._787_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._794_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._638_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.60 v stage_2.input_fifo._638_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._318_ (net)
                  0.06    0.00    1.60 v stage_2.input_fifo._639_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.70 v stage_2.input_fifo._639_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._149_ (net)
                  0.02    0.00    1.70 v stage_2.input_fifo._794_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.70   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._794_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._780_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._598_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.10    0.23    1.27 v stage_2.input_fifo._598_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._297_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._609_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._609_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._303_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._610_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._610_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._135_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._780_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._780_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._793_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._636_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._636_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._317_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._637_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._637_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._148_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._793_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._793_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._792_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._634_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._634_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._316_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._635_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._635_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._147_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._792_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._792_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._744_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._533_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._533_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._263_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._534_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._534_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._099_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._744_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._744_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._733_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._510_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    1.60 v stage_2.input_fifo._510_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._251_ (net)
                  0.06    0.00    1.60 v stage_2.input_fifo._511_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._511_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._088_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._733_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._733_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._737_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._519_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._519_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._256_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._520_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._520_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._092_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._737_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._737_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._785_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._619_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.23    1.27 v stage_2.input_fifo._619_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._308_ (net)
                  0.10    0.00    1.27 v stage_2.input_fifo._620_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._620_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._309_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._621_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._621_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._140_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._785_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._785_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._740_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._525_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._525_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._259_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._526_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._526_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._095_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._740_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._740_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._727_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.27 v stage_2.input_fifo._498_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._498_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._245_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._499_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._499_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._082_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._727_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._727_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._795_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.07    0.09    0.22    1.26 v stage_2.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_8)
                                         stage_2.input_fifo._153_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._640_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._640_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._319_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._641_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._641_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._150_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._795_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._795_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._730_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._504_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._504_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._248_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._505_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._505_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._085_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._730_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._730_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._745_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._536_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._536_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._265_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._537_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._537_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._100_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._745_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._745_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._741_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._527_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._527_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._260_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._528_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._528_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._096_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._741_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._741_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._734_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._512_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._512_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._252_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._513_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._513_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._089_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._734_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._734_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._743_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._531_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._531_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._262_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._532_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._532_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._098_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._743_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._743_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._774_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._577_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._577_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._286_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._596_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._596_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._296_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._597_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._597_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._129_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._774_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._774_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._728_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.27 v stage_2.input_fifo._500_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._500_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._246_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._501_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._501_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._083_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._728_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._728_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._725_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.27 v stage_2.input_fifo._494_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._494_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._243_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._495_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._495_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._080_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._725_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._725_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._736_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._517_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._517_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._255_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._518_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._518_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._091_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._736_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._736_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._756_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._556_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._556_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._275_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._559_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    1.59 v stage_2.input_fifo._559_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._277_ (net)
                  0.06    0.00    1.59 v stage_2.input_fifo._560_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._560_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._111_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._756_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._756_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._726_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.27 v stage_2.input_fifo._496_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._496_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._244_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._497_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._497_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._081_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._726_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._726_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._729_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.27 v stage_2.input_fifo._502_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._502_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._247_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._503_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._503_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._084_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._729_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._729_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._735_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._515_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._515_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._254_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._516_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._516_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._090_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._735_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._735_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._732_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._508_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.60 v stage_2.input_fifo._508_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._250_ (net)
                  0.05    0.00    1.60 v stage_2.input_fifo._509_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.69 v stage_2.input_fifo._509_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._087_ (net)
                  0.02    0.00    1.69 v stage_2.input_fifo._732_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.69   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._732_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._731_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._493_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._493_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._242_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._506_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._506_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._249_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._507_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._507_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._086_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._731_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._731_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._746_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._538_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._538_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._266_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._539_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._539_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._101_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._746_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._746_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._747_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._540_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._540_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._267_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._541_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._541_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._102_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._747_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._747_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._742_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._529_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._529_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._261_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._530_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._530_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._097_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._742_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._742_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._749_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._544_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._544_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._269_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._545_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._545_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._104_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._749_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._749_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._773_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._577_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._577_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._286_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._594_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._594_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._295_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._595_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._595_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._128_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._773_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._773_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._739_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._523_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._523_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._258_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._524_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._524_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._094_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._739_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._739_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._751_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._548_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._548_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._271_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._549_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._549_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._106_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._751_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._751_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._738_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.01    1.04 v stage_2.input_fifo._514_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._514_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._253_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._521_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._521_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._257_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._522_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._522_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._093_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._738_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._738_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._748_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._542_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._542_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._268_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._543_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._543_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._103_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._748_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._748_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._750_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._546_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._546_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._270_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._547_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._547_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._105_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._750_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._750_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._755_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._556_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._556_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._275_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._557_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._557_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._276_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._558_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._558_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._110_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._755_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._755_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._753_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._552_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._552_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._273_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._553_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._553_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._108_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._753_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._753_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._754_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._554_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._554_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._274_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._555_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._555_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._109_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._754_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._754_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._758_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    1.00 ^ stage_2.input_fifo._556_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.24 ^ stage_2.input_fifo._556_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._275_ (net)
                  0.13    0.00    1.24 ^ stage_2.input_fifo._563_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    1.59 v stage_2.input_fifo._563_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._279_ (net)
                  0.06    0.00    1.59 v stage_2.input_fifo._564_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._564_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._113_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._758_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._758_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._752_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.37 ^ stage_2.input_fifo._322_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.61 v stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.04    0.00    0.61 v stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.04    0.10    0.71 v stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.04    0.00    0.71 v _261_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.84 v _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.03    0.00    0.84 v _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.20    1.04 v _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.09    0.00    1.04 v stage_2.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.22    1.26 v stage_2.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._264_ (net)
                  0.09    0.00    1.26 v stage_2.input_fifo._550_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.59 v stage_2.input_fifo._550_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._272_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._551_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._551_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._107_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._752_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._752_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._759_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.36    0.36 ^ is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.05    0.00    0.36 ^ _208_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.51 ^ _208_/X (sky130_fd_sc_hd__and3_1)
                                         _009_ (net)
                  0.05    0.00    0.51 ^ _209_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.64 ^ _209_/X (sky130_fd_sc_hd__buf_1)
                                         input_1.DEQ (net)
                  0.11    0.00    0.64 ^ _261_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.78 ^ _261_/X (sky130_fd_sc_hd__and2_1)
                                         _057_ (net)
                  0.04    0.00    0.78 ^ _262_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.14    0.21    0.99 ^ _262_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.EN_feed (net)
                  0.14    0.00    1.00 ^ stage_2.input_fifo._556_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.13    0.25    1.24 ^ stage_2.input_fifo._556_/X (sky130_fd_sc_hd__clkbuf_4)
                                         stage_2.input_fifo._275_ (net)
                  0.13    0.00    1.24 ^ stage_2.input_fifo._565_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    1.59 v stage_2.input_fifo._565_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._280_ (net)
                  0.05    0.00    1.59 v stage_2.input_fifo._566_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.68 v stage_2.input_fifo._566_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._114_ (net)
                  0.02    0.00    1.68 v stage_2.input_fifo._759_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.68   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_2.input_fifo._759_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  8.30   slack (MET)


Startpoint: stage_3.input_fifo._677_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._676_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_3.input_fifo._677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.RDY_read_output_3 (net)
                  0.06    0.00    0.37 ^ stage_3.input_fifo._274_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.60 v stage_3.input_fifo._274_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3.input_fifo._129_ (net)
                  0.04    0.00    0.60 v stage_3.input_fifo._275_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.11    0.71 v stage_3.input_fifo._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.RDY_feed (net)
                  0.04    0.00    0.71 v _263_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.85 v _263_/X (sky130_fd_sc_hd__and2_1)
                                         _058_ (net)
                  0.04    0.00    0.85 v _264_/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.05    0.11    0.96 v _264_/X (sky130_fd_sc_hd__buf_1)
                                         stage_3.EN_feed (net)
                  0.05    0.00    0.96 v stage_3.input_fifo._276_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.08    0.20    1.16 v stage_3.input_fifo._276_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._130_ (net)
                  0.08    0.00    1.17 v stage_3.input_fifo._544_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    1.50 v stage_3.input_fifo._544_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._271_ (net)
                  0.06    0.00    1.50 v stage_3.input_fifo._545_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.59 v stage_3.input_fifo._545_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._127_ (net)
                  0.02    0.00    1.59 v stage_3.input_fifo._676_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.59   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._676_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.39   slack (MET)


Startpoint: stage_3.input_fifo._677_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._675_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.37    0.37 ^ stage_3.input_fifo._677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.RDY_read_output_3 (net)
                  0.06    0.00    0.37 ^ stage_3.input_fifo._274_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.23    0.60 v stage_3.input_fifo._274_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3.input_fifo._129_ (net)
                  0.04    0.00    0.60 v stage_3.input_fifo._275_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.11    0.71 v stage_3.input_fifo._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.RDY_feed (net)
                  0.04    0.00    0.71 v _263_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    0.85 v _263_/X (sky130_fd_sc_hd__and2_1)
                                         _058_ (net)
                  0.04    0.00    0.85 v _264_/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.05    0.11    0.96 v _264_/X (sky130_fd_sc_hd__buf_1)
                                         stage_3.EN_feed (net)
                  0.05    0.00    0.96 v stage_3.input_fifo._276_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.08    0.20    1.16 v stage_3.input_fifo._276_/X (sky130_fd_sc_hd__buf_4)
                                         stage_3.input_fifo._130_ (net)
                  0.08    0.00    1.16 v stage_3.input_fifo._542_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    1.49 v stage_3.input_fifo._542_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._270_ (net)
                  0.05    0.00    1.49 v stage_3.input_fifo._543_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.58 v stage_3.input_fifo._543_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._126_ (net)
                  0.02    0.00    1.58 v stage_3.input_fifo._675_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.58   data arrival time

                  0.15   10.30   10.30   clock CLK (rise edge)
                          0.00   10.30   clock network delay (ideal)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                                 10.05 ^ stage_3.input_fifo._675_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  8.39   slack (MET)



worst slack corner Typical: 1.1716
