module sr_ff(
input clk,
input rst,
input [1:0] sr,
output reg q
    );

always@ (posedge clk or posedge rst) begin
    if(rst)
        q <= 1'b0;
    else begin
        case(sr)
            2'b00: q <= q;
            2'b01: q <= 1'b0;
            2'b10: q <= 1'b1;
            2'b11: q <= 1'bx;
            default: q <= q;
        endcase
    end
end

endmodule
