Active-HDL 11.1.262.7351 2020-11-28 14:49:28

Elaboration top modules:
Verilog Module                test


-----------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version        | Compilation Options
-----------------------------------------------------------------------------------------
test                    | CLOCK5  |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
time_fsm                | CLOCK5  |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
fsm                     | CLOCK5  |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
semaforo                | CLOCK5  |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
semaforo2               | CLOCK5  |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
-----------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------
Library                 | Comment
-----------------------------------------------------------------------------------------
CLOCK5                  | None
-----------------------------------------------------------------------------------------


Simulation Options: asim +access +r


The performance of simulation is reduced. Version Student Edition
