\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_serial_s_p_i_1_1_buffer_states}{Serial\+SPI\+::\+Buffer\+States}} \\*A struct containing the buffer states of the MOSI and MISO buffers }{\pageref{struct_serial_s_p_i_1_1_buffer_states}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_serial_u_a_r_t_1_1_buffer_states}{Serial\+UART\+::\+Buffer\+States}} \\*A struct containing the buffer states of the transmit and receive buffers }{\pageref{struct_serial_u_a_r_t_1_1_buffer_states}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_generic_buffer_1_1_g_e_n_e_r_i_c___b_u_f_f_e_r}{Generic\+Buffer\+::\+GENERIC\+\_\+\+BUFFER$<$ T $>$}} \\*Generic ring buffer template }{\pageref{class_generic_buffer_1_1_g_e_n_e_r_i_c___b_u_f_f_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i_h_a_l_1_1_peripheral}{SPIHAL\+::\+Peripheral}} \\*A peripheral struct containing peripheral setup information }{\pageref{struct_s_p_i_h_a_l_1_1_peripheral}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t_h_a_l_1_1_peripheral}{UARTHAL\+::\+Peripheral}} \\*A peripheral struct containing peripheral setup information }{\pageref{struct_u_a_r_t_h_a_l_1_1_peripheral}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_e_r_c_o_m_h_a_l_1_1_pinout}{SERCOMHAL\+::\+Pinout}} \\*A pinout struct to configure I/O pins with or without multiplexing }{\pageref{struct_s_e_r_c_o_m_h_a_l_1_1_pinout}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_serial_1_1_serial_buffer}{Serial\+::\+Serial\+Buffer}} \\*Serial Buffer object }{\pageref{class_serial_1_1_serial_buffer}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_serial_s_p_i_1_1_s_p_i_controller}{Serial\+SPI\+::\+SPIController}} \\*SPI serial communication controller object }{\pageref{class_serial_s_p_i_1_1_s_p_i_controller}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_serial_s_p_i_1_1_status}{Serial\+SPI\+::\+Status}} \\*A status struct containing interrupt and error statuses, and SPI power state }{\pageref{struct_serial_s_p_i_1_1_status}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_serial_u_a_r_t_1_1_status}{Serial\+UART\+::\+Status}} \\*A status struct containing interrupt and error statuses, and UART power state }{\pageref{struct_serial_u_a_r_t_1_1_status}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_state_machine_1_1_s_t_t___m_a_c_h_i_n_e}{State\+Machine\+::\+STT\+\_\+\+MACHINE}} \\*State machine struct containing the base state and all rows in the program }{\pageref{struct_state_machine_1_1_s_t_t___m_a_c_h_i_n_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_serial_u_a_r_t_1_1_u_a_r_t_controller}{Serial\+UART\+::\+UARTController}} \\*UART serial communication controller object }{\pageref{class_serial_u_a_r_t_1_1_u_a_r_t_controller}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_serial_u_s_b_1_1_u_s_b_controller}{Serial\+USB\+::\+USBController}} \\*USB serial communication controller object }{\pageref{class_serial_u_s_b_1_1_u_s_b_controller}}{}
\end{DoxyCompactList}
