<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_R_U_0ffb7898</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_0ffb7898'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_R_U_0ffb7898')">rsnoc_z_H_R_G_G2_R_U_0ffb7898</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.47</td>
<td class="s5 cl rt"><a href="mod407.html#Line" > 56.41</a></td>
<td class="s4 cl rt"><a href="mod407.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod407.html#Toggle" >  0.46</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod407.html#Branch" > 45.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod407.html#inst_tag_144034"  onclick="showContent('inst_tag_144034')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ir</a></td>
<td class="s3 cl rt"> 35.47</td>
<td class="s5 cl rt"><a href="mod407.html#Line" > 56.41</a></td>
<td class="s4 cl rt"><a href="mod407.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod407.html#Toggle" >  0.46</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod407.html#Branch" > 45.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_R_U_0ffb7898'>
<hr>
<a name="inst_tag_144034"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_144034" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ir</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.47</td>
<td class="s5 cl rt"><a href="mod407.html#Line" > 56.41</a></td>
<td class="s4 cl rt"><a href="mod407.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod407.html#Toggle" >  0.46</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod407.html#Branch" > 45.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.50</td>
<td class="s5 cl rt"> 56.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 24.24</td>
<td class="s5 cl rt"> 54.17</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.26</td>
<td class="wht cl rt"></td>
<td><a href="mod391.html#inst_tag_140702" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254164" id="tag_urg_inst_254164">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254165" id="tag_urg_inst_254165">ud25</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254163" id="tag_urg_inst_254163">ud59</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod87.html#inst_tag_17786" id="tag_urg_inst_17786">unc4b9b294</a></td>
<td class="s0 cl rt">  2.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190020" id="tag_urg_inst_190020">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_0ffb7898'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod407.html" >rsnoc_z_H_R_G_G2_R_U_0ffb7898</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>39</td><td>22</td><td>56.41</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>112359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>112365</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>112374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>112379</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>112385</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>112392</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>112404</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>112485</td><td>7</td><td>3</td><td>42.86</td></tr>
</table>
<pre class="code"><br clear=all>
112358                  	always @( uReq1_Opc_caseSel ) begin
112359     1/1          		case ( uReq1_Opc_caseSel )
112360     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
112361     1/1          			5'b00010 : Req1_Opc = 3'b010 ;
112362     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
                        MISSING_ELSE
112363                  			5'b01000 : Req1_Opc = 3'b100 ;
112364                  			5'b10000 : Req1_Opc = 3'b101 ;
112365     1/1          			default  : Req1_Opc = 3'b000 ;
112366     <font color = "red">0/1     ==>  		endcase</font>
112367     <font color = "red">0/1     ==>  	end</font>
112368     <font color = "red">0/1     ==>  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;</font>
112369     <font color = "red">0/1     ==>  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin</font>
112370     1/1          		case ( uPipeIn_Opc_caseSel )
112371                  			3'b001  : PipeIn_Opc = 3'b000 ;
112372                  			3'b010  : PipeIn_Opc = 3'b000 ;
112373                  			3'b100  : PipeIn_Opc = 3'b100 ;
112374     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
112375     1/1          			default : PipeIn_Opc = 3'b000 ;
112376     1/1          		endcase
112377     <font color = "red">0/1     ==>  	end</font>
                        MISSING_ELSE
112378                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
112379     1/1          		.Rx_0( u_cb9b_0 )
112380     1/1          	,	.Rx_1( u_cb9b_1 )
112381     1/1          	,	.Rx_11( u_cb9b_11 )
112382     <font color = "red">0/1     ==>  	,	.Rx_14( 1'b0 )</font>
                        MISSING_ELSE
112383                  	,	.Rx_15( 1'b0 )
112384                  	,	.Rx_17( u_cb9b_17 )
112385     1/1          	,	.Rx_19( u_cb9b_19 )
112386     1/1          	,	.Rx_2( u_cb9b_2 )
112387     1/1          	,	.Rx_4( u_cb9b_4 )
112388     <font color = "red">0/1     ==>  	,	.Rx_6( u_cb9b_6 )</font>
                        MISSING_ELSE
112389                  	,	.Rx_7( u_cb9b_7 )
112390                  	,	.Rx_8( u_cb9b_8 )
112391                  	,	.Rx_9( u_cb9b_9 )
112392     1/1          	,	.RxRdy( ReqRdy )
112393     1/1          	,	.RxVld( ReqVld )
112394     1/1          	,	.Sys_Clk( Sys_Clk )
112395     <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
112396                  	,	.Sys_Clk_En( Sys_Clk_En )
112397                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
112398                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
112399                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
112400                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
112401                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
112402                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
112403                  	,	.Tx_0( u_d4d9_0 )
112404     1/1          	,	.Tx_1( u_d4d9_1 )
112405     1/1          	,	.Tx_11( u_d4d9_11 )
112406     <font color = "red">0/1     ==>  	,	.Tx_14( u_d4d9_14 )</font>
112407     <font color = "red">0/1     ==>  	,	.Tx_15( u_d4d9_15 )</font>
112408     <font color = "red">0/1     ==>  	,	.Tx_17( u_d4d9_17 )</font>
112409     <font color = "red">0/1     ==>  	,	.Tx_19( u_d4d9_19 )</font>
112410                  	,	.Tx_2( u_d4d9_2 )
112411                  	,	.Tx_4( u_d4d9_4 )
112412                  	,	.Tx_6( u_d4d9_6 )
112413                  	,	.Tx_7( u_d4d9_7 )
112414                  	,	.Tx_8( u_d4d9_8 )
112415                  	,	.Tx_9( u_d4d9_9 )
112416                  	,	.TxRdy( PipeOutRdy )
112417                  	,	.TxVld( PipeOutVld )
112418                  	);
112419                  	assign PipeOut_Addr = u_d4d9_0;
112420                  	assign GenLcl_Req_Addr = PipeOut_Addr;
112421                  	assign PipeOut_Data = u_d4d9_2;
112422                  	assign MyDatum = PipeOut_Data [35:0];
112423                  	assign MyData = { 2'b0 , MyDatum };
112424                  	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
112425                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
112426                  	);
112427                  	assign PipeOut_Fail = u_d4d9_4;
112428                  	assign NullBe = PipeOut_Fail;
112429                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
112430                  	assign GenLcl_Req_Vld = PostVld;
112431                  	assign PipeOut_Last = u_d4d9_7;
112432                  	assign GenLcl_Req_Last = PipeOut_Last;
112433                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
112434                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
112435                  	assign PipeOut_BurstType = u_d4d9_1;
112436                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
112437                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
112438                  	assign PipeOut_Len1 = u_d4d9_8;
112439                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
112440                  	assign PipeOut_Lock = u_d4d9_9;
112441                  	assign GenLcl_Req_Lock = PipeOut_Lock;
112442                  	assign PipeOut_Opc = u_d4d9_11;
112443                  	assign GenLcl_Req_Opc = PipeOut_Opc;
112444                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
112445                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
112446                  	assign PipeOut_SeqUnique = u_d4d9_15;
112447                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
112448                  	assign PipeOut_User = u_d4d9_19;
112449                  	assign GenLcl_Req_User = PipeOut_User;
112450                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
112451                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
112452                  		.Clk( Sys_Clk )
112453                  	,	.Clk_ClkS( Sys_Clk_ClkS )
112454                  	,	.Clk_En( Sys_Clk_En )
112455                  	,	.Clk_EnS( Sys_Clk_EnS )
112456                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
112457                  	,	.Clk_RstN( Sys_Clk_RstN )
112458                  	,	.Clk_Tm( Sys_Clk_Tm )
112459                  	,	.En( GenLcl_Req_Vld )
112460                  	,	.O( u_43f9 )
112461                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
112462                  	,	.Set( NullBe &amp; PipeOutHead )
112463                  	);
112464                  	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
112465                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
112466                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
112467                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
112468                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
112469                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
112470                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
112471                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
112472                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
112473                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
112474                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
112475                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
112476                  	,	.GenLcl_Req_User( GenLcl_Req_User )
112477                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
112478                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
112479                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
112480                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
112481                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
112482                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
112483                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
112484                  	,	.GenPrt_Req_Addr( u_Req_Addr )
112485     1/1          	,	.GenPrt_Req_Be( u_Req_Be )
112486     1/1          	,	.GenPrt_Req_BurstType( u_Req_BurstType )
112487     <font color = "red">0/1     ==>  	,	.GenPrt_Req_Data( u_Req_Data )</font>
112488     <font color = "red">0/1     ==>  	,	.GenPrt_Req_Last( u_Req_Last )</font>
112489     <font color = "red">0/1     ==>  	,	.GenPrt_Req_Len1( u_Req_Len1 )</font>
112490     <font color = "red">0/1     ==>  	,	.GenPrt_Req_Lock( u_Req_Lock )</font>
112491     1/1          	,	.GenPrt_Req_Opc( u_Req_Opc )
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod407.html" >rsnoc_z_H_R_G_G2_R_U_0ffb7898</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112298
 EXPRESSION (u_1036 ? u_4f86 : u_db7b)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112311
 EXPRESSION (u_ba23 ? u_7d1d : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112317
 EXPRESSION (RxHead ? u_c4ee : u_51f2)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112353
 EXPRESSION (u_d54f ? u_a203 : u_44bc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112377
 EXPRESSION (RxHead ? ((u_c4ee - 6'b1)) : ((RdCnt - 6'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod407.html" >rsnoc_z_H_R_G_G2_R_U_0ffb7898</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">169</td>
<td class="rt">2</td>
<td class="rt">1.18  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1518</td>
<td class="rt">7</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">759</td>
<td class="rt">4</td>
<td class="rt">0.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">759</td>
<td class="rt">3</td>
<td class="rt">0.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">48</td>
<td class="rt">2</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">446</td>
<td class="rt">7</td>
<td class="rt">1.57  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">4</td>
<td class="rt">1.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">3</td>
<td class="rt">1.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">121</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1072</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">536</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">536</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Cxt_First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_PktCnt1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_WrInErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ErrPld[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1036</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2c77[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35b1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_44bc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4f86[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_51f2[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ba9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_624f[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_10[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_16[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_19</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_4[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6a3d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_786a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b6a[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bcb[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9505[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a203[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ba23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc61[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc76[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d54f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_db7b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_de78[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_10[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_11[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_16[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_19</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_4[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eeda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fd5e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataMaskErr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Expand</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LastWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_DataMaskErr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_DataMaskErr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxFail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxUrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxVldResponseP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WordErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErrRet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGenTx_Rsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Opc_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Status_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod407.html" >rsnoc_z_H_R_G_G2_R_U_0ffb7898</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">40</td>
<td class="rt">18</td>
<td class="rt">45.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">112298</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">112311</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">112317</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">112353</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">112359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">112365</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">112374</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">112379</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">112385</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">112392</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">112404</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">112485</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112298     	,	.Pld_Last( Pld_Last )
           	 	                     
112299     	,	.Rdy( TrnRdy )
           	 	              
112300     	,	.Rx_Data( RxErr_Data )
           	 	                      
112301     	,	.Rx_Head( RxErr_Head )
           	 	                      
112302     	,	.Rx_Rdy( RxErr_Rdy )
           	 	                    
112303     	,	.Rx_Tail( RxErr_Tail )
           	 	                      
112304     	,	.Rx_Vld( RxErr_Vld )
           	 	                    
112305     	,	.Sys_Clk( Sys_Clk )
           	 	                   
112306     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
112307     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
112308     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
112309     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
112310     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
112311     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
112312     	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
           	 	                             
112313     	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
           	 	                                 
112314     	,	.Vld( TrnVld )
           	 	              
112315     	);
           	  
112316     	assign Req1_Addr = Req1_RawAddr;
           	                                
112317     	assign PipeIn_Addr = Req1_Addr;
           	                               
112318     	assign u_cb9b_0 = PipeIn_Addr;
           	                              
112319     	assign WrapTrRd = Req1_OpcT == 4'b0001;
           	                                       
112320     	assign WrapTrWr = Req1_OpcT == 4'b0101;
           	                                       
112321     	assign u_c4ee = Req1_Len1 [5:2];
           	                                
112322     	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_c4ee == 4'b0 );
           	                                                               
112323     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112311     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
112312     	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
           	 	                             
112313     	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
           	 	                                 
112314     	,	.Vld( TrnVld )
           	 	              
112315     	);
           	  
112316     	assign Req1_Addr = Req1_RawAddr;
           	                                
112317     	assign PipeIn_Addr = Req1_Addr;
           	                               
112318     	assign u_cb9b_0 = PipeIn_Addr;
           	                              
112319     	assign WrapTrRd = Req1_OpcT == 4'b0001;
           	                                       
112320     	assign WrapTrWr = Req1_OpcT == 4'b0101;
           	                                       
112321     	assign u_c4ee = Req1_Len1 [5:2];
           	                                
112322     	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_c4ee == 4'b0 );
           	                                                               
112323     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112317     	assign PipeIn_Addr = Req1_Addr;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RxHead) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112353     			,	Req1_OpcT == 4'b0011
           			 	                    
112354     			,	Req1_OpcT == 4'b0010
           			 	                    
112355     			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
           			 	                                               
112356     		}
           		 
112357     		;
           		 
112358     	always @( uReq1_Opc_caseSel ) begin
           	                                   
112359     		case ( uReq1_Opc_caseSel )
           		                          
112360     			5'b00001 : Req1_Opc = 3'b000 ;
           			                              
112361     			5'b00010 : Req1_Opc = 3'b010 ;
           			                              
112362     			5'b00100 : Req1_Opc = 3'b001 ;
           			                              
112363     			5'b01000 : Req1_Opc = 3'b100 ;
           			                              
112364     			5'b10000 : Req1_Opc = 3'b101 ;
           			                              
112365     			default  : Req1_Opc = 3'b000 ;
           			                              
112366     		endcase
           		       
112367     	end
           	   
112368     	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
           	                                                                                               
112369     	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
           	                                                 
112370     		case ( uPipeIn_Opc_caseSel )
           		                            
112371     			3'b001  : PipeIn_Opc = 3'b000 ;
           			                               
112372     			3'b010  : PipeIn_Opc = 3'b000 ;
           			                               
112373     			3'b100  : PipeIn_Opc = 3'b100 ;
           			                               
112374     			3'b0    : PipeIn_Opc = Req1_Opc ;
           			                                 
112375     			default : PipeIn_Opc = 3'b000 ;
           			                               
112376     		endcase
           		       
112377     	end
           	   
112378     	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
           	                                                         
112379     		.Rx_0( u_cb9b_0 )
           		                 
112380     	,	.Rx_1( u_cb9b_1 )
           	 	                 
112381     	,	.Rx_11( u_cb9b_11 )
           	 	                   
112382     	,	.Rx_14( 1'b0 )
           	 	              
112383     	,	.Rx_15( 1'b0 )
           	 	              
112384     	,	.Rx_17( u_cb9b_17 )
           	 	                   
112385     	,	.Rx_19( u_cb9b_19 )
           	 	                   
112386     	,	.Rx_2( u_cb9b_2 )
           	 	                 
112387     	,	.Rx_4( u_cb9b_4 )
           	 	                 
112388     	,	.Rx_6( u_cb9b_6 )
           	 	                 
112389     	,	.Rx_7( u_cb9b_7 )
           	 	                 
112390     	,	.Rx_8( u_cb9b_8 )
           	 	                 
112391     	,	.Rx_9( u_cb9b_9 )
           	 	                 
112392     	,	.RxRdy( ReqRdy )
           	 	                
112393     	,	.RxVld( ReqVld )
           	 	                
112394     	,	.Sys_Clk( Sys_Clk )
           	 	                   
112395     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
112396     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
112397     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
112398     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
112399     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
112400     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
112401     	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
           	 	                                      
112402     	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
           	 	                                          
112403     	,	.Tx_0( u_d4d9_0 )
           	 	                 
112404     	,	.Tx_1( u_d4d9_1 )
           	 	                 
112405     	,	.Tx_11( u_d4d9_11 )
           	 	                   
112406     	,	.Tx_14( u_d4d9_14 )
           	 	                   
112407     	,	.Tx_15( u_d4d9_15 )
           	 	                   
112408     	,	.Tx_17( u_d4d9_17 )
           	 	                   
112409     	,	.Tx_19( u_d4d9_19 )
           	 	                   
112410     	,	.Tx_2( u_d4d9_2 )
           	 	                 
112411     	,	.Tx_4( u_d4d9_4 )
           	 	                 
112412     	,	.Tx_6( u_d4d9_6 )
           	 	                 
112413     	,	.Tx_7( u_d4d9_7 )
           	 	                 
112414     	,	.Tx_8( u_d4d9_8 )
           	 	                 
112415     	,	.Tx_9( u_d4d9_9 )
           	 	                 
112416     	,	.TxRdy( PipeOutRdy )
           	 	                    
112417     	,	.TxVld( PipeOutVld )
           	 	                    
112418     	);
           	  
112419     	assign PipeOut_Addr = u_d4d9_0;
           	                               
112420     	assign GenLcl_Req_Addr = PipeOut_Addr;
           	                                      
112421     	assign PipeOut_Data = u_d4d9_2;
           	                               
112422     	assign MyDatum = PipeOut_Data [35:0];
           	                                     
112423     	assign MyData = { 2'b0 , MyDatum };
           	                                   
112424     	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
           	                                    
112425     		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           		                                                                                             
112426     	);
           	  
112427     	assign PipeOut_Fail = u_d4d9_4;
           	                               
112428     	assign NullBe = PipeOut_Fail;
           	                             
112429     	assign PostVld = PipeOutVld & ~ ( PipeOut_Urg & PipeOutHead );
           	                                                              
112430     	assign GenLcl_Req_Vld = PostVld;
           	                                
112431     	assign PipeOut_Last = u_d4d9_7;
           	                               
112432     	assign GenLcl_Req_Last = PipeOut_Last;
           	                                      
112433     	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           	                                                 
112434     	assign GenLcl_Req_Be = GenLclReqBe & ~ { 4 { NullBePld }  };
           	                                                            
112435     	assign PipeOut_BurstType = u_d4d9_1;
           	                                    
112436     	assign GenLcl_Req_BurstType = PipeOut_BurstType;
           	                                                
112437     	assign GenLcl_Req_Data = GenLclReqData & ~ { 32 { NullBePld }  };
           	                                                                 
112438     	assign PipeOut_Len1 = u_d4d9_8;
           	                               
112439     	assign GenLcl_Req_Len1 = PipeOut_Len1;
           	                                      
112440     	assign PipeOut_Lock = u_d4d9_9;
           	                               
112441     	assign GenLcl_Req_Lock = PipeOut_Lock;
           	                                      
112442     	assign PipeOut_Opc = u_d4d9_11;
           	                               
112443     	assign GenLcl_Req_Opc = PipeOut_Opc;
           	                                    
112444     	assign PipeOut_SeqUnOrdered = u_d4d9_14;
           	                                        
112445     	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
           	                                                      
112446     	assign PipeOut_SeqUnique = u_d4d9_15;
           	                                     
112447     	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
           	                                                
112448     	assign PipeOut_User = u_d4d9_19;
           	                                
112449     	assign GenLcl_Req_User = PipeOut_User;
           	                                      
112450     	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
112451     	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
112452     		.Clk( Sys_Clk )
           		               
112453     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
112454     	,	.Clk_En( Sys_Clk_En )
           	 	                     
112455     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
112456     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
112457     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
112458     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
112459     	,	.En( GenLcl_Req_Vld )
           	 	                     
112460     	,	.O( u_43f9 )
           	 	            
112461     	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
112462     	,	.Set( NullBe & PipeOutHead )
           	 	                            
112463     	);
           	  
112464     	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
           	                                        
112465     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
112466     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
112467     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
112468     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
112469     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
112470     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
112471     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
112472     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
112473     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
112474     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
112475     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
112476     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
112477     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
112478     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
112479     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
112480     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
112481     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
112482     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
112483     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
112484     	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
112485     	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
112486     	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
112487     	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
112488     	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
112489     	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
112490     	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
112491     	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
112492     	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
112493     	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
112494     	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
112495     	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
112496     	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
112497     	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
112498     	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
112499     	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
112500     	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
112501     	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
112502     	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
112503     	);
           	  
112504     	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
           	                                            
112505     		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
112506     	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
112507     	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
112508     	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
112509     	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
112510     	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
112511     	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
112512     	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
112513     	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
112514     	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
112515     	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
112516     	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
112517     	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
112518     	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
112519     	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
112520     	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
112521     	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
112522     	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
112523     	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
112524     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
112525     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
112526     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
112527     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
112528     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
112529     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
112530     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
112531     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
112532     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
112533     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
112534     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
112535     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
112536     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
112537     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
112538     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
112539     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
112540     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
112541     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
112542     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
112543     	,	.Sys_Clk( Sys_Clk )
           	 	                   
112544     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
112545     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
112546     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
112547     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
112548     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
112549     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
112550     	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
112551     	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
112552     	);
           	  
112553     	rsnoc_z_H_R_U_A_Pc_I4 upc_0( .I( CxtUsed ) , .O( u_236 ) );
           	                                                           
112554     	always @( u_236 ) begin
           	                       
112555     		case ( u_236 )
           		              
112556     			3'b100  : u_3607 = 2'b11 ;
           			                          
112557     			3'b011  : u_3607 = 2'b10 ;
           			                          
112558     			3'b010  : u_3607 = 2'b01 ;
           			                          
112559     			3'b001  : u_3607 = 2'b0 ;
           			                         
112560     			3'b0    : u_3607 = 2'b0 ;
           			                         
112561     			default : u_3607 = 2'b0 ;
           			                         
112562     		endcase
           		       
112563     	end
           	   
112564     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
112565     		if ( ! Sys_Clk_RstN )
           		                     
112566     			Load <= #1.0 ( 2'b0 );
           			                      
112567     		else	Load <= #1.0 ( u_3607 ^ { 1'b0 , u_3607 [1] } );
           		    	                                                
112568     	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                 
112569     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
112570     		if ( ! Sys_Clk_RstN )
           		                     
112571     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
112572     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
112573     	assign RxInt_Rdy = RxIn_Rdy;
           	                            
112574     	assign Rx_Rdy = RxInt_Rdy;
           	                          
112575     	assign WakeUp_Rx = Rx_Vld;
           	                          
112576     	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
112577     	assign u_3be = RxIn_Data [106:93];
           	                                  
112578     	assign Translation_0_Aperture = u_3be [13:5];
           	                                             
112579     	assign TxBypData = TxIn_Data [37:0];
           	                                    
112580     	assign TxLcl_Data =
           	                   
112581     		{			{	TxIn_Data [107]
           		 			 	               
112582     			,	TxIn_Data [106:93]
           			 	                  
112583     			,	TxIn_Data [92:89]
           			 	                 
112584     			,	TxIn_Data [88:87]
           			 	                 
112585     			,	TxIn_Data [86:80]
           			 	                 
112586     			,	TxIn_Data [79:49]
           			 	                 
112587     			,	TxIn_Data [48:41]
           			 	                 
112588     			,	TxIn_Data [40:38]
           			 	                 
112589     			}
           			 
112590     		,
           		 
112591     		TxBypData
           		         
112592     		};
           		  
112593     	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
           	                                                             
112594     	assign TxLcl_Head = TxIn_Head;
           	                              
112595     	assign Tx_Head = TxLcl_Head;
           	                            
112596     	assign TxLcl_Tail = TxIn_Tail;
           	                              
112597     	assign Tx_Tail = TxLcl_Tail;
           	                            
112598     	assign TxLcl_Vld = TxIn_Vld;
           	                            
112599     	assign Tx_Vld = TxLcl_Vld;
           	                          
112600     	assign WakeUp_Other = 1'b0;
           	                           
112601     	assign u_a9bf_Data_Last = RxIn_Data [37];
           	                                         
112602     	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
           	                                           
112603     	assign u_a9bf_Data_Err = RxIn_Data [36];
           	                                        
112604     	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
           	                                         
112605     	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
           	                                              
112606     	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
           	                                                     
112607     	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
112608     	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
           	                                                         
112609     	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
           	                                             
112610     	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
           	                                                     
112611     	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
112612     	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
           	                                                         
112613     	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
           	                                              
112614     	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
           	                                                     
112615     	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
112616     	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
           	                                                         
112617     	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
           	                                              
112618     	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
           	                                                     
112619     	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
112620     	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
           	                                                         
112621     	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
           	                                             
112622     	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
           	                                             
112623     	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
           	                                           
112624     	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
           	                                         
112625     	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
           	                                         
112626     	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
           	                                         
112627     	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
           	                                           
112628     	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
           	                                         
112629     	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
           	                                           
112630     	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
           	                                         
112631     	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
           	                                           
112632     	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
           	                                         
112633     	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
           	                                          
112634     	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
           	                                       
112635     	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
           	                                               
112636     	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
           	                                               
112637     	assign u_fd35_Data_Last = TxIn_Data [37];
           	                                         
112638     	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
           	                                           
112639     	assign u_fd35_Data_Err = TxIn_Data [36];
           	                                        
112640     	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
           	                                         
112641     	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
           	                                              
112642     	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
           	                                                     
112643     	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
112644     	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
           	                                                         
112645     	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
           	                                             
112646     	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
           	                                                     
112647     	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
112648     	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
           	                                                         
112649     	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
           	                                              
112650     	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
           	                                                     
112651     	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
112652     	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
           	                                                         
112653     	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
           	                                              
112654     	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
           	                                                     
112655     	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
112656     	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
           	                                                         
112657     	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
           	                                             
112658     	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
           	                                             
112659     	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
           	                                           
112660     	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
           	                                         
112661     	assign u_fd35_Hdr_Lock = TxIn_Data [107];
           	                                         
112662     	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
           	                                         
112663     	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
           	                                           
112664     	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
           	                                         
112665     	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
           	                                           
112666     	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
           	                                         
112667     	assign u_fd35_Hdr_User = TxIn_Data [48:41];
           	                                           
112668     	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
           	                                         
112669     	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
           	                                          
112670     	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
           	                                       
112671     	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
           	                                               
112672     	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
           	                                               
112673     	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
112674     	// synopsys translate_off
           	                         
112675     	// synthesis translate_off
           	                          
112676     	always @( posedge Sys_Clk )
           	                           
112677     		if ( Sys_Clk == 1'b1 )
           		                      
112678     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
112679     				dontStop = 0;
           				             
112680     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
112681     				if (!dontStop) begin
           				                    
112682     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
112683     					$stop;
           					      
112684     				end
           				   
112685     			end
           			   
112686     	// synthesis translate_on
           	                         
112687     	// synopsys translate_on
           	                        
112688     	endmodule
           	         
112689     
           
112690     
           
112691     
           
112692     // FlexNoC version    : 4.7.0
                                        
112693     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
112694     // Exported Structure : /Specification.Architecture.Structure
                                                                        
112695     // ExportOption       : /verilog
                                           
112696     
           
112697     `timescale 1ps/1ps
                             
112698     module rsnoc_z_H_R_G_G2_A_U_60f1ebae (
                                                 
112699     	CmdRx_CurIsWrite
           	                
112700     ,	CmdRx_MatchId
            	             
112701     ,	CmdRx_StrmLen1MSB
            	                 
112702     ,	CmdRx_StrmRatio
            	               
112703     ,	CmdRx_StrmType
            	              
112704     ,	CmdRx_StrmValid
            	               
112705     ,	CmdRx_Vld
            	         
112706     ,	CmdTx_ApertureId
            	                
112707     ,	CmdTx_CxtId
            	           
112708     ,	CmdTx_MatchId
            	             
112709     ,	CmdTx_StrmLen1MSB
            	                 
112710     ,	CmdTx_StrmValid
            	               
112711     ,	CmdTx_Vld
            	         
112712     ,	Cxt_Id
            	      
112713     ,	Cxt_IdR
            	       
112714     ,	Cxt_OrdPtr
            	          
112715     ,	Cxt_StrmLen1wOrAddrw
            	                    
112716     ,	Cxt_StrmRatio
            	             
112717     ,	Cxt_StrmType
            	            
112718     ,	Cxt_Update_BufId
            	                
112719     ,	Cxt_Update_PktCnt1
            	                  
112720     ,	Cxt_Used
            	        
112721     ,	Cxt_Write
            	         
112722     ,	CxtEmpty
            	        
112723     ,	CxtOpen
            	       
112724     ,	DbgStall
            	        
112725     ,	GenRx_Req_Addr
            	              
112726     ,	GenRx_Req_Be
            	            
112727     ,	GenRx_Req_BurstType
            	                   
112728     ,	GenRx_Req_Data
            	              
112729     ,	GenRx_Req_Last
            	              
112730     ,	GenRx_Req_Len1
            	              
112731     ,	GenRx_Req_Lock
            	              
112732     ,	GenRx_Req_Opc
            	             
112733     ,	GenRx_Req_Rdy
            	             
112734     ,	GenRx_Req_SeqId
            	               
112735     ,	GenRx_Req_SeqUnOrdered
            	                      
112736     ,	GenRx_Req_SeqUnique
            	                   
112737     ,	GenRx_Req_User
            	              
112738     ,	GenRx_Req_Vld
            	             
112739     ,	GenTx_Req_Addr
            	              
112740     ,	GenTx_Req_Be
            	            
112741     ,	GenTx_Req_BurstType
            	                   
112742     ,	GenTx_Req_Data
            	              
112743     ,	GenTx_Req_Last
            	              
112744     ,	GenTx_Req_Len1
            	              
112745     ,	GenTx_Req_Lock
            	              
112746     ,	GenTx_Req_Opc
            	             
112747     ,	GenTx_Req_Rdy
            	             
112748     ,	GenTx_Req_SeqId
            	               
112749     ,	GenTx_Req_SeqUnOrdered
            	                      
112750     ,	GenTx_Req_SeqUnique
            	                   
112751     ,	GenTx_Req_User
            	              
112752     ,	GenTx_Req_Vld
            	             
112753     ,	IdInfo_AddrMask
            	               
112754     ,	NextIsWrite
            	           
112755     ,	Rsp_CxtId
            	         
112756     ,	Rsp_ErrCode
            	           
112757     ,	Rsp_GenLast
            	           
112758     ,	Rsp_GenNext
            	           
112759     ,	Rsp_HeadVld
            	           
112760     ,	Rsp_IsErr
            	         
112761     ,	Rsp_IsWr
            	        
112762     ,	Rsp_LastFrag
            	            
112763     ,	Rsp_Opc
            	       
112764     ,	Rsp_OrdPtr
            	          
112765     ,	Rsp_PktLast
            	           
112766     ,	Rsp_PktNext
            	           
112767     ,	RspDlyCxtId
            	           
112768     ,	RspDlyLastNext
            	              
112769     ,	Shortage
            	        
112770     ,	Stall_Ordering_On
            	                 
112771     ,	Sys_Clk
            	       
112772     ,	Sys_Clk_ClkS
            	            
112773     ,	Sys_Clk_En
            	          
112774     ,	Sys_Clk_EnS
            	           
112775     ,	Sys_Clk_RetRstN
            	               
112776     ,	Sys_Clk_RstN
            	            
112777     ,	Sys_Clk_Tm
            	          
112778     ,	Sys_Pwr_Idle
            	            
112779     ,	Sys_Pwr_WakeUp
            	              
112780     );
             
112781     	input         CmdRx_CurIsWrite       ;
           	                                      
112782     	input         CmdRx_MatchId          ;
           	                                      
112783     	input         CmdRx_StrmLen1MSB      ;
           	                                      
112784     	input         CmdRx_StrmRatio        ;
           	                                      
112785     	input         CmdRx_StrmType         ;
           	                                      
112786     	input         CmdRx_StrmValid        ;
           	                                      
112787     	input         CmdRx_Vld              ;
           	                                      
112788     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
112789     	output [2:0]  CmdTx_CxtId            ;
           	                                      
112790     	output        CmdTx_MatchId          ;
           	                                      
112791     	output        CmdTx_StrmLen1MSB      ;
           	                                      
112792     	output        CmdTx_StrmValid        ;
           	                                      
112793     	output        CmdTx_Vld              ;
           	                                      
112794     	output [2:0]  Cxt_Id                 ;
           	                                      
112795     	output [2:0]  Cxt_IdR                ;
           	                                      
112796     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
112797     	output        Cxt_StrmLen1wOrAddrw   ;
           	                                      
112798     	output        Cxt_StrmRatio          ;
           	                                      
112799     	output        Cxt_StrmType           ;
           	                                      
112800     	output        Cxt_Update_BufId       ;
           	                                      
112801     	output        Cxt_Update_PktCnt1     ;
           	                                      
112802     	output [7:0]  Cxt_Used               ;
           	                                      
112803     	output        Cxt_Write              ;
           	                                      
112804     	input         CxtEmpty               ;
           	                                      
112805     	output        CxtOpen                ;
           	                                      
112806     	output [2:0]  DbgStall               ;
           	                                      
112807     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
112808     	input  [7:0]  GenRx_Req_Be           ;
           	                                      
112809     	input         GenRx_Req_BurstType    ;
           	                                      
112810     	input  [63:0] GenRx_Req_Data         ;
           	                                      
112811     	input         GenRx_Req_Last         ;
           	                                      
112812     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
112813     	input         GenRx_Req_Lock         ;
           	                                      
112814     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
112815     	output        GenRx_Req_Rdy          ;
           	                                      
112816     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
112817     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
112818     	input         GenRx_Req_SeqUnique    ;
           	                                      
112819     	input  [7:0]  GenRx_Req_User         ;
           	                                      
112820     	input         GenRx_Req_Vld          ;
           	                                      
112821     	output [31:0] GenTx_Req_Addr         ;
           	                                      
112822     	output [7:0]  GenTx_Req_Be           ;
           	                                      
112823     	output        GenTx_Req_BurstType    ;
           	                                      
112824     	output [63:0] GenTx_Req_Data         ;
           	                                      
112825     	output        GenTx_Req_Last         ;
           	                                      
112826     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
112827     	output        GenTx_Req_Lock         ;
           	                                      
112828     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
112829     	input         GenTx_Req_Rdy          ;
           	                                      
112830     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
112831     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
112832     	output        GenTx_Req_SeqUnique    ;
           	                                      
112833     	output [7:0]  GenTx_Req_User         ;
           	                                      
112834     	output        GenTx_Req_Vld          ;
           	                                      
112835     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
112836     	input         NextIsWrite            ;
           	                                      
112837     	input  [2:0]  Rsp_CxtId              ;
           	                                      
112838     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
112839     	input         Rsp_GenLast            ;
           	                                      
112840     	input         Rsp_GenNext            ;
           	                                      
112841     	input         Rsp_HeadVld            ;
           	                                      
112842     	input         Rsp_IsErr              ;
           	                                      
112843     	input         Rsp_IsWr               ;
           	                                      
112844     	input         Rsp_LastFrag           ;
           	                                      
112845     	input  [3:0]  Rsp_Opc                ;
           	                                      
112846     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
112847     	input         Rsp_PktLast            ;
           	                                      
112848     	input         Rsp_PktNext            ;
           	                                      
112849     	input  [2:0]  RspDlyCxtId            ;
           	                                      
112850     	input         RspDlyLastNext         ;
           	                                      
112851     	output        Shortage               ;
           	                                      
112852     	output        Stall_Ordering_On      ;
           	                                      
112853     	input         Sys_Clk                ;
           	                                      
112854     	input         Sys_Clk_ClkS           ;
           	                                      
112855     	input         Sys_Clk_En             ;
           	                                      
112856     	input         Sys_Clk_EnS            ;
           	                                      
112857     	input         Sys_Clk_RetRstN        ;
           	                                      
112858     	input         Sys_Clk_RstN           ;
           	                                      
112859     	input         Sys_Clk_Tm             ;
           	                                      
112860     	output        Sys_Pwr_Idle           ;
           	                                      
112861     	output        Sys_Pwr_WakeUp         ;
           	                                      
112862     	reg         u_14a                             ;
           	                                               
112863     	reg         u_1f57                            ;
           	                                               
112864     	wire        u_2390                            ;
           	                                               
112865     	wire [63:0] u_2393                            ;
           	                                               
112866     	reg  [4:0]  u_2f0d                            ;
           	                                               
112867     	wire        u_348a                            ;
           	                                               
112868     	wire        u_351e                            ;
           	                                               
112869     	reg  [4:0]  u_4008                            ;
           	                                               
112870     	wire        u_4490                            ;
           	                                               
112871     	wire [2:0]  u_4d1b                            ;
           	                                               
112872     	wire        u_54f9                            ;
           	                                               
112873     	wire [2:0]  u_57c5                            ;
           	                                               
112874     	wire        u_5940                            ;
           	                                               
112875     	wire        u_6051                            ;
           	                                               
112876     	wire        u_6329                            ;
           	                                               
112877     	wire        u_6dc7                            ;
           	                                               
112878     	reg  [4:0]  u_7a9                             ;
           	                                               
112879     	wire [31:0] u_828c                            ;
           	                                               
112880     	reg         u_85c9                            ;
           	                                               
112881     	reg         u_8846                            ;
           	                                               
112882     	wire        u_8d26                            ;
           	                                               
112883     	wire [3:0]  u_8ebf                            ;
           	                                               
112884     	wire        u_99                              ;
           	                                               
112885     	wire        u_9bed                            ;
           	                                               
112886     	wire        u_a011                            ;
           	                                               
112887     	wire [7:0]  u_a379                            ;
           	                                               
112888     	wire        u_a6c8                            ;
           	                                               
112889     	wire [7:0]  u_ab1f                            ;
           	                                               
112890     	reg  [4:0]  u_aea9                            ;
           	                                               
112891     	wire [3:0]  u_b175                            ;
           	                                               
112892     	wire        u_bb2b                            ;
           	                                               
112893     	wire        u_bda9                            ;
           	                                               
112894     	wire        u_c1fd                            ;
           	                                               
112895     	wire        u_c5af                            ;
           	                                               
112896     	wire [7:0]  u_c7bb                            ;
           	                                               
112897     	reg  [4:0]  u_cd12                            ;
           	                                               
112898     	wire        u_d119                            ;
           	                                               
112899     	wire        u_d170                            ;
           	                                               
112900     	reg  [4:0]  u_d5be                            ;
           	                                               
112901     	reg  [4:0]  u_e35c                            ;
           	                                               
112902     	reg  [4:0]  u_e6e4                            ;
           	                                               
112903     	wire        u_fa88                            ;
           	                                               
112904     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
112905     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
112906     	wire [6:0]  Addr                              ;
           	                                               
112907     	wire        CurPrivateNextIsWrite             ;
           	                                               
112908     	wire [7:0]  CxtId                             ;
           	                                               
112909     	wire [7:0]  CxtUsed                           ;
           	                                               
112910     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
112911     	wire        Go_CxtAlloc                       ;
           	                                               
112912     	wire        Go_Ord                            ;
           	                                               
112913     	wire        GoPkt                             ;
           	                                               
112914     	wire [7:0]  Len1W                             ;
           	                                               
112915     	wire [2:0]  New_OrdId                         ;
           	                                               
112916     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
112917     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
112918     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
112919     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
112920     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
112921     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
112922     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
112923     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
112924     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
112925     	wire        NextTx                            ;
           	                                               
112926     	wire [7:0]  Ord_Free                          ;
           	                                               
112927     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
112928     	wire [4:0]  Ord_Key                           ;
           	                                               
112929     	wire        Ord_KeyMatch                      ;
           	                                               
112930     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
112931     	wire [7:0]  Ord_Used                          ;
           	                                               
112932     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
112933     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
112934     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
112935     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
112936     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
112937     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
112938     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
112939     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
112940     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
112941     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
112942     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
112943     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
112944     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
112945     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
112946     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
112947     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
112948     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
112949     	wire [7:0]  OrdKeyEn                          ;
           	                                               
112950     	wire        OrdKeyMatchId_0                   ;
           	                                               
112951     	wire        OrdKeyMatchId_1                   ;
           	                                               
112952     	wire        OrdKeyMatchId_2                   ;
           	                                               
112953     	wire        OrdKeyMatchId_3                   ;
           	                                               
112954     	wire        OrdKeyMatchId_4                   ;
           	                                               
112955     	wire        OrdKeyMatchId_5                   ;
           	                                               
112956     	wire        OrdKeyMatchId_6                   ;
           	                                               
112957     	wire        OrdKeyMatchId_7                   ;
           	                                               
112958     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
112959     	wire        PrvBusy                           ;
           	                                               
112960     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
112961     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
112962     	wire        Rdy_CxtAlloc                      ;
           	                                               
112963     	wire        Rdy_Ord                           ;
           	                                               
112964     	wire        RxAbort                           ;
           	                                               
112965     	wire        RxPre                             ;
           	                                               
112966     	wire        Vld_CxtAlloc                      ;
           	                                               
112967     	wire        Vld_Ord                           ;
           	                                               
112968     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
112969     	reg         Cxt_StrmLen1wOrAddrw              ;
           	                                               
112970     	reg  [2:0]  DbgStall                          ;
           	                                               
112971     	reg         dontStop                          ;
           	                                               
112972     	assign CmdTx_ApertureId = { 9'b010010010 };
           	                                           
112973     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
112974     	assign Go_CxtAlloc = Rdy_CxtAlloc;
           	                                  
112975     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
112976     	assign Ord_ValMatchId = { 1'b1 , 1'b1 , 1'b1 , 1'b1 , 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                                                                  
112977     	assign u_351e = RxPre & NextIsWrite;
           	                                    
112978     	assign PrvBusy = ~ u_14a;
           	                         
112979     	assign u_99 = ~ PrvBusy;
           	                        
112980     	assign CurPrivateNextIsWrite = u_99 ? u_351e : u_85c9;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112359     		case ( uReq1_Opc_caseSel )
           		<font color = "green">-1-</font>                          
112360     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
112361     			5'b00010 : Req1_Opc = 3'b010 ;
           			<font color = "red">-2-</font>                              
112362     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112365     			default  : Req1_Opc = 3'b000 ;
           			<font color = "red">-1-</font>                              
112366     		endcase
           <font color = "red">		==></font>
112367     	end
           <font color = "red">	==></font>
112368     	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
           <font color = "red">	==></font>
112369     	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
           <font color = "red">	==></font>
112370     		case ( uPipeIn_Opc_caseSel )
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112374     			3'b0    : PipeIn_Opc = Req1_Opc ;
           			<font color = "green">-1-</font>                                 
112375     			default : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
112376     		endcase
           		<font color = "red">-2-</font>       
112377     	end
           	   
112378     	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
           	                                                         
112379     		.Rx_0( u_cb9b_0 )
           		                 
112380     	,	.Rx_1( u_cb9b_1 )
           	 	                 
112381     	,	.Rx_11( u_cb9b_11 )
           	 	                   
112382     	,	.Rx_14( 1'b0 )
           	 	              
112383     	,	.Rx_15( 1'b0 )
           	 	              
112384     	,	.Rx_17( u_cb9b_17 )
           	 	                   
112385     	,	.Rx_19( u_cb9b_19 )
           	 	                   
112386     	,	.Rx_2( u_cb9b_2 )
           	 	                 
112387     	,	.Rx_4( u_cb9b_4 )
           	 	                 
112388     	,	.Rx_6( u_cb9b_6 )
           	 	                 
112389     	,	.Rx_7( u_cb9b_7 )
           	 	                 
112390     	,	.Rx_8( u_cb9b_8 )
           	 	                 
112391     	,	.Rx_9( u_cb9b_9 )
           	 	                 
112392     	,	.RxRdy( ReqRdy )
           	 	                
112393     	,	.RxVld( ReqVld )
           	 	                
112394     	,	.Sys_Clk( Sys_Clk )
           	 	                   
112395     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
112396     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
112397     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
112398     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
112399     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
112400     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
112401     	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
           	 	                                      
112402     	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
           	 	                                          
112403     	,	.Tx_0( u_d4d9_0 )
           	 	                 
112404     	,	.Tx_1( u_d4d9_1 )
           	 	                 
112405     	,	.Tx_11( u_d4d9_11 )
           	 	                   
112406     	,	.Tx_14( u_d4d9_14 )
           	 	                   
112407     	,	.Tx_15( u_d4d9_15 )
           	 	                   
112408     	,	.Tx_17( u_d4d9_17 )
           	 	                   
112409     	,	.Tx_19( u_d4d9_19 )
           	 	                   
112410     	,	.Tx_2( u_d4d9_2 )
           	 	                 
112411     	,	.Tx_4( u_d4d9_4 )
           	 	                 
112412     	,	.Tx_6( u_d4d9_6 )
           	 	                 
112413     	,	.Tx_7( u_d4d9_7 )
           	 	                 
112414     	,	.Tx_8( u_d4d9_8 )
           	 	                 
112415     	,	.Tx_9( u_d4d9_9 )
           	 	                 
112416     	,	.TxRdy( PipeOutRdy )
           	 	                    
112417     	,	.TxVld( PipeOutVld )
           	 	                    
112418     	);
           	  
112419     	assign PipeOut_Addr = u_d4d9_0;
           	                               
112420     	assign GenLcl_Req_Addr = PipeOut_Addr;
           	                                      
112421     	assign PipeOut_Data = u_d4d9_2;
           	                               
112422     	assign MyDatum = PipeOut_Data [35:0];
           	                                     
112423     	assign MyData = { 2'b0 , MyDatum };
           	                                   
112424     	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
           	                                    
112425     		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           		                                                                                             
112426     	);
           	  
112427     	assign PipeOut_Fail = u_d4d9_4;
           	                               
112428     	assign NullBe = PipeOut_Fail;
           	                             
112429     	assign PostVld = PipeOutVld & ~ ( PipeOut_Urg & PipeOutHead );
           	                                                              
112430     	assign GenLcl_Req_Vld = PostVld;
           	                                
112431     	assign PipeOut_Last = u_d4d9_7;
           	                               
112432     	assign GenLcl_Req_Last = PipeOut_Last;
           	                                      
112433     	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           	                                                 
112434     	assign GenLcl_Req_Be = GenLclReqBe & ~ { 4 { NullBePld }  };
           	                                                            
112435     	assign PipeOut_BurstType = u_d4d9_1;
           	                                    
112436     	assign GenLcl_Req_BurstType = PipeOut_BurstType;
           	                                                
112437     	assign GenLcl_Req_Data = GenLclReqData & ~ { 32 { NullBePld }  };
           	                                                                 
112438     	assign PipeOut_Len1 = u_d4d9_8;
           	                               
112439     	assign GenLcl_Req_Len1 = PipeOut_Len1;
           	                                      
112440     	assign PipeOut_Lock = u_d4d9_9;
           	                               
112441     	assign GenLcl_Req_Lock = PipeOut_Lock;
           	                                      
112442     	assign PipeOut_Opc = u_d4d9_11;
           	                               
112443     	assign GenLcl_Req_Opc = PipeOut_Opc;
           	                                    
112444     	assign PipeOut_SeqUnOrdered = u_d4d9_14;
           	                                        
112445     	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
           	                                                      
112446     	assign PipeOut_SeqUnique = u_d4d9_15;
           	                                     
112447     	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
           	                                                
112448     	assign PipeOut_User = u_d4d9_19;
           	                                
112449     	assign GenLcl_Req_User = PipeOut_User;
           	                                      
112450     	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
112451     	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
112452     		.Clk( Sys_Clk )
           		               
112453     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
112454     	,	.Clk_En( Sys_Clk_En )
           	 	                     
112455     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
112456     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
112457     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
112458     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
112459     	,	.En( GenLcl_Req_Vld )
           	 	                     
112460     	,	.O( u_43f9 )
           	 	            
112461     	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
112462     	,	.Set( NullBe & PipeOutHead )
           	 	                            
112463     	);
           	  
112464     	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
           	                                        
112465     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
112466     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
112467     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
112468     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
112469     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
112470     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
112471     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
112472     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
112473     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
112474     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
112475     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
112476     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
112477     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
112478     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
112479     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
112480     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
112481     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
112482     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
112483     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
112484     	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
112485     	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
112486     	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
112487     	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
112488     	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
112489     	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
112490     	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
112491     	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
112492     	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
112493     	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
112494     	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
112495     	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
112496     	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
112497     	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
112498     	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
112499     	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
112500     	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
112501     	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
112502     	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
112503     	);
           	  
112504     	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
           	                                            
112505     		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
112506     	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
112507     	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
112508     	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
112509     	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
112510     	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
112511     	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
112512     	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
112513     	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
112514     	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
112515     	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
112516     	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
112517     	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
112518     	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
112519     	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
112520     	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
112521     	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
112522     	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
112523     	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
112524     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
112525     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
112526     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
112527     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
112528     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
112529     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
112530     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
112531     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
112532     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
112533     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
112534     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
112535     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
112536     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
112537     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
112538     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
112539     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
112540     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
112541     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
112542     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
112543     	,	.Sys_Clk( Sys_Clk )
           	 	                   
112544     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
112545     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
112546     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
112547     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
112548     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
112549     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
112550     	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
112551     	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
112552     	);
           	  
112553     	rsnoc_z_H_R_U_A_Pc_I4 upc_0( .I( CxtUsed ) , .O( u_236 ) );
           	                                                           
112554     	always @( u_236 ) begin
           	                       
112555     		case ( u_236 )
           		              
112556     			3'b100  : u_3607 = 2'b11 ;
           			                          
112557     			3'b011  : u_3607 = 2'b10 ;
           			                          
112558     			3'b010  : u_3607 = 2'b01 ;
           			                          
112559     			3'b001  : u_3607 = 2'b0 ;
           			                         
112560     			3'b0    : u_3607 = 2'b0 ;
           			                         
112561     			default : u_3607 = 2'b0 ;
           			                         
112562     		endcase
           		       
112563     	end
           	   
112564     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
112565     		if ( ! Sys_Clk_RstN )
           		                     
112566     			Load <= #1.0 ( 2'b0 );
           			                      
112567     		else	Load <= #1.0 ( u_3607 ^ { 1'b0 , u_3607 [1] } );
           		    	                                                
112568     	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                 
112569     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
112570     		if ( ! Sys_Clk_RstN )
           		                     
112571     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
112572     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
112573     	assign RxInt_Rdy = RxIn_Rdy;
           	                            
112574     	assign Rx_Rdy = RxInt_Rdy;
           	                          
112575     	assign WakeUp_Rx = Rx_Vld;
           	                          
112576     	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
112577     	assign u_3be = RxIn_Data [106:93];
           	                                  
112578     	assign Translation_0_Aperture = u_3be [13:5];
           	                                             
112579     	assign TxBypData = TxIn_Data [37:0];
           	                                    
112580     	assign TxLcl_Data =
           	                   
112581     		{			{	TxIn_Data [107]
           		 			 	               
112582     			,	TxIn_Data [106:93]
           			 	                  
112583     			,	TxIn_Data [92:89]
           			 	                 
112584     			,	TxIn_Data [88:87]
           			 	                 
112585     			,	TxIn_Data [86:80]
           			 	                 
112586     			,	TxIn_Data [79:49]
           			 	                 
112587     			,	TxIn_Data [48:41]
           			 	                 
112588     			,	TxIn_Data [40:38]
           			 	                 
112589     			}
           			 
112590     		,
           		 
112591     		TxBypData
           		         
112592     		};
           		  
112593     	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
           	                                                             
112594     	assign TxLcl_Head = TxIn_Head;
           	                              
112595     	assign Tx_Head = TxLcl_Head;
           	                            
112596     	assign TxLcl_Tail = TxIn_Tail;
           	                              
112597     	assign Tx_Tail = TxLcl_Tail;
           	                            
112598     	assign TxLcl_Vld = TxIn_Vld;
           	                            
112599     	assign Tx_Vld = TxLcl_Vld;
           	                          
112600     	assign WakeUp_Other = 1'b0;
           	                           
112601     	assign u_a9bf_Data_Last = RxIn_Data [37];
           	                                         
112602     	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
           	                                           
112603     	assign u_a9bf_Data_Err = RxIn_Data [36];
           	                                        
112604     	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
           	                                         
112605     	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
           	                                              
112606     	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
           	                                                     
112607     	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
112608     	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
           	                                                         
112609     	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
           	                                             
112610     	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
           	                                                     
112611     	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
112612     	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
           	                                                         
112613     	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
           	                                              
112614     	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
           	                                                     
112615     	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
112616     	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
           	                                                         
112617     	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
           	                                              
112618     	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
           	                                                     
112619     	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
112620     	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
           	                                                         
112621     	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
           	                                             
112622     	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
           	                                             
112623     	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
           	                                           
112624     	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
           	                                         
112625     	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
           	                                         
112626     	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
           	                                         
112627     	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
           	                                           
112628     	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
           	                                         
112629     	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
           	                                           
112630     	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
           	                                         
112631     	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
           	                                           
112632     	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
           	                                         
112633     	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
           	                                          
112634     	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
           	                                       
112635     	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
           	                                               
112636     	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
           	                                               
112637     	assign u_fd35_Data_Last = TxIn_Data [37];
           	                                         
112638     	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
           	                                           
112639     	assign u_fd35_Data_Err = TxIn_Data [36];
           	                                        
112640     	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
           	                                         
112641     	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
           	                                              
112642     	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
           	                                                     
112643     	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
112644     	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
           	                                                         
112645     	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
           	                                             
112646     	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
           	                                                     
112647     	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
112648     	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
           	                                                         
112649     	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
           	                                              
112650     	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
           	                                                     
112651     	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
112652     	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
           	                                                         
112653     	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
           	                                              
112654     	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
           	                                                     
112655     	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
112656     	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
           	                                                         
112657     	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
           	                                             
112658     	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
           	                                             
112659     	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
           	                                           
112660     	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
           	                                         
112661     	assign u_fd35_Hdr_Lock = TxIn_Data [107];
           	                                         
112662     	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
           	                                         
112663     	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
           	                                           
112664     	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
           	                                         
112665     	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
           	                                           
112666     	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
           	                                         
112667     	assign u_fd35_Hdr_User = TxIn_Data [48:41];
           	                                           
112668     	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
           	                                         
112669     	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
           	                                          
112670     	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
           	                                       
112671     	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
           	                                               
112672     	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
           	                                               
112673     	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
112674     	// synopsys translate_off
           	                         
112675     	// synthesis translate_off
           	                          
112676     	always @( posedge Sys_Clk )
           	                           
112677     		if ( Sys_Clk == 1'b1 )
           		                      
112678     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
112679     				dontStop = 0;
           				             
112680     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
112681     				if (!dontStop) begin
           				                    
112682     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
112683     					$stop;
           					      
112684     				end
           				   
112685     			end
           			   
112686     	// synthesis translate_on
           	                         
112687     	// synopsys translate_on
           	                        
112688     	endmodule
           	         
112689     
           
112690     
           
112691     
           
112692     // FlexNoC version    : 4.7.0
                                        
112693     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
112694     // Exported Structure : /Specification.Architecture.Structure
                                                                        
112695     // ExportOption       : /verilog
                                           
112696     
           
112697     `timescale 1ps/1ps
                             
112698     module rsnoc_z_H_R_G_G2_A_U_60f1ebae (
                                                 
112699     	CmdRx_CurIsWrite
           	                
112700     ,	CmdRx_MatchId
            	             
112701     ,	CmdRx_StrmLen1MSB
            	                 
112702     ,	CmdRx_StrmRatio
            	               
112703     ,	CmdRx_StrmType
            	              
112704     ,	CmdRx_StrmValid
            	               
112705     ,	CmdRx_Vld
            	         
112706     ,	CmdTx_ApertureId
            	                
112707     ,	CmdTx_CxtId
            	           
112708     ,	CmdTx_MatchId
            	             
112709     ,	CmdTx_StrmLen1MSB
            	                 
112710     ,	CmdTx_StrmValid
            	               
112711     ,	CmdTx_Vld
            	         
112712     ,	Cxt_Id
            	      
112713     ,	Cxt_IdR
            	       
112714     ,	Cxt_OrdPtr
            	          
112715     ,	Cxt_StrmLen1wOrAddrw
            	                    
112716     ,	Cxt_StrmRatio
            	             
112717     ,	Cxt_StrmType
            	            
112718     ,	Cxt_Update_BufId
            	                
112719     ,	Cxt_Update_PktCnt1
            	                  
112720     ,	Cxt_Used
            	        
112721     ,	Cxt_Write
            	         
112722     ,	CxtEmpty
            	        
112723     ,	CxtOpen
            	       
112724     ,	DbgStall
            	        
112725     ,	GenRx_Req_Addr
            	              
112726     ,	GenRx_Req_Be
            	            
112727     ,	GenRx_Req_BurstType
            	                   
112728     ,	GenRx_Req_Data
            	              
112729     ,	GenRx_Req_Last
            	              
112730     ,	GenRx_Req_Len1
            	              
112731     ,	GenRx_Req_Lock
            	              
112732     ,	GenRx_Req_Opc
            	             
112733     ,	GenRx_Req_Rdy
            	             
112734     ,	GenRx_Req_SeqId
            	               
112735     ,	GenRx_Req_SeqUnOrdered
            	                      
112736     ,	GenRx_Req_SeqUnique
            	                   
112737     ,	GenRx_Req_User
            	              
112738     ,	GenRx_Req_Vld
            	             
112739     ,	GenTx_Req_Addr
            	              
112740     ,	GenTx_Req_Be
            	            
112741     ,	GenTx_Req_BurstType
            	                   
112742     ,	GenTx_Req_Data
            	              
112743     ,	GenTx_Req_Last
            	              
112744     ,	GenTx_Req_Len1
            	              
112745     ,	GenTx_Req_Lock
            	              
112746     ,	GenTx_Req_Opc
            	             
112747     ,	GenTx_Req_Rdy
            	             
112748     ,	GenTx_Req_SeqId
            	               
112749     ,	GenTx_Req_SeqUnOrdered
            	                      
112750     ,	GenTx_Req_SeqUnique
            	                   
112751     ,	GenTx_Req_User
            	              
112752     ,	GenTx_Req_Vld
            	             
112753     ,	IdInfo_AddrMask
            	               
112754     ,	NextIsWrite
            	           
112755     ,	Rsp_CxtId
            	         
112756     ,	Rsp_ErrCode
            	           
112757     ,	Rsp_GenLast
            	           
112758     ,	Rsp_GenNext
            	           
112759     ,	Rsp_HeadVld
            	           
112760     ,	Rsp_IsErr
            	         
112761     ,	Rsp_IsWr
            	        
112762     ,	Rsp_LastFrag
            	            
112763     ,	Rsp_Opc
            	       
112764     ,	Rsp_OrdPtr
            	          
112765     ,	Rsp_PktLast
            	           
112766     ,	Rsp_PktNext
            	           
112767     ,	RspDlyCxtId
            	           
112768     ,	RspDlyLastNext
            	              
112769     ,	Shortage
            	        
112770     ,	Stall_Ordering_On
            	                 
112771     ,	Sys_Clk
            	       
112772     ,	Sys_Clk_ClkS
            	            
112773     ,	Sys_Clk_En
            	          
112774     ,	Sys_Clk_EnS
            	           
112775     ,	Sys_Clk_RetRstN
            	               
112776     ,	Sys_Clk_RstN
            	            
112777     ,	Sys_Clk_Tm
            	          
112778     ,	Sys_Pwr_Idle
            	            
112779     ,	Sys_Pwr_WakeUp
            	              
112780     );
             
112781     	input         CmdRx_CurIsWrite       ;
           	                                      
112782     	input         CmdRx_MatchId          ;
           	                                      
112783     	input         CmdRx_StrmLen1MSB      ;
           	                                      
112784     	input         CmdRx_StrmRatio        ;
           	                                      
112785     	input         CmdRx_StrmType         ;
           	                                      
112786     	input         CmdRx_StrmValid        ;
           	                                      
112787     	input         CmdRx_Vld              ;
           	                                      
112788     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
112789     	output [2:0]  CmdTx_CxtId            ;
           	                                      
112790     	output        CmdTx_MatchId          ;
           	                                      
112791     	output        CmdTx_StrmLen1MSB      ;
           	                                      
112792     	output        CmdTx_StrmValid        ;
           	                                      
112793     	output        CmdTx_Vld              ;
           	                                      
112794     	output [2:0]  Cxt_Id                 ;
           	                                      
112795     	output [2:0]  Cxt_IdR                ;
           	                                      
112796     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
112797     	output        Cxt_StrmLen1wOrAddrw   ;
           	                                      
112798     	output        Cxt_StrmRatio          ;
           	                                      
112799     	output        Cxt_StrmType           ;
           	                                      
112800     	output        Cxt_Update_BufId       ;
           	                                      
112801     	output        Cxt_Update_PktCnt1     ;
           	                                      
112802     	output [7:0]  Cxt_Used               ;
           	                                      
112803     	output        Cxt_Write              ;
           	                                      
112804     	input         CxtEmpty               ;
           	                                      
112805     	output        CxtOpen                ;
           	                                      
112806     	output [2:0]  DbgStall               ;
           	                                      
112807     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
112808     	input  [7:0]  GenRx_Req_Be           ;
           	                                      
112809     	input         GenRx_Req_BurstType    ;
           	                                      
112810     	input  [63:0] GenRx_Req_Data         ;
           	                                      
112811     	input         GenRx_Req_Last         ;
           	                                      
112812     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
112813     	input         GenRx_Req_Lock         ;
           	                                      
112814     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
112815     	output        GenRx_Req_Rdy          ;
           	                                      
112816     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
112817     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
112818     	input         GenRx_Req_SeqUnique    ;
           	                                      
112819     	input  [7:0]  GenRx_Req_User         ;
           	                                      
112820     	input         GenRx_Req_Vld          ;
           	                                      
112821     	output [31:0] GenTx_Req_Addr         ;
           	                                      
112822     	output [7:0]  GenTx_Req_Be           ;
           	                                      
112823     	output        GenTx_Req_BurstType    ;
           	                                      
112824     	output [63:0] GenTx_Req_Data         ;
           	                                      
112825     	output        GenTx_Req_Last         ;
           	                                      
112826     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
112827     	output        GenTx_Req_Lock         ;
           	                                      
112828     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
112829     	input         GenTx_Req_Rdy          ;
           	                                      
112830     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
112831     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
112832     	output        GenTx_Req_SeqUnique    ;
           	                                      
112833     	output [7:0]  GenTx_Req_User         ;
           	                                      
112834     	output        GenTx_Req_Vld          ;
           	                                      
112835     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
112836     	input         NextIsWrite            ;
           	                                      
112837     	input  [2:0]  Rsp_CxtId              ;
           	                                      
112838     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
112839     	input         Rsp_GenLast            ;
           	                                      
112840     	input         Rsp_GenNext            ;
           	                                      
112841     	input         Rsp_HeadVld            ;
           	                                      
112842     	input         Rsp_IsErr              ;
           	                                      
112843     	input         Rsp_IsWr               ;
           	                                      
112844     	input         Rsp_LastFrag           ;
           	                                      
112845     	input  [3:0]  Rsp_Opc                ;
           	                                      
112846     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
112847     	input         Rsp_PktLast            ;
           	                                      
112848     	input         Rsp_PktNext            ;
           	                                      
112849     	input  [2:0]  RspDlyCxtId            ;
           	                                      
112850     	input         RspDlyLastNext         ;
           	                                      
112851     	output        Shortage               ;
           	                                      
112852     	output        Stall_Ordering_On      ;
           	                                      
112853     	input         Sys_Clk                ;
           	                                      
112854     	input         Sys_Clk_ClkS           ;
           	                                      
112855     	input         Sys_Clk_En             ;
           	                                      
112856     	input         Sys_Clk_EnS            ;
           	                                      
112857     	input         Sys_Clk_RetRstN        ;
           	                                      
112858     	input         Sys_Clk_RstN           ;
           	                                      
112859     	input         Sys_Clk_Tm             ;
           	                                      
112860     	output        Sys_Pwr_Idle           ;
           	                                      
112861     	output        Sys_Pwr_WakeUp         ;
           	                                      
112862     	reg         u_14a                             ;
           	                                               
112863     	reg         u_1f57                            ;
           	                                               
112864     	wire        u_2390                            ;
           	                                               
112865     	wire [63:0] u_2393                            ;
           	                                               
112866     	reg  [4:0]  u_2f0d                            ;
           	                                               
112867     	wire        u_348a                            ;
           	                                               
112868     	wire        u_351e                            ;
           	                                               
112869     	reg  [4:0]  u_4008                            ;
           	                                               
112870     	wire        u_4490                            ;
           	                                               
112871     	wire [2:0]  u_4d1b                            ;
           	                                               
112872     	wire        u_54f9                            ;
           	                                               
112873     	wire [2:0]  u_57c5                            ;
           	                                               
112874     	wire        u_5940                            ;
           	                                               
112875     	wire        u_6051                            ;
           	                                               
112876     	wire        u_6329                            ;
           	                                               
112877     	wire        u_6dc7                            ;
           	                                               
112878     	reg  [4:0]  u_7a9                             ;
           	                                               
112879     	wire [31:0] u_828c                            ;
           	                                               
112880     	reg         u_85c9                            ;
           	                                               
112881     	reg         u_8846                            ;
           	                                               
112882     	wire        u_8d26                            ;
           	                                               
112883     	wire [3:0]  u_8ebf                            ;
           	                                               
112884     	wire        u_99                              ;
           	                                               
112885     	wire        u_9bed                            ;
           	                                               
112886     	wire        u_a011                            ;
           	                                               
112887     	wire [7:0]  u_a379                            ;
           	                                               
112888     	wire        u_a6c8                            ;
           	                                               
112889     	wire [7:0]  u_ab1f                            ;
           	                                               
112890     	reg  [4:0]  u_aea9                            ;
           	                                               
112891     	wire [3:0]  u_b175                            ;
           	                                               
112892     	wire        u_bb2b                            ;
           	                                               
112893     	wire        u_bda9                            ;
           	                                               
112894     	wire        u_c1fd                            ;
           	                                               
112895     	wire        u_c5af                            ;
           	                                               
112896     	wire [7:0]  u_c7bb                            ;
           	                                               
112897     	reg  [4:0]  u_cd12                            ;
           	                                               
112898     	wire        u_d119                            ;
           	                                               
112899     	wire        u_d170                            ;
           	                                               
112900     	reg  [4:0]  u_d5be                            ;
           	                                               
112901     	reg  [4:0]  u_e35c                            ;
           	                                               
112902     	reg  [4:0]  u_e6e4                            ;
           	                                               
112903     	wire        u_fa88                            ;
           	                                               
112904     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
112905     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
112906     	wire [6:0]  Addr                              ;
           	                                               
112907     	wire        CurPrivateNextIsWrite             ;
           	                                               
112908     	wire [7:0]  CxtId                             ;
           	                                               
112909     	wire [7:0]  CxtUsed                           ;
           	                                               
112910     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
112911     	wire        Go_CxtAlloc                       ;
           	                                               
112912     	wire        Go_Ord                            ;
           	                                               
112913     	wire        GoPkt                             ;
           	                                               
112914     	wire [7:0]  Len1W                             ;
           	                                               
112915     	wire [2:0]  New_OrdId                         ;
           	                                               
112916     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
112917     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
112918     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
112919     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
112920     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
112921     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
112922     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
112923     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
112924     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
112925     	wire        NextTx                            ;
           	                                               
112926     	wire [7:0]  Ord_Free                          ;
           	                                               
112927     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
112928     	wire [4:0]  Ord_Key                           ;
           	                                               
112929     	wire        Ord_KeyMatch                      ;
           	                                               
112930     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
112931     	wire [7:0]  Ord_Used                          ;
           	                                               
112932     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
112933     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
112934     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
112935     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
112936     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
112937     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
112938     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
112939     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
112940     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
112941     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
112942     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
112943     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
112944     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
112945     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
112946     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
112947     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
112948     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
112949     	wire [7:0]  OrdKeyEn                          ;
           	                                               
112950     	wire        OrdKeyMatchId_0                   ;
           	                                               
112951     	wire        OrdKeyMatchId_1                   ;
           	                                               
112952     	wire        OrdKeyMatchId_2                   ;
           	                                               
112953     	wire        OrdKeyMatchId_3                   ;
           	                                               
112954     	wire        OrdKeyMatchId_4                   ;
           	                                               
112955     	wire        OrdKeyMatchId_5                   ;
           	                                               
112956     	wire        OrdKeyMatchId_6                   ;
           	                                               
112957     	wire        OrdKeyMatchId_7                   ;
           	                                               
112958     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
112959     	wire        PrvBusy                           ;
           	                                               
112960     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
112961     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
112962     	wire        Rdy_CxtAlloc                      ;
           	                                               
112963     	wire        Rdy_Ord                           ;
           	                                               
112964     	wire        RxAbort                           ;
           	                                               
112965     	wire        RxPre                             ;
           	                                               
112966     	wire        Vld_CxtAlloc                      ;
           	                                               
112967     	wire        Vld_Ord                           ;
           	                                               
112968     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
112969     	reg         Cxt_StrmLen1wOrAddrw              ;
           	                                               
112970     	reg  [2:0]  DbgStall                          ;
           	                                               
112971     	reg         dontStop                          ;
           	                                               
112972     	assign CmdTx_ApertureId = { 9'b010010010 };
           	                                           
112973     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
112974     	assign Go_CxtAlloc = Rdy_CxtAlloc;
           	                                  
112975     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
112976     	assign Ord_ValMatchId = { 1'b1 , 1'b1 , 1'b1 , 1'b1 , 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                                                                  
112977     	assign u_351e = RxPre & NextIsWrite;
           	                                    
112978     	assign PrvBusy = ~ u_14a;
           	                         
112979     	assign u_99 = ~ PrvBusy;
           	                        
112980     	assign CurPrivateNextIsWrite = u_99 ? u_351e : u_85c9;
           	                                    <font color = "red">-3-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112379     		.Rx_0( u_cb9b_0 )
           		<font color = "green">-1-</font>                 
112380     	,	.Rx_1( u_cb9b_1 )
           <font color = "green">	==></font>
112381     	,	.Rx_11( u_cb9b_11 )
           	<font color = "red">-2-</font> 	                   
112382     	,	.Rx_14( 1'b0 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112385     	,	.Rx_19( u_cb9b_19 )
           	<font color = "green">-1-</font> 	                   
112386     	,	.Rx_2( u_cb9b_2 )
           <font color = "green">	==></font>
112387     	,	.Rx_4( u_cb9b_4 )
           	<font color = "red">-2-</font> 	                 
112388     	,	.Rx_6( u_cb9b_6 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112392     	,	.RxRdy( ReqRdy )
           	<font color = "green">-1-</font> 	                
112393     	,	.RxVld( ReqVld )
           <font color = "green">	==></font>
112394     	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
112395     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112404     	,	.Tx_1( u_d4d9_1 )
           	<font color = "red">-1-</font> 	                 
112405     	,	.Tx_11( u_d4d9_11 )
           <font color = "green">	==></font>
112406     	,	.Tx_14( u_d4d9_14 )
           <font color = "red">	==></font>
112407     	,	.Tx_15( u_d4d9_15 )
           <font color = "red">	==></font>
112408     	,	.Tx_17( u_d4d9_17 )
           <font color = "red">	==></font>
112409     	,	.Tx_19( u_d4d9_19 )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112485     	,	.GenPrt_Req_Be( u_Req_Be )
           	<font color = "red">-1-</font> 	                          
112486     	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           <font color = "green">	==></font>
112487     	,	.GenPrt_Req_Data( u_Req_Data )
           <font color = "red">	==></font>
112488     	,	.GenPrt_Req_Last( u_Req_Last )
           <font color = "red">	==></font>
112489     	,	.GenPrt_Req_Len1( u_Req_Len1 )
           <font color = "red">	==></font>
112490     	,	.GenPrt_Req_Lock( u_Req_Lock )
           <font color = "red">	==></font>
112491     	,	.GenPrt_Req_Opc( u_Req_Opc )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_144034">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_R_U_0ffb7898">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
