// Copyright (c) 2022 W-Mai
// 
// This software is released under the MIT License.
// https://opensource.org/licenses/MIT

`include "../core/defines.v"

module core_id(
    input rst,

    // æ¥è‡ªcore_if_idçš„ä¿¡å·
    input wire[`InstByteBus]            inst_in                 , // æŒ‡ä»¤å†…å®¹
    input wire[`InstAddressBus]         inst_addr_in            , // æŒ‡ä»¤åœ°å€

    // ä»core_regsè·å–çš„ä¿¡å·
    input wire[`RegistersByteBus]       read_reg1_data_in       , // é€šç”¨å¯„å­˜å™¨1è¾“å…¥æ•°æ®
    input wire[`RegistersByteBus]       read_reg2_data_in       , // é€šç”¨å¯„å­˜å™¨2è¾“å…¥æ•°æ®

    // å‘core_regså†™å…¥çš„ä¿¡å·
    output reg[`RegistersAddressBus]    write_reg1_addr_out     , // è¯»é€šç”¨å¯„å­˜å™¨1åœ°å€
    output reg[`RegistersAddressBus]    write_reg2_addr_out     , // è¯»é€šç”¨å¯„å­˜å™¨2åœ°å€

    // å‘core_exæ¨¡å—å†™å…¥çš„ä¿¡å·
        // inst
    output reg[`InstByteBus]            inst_out                , // æŒ‡ä»¤å†…å®¹
    output reg[`InstAddressBus]         inst_addr_out           , // æŒ‡ä»¤åœ°å€
        // regs
    output reg                          reg_we_out              , // å†™é€šç”¨å¯„å­˜å™¨æ ‡å¿—
    output reg[`RegistersAddressBus]    reg_write_addr_out      , // å†™é€šç”¨å¯„å­˜å™¨åœ°å€
    output reg[`RegistersByteBus]       reg1_data_out           , // é€šç”¨å¯„å­˜å™¨1æ•°æ®
    output reg[`RegistersByteBus]       reg2_data_out           , // é€šç”¨å¯„å­˜å™¨2æ•°æ®
        // data
    output reg                          eval_en                 , // è®¡ç®—ä½¿èƒ½
    output reg[`MemByteBus]             opnum1_out              , // æ“ä½œæ•°1
    output reg[`MemByteBus]             opnum2_out              , // æ“ä½œæ•°2
    output reg[`ALUFuncBus]             func_out                , // ALUåŠŸèƒ½
        // decoded signals
    output reg[`INST_OPCODEBus]         opcode_out              , // æŒ‡ä»¤æ“ä½œç 
    output reg[`INST_FUNC3Bus]          func3_out               , // func3
    output reg[`INST_FUNC7Bus]          func7_out               , // func7
    output reg[`INST_REGBus]            rs1_out                 , // rs1
    output reg[`INST_REGBus]            rs2_out                 , // rs2
    output reg[`INST_REGBus]            rd_out                  , // rd
    output reg[`INST_IMMBus]            immI_out                , // æŒ‡ä»¤ç«‹å³æ•°Iå‹
    output reg[`INST_IMMBus]            immS_out                , // æŒ‡ä»¤ç«‹å³æ•°Så‹
    output reg[`INST_IMMBus]            immB_out                , // æŒ‡ä»¤ç«‹å³æ•°Bå‹
    output reg[`INST_IMMBus]            immU_out                , // æŒ‡ä»¤ç«‹å³æ•°Uå‹
    output reg[`INST_IMMBus]            immJ_out                , // æŒ‡ä»¤ç«‹å³æ•°Jå‹
    output reg[`INST_SHAMTBus]          shamt_out                 // æŒ‡ä»¤ç§»ä½æ•°
);

// è§£ç åçš„ä¿¡å·
wire[`INST_OPCODEBus]   opcode;                         // æŒ‡ä»¤æ“ä½œç 
wire[`INST_FUNC3Bus]    func3;                          // func3
wire[`INST_FUNC7Bus]    func7;                          // func7
wire[`INST_REGBus]      rs1, rs2, rd;                   // æŒ‡ä»¤æ“ä½œæ•°
wire[`INST_IMMBus]      immI, immS, immB, immU, immJ;   // æŒ‡ä»¤ç«‹å³æ•°
wire[`INST_SHAMTBus]    shamt;                          // æŒ‡ä»¤ç§»ä½æ•°

// è¿™ä¸€å¤§å¨å¯¹ç€æ‰‹å†Œå†™äº†åŠä¸ªå¤šå°æ—¶ï¼Œçœ‹åäº†ğŸ¤®
assign opcode   =       inst_in[6:0];                                                           // [6:0]
assign func3    =       inst_in[14:12];                                                         // [14:12]
assign func7    =       inst_in[31:25];                                                         // [31:25]
assign rs1      =       inst_in[19:15];                                                         // [19:15]
assign rs2      =       inst_in[24:20];                                                         // [24:20]
assign rd       =       inst_in[11:7];                                                          // [11:7]
assign immI     =       {{20{inst_in[31]}}, inst_in[31:20]};                                    // [31:20]
assign immS     =       {{20{inst_in[31]}}, inst_in[31:25], inst_in[11:7]};                     // [31:25, 11:7]
assign immB     =       {{20{inst_in[12]}}, inst_in[11], inst_in[30:25], inst_in[11:8], 1'b0};  // [12, 11, 30:25, 11:8]
assign immU     =       inst_in[31:12];                                                         // [31:12]
assign immJ     =       {{12{inst_in[31]}}, inst_in[19:12], inst_in[20], inst_in[30:21], 1'b0}; // [31, 19:12, 20, 30:21]
assign shamt    =       {27'b0, inst_in[24:20]};                                                // [24:20]

// ä¸€ä¸ªå·¨å¤§çš„ç»„åˆé€»è¾‘ç”µè·¯ç”¨æ¥è§£ææŒ‡ä»¤
always @(*) begin
    inst_out            = inst_in;
    inst_addr_out       = inst_addr_in;
    reg1_data_out       = read_reg1_data_in;
    reg2_data_out       = read_reg2_data_in;
    opnum1_out          = `ZeroWord;
    opnum2_out          = `ZeroWord;

    // è¾“å‡ºè§£ç åçš„ä¿¡å·
    opcode_out          = opcode;
    func3_out           = func3;
    func7_out           = func7;
    rs1_out             = rs1;
    rs2_out             = rs2;
    rd_out              = rd;
    immI_out            = immI;
    immS_out            = immS;
    immB_out            = immB;
    immU_out            = immU;
    immJ_out            = immJ;
    shamt_out           = shamt;

    // åˆ¤æ–­æŒ‡ä»¤æ“ä½œç 
    case(opcode)
        `INST_TYPE_R      : begin
            case (func3)
                `INST_FUNC3_ADD  : begin
                    reg_we_out          = `WriteEnable;
                    reg_write_addr_out  = rd;
                    write_reg1_addr_out = rs1;
                    write_reg2_addr_out = rs2;
                    
                    opnum1_out = rs1;
                    opnum2_out = rs2;
                end
                default : begin
                    reg_we_out          = `WriteDisable;
                    reg_write_addr_out  = `ZeroReg;
                    write_reg1_addr_out = `ZeroReg;
                    write_reg2_addr_out = `ZeroReg;
                end

            endcase
        end

        `INST_TYPE_I      : begin
            case (func3)
                `INST_FUNC3_ADDI  : begin
                    reg_we_out          = `WriteEnable;
                    reg_write_addr_out  = rd;
                    write_reg1_addr_out = rs1;
                    write_reg2_addr_out = `ZeroReg;
                    
                    opnum1_out = rs1;
                    opnum2_out = immI;
                end
                default : begin
                    reg_we_out          = `WriteDisable;
                    reg_write_addr_out  = `ZeroReg;
                    write_reg1_addr_out = `ZeroReg;
                    write_reg2_addr_out = `ZeroReg;
                end

            endcase
        end

        default : begin
            reg_we_out          = `WriteDisable;
            reg_write_addr_out  = `ZeroReg;
            write_reg1_addr_out = `ZeroReg;
            write_reg2_addr_out = `ZeroReg;
        end
    endcase
end


// è¾“å‡ºALUæ§åˆ¶ä¿¡å·
always @(*) begin
    case (opcode)
        `INST_TYPE_R, `INST_TYPE_I      : begin
            eval_en  = `ALUEnable;
            case (func3)
                `INST_FUNC3_ADD, `INST_FUNC3_ADDI, `INST_FUNC3_SUB : begin
                    func_out = func7 == `INST_FUNC7_ADD ? `ALUFunc_ADD : `ALUFunc_SUB;
                end


                default : begin
                    func_out = `ALUFunc_ADD;
                end
            endcase
        end
        default : begin
            eval_en  = `ALUDisable;
            func_out = `ALUFunc_ADD;
        end
    endcase
end

endmodule
