# riscv-core-emulator
A RISC-V Core Emulator and Cache Simulator with a five-stage pipeline, branch prediction, hazard detection, and memory management.
