// Seed: 20504547
module module_0 (
    input tri id_0
);
  wire id_2;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    output wire id_5,
    output uwire id_6,
    input tri0 id_7,
    input wor id_8,
    output tri1 id_9,
    output wor id_10,
    input supply0 id_11,
    input wand id_12,
    output tri0 id_13,
    input wor id_14
);
  module_0 modCall_1 (id_8);
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    output tri1  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  tri1  id_3
    , id_6,
    output tri1  id_4
);
  wire id_7;
  wire id_8;
  assign id_0 = 1'd0 - (1 + id_3);
  module_0 modCall_1 (id_2);
  id_9(
      .id_0(id_2)
  );
endmodule
