#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug  2 13:19:54 2021
# Process ID: 12072
# Current directory: F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10644 F:\LittleNet_ACC_verilog\LittleNetAcc_2019_1\LittleNetAcc_2019_1.xpr
# Log file: F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/vivado.log
# Journal file: F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.xpr
update_compile_order -fileset sources_1
reset_target all [get_files  {F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci}]
export_ip_user_files -of_objects  [get_files  {F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci}] -sync -no_script -force -quiet
generate_target all [get_files  {F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci}]
catch { config_ip_cache -export [get_ips -all ROM_DW_1_0] }
catch { config_ip_cache -export [get_ips -all ROM_DW_1_2] }
catch { config_ip_cache -export [get_ips -all ROM_DW_2_1] }
catch { config_ip_cache -export [get_ips -all ROM_DW_3_0] }
catch { config_ip_cache -export [get_ips -all ROM_DW_3_2] }
catch { config_ip_cache -export [get_ips -all ROM_DW_4_1] }
catch { config_ip_cache -export [get_ips -all ROM_PW_1_1] }
catch { config_ip_cache -export [get_ips -all ROM_PW_2_0] }
catch { config_ip_cache -export [get_ips -all ROM_PW_2_2] }
catch { config_ip_cache -export [get_ips -all ROM_PW_3_1] }
catch { config_ip_cache -export [get_ips -all ROM_PW_4_0] }
catch { config_ip_cache -export [get_ips -all ROM_PW_4_2] }
catch { config_ip_cache -export [get_ips -all ROM_PW_5_0] }
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci]
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property BOARD_PART_REPO_PATHS {C:/Users/Micha³/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store C:/Users/Micha?/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store C:/Users/Micha?/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_sto} [current_project]
set_param board.repoPaths {C:/Users/Micha³/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store C:/Users/Micha?/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store C:/Users/Micha?/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_sto}
set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property BOARD_PART_REPO_PATHS {C:/Users/Micha³/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store C:/Users/Micha?/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store C:/Users/Micha?/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_sto} [current_project]
set_param board.repoPaths {C:/Users/Micha³/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store C:/Users/Micha?/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store C:/Users/Micha?/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_sto}
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_project
open_project F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.xpr
update_compile_order -fileset sources_1
close_project
open_project F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {F:\LittleNet_ACC_verilog\LittleNetAcc_2019_1\LittleNetAcc_2019_1.srcs\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs
close_project
open_project F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
open_bd_design {F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd}
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_intf_nets LittleNetAccAxi_0_m_axis] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells LittleNetAccAxi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:LittleNetAccAxi:1.0 LittleNetAccAxi_0
endgroup
set_property location {2 1120 1117} [get_bd_cells LittleNetAccAxi_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins LittleNetAccAxi_0/reset]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)" }  [get_bd_pins LittleNetAccAxi_0/s_axis_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)" }  [get_bd_pins LittleNetAccAxi_0/m_axis_clk]
endgroup
connect_bd_net [get_bd_pins LittleNetAccAxi_0/clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_intf_net [get_bd_intf_pins LittleNetAccAxi_0/s_axis] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins LittleNetAccAxi_0/m_axis]
save_bd_design
validate_bd_design
save_bd_design
regenerate_bd_layout -routing
close_bd_design [get_bd_designs sensors96b]
generate_target all [get_files  F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd]
catch { config_ip_cache -export [get_ips -all sensors96b_LittleNetAccAxi_0_1] }
catch { config_ip_cache -export [get_ips -all sensors96b_auto_us_0] }
catch { config_ip_cache -export [get_ips -all sensors96b_auto_us_1] }
catch { config_ip_cache -export [get_ips -all sensors96b_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd]
launch_runs -jobs 8 sensors96b_LittleNetAccAxi_0_1_synth_1
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd] -directory F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
reset_run synth_1
set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_project
open_project F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_pw_5_0.coe}] [get_ips ROM_PW_5_0]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_pw_4_2.coe}] [get_ips ROM_PW_4_2]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_pw_4_0.coe}] [get_ips ROM_PW_4_0]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_pw_3_1.coe}] [get_ips ROM_PW_3_1]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_pw_2_2.coe}] [get_ips ROM_PW_2_2]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_pw_2_0.coe}] [get_ips ROM_PW_2_0]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_pw_1_1.coe}] [get_ips ROM_PW_1_1]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_dw_4_1.coe}] [get_ips ROM_DW_4_1]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_dw_3_2.coe}] [get_ips ROM_DW_3_2]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_dw_3_0.coe}] [get_ips ROM_DW_3_0]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_dw_2_1.coe}] [get_ips ROM_DW_2_1]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_dw_1_2.coe}] [get_ips ROM_DW_1_2]
set_property -dict [list CONFIG.Coe_File {f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/rom_init/rom_dw_1_0.coe}] [get_ips ROM_DW_1_0]
set_property -dict [list CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips RAM_A32_75000e_17a_B8_19a]
set_property -dict [list CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips RAM_A32_75000e_17a_B8_19a]
reset_target all [get_files  {F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci}]
export_ip_user_files -of_objects  [get_files  {F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci}] -sync -no_script -force -quiet
generate_target all [get_files  {F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci}]
catch { config_ip_cache -export [get_ips -all DSP_A_add_C] }
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_ACC] }
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_add_C] }
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_add_C_PCOUT] }
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_add_PCIN] }
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_add_PCIN_PCOUT] }
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_PCOUT] }
catch { config_ip_cache -export [get_ips -all DSP_STREAMER] }
catch { config_ip_cache -export [get_ips -all RAM_A32_2912e_12a_B8_14a] }
catch { config_ip_cache -export [get_ips -all RAM_A32_5824e_13a_B8_15a] }
catch { config_ip_cache -export [get_ips -all RAM_A32_10000e_14a_B8_16a] }
catch { config_ip_cache -export [get_ips -all RAM_A32_10400e_14a_B8_16a] }
catch { config_ip_cache -export [get_ips -all RAM_A32_15000e_14a_B8_16a] }
catch { config_ip_cache -export [get_ips -all RAM_A32_20000e_15a_B8_17a] }
catch { config_ip_cache -export [get_ips -all RAM_A32_75000e_17a_B8_19a] }
catch { config_ip_cache -export [get_ips -all ROM_DW_1_0] }
catch { config_ip_cache -export [get_ips -all ROM_DW_1_2] }
catch { config_ip_cache -export [get_ips -all ROM_DW_2_1] }
catch { config_ip_cache -export [get_ips -all ROM_DW_3_0] }
catch { config_ip_cache -export [get_ips -all ROM_DW_3_2] }
catch { config_ip_cache -export [get_ips -all ROM_DW_4_1] }
catch { config_ip_cache -export [get_ips -all ROM_PW_1_1] }
catch { config_ip_cache -export [get_ips -all ROM_PW_2_0] }
catch { config_ip_cache -export [get_ips -all ROM_PW_2_2] }
catch { config_ip_cache -export [get_ips -all ROM_PW_3_1] }
catch { config_ip_cache -export [get_ips -all ROM_PW_4_0] }
catch { config_ip_cache -export [get_ips -all ROM_PW_4_2] }
catch { config_ip_cache -export [get_ips -all ROM_PW_5_0] }
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci]
launch_runs -jobs 8 {ROM_DW_1_0_synth_1 ROM_DW_1_2_synth_1 ROM_DW_2_1_synth_1 ROM_DW_3_0_synth_1 ROM_DW_3_2_synth_1 ROM_DW_4_1_synth_1 ROM_PW_1_1_synth_1 ROM_PW_2_0_synth_1 ROM_PW_2_2_synth_1 ROM_PW_3_1_synth_1 ROM_PW_4_0_synth_1 ROM_PW_4_2_synth_1 ROM_PW_5_0_synth_1}
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci] -directory F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
ipx::open_ipxact_file {F:\LittleNet_ACC_verilog\LittleNetAcc_2019_1\LittleNetAcc_2019_1.srcs\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs
close_project
open_project F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  f:/LittleNet_ACC_verilog/AXI_LITE_READER/ip_repo [current_project]
update_ip_catalog
open_bd_design {F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd}
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_intf_nets LittleNetAccAxi_0_m_axis] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells LittleNetAccAxi_0]
save_bd_design
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_1_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_1_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_1_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_1_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_2_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_2_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_3_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_3_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_3_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_3_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_4_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_4_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_1_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_1_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_2_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_2_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_2_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_2_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_3_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_3_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_4_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_4_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_4_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_4_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_5_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_5_0.coe] -no_script -reset -force -quiet
remove_files  {F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_1_0.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_1_0.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_1_2.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_1_2.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_2_1.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_2_1.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_3_0.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_3_0.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_3_2.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_3_2.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_dw_4_1.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_dw_4_1.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_1_1.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_1_1.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_2_0.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_2_0.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_2_2.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_2_2.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_3_1.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_3_1.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_4_0.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_4_0.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_4_2.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_4_2.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_0/sources_1/ip/rom_init/rom_pw_5_0.coe F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/ip/sensors96b_LittleNetAccAxi_0_1/sources_1/ip/rom_init/rom_pw_5_0.coe}
reset_run synth_1
set_property  ip_repo_paths  {f:/LittleNet_ACC_verilog/AXI_LITE_READER/ip_repo F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:LittleNetAccAxi:1.0 LittleNetAccAxi_0
endgroup
set_property location {3 1257 1118} [get_bd_cells LittleNetAccAxi_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)" }  [get_bd_pins LittleNetAccAxi_0/s_axis_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)" }  [get_bd_pins LittleNetAccAxi_0/m_axis_clk]
endgroup
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins LittleNetAccAxi_0/reset]
connect_bd_net [get_bd_pins LittleNetAccAxi_0/clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_intf_net [get_bd_intf_pins LittleNetAccAxi_0/s_axis] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins LittleNetAccAxi_0/m_axis]
set_property location {3 1616 1109} [get_bd_cells util_vector_logic_0]
save_bd_design
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs sensors96b]
report_ip_status -name ip_status 
generate_target all [get_files  F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd]
catch { config_ip_cache -export [get_ips -all sensors96b_LittleNetAccAxi_0_2] }
catch { config_ip_cache -export [get_ips -all sensors96b_auto_us_0] }
catch { config_ip_cache -export [get_ips -all sensors96b_auto_us_1] }
catch { config_ip_cache -export [get_ips -all sensors96b_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd]
launch_runs -jobs 6 sensors96b_LittleNetAccAxi_0_2_synth_1
export_simulation -of_objects [get_files F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.srcs/sources_1/bd/sensors96b/sensors96b.bd] -directory F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.ip_user_files/sim_scripts -ip_user_files_dir F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.ip_user_files -ipstatic_source_dir F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.cache/compile_simlib/modelsim} {questa=F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.cache/compile_simlib/questa} {riviera=F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.cache/compile_simlib/riviera} {activehdl=F:/LittleNet_ACC_verilog/hw/dac_sdc/dac_sdc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
