// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xf_QuatizationDither (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stream_in_rows_dout,
        stream_in_rows_empty_n,
        stream_in_rows_read,
        stream_in_cols_dout,
        stream_in_cols_empty_n,
        stream_in_cols_read,
        stream_in_data_V_V_dout,
        stream_in_data_V_V_empty_n,
        stream_in_data_V_V_read,
        stream_out_data_V_V_din,
        stream_out_data_V_V_full_n,
        stream_out_data_V_V_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_state9 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] stream_in_rows_dout;
input   stream_in_rows_empty_n;
output   stream_in_rows_read;
input  [15:0] stream_in_cols_dout;
input   stream_in_cols_empty_n;
output   stream_in_cols_read;
input  [119:0] stream_in_data_V_V_dout;
input   stream_in_data_V_V_empty_n;
output   stream_in_data_V_V_read;
output  [95:0] stream_out_data_V_V_din;
input   stream_out_data_V_V_full_n;
output   stream_out_data_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_in_rows_read;
reg stream_in_cols_read;
reg stream_in_data_V_V_read;
reg stream_out_data_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_in_rows_blk_n;
reg    stream_in_cols_blk_n;
reg    stream_in_data_V_V_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln126_reg_5149;
reg   [0:0] icmp_ln136_reg_5164;
reg    stream_out_data_V_V_blk_n;
reg    ap_enable_reg_pp1_iter3;
reg   [0:0] icmp_ln136_reg_5164_pp1_iter2_reg;
reg   [30:0] indvar_flatten_reg_710;
reg  signed [9:0] q_err_2nd_V_2_0_1_i_reg_721;
reg  signed [9:0] q_err_2nd_V_1_0_1_i_reg_733;
reg  signed [9:0] q_err_2nd_V_0_0_1_i_reg_745;
reg  signed [9:0] q_err_1st_V_2_0_1_i_reg_757;
reg  signed [9:0] q_err_1st_V_1_0_1_i_reg_769;
reg  signed [9:0] q_err_1st_V_0_0_1_i_reg_781;
reg   [14:0] col_index28_0_i_reg_793;
reg   [15:0] height_reg_5039;
reg    ap_block_state1;
reg   [14:0] trunc_ln78_1_reg_5044;
wire   [14:0] in_col_loop_bound_fu_824_p2;
reg   [14:0] in_col_loop_bound_reg_5052;
wire    ap_CS_fsm_state2;
wire   [14:0] col_index_fu_834_p2;
wire    ap_CS_fsm_state3;
wire   [30:0] mul_ln180_fu_5033_p2;
reg   [30:0] mul_ln180_reg_5144;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln126_fu_862_p2;
wire    ap_block_state5_pp1_stage0_iter0;
reg    ap_predicate_op122_read_state6;
reg    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_state7_pp1_stage0_iter2;
reg    ap_block_state8_pp1_stage0_iter3;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln126_reg_5149_pp1_iter1_reg;
reg   [0:0] icmp_ln126_reg_5149_pp1_iter2_reg;
wire   [30:0] add_ln126_fu_867_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [14:0] select_ln129_fu_878_p3;
reg   [14:0] select_ln129_reg_5158;
reg   [14:0] select_ln129_reg_5158_pp1_iter1_reg;
wire   [0:0] icmp_ln136_fu_886_p2;
reg   [0:0] icmp_ln136_reg_5164_pp1_iter1_reg;
wire   [63:0] zext_ln157_fu_891_p1;
reg   [63:0] zext_ln157_reg_5168;
wire   [0:0] icmp_ln196_fu_901_p2;
reg   [0:0] icmp_ln196_reg_5178;
reg   [0:0] icmp_ln196_reg_5178_pp1_iter1_reg;
reg   [0:0] icmp_ln196_reg_5178_pp1_iter2_reg;
wire   [14:0] col_index_1_fu_906_p2;
wire   [9:0] offset_buffer_0_0_s_q0;
reg  signed [9:0] offset_buffer_0_0_3_reg_5239;
wire   [1:0] trunc_ln68_1_fu_917_p1;
reg   [1:0] trunc_ln68_1_reg_5244;
wire   [9:0] offset_buffer_1_0_s_q0;
reg  signed [9:0] offset_buffer_1_0_3_reg_5249;
wire   [1:0] trunc_ln68_9_fu_921_p1;
reg   [1:0] trunc_ln68_9_reg_5254;
wire   [9:0] offset_buffer_2_0_s_q0;
reg  signed [9:0] offset_buffer_2_0_3_reg_5259;
wire   [1:0] trunc_ln68_14_fu_925_p1;
reg   [1:0] trunc_ln68_14_reg_5264;
wire   [8:0] offset_buffer_0_1_s_q0;
reg  signed [8:0] offset_buffer_0_1_3_reg_5269;
reg  signed [8:0] offset_buffer_0_1_3_reg_5269_pp1_iter2_reg;
wire   [1:0] trunc_ln68_17_fu_929_p1;
reg   [1:0] trunc_ln68_17_reg_5274;
reg   [1:0] trunc_ln68_17_reg_5274_pp1_iter2_reg;
wire   [8:0] offset_buffer_1_1_s_q0;
reg  signed [8:0] offset_buffer_1_1_3_reg_5279;
reg  signed [8:0] offset_buffer_1_1_3_reg_5279_pp1_iter2_reg;
wire   [1:0] trunc_ln68_20_fu_933_p1;
reg   [1:0] trunc_ln68_20_reg_5284;
reg   [1:0] trunc_ln68_20_reg_5284_pp1_iter2_reg;
wire   [8:0] offset_buffer_2_1_s_q0;
reg  signed [8:0] offset_buffer_2_1_3_reg_5289;
reg  signed [8:0] offset_buffer_2_1_3_reg_5289_pp1_iter2_reg;
wire   [1:0] trunc_ln68_23_fu_937_p1;
reg   [1:0] trunc_ln68_23_reg_5294;
reg   [1:0] trunc_ln68_23_reg_5294_pp1_iter2_reg;
reg   [9:0] p_Result_25_0_i_reg_5332;
reg   [7:0] sext_ln_reg_5337;
reg   [0:0] tmp_81_reg_5342;
reg   [8:0] tmp_reg_5352;
wire   [1:0] trunc_ln647_1_fu_1100_p1;
reg   [1:0] trunc_ln647_1_reg_5357;
reg   [9:0] p_Result_25_0_1_i_reg_5364;
reg   [7:0] sext_ln215_s_reg_5369;
reg   [0:0] tmp_84_reg_5374;
reg   [8:0] tmp_24_reg_5384;
wire   [1:0] trunc_ln647_2_fu_1246_p1;
reg   [1:0] trunc_ln647_2_reg_5389;
reg   [9:0] p_Result_25_0_2_i_reg_5396;
reg   [7:0] sext_ln215_1_reg_5401;
reg   [0:0] tmp_87_reg_5406;
reg   [8:0] tmp_26_reg_5416;
wire   [1:0] trunc_ln647_3_fu_1392_p1;
reg   [1:0] trunc_ln647_3_reg_5421;
reg   [9:0] p_Result_1_i_reg_5428;
reg   [1:0] trunc_ln68_s_reg_5435;
reg   [9:0] p_Result_1_1_i_reg_5440;
reg   [1:0] trunc_ln68_12_reg_5447;
reg   [9:0] p_Result_1_2_i_reg_5452;
reg   [1:0] trunc_ln68_15_reg_5459;
reg   [9:0] p_Result_2_i_reg_5464;
wire   [4:0] offset_buffer_0_2_s_q0;
reg  signed [4:0] offset_buffer_0_2_3_reg_5469;
reg    ap_enable_reg_pp1_iter2;
wire   [1:0] trunc_ln68_26_fu_1493_p1;
reg   [1:0] trunc_ln68_26_reg_5474;
reg   [1:0] trunc_ln68_18_reg_5479;
reg   [9:0] p_Result_2_1_i_reg_5484;
wire   [4:0] offset_buffer_1_2_s_q0;
reg  signed [4:0] offset_buffer_1_2_3_reg_5489;
wire   [1:0] trunc_ln68_29_fu_1525_p1;
reg   [1:0] trunc_ln68_29_reg_5494;
reg   [1:0] trunc_ln68_21_reg_5499;
reg   [9:0] p_Result_2_2_i_reg_5504;
wire   [4:0] offset_buffer_2_2_s_q0;
reg  signed [4:0] offset_buffer_2_2_3_reg_5509;
wire   [1:0] trunc_ln68_32_fu_1557_p1;
reg   [1:0] trunc_ln68_32_reg_5514;
reg   [1:0] trunc_ln68_24_reg_5519;
reg   [9:0] p_Result_3_i_reg_5524;
wire   [4:0] offset_buffer_0_3_s_q0;
reg  signed [4:0] offset_buffer_0_3_3_reg_5529;
wire   [1:0] trunc_ln68_35_fu_1589_p1;
reg   [1:0] trunc_ln68_35_reg_5534;
reg   [1:0] trunc_ln68_27_reg_5539;
reg   [9:0] p_Result_3_1_i_reg_5544;
wire   [4:0] offset_buffer_1_3_s_q0;
reg  signed [4:0] offset_buffer_1_3_3_reg_5549;
wire   [1:0] trunc_ln68_36_fu_1621_p1;
reg   [1:0] trunc_ln68_36_reg_5554;
reg   [1:0] trunc_ln68_30_reg_5559;
reg   [9:0] p_Result_3_2_i_reg_5564;
wire   [4:0] offset_buffer_2_3_s_q0;
reg  signed [4:0] offset_buffer_2_3_3_reg_5569;
wire   [1:0] trunc_ln68_37_fu_1653_p1;
reg   [1:0] trunc_ln68_37_reg_5574;
reg   [1:0] trunc_ln68_33_reg_5579;
wire   [9:0] q_err_2nd_0_0_V_2_fu_4284_p3;
wire   [9:0] q_err_1st_0_0_V_2_fu_4299_p3;
wire   [9:0] q_err_2nd_1_0_V_2_fu_4615_p3;
wire   [9:0] q_err_1st_1_0_V_2_fu_4630_p3;
wire   [9:0] q_err_2nd_2_0_V_2_fu_4946_p3;
wire   [9:0] q_err_1st_2_0_V_2_fu_4961_p3;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg   [9:0] offset_buffer_0_0_s_address0;
reg    offset_buffer_0_0_s_ce0;
reg    offset_buffer_0_0_s_we0;
wire   [9:0] offset_buffer_0_0_s_address1;
reg    offset_buffer_0_0_s_ce1;
reg    offset_buffer_0_0_s_we1;
reg   [9:0] offset_buffer_0_1_s_address0;
reg    offset_buffer_0_1_s_ce0;
reg    offset_buffer_0_1_s_we0;
wire   [9:0] offset_buffer_0_1_s_address1;
reg    offset_buffer_0_1_s_ce1;
reg    offset_buffer_0_1_s_we1;
wire   [8:0] offset_buffer_0_1_s_d1;
reg   [9:0] offset_buffer_0_2_s_address0;
reg    offset_buffer_0_2_s_ce0;
reg    offset_buffer_0_2_s_we0;
wire   [9:0] offset_buffer_0_2_s_address1;
reg    offset_buffer_0_2_s_ce1;
reg    offset_buffer_0_2_s_we1;
wire   [4:0] offset_buffer_0_2_s_d1;
reg   [9:0] offset_buffer_0_3_s_address0;
reg    offset_buffer_0_3_s_ce0;
reg    offset_buffer_0_3_s_we0;
wire   [9:0] offset_buffer_0_3_s_address1;
reg    offset_buffer_0_3_s_ce1;
reg    offset_buffer_0_3_s_we1;
wire   [4:0] offset_buffer_0_3_s_d1;
reg   [9:0] offset_buffer_1_0_s_address0;
reg    offset_buffer_1_0_s_ce0;
reg    offset_buffer_1_0_s_we0;
wire   [9:0] offset_buffer_1_0_s_address1;
reg    offset_buffer_1_0_s_ce1;
reg    offset_buffer_1_0_s_we1;
reg   [9:0] offset_buffer_1_1_s_address0;
reg    offset_buffer_1_1_s_ce0;
reg    offset_buffer_1_1_s_we0;
wire   [9:0] offset_buffer_1_1_s_address1;
reg    offset_buffer_1_1_s_ce1;
reg    offset_buffer_1_1_s_we1;
wire   [8:0] offset_buffer_1_1_s_d1;
reg   [9:0] offset_buffer_1_2_s_address0;
reg    offset_buffer_1_2_s_ce0;
reg    offset_buffer_1_2_s_we0;
wire   [9:0] offset_buffer_1_2_s_address1;
reg    offset_buffer_1_2_s_ce1;
reg    offset_buffer_1_2_s_we1;
wire   [4:0] offset_buffer_1_2_s_d1;
reg   [9:0] offset_buffer_1_3_s_address0;
reg    offset_buffer_1_3_s_ce0;
reg    offset_buffer_1_3_s_we0;
wire   [9:0] offset_buffer_1_3_s_address1;
reg    offset_buffer_1_3_s_ce1;
reg    offset_buffer_1_3_s_we1;
wire   [4:0] offset_buffer_1_3_s_d1;
reg   [9:0] offset_buffer_2_0_s_address0;
reg    offset_buffer_2_0_s_ce0;
reg    offset_buffer_2_0_s_we0;
wire   [9:0] offset_buffer_2_0_s_address1;
reg    offset_buffer_2_0_s_ce1;
reg    offset_buffer_2_0_s_we1;
reg   [9:0] offset_buffer_2_1_s_address0;
reg    offset_buffer_2_1_s_ce0;
reg    offset_buffer_2_1_s_we0;
wire   [9:0] offset_buffer_2_1_s_address1;
reg    offset_buffer_2_1_s_ce1;
reg    offset_buffer_2_1_s_we1;
wire   [8:0] offset_buffer_2_1_s_d1;
reg   [9:0] offset_buffer_2_2_s_address0;
reg    offset_buffer_2_2_s_ce0;
reg    offset_buffer_2_2_s_we0;
wire   [9:0] offset_buffer_2_2_s_address1;
reg    offset_buffer_2_2_s_ce1;
reg    offset_buffer_2_2_s_we1;
wire   [4:0] offset_buffer_2_2_s_d1;
reg   [9:0] offset_buffer_2_3_s_address0;
reg    offset_buffer_2_3_s_ce0;
reg    offset_buffer_2_3_s_we0;
wire   [9:0] offset_buffer_2_3_s_address1;
reg    offset_buffer_2_3_s_ce1;
reg    offset_buffer_2_3_s_we1;
wire   [4:0] offset_buffer_2_3_s_d1;
reg   [14:0] col_index_0_i_reg_699;
wire   [0:0] icmp_ln87_fu_829_p2;
reg  signed [9:0] ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_725_p4;
reg  signed [9:0] ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_737_p4;
reg  signed [9:0] ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_749_p4;
wire   [63:0] zext_ln94_fu_840_p1;
wire  signed [63:0] sext_ln177_fu_958_p1;
wire   [0:0] icmp_ln176_fu_948_p2;
reg   [9:0] offset_prev_NPC_0_0_fu_250;
wire  signed [9:0] offset_prev_NPC_0_0_2_fu_1788_p1;
reg   [9:0] ap_sig_allocacmp_offset_prev_NPC_0_0_1;
reg   [7:0] offset_prev_NPC_V_0_2_fu_254;
wire  signed [7:0] sext_ln176_fu_2467_p1;
reg   [7:0] ap_sig_allocacmp_offset_prev_NPC_V_0_3;
reg   [3:0] offset_prev_NPC_V_0_1_fu_258;
wire  signed [3:0] sext_ln176_3_fu_3357_p1;
reg   [3:0] ap_sig_allocacmp_offset_prev_NPC_V_0_4;
reg   [3:0] offset_prev_NPC_V_0_s_fu_262;
wire  signed [3:0] sext_ln176_6_fu_4231_p1;
reg   [3:0] ap_sig_allocacmp_offset_prev_NPC_V_0_5;
reg   [9:0] offset_prev_NPC_1_0_fu_266;
wire  signed [9:0] offset_prev_NPC_1_0_2_fu_1979_p1;
reg   [9:0] ap_sig_allocacmp_offset_prev_NPC_1_0_1;
reg   [7:0] offset_prev_NPC_V_1_2_fu_270;
wire  signed [7:0] sext_ln176_1_fu_2769_p1;
reg   [7:0] ap_sig_allocacmp_offset_prev_NPC_V_1_3;
reg   [3:0] offset_prev_NPC_V_1_1_fu_274;
wire  signed [3:0] sext_ln176_4_fu_3647_p1;
reg   [3:0] ap_sig_allocacmp_offset_prev_NPC_V_1_4;
reg   [3:0] offset_prev_NPC_V_1_s_fu_278;
wire  signed [3:0] sext_ln176_7_fu_4562_p1;
reg   [3:0] ap_sig_allocacmp_offset_prev_NPC_V_1_5;
reg   [9:0] offset_prev_NPC_2_0_fu_282;
wire  signed [9:0] offset_prev_NPC_2_0_2_fu_2165_p1;
reg   [9:0] ap_sig_allocacmp_offset_prev_NPC_2_0_1;
reg   [7:0] offset_prev_NPC_V_2_2_fu_286;
wire  signed [7:0] sext_ln176_2_fu_3071_p1;
reg   [7:0] ap_sig_allocacmp_offset_prev_NPC_V_2_3;
reg   [3:0] offset_prev_NPC_V_2_1_fu_290;
wire  signed [3:0] sext_ln176_5_fu_3937_p1;
reg   [3:0] ap_sig_allocacmp_offset_prev_NPC_V_2_4;
reg   [3:0] offset_prev_NPC_V_2_s_fu_294;
wire  signed [3:0] sext_ln176_8_fu_4893_p1;
reg   [3:0] ap_sig_allocacmp_offset_prev_NPC_V_2_5;
reg   [119:0] p_Val2_s_fu_298;
reg    ap_block_pp1_stage0_01001;
wire   [16:0] zext_ln78_fu_804_p1;
wire   [16:0] add_ln78_fu_808_p2;
wire   [0:0] icmp_ln129_fu_873_p2;
wire  signed [9:0] trunc_ln68_1_fu_917_p0;
wire  signed [9:0] trunc_ln68_9_fu_921_p0;
wire  signed [9:0] trunc_ln68_14_fu_925_p0;
wire  signed [8:0] trunc_ln68_17_fu_929_p0;
wire  signed [8:0] trunc_ln68_20_fu_933_p0;
wire  signed [8:0] trunc_ln68_23_fu_937_p0;
wire   [14:0] add_ln177_fu_953_p2;
wire   [8:0] trunc_ln68_fu_982_p1;
wire   [11:0] shl_ln_fu_986_p3;
wire  signed [11:0] sext_ln68_fu_978_p1;
wire   [11:0] sub_ln68_fu_994_p2;
wire   [9:0] trunc_ln647_fu_974_p1;
wire   [7:0] p_Result_24_0_i_fu_1000_p4;
wire  signed [10:0] sext_ln68_1_fu_1010_p1;
wire  signed [10:0] sext_ln68_2_fu_1017_p1;
wire   [10:0] add_ln68_fu_1035_p2;
wire  signed [11:0] sext_ln68_6_fu_1041_p1;
wire   [11:0] zext_ln68_fu_1013_p1;
wire   [1:0] trunc_ln68_3_fu_1021_p1;
wire   [1:0] trunc_ln68_2_fu_1025_p4;
wire   [1:0] add_ln647_fu_1051_p2;
wire   [11:0] add_ln68_1_fu_1045_p2;
wire   [1:0] add_ln647_1_fu_1057_p2;
wire   [8:0] trunc_ln68_6_fu_1122_p1;
wire   [11:0] shl_ln68_3_fu_1126_p3;
wire  signed [11:0] sext_ln68_12_fu_1118_p1;
wire   [11:0] sub_ln68_2_fu_1134_p2;
wire   [9:0] p_Result_0_1_i_fu_1108_p4;
wire   [7:0] p_Result_24_0_1_i_fu_1140_p4;
wire  signed [10:0] sext_ln68_14_fu_1150_p1;
wire  signed [10:0] sext_ln68_18_fu_1157_p1;
wire   [10:0] add_ln68_5_fu_1181_p2;
wire  signed [11:0] sext_ln68_20_fu_1187_p1;
wire   [11:0] zext_ln68_1_fu_1153_p1;
wire   [1:0] trunc_ln68_4_fu_1161_p4;
wire   [1:0] trunc_ln68_5_fu_1171_p4;
wire   [1:0] add_ln647_4_fu_1197_p2;
wire   [11:0] add_ln68_6_fu_1191_p2;
wire   [1:0] add_ln647_5_fu_1203_p2;
wire   [8:0] trunc_ln68_11_fu_1268_p1;
wire   [11:0] shl_ln68_6_fu_1272_p3;
wire  signed [11:0] sext_ln68_24_fu_1264_p1;
wire   [11:0] sub_ln68_4_fu_1280_p2;
wire   [9:0] p_Result_0_2_i_fu_1254_p4;
wire   [7:0] p_Result_24_0_2_i_fu_1286_p4;
wire  signed [10:0] sext_ln68_30_fu_1296_p1;
wire  signed [10:0] sext_ln68_32_fu_1303_p1;
wire   [10:0] add_ln68_10_fu_1327_p2;
wire  signed [11:0] sext_ln68_34_fu_1333_p1;
wire   [11:0] zext_ln68_2_fu_1299_p1;
wire   [1:0] trunc_ln68_7_fu_1307_p4;
wire   [1:0] trunc_ln68_8_fu_1317_p4;
wire   [1:0] add_ln647_8_fu_1343_p2;
wire   [11:0] add_ln68_11_fu_1337_p2;
wire   [1:0] add_ln647_9_fu_1349_p2;
wire  signed [7:0] sext_ln180_fu_1419_p0;
wire  signed [7:0] sext_ln180_1_fu_1447_p0;
wire  signed [7:0] sext_ln180_2_fu_1475_p0;
wire  signed [4:0] trunc_ln68_26_fu_1493_p0;
wire  signed [3:0] sext_ln180_3_fu_1507_p0;
wire  signed [4:0] trunc_ln68_29_fu_1525_p0;
wire  signed [3:0] sext_ln180_4_fu_1539_p0;
wire  signed [4:0] trunc_ln68_32_fu_1557_p0;
wire  signed [3:0] sext_ln180_5_fu_1571_p0;
wire  signed [4:0] trunc_ln68_35_fu_1589_p0;
wire  signed [3:0] sext_ln180_6_fu_1603_p0;
wire  signed [4:0] trunc_ln68_36_fu_1621_p0;
wire  signed [3:0] sext_ln180_7_fu_1635_p0;
wire  signed [4:0] trunc_ln68_37_fu_1653_p0;
wire  signed [3:0] sext_ln180_8_fu_1667_p0;
wire   [7:0] zext_ln647_fu_1672_p1;
wire   [8:0] zext_ln1353_1_fu_1678_p1;
wire   [9:0] zext_ln1353_fu_1675_p1;
wire   [11:0] shl_ln68_1_fu_1710_p3;
wire  signed [2:0] p_Result_28_0_i_fu_1696_p3;
wire   [4:0] shl_ln68_2_fu_1734_p4;
wire  signed [5:0] sext_ln68_9_fu_1742_p1;
wire  signed [5:0] sext_ln68_10_fu_1730_p1;
wire   [5:0] sub_ln68_1_fu_1746_p2;
wire  signed [12:0] sext_ln68_5_fu_1718_p1;
wire  signed [12:0] sext_ln68_4_fu_1706_p1;
wire  signed [10:0] sext_ln68_8_fu_1722_p1;
wire  signed [10:0] sext_ln68_11_fu_1752_p1;
wire   [10:0] add_ln68_3_fu_1762_p2;
wire  signed [12:0] sext_ln68_13_fu_1768_p1;
wire   [12:0] add_ln68_2_fu_1756_p2;
wire   [12:0] add_ln68_4_fu_1772_p2;
wire   [8:0] tmp_s_fu_1778_p4;
wire   [9:0] add_ln647_3_fu_1691_p2;
wire   [0:0] tmp_82_fu_1802_p3;
wire   [8:0] add_ln647_2_fu_1686_p2;
wire   [0:0] tmp_83_fu_1816_p3;
wire   [0:0] xor_ln1054_1_fu_1824_p2;
wire   [0:0] xor_ln195_fu_1797_p2;
wire   [0:0] and_ln1054_fu_1830_p2;
wire   [0:0] xor_ln1054_fu_1810_p2;
wire   [0:0] and_ln1054_1_fu_1836_p2;
wire   [7:0] add_ln647_48_fu_1681_p2;
wire   [0:0] or_ln196_fu_1850_p2;
wire   [7:0] select_ln1054_fu_1842_p3;
wire   [7:0] zext_ln647_1_fu_1863_p1;
wire   [8:0] zext_ln1353_3_fu_1869_p1;
wire   [9:0] zext_ln1353_2_fu_1866_p1;
wire   [11:0] shl_ln68_4_fu_1901_p3;
wire  signed [2:0] p_Result_28_0_1_i_fu_1887_p3;
wire   [4:0] shl_ln68_5_fu_1925_p4;
wire  signed [5:0] sext_ln68_21_fu_1933_p1;
wire  signed [5:0] sext_ln68_23_fu_1921_p1;
wire   [5:0] sub_ln68_3_fu_1937_p2;
wire  signed [12:0] sext_ln68_17_fu_1909_p1;
wire  signed [12:0] sext_ln68_16_fu_1897_p1;
wire  signed [10:0] sext_ln68_22_fu_1913_p1;
wire  signed [10:0] sext_ln68_25_fu_1943_p1;
wire   [10:0] add_ln68_8_fu_1953_p2;
wire  signed [12:0] sext_ln68_26_fu_1959_p1;
wire   [12:0] add_ln68_7_fu_1947_p2;
wire   [12:0] add_ln68_9_fu_1963_p2;
wire   [8:0] tmp_25_fu_1969_p4;
wire   [9:0] add_ln647_7_fu_1882_p2;
wire   [0:0] tmp_85_fu_1988_p3;
wire   [8:0] add_ln647_6_fu_1877_p2;
wire   [0:0] tmp_86_fu_2002_p3;
wire   [0:0] xor_ln1054_3_fu_2010_p2;
wire   [0:0] and_ln1054_2_fu_2016_p2;
wire   [0:0] xor_ln1054_2_fu_1996_p2;
wire   [0:0] and_ln1054_3_fu_2022_p2;
wire   [7:0] add_ln647_49_fu_1872_p2;
wire   [0:0] or_ln196_1_fu_2036_p2;
wire   [7:0] select_ln1054_1_fu_2028_p3;
wire   [7:0] zext_ln647_2_fu_2049_p1;
wire   [8:0] zext_ln1353_5_fu_2055_p1;
wire   [9:0] zext_ln1353_4_fu_2052_p1;
wire   [11:0] shl_ln68_7_fu_2087_p3;
wire  signed [2:0] p_Result_28_0_2_i_fu_2073_p3;
wire   [4:0] shl_ln68_8_fu_2111_p4;
wire  signed [5:0] sext_ln68_33_fu_2119_p1;
wire  signed [5:0] sext_ln68_37_fu_2107_p1;
wire   [5:0] sub_ln68_5_fu_2123_p2;
wire  signed [12:0] sext_ln68_29_fu_2095_p1;
wire  signed [12:0] sext_ln68_28_fu_2083_p1;
wire  signed [10:0] sext_ln68_35_fu_2099_p1;
wire  signed [10:0] sext_ln68_38_fu_2129_p1;
wire   [10:0] add_ln68_13_fu_2139_p2;
wire  signed [12:0] sext_ln68_39_fu_2145_p1;
wire   [12:0] add_ln68_12_fu_2133_p2;
wire   [12:0] add_ln68_14_fu_2149_p2;
wire   [8:0] tmp_27_fu_2155_p4;
wire   [9:0] add_ln647_11_fu_2068_p2;
wire   [0:0] tmp_88_fu_2174_p3;
wire   [8:0] add_ln647_10_fu_2063_p2;
wire   [0:0] tmp_89_fu_2188_p3;
wire   [0:0] xor_ln1054_5_fu_2196_p2;
wire   [0:0] and_ln1054_4_fu_2202_p2;
wire   [0:0] xor_ln1054_4_fu_2182_p2;
wire   [0:0] and_ln1054_5_fu_2208_p2;
wire   [7:0] add_ln647_50_fu_2058_p2;
wire   [0:0] or_ln196_2_fu_2222_p2;
wire   [7:0] select_ln1054_2_fu_2214_p3;
wire   [5:0] shl_ln68_9_fu_2235_p4;
wire  signed [6:0] sext_ln68_36_fu_2243_p1;
wire  signed [6:0] sext_ln68_7_fu_1726_p1;
wire   [6:0] sub_ln68_6_fu_2247_p2;
wire   [2:0] tmp_90_fu_2259_p4;
wire  signed [9:0] sext_ln68_46_fu_2269_p1;
wire  signed [9:0] sext_ln68_42_fu_2253_p1;
wire  signed [9:0] add_ln68_15_fu_2283_p2;
wire   [11:0] zext_ln68_3_fu_2256_p1;
wire  signed [11:0] sext_ln68_48_fu_2289_p1;
wire   [1:0] trunc_ln68_10_fu_2273_p4;
wire   [1:0] add_ln647_12_fu_2309_p2;
wire   [11:0] add_ln68_16_fu_2303_p2;
wire   [9:0] add_ln68_61_fu_2298_p2;
wire   [1:0] add_ln647_13_fu_2314_p2;
wire   [0:0] tmp_91_fu_2339_p3;
wire   [7:0] zext_ln647_3_fu_2347_p1;
wire   [7:0] sext_ln215_2_fu_2329_p4;
wire   [8:0] zext_ln1353_7_fu_2365_p1;
wire   [8:0] tmp_28_fu_2355_p4;
wire   [9:0] zext_ln1353_6_fu_2351_p1;
wire   [9:0] p_Result_25_1_i_fu_2319_p4;
wire   [9:0] add_ln68_60_fu_2293_p2;
wire   [1:0] trunc_ln647_4_fu_2387_p1;
wire   [5:0] add_ln68_17_fu_2399_p2;
wire  signed [2:0] p_Result_28_1_i_fu_2391_p3;
wire   [4:0] shl_ln68_s_fu_2417_p4;
wire  signed [5:0] sext_ln68_43_fu_2427_p1;
wire  signed [5:0] sext_ln68_49_fu_2413_p1;
wire   [5:0] sub_ln68_7_fu_2431_p2;
wire  signed [6:0] sext_ln68_44_fu_2437_p1;
wire  signed [6:0] sext_ln68_40_fu_2405_p1;
wire   [6:0] add_ln68_18_fu_2441_p2;
wire  signed [10:0] sext_ln68_45_fu_2447_p1;
wire  signed [10:0] sext_ln68_3_fu_1702_p1;
wire   [10:0] add_ln68_19_fu_2451_p2;
wire   [6:0] tmp_92_fu_2457_p4;
wire   [9:0] add_ln647_15_fu_2381_p2;
wire   [0:0] tmp_93_fu_2476_p3;
wire   [8:0] add_ln647_14_fu_2375_p2;
wire   [0:0] tmp_94_fu_2490_p3;
wire   [0:0] xor_ln1054_7_fu_2498_p2;
wire   [0:0] and_ln1054_6_fu_2504_p2;
wire   [0:0] xor_ln1054_6_fu_2484_p2;
wire   [0:0] and_ln1054_7_fu_2510_p2;
wire   [7:0] add_ln647_51_fu_2369_p2;
wire   [0:0] or_ln196_3_fu_2524_p2;
wire   [7:0] select_ln1054_3_fu_2516_p3;
wire   [5:0] shl_ln68_10_fu_2537_p4;
wire  signed [6:0] sext_ln68_47_fu_2545_p1;
wire  signed [6:0] sext_ln68_19_fu_1917_p1;
wire   [6:0] sub_ln68_8_fu_2549_p2;
wire   [2:0] tmp_95_fu_2561_p4;
wire  signed [9:0] sext_ln68_53_fu_2571_p1;
wire  signed [9:0] sext_ln68_50_fu_2555_p1;
wire  signed [9:0] add_ln68_20_fu_2585_p2;
wire   [11:0] zext_ln68_4_fu_2558_p1;
wire  signed [11:0] sext_ln68_57_fu_2591_p1;
wire   [1:0] trunc_ln68_13_fu_2575_p4;
wire   [1:0] add_ln647_16_fu_2611_p2;
wire   [11:0] add_ln68_21_fu_2605_p2;
wire   [9:0] add_ln68_63_fu_2600_p2;
wire   [1:0] add_ln647_17_fu_2616_p2;
wire   [0:0] tmp_96_fu_2641_p3;
wire   [7:0] zext_ln647_4_fu_2649_p1;
wire   [7:0] sext_ln215_3_fu_2631_p4;
wire   [8:0] zext_ln1353_9_fu_2667_p1;
wire   [8:0] tmp_29_fu_2657_p4;
wire   [9:0] zext_ln1353_8_fu_2653_p1;
wire   [9:0] p_Result_25_1_1_i_fu_2621_p4;
wire   [9:0] add_ln68_62_fu_2595_p2;
wire   [1:0] trunc_ln647_5_fu_2689_p1;
wire   [5:0] add_ln68_22_fu_2701_p2;
wire  signed [2:0] p_Result_28_1_1_i_fu_2693_p3;
wire   [4:0] shl_ln68_11_fu_2719_p4;
wire  signed [5:0] sext_ln68_54_fu_2729_p1;
wire  signed [5:0] sext_ln68_59_fu_2715_p1;
wire   [5:0] sub_ln68_9_fu_2733_p2;
wire  signed [6:0] sext_ln68_55_fu_2739_p1;
wire  signed [6:0] sext_ln68_51_fu_2707_p1;
wire   [6:0] add_ln68_23_fu_2743_p2;
wire  signed [10:0] sext_ln68_56_fu_2749_p1;
wire  signed [10:0] sext_ln68_15_fu_1893_p1;
wire   [10:0] add_ln68_24_fu_2753_p2;
wire   [6:0] tmp_97_fu_2759_p4;
wire   [9:0] add_ln647_19_fu_2683_p2;
wire   [0:0] tmp_98_fu_2778_p3;
wire   [8:0] add_ln647_18_fu_2677_p2;
wire   [0:0] tmp_99_fu_2792_p3;
wire   [0:0] xor_ln1054_9_fu_2800_p2;
wire   [0:0] and_ln1054_8_fu_2806_p2;
wire   [0:0] xor_ln1054_8_fu_2786_p2;
wire   [0:0] and_ln1054_9_fu_2812_p2;
wire   [7:0] add_ln647_52_fu_2671_p2;
wire   [0:0] or_ln196_4_fu_2826_p2;
wire   [7:0] select_ln1054_4_fu_2818_p3;
wire   [5:0] shl_ln68_12_fu_2839_p4;
wire  signed [6:0] sext_ln68_58_fu_2847_p1;
wire  signed [6:0] sext_ln68_31_fu_2103_p1;
wire   [6:0] sub_ln68_10_fu_2851_p2;
wire   [2:0] tmp_100_fu_2863_p4;
wire  signed [9:0] sext_ln68_61_fu_2873_p1;
wire  signed [9:0] sext_ln68_60_fu_2857_p1;
wire  signed [9:0] add_ln68_25_fu_2887_p2;
wire   [11:0] zext_ln68_5_fu_2860_p1;
wire  signed [11:0] sext_ln68_64_fu_2893_p1;
wire   [1:0] trunc_ln68_16_fu_2877_p4;
wire   [1:0] add_ln647_20_fu_2913_p2;
wire   [11:0] add_ln68_26_fu_2907_p2;
wire   [9:0] add_ln68_65_fu_2902_p2;
wire   [1:0] add_ln647_21_fu_2918_p2;
wire   [0:0] tmp_101_fu_2943_p3;
wire   [7:0] zext_ln647_5_fu_2951_p1;
wire   [7:0] sext_ln215_4_fu_2933_p4;
wire   [8:0] zext_ln1353_11_fu_2969_p1;
wire   [8:0] tmp_30_fu_2959_p4;
wire   [9:0] zext_ln1353_10_fu_2955_p1;
wire   [9:0] p_Result_25_1_2_i_fu_2923_p4;
wire   [9:0] add_ln68_64_fu_2897_p2;
wire   [1:0] trunc_ln647_6_fu_2991_p1;
wire   [5:0] add_ln68_27_fu_3003_p2;
wire  signed [2:0] p_Result_28_1_2_i_fu_2995_p3;
wire   [4:0] shl_ln68_13_fu_3021_p4;
wire  signed [5:0] sext_ln68_65_fu_3031_p1;
wire  signed [5:0] sext_ln68_68_fu_3017_p1;
wire   [5:0] sub_ln68_11_fu_3035_p2;
wire  signed [6:0] sext_ln68_66_fu_3041_p1;
wire  signed [6:0] sext_ln68_62_fu_3009_p1;
wire   [6:0] add_ln68_28_fu_3045_p2;
wire  signed [10:0] sext_ln68_67_fu_3051_p1;
wire  signed [10:0] sext_ln68_27_fu_2079_p1;
wire   [10:0] add_ln68_29_fu_3055_p2;
wire   [6:0] tmp_102_fu_3061_p4;
wire   [9:0] add_ln647_23_fu_2985_p2;
wire   [0:0] tmp_103_fu_3080_p3;
wire   [8:0] add_ln647_22_fu_2979_p2;
wire   [0:0] tmp_104_fu_3094_p3;
wire   [0:0] xor_ln1054_11_fu_3102_p2;
wire   [0:0] and_ln1054_10_fu_3108_p2;
wire   [0:0] xor_ln1054_10_fu_3088_p2;
wire   [0:0] and_ln1054_11_fu_3114_p2;
wire   [7:0] add_ln647_53_fu_2973_p2;
wire   [0:0] or_ln196_5_fu_3128_p2;
wire   [7:0] select_ln1054_5_fu_3120_p3;
wire   [5:0] shl_ln68_14_fu_3141_p4;
wire  signed [6:0] sext_ln68_69_fu_3151_p1;
wire  signed [6:0] sext_ln68_41_fu_2409_p1;
wire   [6:0] sub_ln68_12_fu_3155_p2;
wire   [2:0] tmp_105_fu_3167_p4;
wire  signed [5:0] sext_ln68_70_fu_3161_p1;
wire  signed [5:0] sext_ln68_71_fu_3177_p1;
wire   [5:0] add_ln68_30_fu_3191_p2;
wire  signed [11:0] sext_ln68_72_fu_3197_p1;
wire   [11:0] zext_ln68_6_fu_3164_p1;
wire   [1:0] trunc_ln68_19_fu_3181_p4;
wire   [1:0] add_ln647_24_fu_3207_p2;
wire   [11:0] add_ln68_31_fu_3201_p2;
wire   [1:0] add_ln647_25_fu_3212_p2;
wire   [0:0] tmp_106_fu_3237_p3;
wire   [7:0] sext_ln215_5_fu_3227_p4;
wire   [7:0] zext_ln647_6_fu_3245_p1;
wire   [8:0] tmp_31_fu_3253_p4;
wire   [8:0] zext_ln1353_13_fu_3263_p1;
wire   [9:0] p_Result_25_2_i_fu_3217_p4;
wire   [9:0] zext_ln1353_12_fu_3249_p1;
wire   [1:0] trunc_ln647_7_fu_3285_p1;
wire   [5:0] add_ln68_32_fu_3297_p2;
wire  signed [2:0] p_Result_28_2_i_fu_3289_p3;
wire   [4:0] shl_ln68_15_fu_3311_p4;
wire  signed [5:0] sext_ln68_75_fu_3321_p1;
wire  signed [5:0] sext_ln68_74_fu_3307_p1;
wire   [5:0] sub_ln68_13_fu_3325_p2;
wire   [5:0] add_ln68_33_fu_3331_p2;
wire  signed [6:0] sext_ln68_76_fu_3337_p1;
wire  signed [6:0] sext_ln68_73_fu_3303_p1;
wire   [6:0] add_ln68_34_fu_3341_p2;
wire   [2:0] tmp_107_fu_3347_p4;
wire   [9:0] add_ln647_27_fu_3279_p2;
wire   [0:0] tmp_108_fu_3370_p3;
wire   [8:0] add_ln647_26_fu_3273_p2;
wire   [0:0] tmp_109_fu_3384_p3;
wire   [0:0] xor_ln1054_13_fu_3392_p2;
wire   [0:0] and_ln1054_12_fu_3398_p2;
wire   [0:0] xor_ln1054_12_fu_3378_p2;
wire   [0:0] and_ln1054_13_fu_3404_p2;
wire   [7:0] add_ln647_54_fu_3267_p2;
wire   [0:0] or_ln196_6_fu_3418_p2;
wire   [7:0] select_ln1054_6_fu_3410_p3;
wire   [5:0] shl_ln68_16_fu_3431_p4;
wire  signed [6:0] sext_ln68_78_fu_3441_p1;
wire  signed [6:0] sext_ln68_52_fu_2711_p1;
wire   [6:0] sub_ln68_14_fu_3445_p2;
wire   [2:0] tmp_110_fu_3457_p4;
wire  signed [5:0] sext_ln68_79_fu_3451_p1;
wire  signed [5:0] sext_ln68_80_fu_3467_p1;
wire   [5:0] add_ln68_35_fu_3481_p2;
wire  signed [11:0] sext_ln68_81_fu_3487_p1;
wire   [11:0] zext_ln68_7_fu_3454_p1;
wire   [1:0] trunc_ln68_22_fu_3471_p4;
wire   [1:0] add_ln647_28_fu_3497_p2;
wire   [11:0] add_ln68_36_fu_3491_p2;
wire   [1:0] add_ln647_29_fu_3502_p2;
wire   [0:0] tmp_111_fu_3527_p3;
wire   [7:0] sext_ln215_6_fu_3517_p4;
wire   [7:0] zext_ln647_7_fu_3535_p1;
wire   [8:0] tmp_32_fu_3543_p4;
wire   [8:0] zext_ln1353_15_fu_3553_p1;
wire   [9:0] p_Result_25_2_1_i_fu_3507_p4;
wire   [9:0] zext_ln1353_14_fu_3539_p1;
wire   [1:0] trunc_ln647_8_fu_3575_p1;
wire   [5:0] add_ln68_37_fu_3587_p2;
wire  signed [2:0] p_Result_28_2_1_i_fu_3579_p3;
wire   [4:0] shl_ln68_17_fu_3601_p4;
wire  signed [5:0] sext_ln68_84_fu_3611_p1;
wire  signed [5:0] sext_ln68_83_fu_3597_p1;
wire   [5:0] sub_ln68_15_fu_3615_p2;
wire   [5:0] add_ln68_38_fu_3621_p2;
wire  signed [6:0] sext_ln68_85_fu_3627_p1;
wire  signed [6:0] sext_ln68_82_fu_3593_p1;
wire   [6:0] add_ln68_39_fu_3631_p2;
wire   [2:0] tmp_112_fu_3637_p4;
wire   [9:0] add_ln647_31_fu_3569_p2;
wire   [0:0] tmp_113_fu_3660_p3;
wire   [8:0] add_ln647_30_fu_3563_p2;
wire   [0:0] tmp_114_fu_3674_p3;
wire   [0:0] xor_ln1054_15_fu_3682_p2;
wire   [0:0] and_ln1054_14_fu_3688_p2;
wire   [0:0] xor_ln1054_14_fu_3668_p2;
wire   [0:0] and_ln1054_15_fu_3694_p2;
wire   [7:0] add_ln647_55_fu_3557_p2;
wire   [0:0] or_ln196_7_fu_3708_p2;
wire   [7:0] select_ln1054_7_fu_3700_p3;
wire   [5:0] shl_ln68_18_fu_3721_p4;
wire  signed [6:0] sext_ln68_87_fu_3731_p1;
wire  signed [6:0] sext_ln68_63_fu_3013_p1;
wire   [6:0] sub_ln68_16_fu_3735_p2;
wire   [2:0] tmp_115_fu_3747_p4;
wire  signed [5:0] sext_ln68_88_fu_3741_p1;
wire  signed [5:0] sext_ln68_89_fu_3757_p1;
wire   [5:0] add_ln68_40_fu_3771_p2;
wire  signed [11:0] sext_ln68_90_fu_3777_p1;
wire   [11:0] zext_ln68_8_fu_3744_p1;
wire   [1:0] trunc_ln68_25_fu_3761_p4;
wire   [1:0] add_ln647_32_fu_3787_p2;
wire   [11:0] add_ln68_41_fu_3781_p2;
wire   [1:0] add_ln647_33_fu_3792_p2;
wire   [0:0] tmp_116_fu_3817_p3;
wire   [7:0] sext_ln215_7_fu_3807_p4;
wire   [7:0] zext_ln647_8_fu_3825_p1;
wire   [8:0] tmp_33_fu_3833_p4;
wire   [8:0] zext_ln1353_17_fu_3843_p1;
wire   [9:0] p_Result_25_2_2_i_fu_3797_p4;
wire   [9:0] zext_ln1353_16_fu_3829_p1;
wire   [1:0] trunc_ln647_9_fu_3865_p1;
wire   [5:0] add_ln68_42_fu_3877_p2;
wire  signed [2:0] p_Result_28_2_2_i_fu_3869_p3;
wire   [4:0] shl_ln68_19_fu_3891_p4;
wire  signed [5:0] sext_ln68_93_fu_3901_p1;
wire  signed [5:0] sext_ln68_92_fu_3887_p1;
wire   [5:0] sub_ln68_17_fu_3905_p2;
wire   [5:0] add_ln68_43_fu_3911_p2;
wire  signed [6:0] sext_ln68_94_fu_3917_p1;
wire  signed [6:0] sext_ln68_91_fu_3883_p1;
wire   [6:0] add_ln68_44_fu_3921_p2;
wire   [2:0] tmp_117_fu_3927_p4;
wire   [9:0] add_ln647_35_fu_3859_p2;
wire   [0:0] tmp_118_fu_3950_p3;
wire   [8:0] add_ln647_34_fu_3853_p2;
wire   [0:0] tmp_119_fu_3964_p3;
wire   [0:0] xor_ln1054_17_fu_3972_p2;
wire   [0:0] and_ln1054_16_fu_3978_p2;
wire   [0:0] xor_ln1054_16_fu_3958_p2;
wire   [0:0] and_ln1054_17_fu_3984_p2;
wire   [7:0] add_ln647_56_fu_3847_p2;
wire   [0:0] or_ln196_8_fu_3998_p2;
wire   [7:0] select_ln1054_8_fu_3990_p3;
wire   [5:0] shl_ln68_20_fu_4015_p4;
wire  signed [6:0] sext_ln68_97_fu_4025_p1;
wire  signed [6:0] sext_ln68_96_fu_4011_p1;
wire   [6:0] sub_ln68_18_fu_4029_p2;
wire   [2:0] tmp_120_fu_4041_p4;
wire  signed [5:0] sext_ln68_98_fu_4035_p1;
wire  signed [5:0] sext_ln68_99_fu_4051_p1;
wire   [5:0] add_ln68_45_fu_4065_p2;
wire  signed [11:0] sext_ln68_100_fu_4071_p1;
wire   [11:0] zext_ln68_9_fu_4038_p1;
wire   [1:0] trunc_ln68_28_fu_4055_p4;
wire   [1:0] add_ln647_36_fu_4081_p2;
wire   [11:0] add_ln68_46_fu_4075_p2;
wire   [1:0] add_ln647_37_fu_4086_p2;
wire   [0:0] tmp_121_fu_4111_p3;
wire   [7:0] sext_ln215_8_fu_4101_p4;
wire   [7:0] zext_ln647_9_fu_4119_p1;
wire   [8:0] tmp_34_fu_4127_p4;
wire   [8:0] zext_ln1353_19_fu_4137_p1;
wire   [9:0] p_Result_25_3_i_fu_4091_p4;
wire   [9:0] zext_ln1353_18_fu_4123_p1;
wire   [1:0] trunc_ln647_10_fu_4159_p1;
wire   [5:0] add_ln68_47_fu_4171_p2;
wire  signed [2:0] p_Result_28_3_i_fu_4163_p3;
wire   [4:0] shl_ln68_21_fu_4185_p4;
wire  signed [5:0] sext_ln68_103_fu_4195_p1;
wire  signed [5:0] sext_ln68_102_fu_4181_p1;
wire   [5:0] sub_ln68_19_fu_4199_p2;
wire   [5:0] add_ln68_48_fu_4205_p2;
wire  signed [6:0] sext_ln68_104_fu_4211_p1;
wire  signed [6:0] sext_ln68_101_fu_4177_p1;
wire   [6:0] add_ln68_49_fu_4215_p2;
wire   [2:0] tmp_122_fu_4221_p4;
wire   [9:0] add_ln647_39_fu_4153_p2;
wire   [0:0] tmp_123_fu_4244_p3;
wire   [8:0] add_ln647_38_fu_4147_p2;
wire   [0:0] tmp_124_fu_4258_p3;
wire  signed [9:0] q_err_2nd_0_0_V_fu_4240_p1;
wire   [0:0] xor_ln1054_18_fu_4252_p2;
wire   [0:0] or_ln1054_fu_4279_p2;
wire   [9:0] q_err_2nd_0_0_V_1_fu_4272_p3;
wire  signed [9:0] q_err_1st_0_0_V_fu_3366_p1;
wire   [9:0] q_err_1st_0_0_V_1_fu_4292_p3;
wire   [0:0] xor_ln1054_19_fu_4266_p2;
wire   [0:0] and_ln1054_18_fu_4307_p2;
wire   [0:0] and_ln1054_19_fu_4313_p2;
wire   [7:0] add_ln647_57_fu_4141_p2;
wire   [7:0] select_ln1054_11_fu_4319_p3;
wire   [7:0] select_ln196_11_fu_4327_p3;
wire   [5:0] shl_ln68_22_fu_4346_p4;
wire  signed [6:0] sext_ln68_107_fu_4356_p1;
wire  signed [6:0] sext_ln68_106_fu_4342_p1;
wire   [6:0] sub_ln68_20_fu_4360_p2;
wire   [2:0] tmp_125_fu_4372_p4;
wire  signed [5:0] sext_ln68_108_fu_4366_p1;
wire  signed [5:0] sext_ln68_109_fu_4382_p1;
wire   [5:0] add_ln68_50_fu_4396_p2;
wire  signed [11:0] sext_ln68_110_fu_4402_p1;
wire   [11:0] zext_ln68_10_fu_4369_p1;
wire   [1:0] trunc_ln68_31_fu_4386_p4;
wire   [1:0] add_ln647_40_fu_4412_p2;
wire   [11:0] add_ln68_51_fu_4406_p2;
wire   [1:0] add_ln647_41_fu_4417_p2;
wire   [0:0] tmp_126_fu_4442_p3;
wire   [7:0] sext_ln215_9_fu_4432_p4;
wire   [7:0] zext_ln647_10_fu_4450_p1;
wire   [8:0] tmp_35_fu_4458_p4;
wire   [8:0] zext_ln1353_21_fu_4468_p1;
wire   [9:0] p_Result_25_3_1_i_fu_4422_p4;
wire   [9:0] zext_ln1353_20_fu_4454_p1;
wire   [1:0] trunc_ln647_11_fu_4490_p1;
wire   [5:0] add_ln68_52_fu_4502_p2;
wire  signed [2:0] p_Result_28_3_1_i_fu_4494_p3;
wire   [4:0] shl_ln68_23_fu_4516_p4;
wire  signed [5:0] sext_ln68_113_fu_4526_p1;
wire  signed [5:0] sext_ln68_112_fu_4512_p1;
wire   [5:0] sub_ln68_21_fu_4530_p2;
wire   [5:0] add_ln68_53_fu_4536_p2;
wire  signed [6:0] sext_ln68_114_fu_4542_p1;
wire  signed [6:0] sext_ln68_111_fu_4508_p1;
wire   [6:0] add_ln68_54_fu_4546_p2;
wire   [2:0] tmp_127_fu_4552_p4;
wire   [9:0] add_ln647_43_fu_4484_p2;
wire   [0:0] tmp_128_fu_4575_p3;
wire   [8:0] add_ln647_42_fu_4478_p2;
wire   [0:0] tmp_129_fu_4589_p3;
wire  signed [9:0] q_err_2nd_1_0_V_fu_4571_p1;
wire   [0:0] xor_ln1054_20_fu_4583_p2;
wire   [0:0] or_ln1054_1_fu_4610_p2;
wire   [9:0] q_err_2nd_1_0_V_1_fu_4603_p3;
wire  signed [9:0] q_err_1st_1_0_V_fu_3656_p1;
wire   [9:0] q_err_1st_1_0_V_1_fu_4623_p3;
wire   [0:0] xor_ln1054_21_fu_4597_p2;
wire   [0:0] and_ln1054_20_fu_4638_p2;
wire   [0:0] and_ln1054_21_fu_4644_p2;
wire   [7:0] add_ln647_58_fu_4472_p2;
wire   [7:0] select_ln1054_15_fu_4650_p3;
wire   [7:0] select_ln196_14_fu_4658_p3;
wire   [5:0] shl_ln68_24_fu_4677_p4;
wire  signed [6:0] sext_ln68_117_fu_4687_p1;
wire  signed [6:0] sext_ln68_116_fu_4673_p1;
wire   [6:0] sub_ln68_22_fu_4691_p2;
wire   [2:0] tmp_130_fu_4703_p4;
wire  signed [5:0] sext_ln68_118_fu_4697_p1;
wire  signed [5:0] sext_ln68_119_fu_4713_p1;
wire   [5:0] add_ln68_55_fu_4727_p2;
wire  signed [11:0] sext_ln68_120_fu_4733_p1;
wire   [11:0] zext_ln68_11_fu_4700_p1;
wire   [1:0] trunc_ln68_34_fu_4717_p4;
wire   [1:0] add_ln647_44_fu_4743_p2;
wire   [11:0] add_ln68_56_fu_4737_p2;
wire   [1:0] add_ln647_45_fu_4748_p2;
wire   [0:0] tmp_131_fu_4773_p3;
wire   [7:0] sext_ln215_10_fu_4763_p4;
wire   [7:0] zext_ln647_11_fu_4781_p1;
wire   [8:0] tmp_36_fu_4789_p4;
wire   [8:0] zext_ln1353_23_fu_4799_p1;
wire   [9:0] p_Result_25_3_2_i_fu_4753_p4;
wire   [9:0] zext_ln1353_22_fu_4785_p1;
wire   [1:0] trunc_ln647_12_fu_4821_p1;
wire   [5:0] add_ln68_57_fu_4833_p2;
wire  signed [2:0] p_Result_28_3_2_i_fu_4825_p3;
wire   [4:0] shl_ln68_25_fu_4847_p4;
wire  signed [5:0] sext_ln68_123_fu_4857_p1;
wire  signed [5:0] sext_ln68_122_fu_4843_p1;
wire   [5:0] sub_ln68_23_fu_4861_p2;
wire   [5:0] add_ln68_58_fu_4867_p2;
wire  signed [6:0] sext_ln68_124_fu_4873_p1;
wire  signed [6:0] sext_ln68_121_fu_4839_p1;
wire   [6:0] add_ln68_59_fu_4877_p2;
wire   [2:0] tmp_132_fu_4883_p4;
wire   [9:0] add_ln647_47_fu_4815_p2;
wire   [0:0] tmp_133_fu_4906_p3;
wire   [8:0] add_ln647_46_fu_4809_p2;
wire   [0:0] tmp_134_fu_4920_p3;
wire  signed [9:0] q_err_2nd_2_0_V_fu_4902_p1;
wire   [0:0] xor_ln1054_22_fu_4914_p2;
wire   [0:0] or_ln1054_2_fu_4941_p2;
wire   [9:0] q_err_2nd_2_0_V_1_fu_4934_p3;
wire  signed [9:0] q_err_1st_2_0_V_fu_3946_p1;
wire   [9:0] q_err_1st_2_0_V_1_fu_4954_p3;
wire   [0:0] xor_ln1054_23_fu_4928_p2;
wire   [0:0] and_ln1054_22_fu_4969_p2;
wire   [0:0] and_ln1054_23_fu_4975_p2;
wire   [7:0] add_ln647_59_fu_4803_p2;
wire   [7:0] select_ln1054_19_fu_4981_p3;
wire   [7:0] select_ln196_17_fu_4989_p3;
wire   [7:0] select_ln1054_20_fu_4996_p3;
wire   [7:0] select_ln1054_16_fu_4665_p3;
wire   [7:0] select_ln1054_12_fu_4334_p3;
wire   [7:0] select_ln196_8_fu_4003_p3;
wire   [7:0] select_ln196_7_fu_3713_p3;
wire   [7:0] select_ln196_6_fu_3423_p3;
wire   [7:0] select_ln196_5_fu_3133_p3;
wire   [7:0] select_ln196_4_fu_2831_p3;
wire   [7:0] select_ln196_3_fu_2529_p3;
wire   [7:0] select_ln196_2_fu_2227_p3;
wire   [7:0] select_ln196_1_fu_2041_p3;
wire   [7:0] select_ln196_fu_1855_p3;
wire   [14:0] mul_ln180_fu_5033_p0;
wire   [15:0] mul_ln180_fu_5033_p1;
wire    ap_CS_fsm_state9;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp1;
reg    ap_enable_operation_107;
reg    ap_enable_state5_pp1_iter0_stage0;
reg    ap_enable_operation_125;
reg    ap_enable_state6_pp1_iter1_stage0;
reg    ap_enable_operation_177;
reg    ap_enable_state7_pp1_iter2_stage0;
reg    ap_enable_operation_109;
reg    ap_enable_operation_127;
reg    ap_enable_operation_203;
reg    ap_enable_operation_111;
reg    ap_enable_operation_129;
reg    ap_enable_operation_229;
reg    ap_enable_operation_113;
reg    ap_enable_operation_131;
reg    ap_enable_operation_237;
reg    ap_enable_operation_115;
reg    ap_enable_operation_133;
reg    ap_enable_operation_245;
reg    ap_enable_operation_117;
reg    ap_enable_operation_135;
reg    ap_enable_operation_253;
reg    ap_enable_operation_138;
reg    ap_enable_operation_257;
reg    ap_enable_operation_263;
reg    ap_enable_operation_140;
reg    ap_enable_operation_267;
reg    ap_enable_operation_273;
reg    ap_enable_operation_142;
reg    ap_enable_operation_277;
reg    ap_enable_operation_283;
reg    ap_enable_operation_144;
reg    ap_enable_operation_287;
reg    ap_enable_operation_293;
reg    ap_enable_operation_146;
reg    ap_enable_operation_297;
reg    ap_enable_operation_303;
reg    ap_enable_operation_148;
reg    ap_enable_operation_307;
reg    ap_enable_operation_313;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [30:0] mul_ln180_fu_5033_p00;
wire   [30:0] mul_ln180_fu_5033_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

xf_QuatizationDit1iI #(
    .DataWidth( 10 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_0_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_0_0_s_address0),
    .ce0(offset_buffer_0_0_s_ce0),
    .we0(offset_buffer_0_0_s_we0),
    .d0(10'd0),
    .q0(offset_buffer_0_0_s_q0),
    .address1(offset_buffer_0_0_s_address1),
    .ce1(offset_buffer_0_0_s_ce1),
    .we1(offset_buffer_0_0_s_we1),
    .d1(ap_sig_allocacmp_offset_prev_NPC_0_0_1)
);

xf_QuatizationDit2iS #(
    .DataWidth( 9 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_0_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_0_1_s_address0),
    .ce0(offset_buffer_0_1_s_ce0),
    .we0(offset_buffer_0_1_s_we0),
    .d0(9'd0),
    .q0(offset_buffer_0_1_s_q0),
    .address1(offset_buffer_0_1_s_address1),
    .ce1(offset_buffer_0_1_s_ce1),
    .we1(offset_buffer_0_1_s_we1),
    .d1(offset_buffer_0_1_s_d1)
);

xf_QuatizationDit3i2 #(
    .DataWidth( 5 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_0_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_0_2_s_address0),
    .ce0(offset_buffer_0_2_s_ce0),
    .we0(offset_buffer_0_2_s_we0),
    .d0(5'd0),
    .q0(offset_buffer_0_2_s_q0),
    .address1(offset_buffer_0_2_s_address1),
    .ce1(offset_buffer_0_2_s_ce1),
    .we1(offset_buffer_0_2_s_we1),
    .d1(offset_buffer_0_2_s_d1)
);

xf_QuatizationDit3i2 #(
    .DataWidth( 5 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_0_3_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_0_3_s_address0),
    .ce0(offset_buffer_0_3_s_ce0),
    .we0(offset_buffer_0_3_s_we0),
    .d0(5'd0),
    .q0(offset_buffer_0_3_s_q0),
    .address1(offset_buffer_0_3_s_address1),
    .ce1(offset_buffer_0_3_s_ce1),
    .we1(offset_buffer_0_3_s_we1),
    .d1(offset_buffer_0_3_s_d1)
);

xf_QuatizationDit1iI #(
    .DataWidth( 10 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_1_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_1_0_s_address0),
    .ce0(offset_buffer_1_0_s_ce0),
    .we0(offset_buffer_1_0_s_we0),
    .d0(10'd0),
    .q0(offset_buffer_1_0_s_q0),
    .address1(offset_buffer_1_0_s_address1),
    .ce1(offset_buffer_1_0_s_ce1),
    .we1(offset_buffer_1_0_s_we1),
    .d1(ap_sig_allocacmp_offset_prev_NPC_1_0_1)
);

xf_QuatizationDit2iS #(
    .DataWidth( 9 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_1_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_1_1_s_address0),
    .ce0(offset_buffer_1_1_s_ce0),
    .we0(offset_buffer_1_1_s_we0),
    .d0(9'd0),
    .q0(offset_buffer_1_1_s_q0),
    .address1(offset_buffer_1_1_s_address1),
    .ce1(offset_buffer_1_1_s_ce1),
    .we1(offset_buffer_1_1_s_we1),
    .d1(offset_buffer_1_1_s_d1)
);

xf_QuatizationDit3i2 #(
    .DataWidth( 5 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_1_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_1_2_s_address0),
    .ce0(offset_buffer_1_2_s_ce0),
    .we0(offset_buffer_1_2_s_we0),
    .d0(5'd0),
    .q0(offset_buffer_1_2_s_q0),
    .address1(offset_buffer_1_2_s_address1),
    .ce1(offset_buffer_1_2_s_ce1),
    .we1(offset_buffer_1_2_s_we1),
    .d1(offset_buffer_1_2_s_d1)
);

xf_QuatizationDit3i2 #(
    .DataWidth( 5 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_1_3_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_1_3_s_address0),
    .ce0(offset_buffer_1_3_s_ce0),
    .we0(offset_buffer_1_3_s_we0),
    .d0(5'd0),
    .q0(offset_buffer_1_3_s_q0),
    .address1(offset_buffer_1_3_s_address1),
    .ce1(offset_buffer_1_3_s_ce1),
    .we1(offset_buffer_1_3_s_we1),
    .d1(offset_buffer_1_3_s_d1)
);

xf_QuatizationDit1iI #(
    .DataWidth( 10 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_2_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_2_0_s_address0),
    .ce0(offset_buffer_2_0_s_ce0),
    .we0(offset_buffer_2_0_s_we0),
    .d0(10'd0),
    .q0(offset_buffer_2_0_s_q0),
    .address1(offset_buffer_2_0_s_address1),
    .ce1(offset_buffer_2_0_s_ce1),
    .we1(offset_buffer_2_0_s_we1),
    .d1(ap_sig_allocacmp_offset_prev_NPC_2_0_1)
);

xf_QuatizationDit2iS #(
    .DataWidth( 9 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_2_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_2_1_s_address0),
    .ce0(offset_buffer_2_1_s_ce0),
    .we0(offset_buffer_2_1_s_we0),
    .d0(9'd0),
    .q0(offset_buffer_2_1_s_q0),
    .address1(offset_buffer_2_1_s_address1),
    .ce1(offset_buffer_2_1_s_ce1),
    .we1(offset_buffer_2_1_s_we1),
    .d1(offset_buffer_2_1_s_d1)
);

xf_QuatizationDit3i2 #(
    .DataWidth( 5 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_2_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_2_2_s_address0),
    .ce0(offset_buffer_2_2_s_ce0),
    .we0(offset_buffer_2_2_s_we0),
    .d0(5'd0),
    .q0(offset_buffer_2_2_s_q0),
    .address1(offset_buffer_2_2_s_address1),
    .ce1(offset_buffer_2_2_s_ce1),
    .we1(offset_buffer_2_2_s_we1),
    .d1(offset_buffer_2_2_s_d1)
);

xf_QuatizationDit3i2 #(
    .DataWidth( 5 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_2_3_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_2_3_s_address0),
    .ce0(offset_buffer_2_3_s_ce0),
    .we0(offset_buffer_2_3_s_we0),
    .d0(5'd0),
    .q0(offset_buffer_2_3_s_q0),
    .address1(offset_buffer_2_3_s_address1),
    .ce1(offset_buffer_2_3_s_ce1),
    .we1(offset_buffer_2_3_s_we1),
    .d1(offset_buffer_2_3_s_d1)
);

ISPPipeline_accelbdk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ISPPipeline_accelbdk_U526(
    .din0(mul_ln180_fu_5033_p0),
    .din1(mul_ln180_fu_5033_p1),
    .dout(mul_ln180_fu_5033_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state5)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_fu_862_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        col_index28_0_i_reg_793 <= col_index_1_fu_906_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        col_index28_0_i_reg_793 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        col_index_0_i_reg_699 <= col_index_fu_834_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_index_0_i_reg_699 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_fu_862_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten_reg_710 <= add_ln126_fu_867_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten_reg_710 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_1st_V_0_0_1_i_reg_781 <= q_err_1st_0_0_V_2_fu_4299_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        q_err_1st_V_0_0_1_i_reg_781 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_1st_V_1_0_1_i_reg_769 <= q_err_1st_1_0_V_2_fu_4630_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        q_err_1st_V_1_0_1_i_reg_769 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_1st_V_2_0_1_i_reg_757 <= q_err_1st_2_0_V_2_fu_4961_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        q_err_1st_V_2_0_1_i_reg_757 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_2nd_V_0_0_1_i_reg_745 <= q_err_2nd_0_0_V_2_fu_4284_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        q_err_2nd_V_0_0_1_i_reg_745 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_2nd_V_1_0_1_i_reg_733 <= q_err_2nd_1_0_V_2_fu_4615_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        q_err_2nd_V_1_0_1_i_reg_733 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_2nd_V_2_0_1_i_reg_721 <= q_err_2nd_2_0_V_2_fu_4946_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        q_err_2nd_V_2_0_1_i_reg_721 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_reg_5039 <= stream_in_rows_dout;
        trunc_ln78_1_reg_5044 <= {{add_ln78_fu_808_p2[16:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln126_reg_5149 <= icmp_ln126_fu_862_p2;
        icmp_ln126_reg_5149_pp1_iter1_reg <= icmp_ln126_reg_5149;
        icmp_ln136_reg_5164_pp1_iter1_reg <= icmp_ln136_reg_5164;
        icmp_ln196_reg_5178_pp1_iter1_reg <= icmp_ln196_reg_5178;
        select_ln129_reg_5158_pp1_iter1_reg <= select_ln129_reg_5158;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln126_reg_5149_pp1_iter2_reg <= icmp_ln126_reg_5149_pp1_iter1_reg;
        icmp_ln136_reg_5164_pp1_iter2_reg <= icmp_ln136_reg_5164_pp1_iter1_reg;
        icmp_ln196_reg_5178_pp1_iter2_reg <= icmp_ln196_reg_5178_pp1_iter1_reg;
        offset_buffer_0_1_3_reg_5269_pp1_iter2_reg <= offset_buffer_0_1_3_reg_5269;
        offset_buffer_1_1_3_reg_5279_pp1_iter2_reg <= offset_buffer_1_1_3_reg_5279;
        offset_buffer_2_1_3_reg_5289_pp1_iter2_reg <= offset_buffer_2_1_3_reg_5289;
        trunc_ln68_17_reg_5274_pp1_iter2_reg <= trunc_ln68_17_reg_5274;
        trunc_ln68_20_reg_5284_pp1_iter2_reg <= trunc_ln68_20_reg_5284;
        trunc_ln68_23_reg_5294_pp1_iter2_reg <= trunc_ln68_23_reg_5294;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_fu_862_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln136_reg_5164 <= icmp_ln136_fu_886_p2;
        icmp_ln196_reg_5178 <= icmp_ln196_fu_901_p2;
        select_ln129_reg_5158 <= select_ln129_fu_878_p3;
        zext_ln157_reg_5168[14 : 0] <= zext_ln157_fu_891_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_col_loop_bound_reg_5052 <= in_col_loop_bound_fu_824_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mul_ln180_reg_5144 <= mul_ln180_fu_5033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_0_3_reg_5239 <= offset_buffer_0_0_s_q0;
        offset_buffer_0_1_3_reg_5269 <= offset_buffer_0_1_s_q0;
        offset_buffer_1_0_3_reg_5249 <= offset_buffer_1_0_s_q0;
        offset_buffer_1_1_3_reg_5279 <= offset_buffer_1_1_s_q0;
        offset_buffer_2_0_3_reg_5259 <= offset_buffer_2_0_s_q0;
        offset_buffer_2_1_3_reg_5289 <= offset_buffer_2_1_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_2_3_reg_5469 <= offset_buffer_0_2_s_q0;
        offset_buffer_0_3_3_reg_5529 <= offset_buffer_0_3_s_q0;
        offset_buffer_1_2_3_reg_5489 <= offset_buffer_1_2_s_q0;
        offset_buffer_1_3_3_reg_5549 <= offset_buffer_1_3_s_q0;
        offset_buffer_2_2_3_reg_5509 <= offset_buffer_2_2_s_q0;
        offset_buffer_2_3_3_reg_5569 <= offset_buffer_2_3_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_prev_NPC_0_0_fu_250 <= offset_prev_NPC_0_0_2_fu_1788_p1;
        offset_prev_NPC_1_0_fu_266 <= offset_prev_NPC_1_0_2_fu_1979_p1;
        offset_prev_NPC_2_0_fu_282 <= offset_prev_NPC_2_0_2_fu_2165_p1;
        offset_prev_NPC_V_0_1_fu_258 <= sext_ln176_3_fu_3357_p1;
        offset_prev_NPC_V_0_2_fu_254 <= sext_ln176_fu_2467_p1;
        offset_prev_NPC_V_0_s_fu_262 <= sext_ln176_6_fu_4231_p1;
        offset_prev_NPC_V_1_1_fu_274 <= sext_ln176_4_fu_3647_p1;
        offset_prev_NPC_V_1_2_fu_270 <= sext_ln176_1_fu_2769_p1;
        offset_prev_NPC_V_1_s_fu_278 <= sext_ln176_7_fu_4562_p1;
        offset_prev_NPC_V_2_1_fu_290 <= sext_ln176_5_fu_3937_p1;
        offset_prev_NPC_V_2_2_fu_286 <= sext_ln176_2_fu_3071_p1;
        offset_prev_NPC_V_2_s_fu_294 <= sext_ln176_8_fu_4893_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_Result_1_1_i_reg_5440 <= {{p_Val2_s_fu_298[49:40]}};
        p_Result_1_2_i_reg_5452 <= {{p_Val2_s_fu_298[59:50]}};
        p_Result_1_i_reg_5428 <= {{p_Val2_s_fu_298[39:30]}};
        p_Result_25_0_1_i_reg_5364 <= {{add_ln68_6_fu_1191_p2[11:2]}};
        p_Result_25_0_2_i_reg_5396 <= {{add_ln68_11_fu_1337_p2[11:2]}};
        p_Result_25_0_i_reg_5332 <= {{add_ln68_1_fu_1045_p2[11:2]}};
        p_Result_2_1_i_reg_5484 <= {{p_Val2_s_fu_298[79:70]}};
        p_Result_2_2_i_reg_5504 <= {{p_Val2_s_fu_298[89:80]}};
        p_Result_2_i_reg_5464 <= {{p_Val2_s_fu_298[69:60]}};
        p_Result_3_1_i_reg_5544 <= {{p_Val2_s_fu_298[109:100]}};
        p_Result_3_2_i_reg_5564 <= {{p_Val2_s_fu_298[119:110]}};
        p_Result_3_i_reg_5524 <= {{p_Val2_s_fu_298[99:90]}};
        sext_ln215_1_reg_5401 <= {{add_ln68_11_fu_1337_p2[9:2]}};
        sext_ln215_s_reg_5369 <= {{add_ln68_6_fu_1191_p2[9:2]}};
        sext_ln_reg_5337 <= {{add_ln68_1_fu_1045_p2[9:2]}};
        tmp_24_reg_5384 <= {{add_ln68_6_fu_1191_p2[10:2]}};
        tmp_26_reg_5416 <= {{add_ln68_11_fu_1337_p2[10:2]}};
        tmp_81_reg_5342 <= add_ln647_1_fu_1057_p2[32'd1];
        tmp_84_reg_5374 <= add_ln647_5_fu_1203_p2[32'd1];
        tmp_87_reg_5406 <= add_ln647_9_fu_1349_p2[32'd1];
        tmp_reg_5352 <= {{add_ln68_1_fu_1045_p2[10:2]}};
        trunc_ln647_1_reg_5357 <= trunc_ln647_1_fu_1100_p1;
        trunc_ln647_2_reg_5389 <= trunc_ln647_2_fu_1246_p1;
        trunc_ln647_3_reg_5421 <= trunc_ln647_3_fu_1392_p1;
        trunc_ln68_12_reg_5447 <= {{p_Val2_s_fu_298[41:40]}};
        trunc_ln68_15_reg_5459 <= {{p_Val2_s_fu_298[51:50]}};
        trunc_ln68_18_reg_5479 <= {{p_Val2_s_fu_298[61:60]}};
        trunc_ln68_21_reg_5499 <= {{p_Val2_s_fu_298[71:70]}};
        trunc_ln68_24_reg_5519 <= {{p_Val2_s_fu_298[81:80]}};
        trunc_ln68_26_reg_5474 <= trunc_ln68_26_fu_1493_p1;
        trunc_ln68_27_reg_5539 <= {{p_Val2_s_fu_298[91:90]}};
        trunc_ln68_29_reg_5494 <= trunc_ln68_29_fu_1525_p1;
        trunc_ln68_30_reg_5559 <= {{p_Val2_s_fu_298[101:100]}};
        trunc_ln68_32_reg_5514 <= trunc_ln68_32_fu_1557_p1;
        trunc_ln68_33_reg_5579 <= {{p_Val2_s_fu_298[111:110]}};
        trunc_ln68_35_reg_5534 <= trunc_ln68_35_fu_1589_p1;
        trunc_ln68_36_reg_5554 <= trunc_ln68_36_fu_1621_p1;
        trunc_ln68_37_reg_5574 <= trunc_ln68_37_fu_1653_p1;
        trunc_ln68_s_reg_5435 <= {{p_Val2_s_fu_298[31:30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln136_reg_5164 == 1'd1) & (icmp_ln126_reg_5149 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_Val2_s_fu_298 <= stream_in_data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_5149 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        trunc_ln68_14_reg_5264 <= trunc_ln68_14_fu_925_p1;
        trunc_ln68_17_reg_5274 <= trunc_ln68_17_fu_929_p1;
        trunc_ln68_1_reg_5244 <= trunc_ln68_1_fu_917_p1;
        trunc_ln68_20_reg_5284 <= trunc_ln68_20_fu_933_p1;
        trunc_ln68_23_reg_5294 <= trunc_ln68_23_fu_937_p1;
        trunc_ln68_9_reg_5254 <= trunc_ln68_9_fu_921_p1;
    end
end

always @ (*) begin
    if ((icmp_ln126_fu_862_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_749_p4 = q_err_2nd_0_0_V_2_fu_4284_p3;
    end else begin
        ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_749_p4 = q_err_2nd_V_0_0_1_i_reg_745;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_737_p4 = q_err_2nd_1_0_V_2_fu_4615_p3;
    end else begin
        ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_737_p4 = q_err_2nd_V_1_0_1_i_reg_733;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_725_p4 = q_err_2nd_2_0_V_2_fu_4946_p3;
    end else begin
        ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_725_p4 = q_err_2nd_V_2_0_1_i_reg_721;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_0_0_1 = offset_prev_NPC_0_0_2_fu_1788_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_0_0_1 = offset_prev_NPC_0_0_fu_250;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_1_0_1 = offset_prev_NPC_1_0_2_fu_1979_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_1_0_1 = offset_prev_NPC_1_0_fu_266;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_2_0_1 = offset_prev_NPC_2_0_2_fu_2165_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_2_0_1 = offset_prev_NPC_2_0_fu_282;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_0_3 = sext_ln176_fu_2467_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_0_3 = offset_prev_NPC_V_0_2_fu_254;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_0_4 = sext_ln176_3_fu_3357_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_0_4 = offset_prev_NPC_V_0_1_fu_258;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_0_5 = sext_ln176_6_fu_4231_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_0_5 = offset_prev_NPC_V_0_s_fu_262;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_1_3 = sext_ln176_1_fu_2769_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_1_3 = offset_prev_NPC_V_1_2_fu_270;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_1_4 = sext_ln176_4_fu_3647_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_1_4 = offset_prev_NPC_V_1_1_fu_274;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_1_5 = sext_ln176_7_fu_4562_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_1_5 = offset_prev_NPC_V_1_s_fu_278;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_2_3 = sext_ln176_2_fu_3071_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_2_3 = offset_prev_NPC_V_2_2_fu_286;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_2_4 = sext_ln176_5_fu_3937_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_2_4 = offset_prev_NPC_V_2_1_fu_290;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_5149_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_2_5 = sext_ln176_8_fu_4893_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_2_5 = offset_prev_NPC_V_2_s_fu_294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        offset_buffer_0_0_s_address0 = zext_ln157_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_0_0_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_0_0_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_0_0_s_ce0 = 1'b1;
    end else begin
        offset_buffer_0_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_0_s_ce1 = 1'b1;
    end else begin
        offset_buffer_0_0_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_0_0_s_we0 = 1'b1;
    end else begin
        offset_buffer_0_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_0_s_we1 = 1'b1;
    end else begin
        offset_buffer_0_0_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        offset_buffer_0_1_s_address0 = zext_ln157_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_0_1_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_0_1_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_0_1_s_ce0 = 1'b1;
    end else begin
        offset_buffer_0_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_1_s_ce1 = 1'b1;
    end else begin
        offset_buffer_0_1_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_0_1_s_we0 = 1'b1;
    end else begin
        offset_buffer_0_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_1_s_we1 = 1'b1;
    end else begin
        offset_buffer_0_1_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        offset_buffer_0_2_s_address0 = zext_ln157_reg_5168;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_0_2_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_0_2_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_0_2_s_ce0 = 1'b1;
    end else begin
        offset_buffer_0_2_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_2_s_ce1 = 1'b1;
    end else begin
        offset_buffer_0_2_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_0_2_s_we0 = 1'b1;
    end else begin
        offset_buffer_0_2_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_2_s_we1 = 1'b1;
    end else begin
        offset_buffer_0_2_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        offset_buffer_0_3_s_address0 = zext_ln157_reg_5168;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_0_3_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_0_3_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_0_3_s_ce0 = 1'b1;
    end else begin
        offset_buffer_0_3_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_3_s_ce1 = 1'b1;
    end else begin
        offset_buffer_0_3_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_0_3_s_we0 = 1'b1;
    end else begin
        offset_buffer_0_3_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_3_s_we1 = 1'b1;
    end else begin
        offset_buffer_0_3_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        offset_buffer_1_0_s_address0 = zext_ln157_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_1_0_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_1_0_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_1_0_s_ce0 = 1'b1;
    end else begin
        offset_buffer_1_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_0_s_ce1 = 1'b1;
    end else begin
        offset_buffer_1_0_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_1_0_s_we0 = 1'b1;
    end else begin
        offset_buffer_1_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_0_s_we1 = 1'b1;
    end else begin
        offset_buffer_1_0_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        offset_buffer_1_1_s_address0 = zext_ln157_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_1_1_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_1_1_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_1_1_s_ce0 = 1'b1;
    end else begin
        offset_buffer_1_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_1_s_ce1 = 1'b1;
    end else begin
        offset_buffer_1_1_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_1_1_s_we0 = 1'b1;
    end else begin
        offset_buffer_1_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_1_s_we1 = 1'b1;
    end else begin
        offset_buffer_1_1_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        offset_buffer_1_2_s_address0 = zext_ln157_reg_5168;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_1_2_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_1_2_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_1_2_s_ce0 = 1'b1;
    end else begin
        offset_buffer_1_2_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_2_s_ce1 = 1'b1;
    end else begin
        offset_buffer_1_2_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_1_2_s_we0 = 1'b1;
    end else begin
        offset_buffer_1_2_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_2_s_we1 = 1'b1;
    end else begin
        offset_buffer_1_2_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        offset_buffer_1_3_s_address0 = zext_ln157_reg_5168;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_1_3_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_1_3_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_1_3_s_ce0 = 1'b1;
    end else begin
        offset_buffer_1_3_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_3_s_ce1 = 1'b1;
    end else begin
        offset_buffer_1_3_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_1_3_s_we0 = 1'b1;
    end else begin
        offset_buffer_1_3_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_3_s_we1 = 1'b1;
    end else begin
        offset_buffer_1_3_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        offset_buffer_2_0_s_address0 = zext_ln157_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_2_0_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_2_0_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_2_0_s_ce0 = 1'b1;
    end else begin
        offset_buffer_2_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_0_s_ce1 = 1'b1;
    end else begin
        offset_buffer_2_0_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_2_0_s_we0 = 1'b1;
    end else begin
        offset_buffer_2_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_0_s_we1 = 1'b1;
    end else begin
        offset_buffer_2_0_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        offset_buffer_2_1_s_address0 = zext_ln157_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_2_1_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_2_1_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_2_1_s_ce0 = 1'b1;
    end else begin
        offset_buffer_2_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_1_s_ce1 = 1'b1;
    end else begin
        offset_buffer_2_1_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_2_1_s_we0 = 1'b1;
    end else begin
        offset_buffer_2_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_1_s_we1 = 1'b1;
    end else begin
        offset_buffer_2_1_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        offset_buffer_2_2_s_address0 = zext_ln157_reg_5168;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_2_2_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_2_2_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_2_2_s_ce0 = 1'b1;
    end else begin
        offset_buffer_2_2_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_2_s_ce1 = 1'b1;
    end else begin
        offset_buffer_2_2_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_2_2_s_we0 = 1'b1;
    end else begin
        offset_buffer_2_2_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_2_s_we1 = 1'b1;
    end else begin
        offset_buffer_2_2_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        offset_buffer_2_3_s_address0 = zext_ln157_reg_5168;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_buffer_2_3_s_address0 = zext_ln94_fu_840_p1;
    end else begin
        offset_buffer_2_3_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_2_3_s_ce0 = 1'b1;
    end else begin
        offset_buffer_2_3_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_3_s_ce1 = 1'b1;
    end else begin
        offset_buffer_2_3_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        offset_buffer_2_3_s_we0 = 1'b1;
    end else begin
        offset_buffer_2_3_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_948_p2 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_3_s_we1 = 1'b1;
    end else begin
        offset_buffer_2_3_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_cols_blk_n = stream_in_cols_empty_n;
    end else begin
        stream_in_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_cols_read = 1'b1;
    end else begin
        stream_in_cols_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln136_reg_5164 == 1'd1) & (icmp_ln126_reg_5149 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        stream_in_data_V_V_blk_n = stream_in_data_V_V_empty_n;
    end else begin
        stream_in_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op122_read_state6 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        stream_in_data_V_V_read = 1'b1;
    end else begin
        stream_in_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_rows_blk_n = stream_in_rows_empty_n;
    end else begin
        stream_in_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_rows_read = 1'b1;
    end else begin
        stream_in_rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln136_reg_5164_pp1_iter2_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        stream_out_data_V_V_blk_n = stream_out_data_V_V_full_n;
    end else begin
        stream_out_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln136_reg_5164_pp1_iter2_reg == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        stream_out_data_V_V_write = 1'b1;
    end else begin
        stream_out_data_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln87_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln126_fu_862_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((icmp_ln126_fu_862_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln126_fu_867_p2 = (indvar_flatten_reg_710 + 31'd1);

assign add_ln177_fu_953_p2 = ($signed(15'd32767) + $signed(select_ln129_reg_5158_pp1_iter1_reg));

assign add_ln647_10_fu_2063_p2 = (tmp_26_reg_5416 + zext_ln1353_5_fu_2055_p1);

assign add_ln647_11_fu_2068_p2 = (p_Result_25_0_2_i_reg_5396 + zext_ln1353_4_fu_2052_p1);

assign add_ln647_12_fu_2309_p2 = (trunc_ln68_10_fu_2273_p4 + trunc_ln68_s_reg_5435);

assign add_ln647_13_fu_2314_p2 = (trunc_ln68_17_reg_5274_pp1_iter2_reg + add_ln647_12_fu_2309_p2);

assign add_ln647_14_fu_2375_p2 = (zext_ln1353_7_fu_2365_p1 + tmp_28_fu_2355_p4);

assign add_ln647_15_fu_2381_p2 = (zext_ln1353_6_fu_2351_p1 + p_Result_25_1_i_fu_2319_p4);

assign add_ln647_16_fu_2611_p2 = (trunc_ln68_13_fu_2575_p4 + trunc_ln68_12_reg_5447);

assign add_ln647_17_fu_2616_p2 = (trunc_ln68_20_reg_5284_pp1_iter2_reg + add_ln647_16_fu_2611_p2);

assign add_ln647_18_fu_2677_p2 = (zext_ln1353_9_fu_2667_p1 + tmp_29_fu_2657_p4);

assign add_ln647_19_fu_2683_p2 = (zext_ln1353_8_fu_2653_p1 + p_Result_25_1_1_i_fu_2621_p4);

assign add_ln647_1_fu_1057_p2 = (add_ln647_fu_1051_p2 + trunc_ln68_1_reg_5244);

assign add_ln647_20_fu_2913_p2 = (trunc_ln68_16_fu_2877_p4 + trunc_ln68_15_reg_5459);

assign add_ln647_21_fu_2918_p2 = (trunc_ln68_23_reg_5294_pp1_iter2_reg + add_ln647_20_fu_2913_p2);

assign add_ln647_22_fu_2979_p2 = (zext_ln1353_11_fu_2969_p1 + tmp_30_fu_2959_p4);

assign add_ln647_23_fu_2985_p2 = (zext_ln1353_10_fu_2955_p1 + p_Result_25_1_2_i_fu_2923_p4);

assign add_ln647_24_fu_3207_p2 = (trunc_ln68_18_reg_5479 + trunc_ln68_19_fu_3181_p4);

assign add_ln647_25_fu_3212_p2 = (add_ln647_24_fu_3207_p2 + trunc_ln68_26_reg_5474);

assign add_ln647_26_fu_3273_p2 = (tmp_31_fu_3253_p4 + zext_ln1353_13_fu_3263_p1);

assign add_ln647_27_fu_3279_p2 = (p_Result_25_2_i_fu_3217_p4 + zext_ln1353_12_fu_3249_p1);

assign add_ln647_28_fu_3497_p2 = (trunc_ln68_21_reg_5499 + trunc_ln68_22_fu_3471_p4);

assign add_ln647_29_fu_3502_p2 = (add_ln647_28_fu_3497_p2 + trunc_ln68_29_reg_5494);

assign add_ln647_2_fu_1686_p2 = (tmp_reg_5352 + zext_ln1353_1_fu_1678_p1);

assign add_ln647_30_fu_3563_p2 = (tmp_32_fu_3543_p4 + zext_ln1353_15_fu_3553_p1);

assign add_ln647_31_fu_3569_p2 = (p_Result_25_2_1_i_fu_3507_p4 + zext_ln1353_14_fu_3539_p1);

assign add_ln647_32_fu_3787_p2 = (trunc_ln68_24_reg_5519 + trunc_ln68_25_fu_3761_p4);

assign add_ln647_33_fu_3792_p2 = (add_ln647_32_fu_3787_p2 + trunc_ln68_32_reg_5514);

assign add_ln647_34_fu_3853_p2 = (tmp_33_fu_3833_p4 + zext_ln1353_17_fu_3843_p1);

assign add_ln647_35_fu_3859_p2 = (p_Result_25_2_2_i_fu_3797_p4 + zext_ln1353_16_fu_3829_p1);

assign add_ln647_36_fu_4081_p2 = (trunc_ln68_27_reg_5539 + trunc_ln68_28_fu_4055_p4);

assign add_ln647_37_fu_4086_p2 = (add_ln647_36_fu_4081_p2 + trunc_ln68_35_reg_5534);

assign add_ln647_38_fu_4147_p2 = (tmp_34_fu_4127_p4 + zext_ln1353_19_fu_4137_p1);

assign add_ln647_39_fu_4153_p2 = (p_Result_25_3_i_fu_4091_p4 + zext_ln1353_18_fu_4123_p1);

assign add_ln647_3_fu_1691_p2 = (p_Result_25_0_i_reg_5332 + zext_ln1353_fu_1675_p1);

assign add_ln647_40_fu_4412_p2 = (trunc_ln68_30_reg_5559 + trunc_ln68_31_fu_4386_p4);

assign add_ln647_41_fu_4417_p2 = (add_ln647_40_fu_4412_p2 + trunc_ln68_36_reg_5554);

assign add_ln647_42_fu_4478_p2 = (tmp_35_fu_4458_p4 + zext_ln1353_21_fu_4468_p1);

assign add_ln647_43_fu_4484_p2 = (p_Result_25_3_1_i_fu_4422_p4 + zext_ln1353_20_fu_4454_p1);

assign add_ln647_44_fu_4743_p2 = (trunc_ln68_33_reg_5579 + trunc_ln68_34_fu_4717_p4);

assign add_ln647_45_fu_4748_p2 = (add_ln647_44_fu_4743_p2 + trunc_ln68_37_reg_5574);

assign add_ln647_46_fu_4809_p2 = (tmp_36_fu_4789_p4 + zext_ln1353_23_fu_4799_p1);

assign add_ln647_47_fu_4815_p2 = (p_Result_25_3_2_i_fu_4753_p4 + zext_ln1353_22_fu_4785_p1);

assign add_ln647_48_fu_1681_p2 = (sext_ln_reg_5337 + zext_ln647_fu_1672_p1);

assign add_ln647_49_fu_1872_p2 = (sext_ln215_s_reg_5369 + zext_ln647_1_fu_1863_p1);

assign add_ln647_4_fu_1197_p2 = (trunc_ln68_4_fu_1161_p4 + trunc_ln68_5_fu_1171_p4);

assign add_ln647_50_fu_2058_p2 = (sext_ln215_1_reg_5401 + zext_ln647_2_fu_2049_p1);

assign add_ln647_51_fu_2369_p2 = (zext_ln647_3_fu_2347_p1 + sext_ln215_2_fu_2329_p4);

assign add_ln647_52_fu_2671_p2 = (zext_ln647_4_fu_2649_p1 + sext_ln215_3_fu_2631_p4);

assign add_ln647_53_fu_2973_p2 = (zext_ln647_5_fu_2951_p1 + sext_ln215_4_fu_2933_p4);

assign add_ln647_54_fu_3267_p2 = (sext_ln215_5_fu_3227_p4 + zext_ln647_6_fu_3245_p1);

assign add_ln647_55_fu_3557_p2 = (sext_ln215_6_fu_3517_p4 + zext_ln647_7_fu_3535_p1);

assign add_ln647_56_fu_3847_p2 = (sext_ln215_7_fu_3807_p4 + zext_ln647_8_fu_3825_p1);

assign add_ln647_57_fu_4141_p2 = (sext_ln215_8_fu_4101_p4 + zext_ln647_9_fu_4119_p1);

assign add_ln647_58_fu_4472_p2 = (sext_ln215_9_fu_4432_p4 + zext_ln647_10_fu_4450_p1);

assign add_ln647_59_fu_4803_p2 = (sext_ln215_10_fu_4763_p4 + zext_ln647_11_fu_4781_p1);

assign add_ln647_5_fu_1203_p2 = (add_ln647_4_fu_1197_p2 + trunc_ln68_9_reg_5254);

assign add_ln647_6_fu_1877_p2 = (tmp_24_reg_5384 + zext_ln1353_3_fu_1869_p1);

assign add_ln647_7_fu_1882_p2 = (p_Result_25_0_1_i_reg_5364 + zext_ln1353_2_fu_1866_p1);

assign add_ln647_8_fu_1343_p2 = (trunc_ln68_7_fu_1307_p4 + trunc_ln68_8_fu_1317_p4);

assign add_ln647_9_fu_1349_p2 = (add_ln647_8_fu_1343_p2 + trunc_ln68_14_reg_5264);

assign add_ln647_fu_1051_p2 = (trunc_ln68_3_fu_1021_p1 + trunc_ln68_2_fu_1025_p4);

assign add_ln68_10_fu_1327_p2 = ($signed(sext_ln68_30_fu_1296_p1) + $signed(sext_ln68_32_fu_1303_p1));

assign add_ln68_11_fu_1337_p2 = ($signed(sext_ln68_34_fu_1333_p1) + $signed(zext_ln68_2_fu_1299_p1));

assign add_ln68_12_fu_2133_p2 = ($signed(sext_ln68_29_fu_2095_p1) + $signed(sext_ln68_28_fu_2083_p1));

assign add_ln68_13_fu_2139_p2 = ($signed(sext_ln68_35_fu_2099_p1) + $signed(sext_ln68_38_fu_2129_p1));

assign add_ln68_14_fu_2149_p2 = ($signed(sext_ln68_39_fu_2145_p1) + $signed(add_ln68_12_fu_2133_p2));

assign add_ln68_15_fu_2283_p2 = ($signed(sext_ln68_46_fu_2269_p1) + $signed(sext_ln68_42_fu_2253_p1));

assign add_ln68_16_fu_2303_p2 = ($signed(zext_ln68_3_fu_2256_p1) + $signed(sext_ln68_48_fu_2289_p1));

assign add_ln68_17_fu_2399_p2 = ($signed(sext_ln68_10_fu_1730_p1) + $signed(sext_ln68_9_fu_1742_p1));

assign add_ln68_18_fu_2441_p2 = ($signed(sext_ln68_44_fu_2437_p1) + $signed(sext_ln68_40_fu_2405_p1));

assign add_ln68_19_fu_2451_p2 = ($signed(sext_ln68_45_fu_2447_p1) + $signed(sext_ln68_3_fu_1702_p1));

assign add_ln68_1_fu_1045_p2 = ($signed(sext_ln68_6_fu_1041_p1) + $signed(zext_ln68_fu_1013_p1));

assign add_ln68_20_fu_2585_p2 = ($signed(sext_ln68_53_fu_2571_p1) + $signed(sext_ln68_50_fu_2555_p1));

assign add_ln68_21_fu_2605_p2 = ($signed(zext_ln68_4_fu_2558_p1) + $signed(sext_ln68_57_fu_2591_p1));

assign add_ln68_22_fu_2701_p2 = ($signed(sext_ln68_23_fu_1921_p1) + $signed(sext_ln68_21_fu_1933_p1));

assign add_ln68_23_fu_2743_p2 = ($signed(sext_ln68_55_fu_2739_p1) + $signed(sext_ln68_51_fu_2707_p1));

assign add_ln68_24_fu_2753_p2 = ($signed(sext_ln68_56_fu_2749_p1) + $signed(sext_ln68_15_fu_1893_p1));

assign add_ln68_25_fu_2887_p2 = ($signed(sext_ln68_61_fu_2873_p1) + $signed(sext_ln68_60_fu_2857_p1));

assign add_ln68_26_fu_2907_p2 = ($signed(zext_ln68_5_fu_2860_p1) + $signed(sext_ln68_64_fu_2893_p1));

assign add_ln68_27_fu_3003_p2 = ($signed(sext_ln68_37_fu_2107_p1) + $signed(sext_ln68_33_fu_2119_p1));

assign add_ln68_28_fu_3045_p2 = ($signed(sext_ln68_66_fu_3041_p1) + $signed(sext_ln68_62_fu_3009_p1));

assign add_ln68_29_fu_3055_p2 = ($signed(sext_ln68_67_fu_3051_p1) + $signed(sext_ln68_27_fu_2079_p1));

assign add_ln68_2_fu_1756_p2 = ($signed(sext_ln68_5_fu_1718_p1) + $signed(sext_ln68_4_fu_1706_p1));

assign add_ln68_30_fu_3191_p2 = ($signed(sext_ln68_70_fu_3161_p1) + $signed(sext_ln68_71_fu_3177_p1));

assign add_ln68_31_fu_3201_p2 = ($signed(sext_ln68_72_fu_3197_p1) + $signed(zext_ln68_6_fu_3164_p1));

assign add_ln68_32_fu_3297_p2 = ($signed(sext_ln68_43_fu_2427_p1) + $signed(sext_ln68_49_fu_2413_p1));

assign add_ln68_33_fu_3331_p2 = ($signed(sub_ln68_13_fu_3325_p2) + $signed(sext_ln68_10_fu_1730_p1));

assign add_ln68_34_fu_3341_p2 = ($signed(sext_ln68_76_fu_3337_p1) + $signed(sext_ln68_73_fu_3303_p1));

assign add_ln68_35_fu_3481_p2 = ($signed(sext_ln68_79_fu_3451_p1) + $signed(sext_ln68_80_fu_3467_p1));

assign add_ln68_36_fu_3491_p2 = ($signed(sext_ln68_81_fu_3487_p1) + $signed(zext_ln68_7_fu_3454_p1));

assign add_ln68_37_fu_3587_p2 = ($signed(sext_ln68_54_fu_2729_p1) + $signed(sext_ln68_59_fu_2715_p1));

assign add_ln68_38_fu_3621_p2 = ($signed(sub_ln68_15_fu_3615_p2) + $signed(sext_ln68_23_fu_1921_p1));

assign add_ln68_39_fu_3631_p2 = ($signed(sext_ln68_85_fu_3627_p1) + $signed(sext_ln68_82_fu_3593_p1));

assign add_ln68_3_fu_1762_p2 = ($signed(sext_ln68_8_fu_1722_p1) + $signed(sext_ln68_11_fu_1752_p1));

assign add_ln68_40_fu_3771_p2 = ($signed(sext_ln68_88_fu_3741_p1) + $signed(sext_ln68_89_fu_3757_p1));

assign add_ln68_41_fu_3781_p2 = ($signed(sext_ln68_90_fu_3777_p1) + $signed(zext_ln68_8_fu_3744_p1));

assign add_ln68_42_fu_3877_p2 = ($signed(sext_ln68_65_fu_3031_p1) + $signed(sext_ln68_68_fu_3017_p1));

assign add_ln68_43_fu_3911_p2 = ($signed(sub_ln68_17_fu_3905_p2) + $signed(sext_ln68_37_fu_2107_p1));

assign add_ln68_44_fu_3921_p2 = ($signed(sext_ln68_94_fu_3917_p1) + $signed(sext_ln68_91_fu_3883_p1));

assign add_ln68_45_fu_4065_p2 = ($signed(sext_ln68_98_fu_4035_p1) + $signed(sext_ln68_99_fu_4051_p1));

assign add_ln68_46_fu_4075_p2 = ($signed(sext_ln68_100_fu_4071_p1) + $signed(zext_ln68_9_fu_4038_p1));

assign add_ln68_47_fu_4171_p2 = ($signed(sext_ln68_75_fu_3321_p1) + $signed(sext_ln68_74_fu_3307_p1));

assign add_ln68_48_fu_4205_p2 = ($signed(sub_ln68_19_fu_4199_p2) + $signed(sext_ln68_49_fu_2413_p1));

assign add_ln68_49_fu_4215_p2 = ($signed(sext_ln68_104_fu_4211_p1) + $signed(sext_ln68_101_fu_4177_p1));

assign add_ln68_4_fu_1772_p2 = ($signed(sext_ln68_13_fu_1768_p1) + $signed(add_ln68_2_fu_1756_p2));

assign add_ln68_50_fu_4396_p2 = ($signed(sext_ln68_108_fu_4366_p1) + $signed(sext_ln68_109_fu_4382_p1));

assign add_ln68_51_fu_4406_p2 = ($signed(sext_ln68_110_fu_4402_p1) + $signed(zext_ln68_10_fu_4369_p1));

assign add_ln68_52_fu_4502_p2 = ($signed(sext_ln68_84_fu_3611_p1) + $signed(sext_ln68_83_fu_3597_p1));

assign add_ln68_53_fu_4536_p2 = ($signed(sub_ln68_21_fu_4530_p2) + $signed(sext_ln68_59_fu_2715_p1));

assign add_ln68_54_fu_4546_p2 = ($signed(sext_ln68_114_fu_4542_p1) + $signed(sext_ln68_111_fu_4508_p1));

assign add_ln68_55_fu_4727_p2 = ($signed(sext_ln68_118_fu_4697_p1) + $signed(sext_ln68_119_fu_4713_p1));

assign add_ln68_56_fu_4737_p2 = ($signed(sext_ln68_120_fu_4733_p1) + $signed(zext_ln68_11_fu_4700_p1));

assign add_ln68_57_fu_4833_p2 = ($signed(sext_ln68_93_fu_3901_p1) + $signed(sext_ln68_92_fu_3887_p1));

assign add_ln68_58_fu_4867_p2 = ($signed(sub_ln68_23_fu_4861_p2) + $signed(sext_ln68_68_fu_3017_p1));

assign add_ln68_59_fu_4877_p2 = ($signed(sext_ln68_124_fu_4873_p1) + $signed(sext_ln68_121_fu_4839_p1));

assign add_ln68_5_fu_1181_p2 = ($signed(sext_ln68_14_fu_1150_p1) + $signed(sext_ln68_18_fu_1157_p1));

assign add_ln68_60_fu_2293_p2 = ($signed(add_ln68_15_fu_2283_p2) + $signed(p_Result_1_i_reg_5428));

assign add_ln68_61_fu_2298_p2 = ($signed(add_ln68_15_fu_2283_p2) + $signed(p_Result_1_i_reg_5428));

assign add_ln68_62_fu_2595_p2 = ($signed(add_ln68_20_fu_2585_p2) + $signed(p_Result_1_1_i_reg_5440));

assign add_ln68_63_fu_2600_p2 = ($signed(add_ln68_20_fu_2585_p2) + $signed(p_Result_1_1_i_reg_5440));

assign add_ln68_64_fu_2897_p2 = ($signed(add_ln68_25_fu_2887_p2) + $signed(p_Result_1_2_i_reg_5452));

assign add_ln68_65_fu_2902_p2 = ($signed(add_ln68_25_fu_2887_p2) + $signed(p_Result_1_2_i_reg_5452));

assign add_ln68_6_fu_1191_p2 = ($signed(sext_ln68_20_fu_1187_p1) + $signed(zext_ln68_1_fu_1153_p1));

assign add_ln68_7_fu_1947_p2 = ($signed(sext_ln68_17_fu_1909_p1) + $signed(sext_ln68_16_fu_1897_p1));

assign add_ln68_8_fu_1953_p2 = ($signed(sext_ln68_22_fu_1913_p1) + $signed(sext_ln68_25_fu_1943_p1));

assign add_ln68_9_fu_1963_p2 = ($signed(sext_ln68_26_fu_1959_p1) + $signed(add_ln68_7_fu_1947_p2));

assign add_ln68_fu_1035_p2 = ($signed(sext_ln68_1_fu_1010_p1) + $signed(sext_ln68_2_fu_1017_p1));

assign add_ln78_fu_808_p2 = (zext_ln78_fu_804_p1 + 17'd3);

assign and_ln1054_10_fu_3108_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_11_fu_3102_p2);

assign and_ln1054_11_fu_3114_p2 = (xor_ln1054_10_fu_3088_p2 & and_ln1054_10_fu_3108_p2);

assign and_ln1054_12_fu_3398_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_13_fu_3392_p2);

assign and_ln1054_13_fu_3404_p2 = (xor_ln1054_12_fu_3378_p2 & and_ln1054_12_fu_3398_p2);

assign and_ln1054_14_fu_3688_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_15_fu_3682_p2);

assign and_ln1054_15_fu_3694_p2 = (xor_ln1054_14_fu_3668_p2 & and_ln1054_14_fu_3688_p2);

assign and_ln1054_16_fu_3978_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_17_fu_3972_p2);

assign and_ln1054_17_fu_3984_p2 = (xor_ln1054_16_fu_3958_p2 & and_ln1054_16_fu_3978_p2);

assign and_ln1054_18_fu_4307_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_19_fu_4266_p2);

assign and_ln1054_19_fu_4313_p2 = (xor_ln1054_18_fu_4252_p2 & and_ln1054_18_fu_4307_p2);

assign and_ln1054_1_fu_1836_p2 = (xor_ln1054_fu_1810_p2 & and_ln1054_fu_1830_p2);

assign and_ln1054_20_fu_4638_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_21_fu_4597_p2);

assign and_ln1054_21_fu_4644_p2 = (xor_ln1054_20_fu_4583_p2 & and_ln1054_20_fu_4638_p2);

assign and_ln1054_22_fu_4969_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_23_fu_4928_p2);

assign and_ln1054_23_fu_4975_p2 = (xor_ln1054_22_fu_4914_p2 & and_ln1054_22_fu_4969_p2);

assign and_ln1054_2_fu_2016_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_3_fu_2010_p2);

assign and_ln1054_3_fu_2022_p2 = (xor_ln1054_2_fu_1996_p2 & and_ln1054_2_fu_2016_p2);

assign and_ln1054_4_fu_2202_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_5_fu_2196_p2);

assign and_ln1054_5_fu_2208_p2 = (xor_ln1054_4_fu_2182_p2 & and_ln1054_4_fu_2202_p2);

assign and_ln1054_6_fu_2504_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_7_fu_2498_p2);

assign and_ln1054_7_fu_2510_p2 = (xor_ln1054_6_fu_2484_p2 & and_ln1054_6_fu_2504_p2);

assign and_ln1054_8_fu_2806_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_9_fu_2800_p2);

assign and_ln1054_9_fu_2812_p2 = (xor_ln1054_8_fu_2786_p2 & and_ln1054_8_fu_2806_p2);

assign and_ln1054_fu_1830_p2 = (xor_ln195_fu_1797_p2 & xor_ln1054_1_fu_1824_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_pp1 = ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((icmp_ln136_reg_5164_pp1_iter2_reg == 1'd1) & (stream_out_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((stream_in_data_V_V_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((icmp_ln136_reg_5164_pp1_iter2_reg == 1'd1) & (stream_out_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((stream_in_data_V_V_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((icmp_ln136_reg_5164_pp1_iter2_reg == 1'd1) & (stream_out_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((stream_in_data_V_V_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp1_stage0_iter1 = ((stream_in_data_V_V_empty_n == 1'b0) & (ap_predicate_op122_read_state6 == 1'b1));
end

assign ap_block_state7_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp1_stage0_iter3 = ((icmp_ln136_reg_5164_pp1_iter2_reg == 1'd1) & (stream_out_data_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_enable_operation_107 = (icmp_ln126_fu_862_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_109 = (icmp_ln126_fu_862_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_111 = (icmp_ln126_fu_862_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_113 = (icmp_ln126_fu_862_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_115 = (icmp_ln126_fu_862_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_117 = (icmp_ln126_fu_862_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_125 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_127 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_129 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_131 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_133 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_135 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_138 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_140 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_142 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_144 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_146 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_148 = (icmp_ln126_reg_5149 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_177 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_203 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_229 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_237 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_245 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_253 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_257 = (icmp_ln126_reg_5149_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_263 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_267 = (icmp_ln126_reg_5149_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_273 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_277 = (icmp_ln126_reg_5149_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_283 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_287 = (icmp_ln126_reg_5149_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_293 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_297 = (icmp_ln126_reg_5149_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_303 = (icmp_ln176_fu_948_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_307 = (icmp_ln126_reg_5149_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_313 = (icmp_ln176_fu_948_p2 == 1'd0);
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_enable_state5_pp1_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state6_pp1_iter1_stage0 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_enable_state7_pp1_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_predicate_op122_read_state6 = ((icmp_ln136_reg_5164 == 1'd1) & (icmp_ln126_reg_5149 == 1'd0));
end

assign col_index_1_fu_906_p2 = (select_ln129_fu_878_p3 + 15'd1);

assign col_index_fu_834_p2 = (col_index_0_i_reg_699 + 15'd1);

assign icmp_ln126_fu_862_p2 = ((indvar_flatten_reg_710 == mul_ln180_reg_5144) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_873_p2 = ((col_index28_0_i_reg_793 == in_col_loop_bound_reg_5052) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_886_p2 = ((select_ln129_fu_878_p3 < trunc_ln78_1_reg_5044) ? 1'b1 : 1'b0);

assign icmp_ln176_fu_948_p2 = ((select_ln129_reg_5158_pp1_iter1_reg == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_901_p2 = ((select_ln129_fu_878_p3 == trunc_ln78_1_reg_5044) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_829_p2 = ((col_index_0_i_reg_699 == trunc_ln78_1_reg_5044) ? 1'b1 : 1'b0);

assign in_col_loop_bound_fu_824_p2 = (trunc_ln78_1_reg_5044 + 15'd1);

assign mul_ln180_fu_5033_p0 = mul_ln180_fu_5033_p00;

assign mul_ln180_fu_5033_p00 = in_col_loop_bound_reg_5052;

assign mul_ln180_fu_5033_p1 = mul_ln180_fu_5033_p10;

assign mul_ln180_fu_5033_p10 = height_reg_5039;

assign offset_buffer_0_0_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_0_1_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_0_1_s_d1 = $signed(sext_ln180_fu_1419_p0);

assign offset_buffer_0_2_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_0_2_s_d1 = $signed(sext_ln180_3_fu_1507_p0);

assign offset_buffer_0_3_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_0_3_s_d1 = $signed(sext_ln180_6_fu_1603_p0);

assign offset_buffer_1_0_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_1_1_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_1_1_s_d1 = $signed(sext_ln180_1_fu_1447_p0);

assign offset_buffer_1_2_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_1_2_s_d1 = $signed(sext_ln180_4_fu_1539_p0);

assign offset_buffer_1_3_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_1_3_s_d1 = $signed(sext_ln180_7_fu_1635_p0);

assign offset_buffer_2_0_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_2_1_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_2_1_s_d1 = $signed(sext_ln180_2_fu_1475_p0);

assign offset_buffer_2_2_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_2_2_s_d1 = $signed(sext_ln180_5_fu_1571_p0);

assign offset_buffer_2_3_s_address1 = sext_ln177_fu_958_p1;

assign offset_buffer_2_3_s_d1 = $signed(sext_ln180_8_fu_1667_p0);

assign offset_prev_NPC_0_0_2_fu_1788_p1 = $signed(tmp_s_fu_1778_p4);

assign offset_prev_NPC_1_0_2_fu_1979_p1 = $signed(tmp_25_fu_1969_p4);

assign offset_prev_NPC_2_0_2_fu_2165_p1 = $signed(tmp_27_fu_2155_p4);

assign or_ln1054_1_fu_4610_p2 = (xor_ln1054_20_fu_4583_p2 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln1054_2_fu_4941_p2 = (xor_ln1054_22_fu_4914_p2 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln1054_fu_4279_p2 = (xor_ln1054_18_fu_4252_p2 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln196_1_fu_2036_p2 = (tmp_85_fu_1988_p3 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln196_2_fu_2222_p2 = (tmp_88_fu_2174_p3 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln196_3_fu_2524_p2 = (tmp_93_fu_2476_p3 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln196_4_fu_2826_p2 = (tmp_98_fu_2778_p3 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln196_5_fu_3128_p2 = (tmp_103_fu_3080_p3 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln196_6_fu_3418_p2 = (tmp_108_fu_3370_p3 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln196_7_fu_3708_p2 = (tmp_113_fu_3660_p3 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln196_8_fu_3998_p2 = (tmp_118_fu_3950_p3 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign or_ln196_fu_1850_p2 = (tmp_82_fu_1802_p3 | icmp_ln196_reg_5178_pp1_iter2_reg);

assign p_Result_0_1_i_fu_1108_p4 = {{p_Val2_s_fu_298[19:10]}};

assign p_Result_0_2_i_fu_1254_p4 = {{p_Val2_s_fu_298[29:20]}};

assign p_Result_24_0_1_i_fu_1140_p4 = {{sub_ln68_2_fu_1134_p2[11:4]}};

assign p_Result_24_0_2_i_fu_1286_p4 = {{sub_ln68_4_fu_1280_p2[11:4]}};

assign p_Result_24_0_i_fu_1000_p4 = {{sub_ln68_fu_994_p2[11:4]}};

assign p_Result_25_1_1_i_fu_2621_p4 = {{add_ln68_21_fu_2605_p2[11:2]}};

assign p_Result_25_1_2_i_fu_2923_p4 = {{add_ln68_26_fu_2907_p2[11:2]}};

assign p_Result_25_1_i_fu_2319_p4 = {{add_ln68_16_fu_2303_p2[11:2]}};

assign p_Result_25_2_1_i_fu_3507_p4 = {{add_ln68_36_fu_3491_p2[11:2]}};

assign p_Result_25_2_2_i_fu_3797_p4 = {{add_ln68_41_fu_3781_p2[11:2]}};

assign p_Result_25_2_i_fu_3217_p4 = {{add_ln68_31_fu_3201_p2[11:2]}};

assign p_Result_25_3_1_i_fu_4422_p4 = {{add_ln68_51_fu_4406_p2[11:2]}};

assign p_Result_25_3_2_i_fu_4753_p4 = {{add_ln68_56_fu_4737_p2[11:2]}};

assign p_Result_25_3_i_fu_4091_p4 = {{add_ln68_46_fu_4075_p2[11:2]}};

assign p_Result_28_0_1_i_fu_1887_p3 = {{tmp_84_reg_5374}, {trunc_ln647_2_reg_5389}};

assign p_Result_28_0_2_i_fu_2073_p3 = {{tmp_87_reg_5406}, {trunc_ln647_3_reg_5421}};

assign p_Result_28_0_i_fu_1696_p3 = {{tmp_81_reg_5342}, {trunc_ln647_1_reg_5357}};

assign p_Result_28_1_1_i_fu_2693_p3 = {{tmp_96_fu_2641_p3}, {trunc_ln647_5_fu_2689_p1}};

assign p_Result_28_1_2_i_fu_2995_p3 = {{tmp_101_fu_2943_p3}, {trunc_ln647_6_fu_2991_p1}};

assign p_Result_28_1_i_fu_2391_p3 = {{tmp_91_fu_2339_p3}, {trunc_ln647_4_fu_2387_p1}};

assign p_Result_28_2_1_i_fu_3579_p3 = {{tmp_111_fu_3527_p3}, {trunc_ln647_8_fu_3575_p1}};

assign p_Result_28_2_2_i_fu_3869_p3 = {{tmp_116_fu_3817_p3}, {trunc_ln647_9_fu_3865_p1}};

assign p_Result_28_2_i_fu_3289_p3 = {{tmp_106_fu_3237_p3}, {trunc_ln647_7_fu_3285_p1}};

assign p_Result_28_3_1_i_fu_4494_p3 = {{tmp_126_fu_4442_p3}, {trunc_ln647_11_fu_4490_p1}};

assign p_Result_28_3_2_i_fu_4825_p3 = {{tmp_131_fu_4773_p3}, {trunc_ln647_12_fu_4821_p1}};

assign p_Result_28_3_i_fu_4163_p3 = {{tmp_121_fu_4111_p3}, {trunc_ln647_10_fu_4159_p1}};

assign q_err_1st_0_0_V_1_fu_4292_p3 = ((icmp_ln196_reg_5178_pp1_iter2_reg[0:0] === 1'b1) ? q_err_1st_V_0_0_1_i_reg_781 : q_err_1st_0_0_V_fu_3366_p1);

assign q_err_1st_0_0_V_2_fu_4299_p3 = ((or_ln1054_fu_4279_p2[0:0] === 1'b1) ? q_err_1st_0_0_V_1_fu_4292_p3 : q_err_1st_0_0_V_fu_3366_p1);

assign q_err_1st_0_0_V_fu_3366_p1 = p_Result_28_2_i_fu_3289_p3;

assign q_err_1st_1_0_V_1_fu_4623_p3 = ((icmp_ln196_reg_5178_pp1_iter2_reg[0:0] === 1'b1) ? q_err_1st_V_1_0_1_i_reg_769 : q_err_1st_1_0_V_fu_3656_p1);

assign q_err_1st_1_0_V_2_fu_4630_p3 = ((or_ln1054_1_fu_4610_p2[0:0] === 1'b1) ? q_err_1st_1_0_V_1_fu_4623_p3 : q_err_1st_1_0_V_fu_3656_p1);

assign q_err_1st_1_0_V_fu_3656_p1 = p_Result_28_2_1_i_fu_3579_p3;

assign q_err_1st_2_0_V_1_fu_4954_p3 = ((icmp_ln196_reg_5178_pp1_iter2_reg[0:0] === 1'b1) ? q_err_1st_V_2_0_1_i_reg_757 : q_err_1st_2_0_V_fu_3946_p1);

assign q_err_1st_2_0_V_2_fu_4961_p3 = ((or_ln1054_2_fu_4941_p2[0:0] === 1'b1) ? q_err_1st_2_0_V_1_fu_4954_p3 : q_err_1st_2_0_V_fu_3946_p1);

assign q_err_1st_2_0_V_fu_3946_p1 = p_Result_28_2_2_i_fu_3869_p3;

assign q_err_2nd_0_0_V_1_fu_4272_p3 = ((icmp_ln196_reg_5178_pp1_iter2_reg[0:0] === 1'b1) ? q_err_2nd_V_0_0_1_i_reg_745 : q_err_2nd_0_0_V_fu_4240_p1);

assign q_err_2nd_0_0_V_2_fu_4284_p3 = ((or_ln1054_fu_4279_p2[0:0] === 1'b1) ? q_err_2nd_0_0_V_1_fu_4272_p3 : q_err_2nd_0_0_V_fu_4240_p1);

assign q_err_2nd_0_0_V_fu_4240_p1 = p_Result_28_3_i_fu_4163_p3;

assign q_err_2nd_1_0_V_1_fu_4603_p3 = ((icmp_ln196_reg_5178_pp1_iter2_reg[0:0] === 1'b1) ? q_err_2nd_V_1_0_1_i_reg_733 : q_err_2nd_1_0_V_fu_4571_p1);

assign q_err_2nd_1_0_V_2_fu_4615_p3 = ((or_ln1054_1_fu_4610_p2[0:0] === 1'b1) ? q_err_2nd_1_0_V_1_fu_4603_p3 : q_err_2nd_1_0_V_fu_4571_p1);

assign q_err_2nd_1_0_V_fu_4571_p1 = p_Result_28_3_1_i_fu_4494_p3;

assign q_err_2nd_2_0_V_1_fu_4934_p3 = ((icmp_ln196_reg_5178_pp1_iter2_reg[0:0] === 1'b1) ? q_err_2nd_V_2_0_1_i_reg_721 : q_err_2nd_2_0_V_fu_4902_p1);

assign q_err_2nd_2_0_V_2_fu_4946_p3 = ((or_ln1054_2_fu_4941_p2[0:0] === 1'b1) ? q_err_2nd_2_0_V_1_fu_4934_p3 : q_err_2nd_2_0_V_fu_4902_p1);

assign q_err_2nd_2_0_V_fu_4902_p1 = p_Result_28_3_2_i_fu_4825_p3;

assign select_ln1054_11_fu_4319_p3 = ((and_ln1054_19_fu_4313_p2[0:0] === 1'b1) ? add_ln647_57_fu_4141_p2 : 8'd255);

assign select_ln1054_12_fu_4334_p3 = ((or_ln1054_fu_4279_p2[0:0] === 1'b1) ? select_ln196_11_fu_4327_p3 : 8'd0);

assign select_ln1054_15_fu_4650_p3 = ((and_ln1054_21_fu_4644_p2[0:0] === 1'b1) ? add_ln647_58_fu_4472_p2 : 8'd255);

assign select_ln1054_16_fu_4665_p3 = ((or_ln1054_1_fu_4610_p2[0:0] === 1'b1) ? select_ln196_14_fu_4658_p3 : 8'd0);

assign select_ln1054_19_fu_4981_p3 = ((and_ln1054_23_fu_4975_p2[0:0] === 1'b1) ? add_ln647_59_fu_4803_p2 : 8'd255);

assign select_ln1054_1_fu_2028_p3 = ((and_ln1054_3_fu_2022_p2[0:0] === 1'b1) ? add_ln647_49_fu_1872_p2 : 8'd255);

assign select_ln1054_20_fu_4996_p3 = ((or_ln1054_2_fu_4941_p2[0:0] === 1'b1) ? select_ln196_17_fu_4989_p3 : 8'd0);

assign select_ln1054_2_fu_2214_p3 = ((and_ln1054_5_fu_2208_p2[0:0] === 1'b1) ? add_ln647_50_fu_2058_p2 : 8'd255);

assign select_ln1054_3_fu_2516_p3 = ((and_ln1054_7_fu_2510_p2[0:0] === 1'b1) ? add_ln647_51_fu_2369_p2 : 8'd255);

assign select_ln1054_4_fu_2818_p3 = ((and_ln1054_9_fu_2812_p2[0:0] === 1'b1) ? add_ln647_52_fu_2671_p2 : 8'd255);

assign select_ln1054_5_fu_3120_p3 = ((and_ln1054_11_fu_3114_p2[0:0] === 1'b1) ? add_ln647_53_fu_2973_p2 : 8'd255);

assign select_ln1054_6_fu_3410_p3 = ((and_ln1054_13_fu_3404_p2[0:0] === 1'b1) ? add_ln647_54_fu_3267_p2 : 8'd255);

assign select_ln1054_7_fu_3700_p3 = ((and_ln1054_15_fu_3694_p2[0:0] === 1'b1) ? add_ln647_55_fu_3557_p2 : 8'd255);

assign select_ln1054_8_fu_3990_p3 = ((and_ln1054_17_fu_3984_p2[0:0] === 1'b1) ? add_ln647_56_fu_3847_p2 : 8'd255);

assign select_ln1054_fu_1842_p3 = ((and_ln1054_1_fu_1836_p2[0:0] === 1'b1) ? add_ln647_48_fu_1681_p2 : 8'd255);

assign select_ln129_fu_878_p3 = ((icmp_ln129_fu_873_p2[0:0] === 1'b1) ? 15'd0 : col_index28_0_i_reg_793);

assign select_ln196_11_fu_4327_p3 = ((icmp_ln196_reg_5178_pp1_iter2_reg[0:0] === 1'b1) ? 8'd0 : select_ln1054_11_fu_4319_p3);

assign select_ln196_14_fu_4658_p3 = ((icmp_ln196_reg_5178_pp1_iter2_reg[0:0] === 1'b1) ? 8'd0 : select_ln1054_15_fu_4650_p3);

assign select_ln196_17_fu_4989_p3 = ((icmp_ln196_reg_5178_pp1_iter2_reg[0:0] === 1'b1) ? 8'd0 : select_ln1054_19_fu_4981_p3);

assign select_ln196_1_fu_2041_p3 = ((or_ln196_1_fu_2036_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_1_fu_2028_p3);

assign select_ln196_2_fu_2227_p3 = ((or_ln196_2_fu_2222_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_2_fu_2214_p3);

assign select_ln196_3_fu_2529_p3 = ((or_ln196_3_fu_2524_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_3_fu_2516_p3);

assign select_ln196_4_fu_2831_p3 = ((or_ln196_4_fu_2826_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_4_fu_2818_p3);

assign select_ln196_5_fu_3133_p3 = ((or_ln196_5_fu_3128_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_5_fu_3120_p3);

assign select_ln196_6_fu_3423_p3 = ((or_ln196_6_fu_3418_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_6_fu_3410_p3);

assign select_ln196_7_fu_3713_p3 = ((or_ln196_7_fu_3708_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_7_fu_3700_p3);

assign select_ln196_8_fu_4003_p3 = ((or_ln196_8_fu_3998_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_8_fu_3990_p3);

assign select_ln196_fu_1855_p3 = ((or_ln196_fu_1850_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_fu_1842_p3);

assign sext_ln176_1_fu_2769_p1 = $signed(tmp_97_fu_2759_p4);

assign sext_ln176_2_fu_3071_p1 = $signed(tmp_102_fu_3061_p4);

assign sext_ln176_3_fu_3357_p1 = $signed(tmp_107_fu_3347_p4);

assign sext_ln176_4_fu_3647_p1 = $signed(tmp_112_fu_3637_p4);

assign sext_ln176_5_fu_3937_p1 = $signed(tmp_117_fu_3927_p4);

assign sext_ln176_6_fu_4231_p1 = $signed(tmp_122_fu_4221_p4);

assign sext_ln176_7_fu_4562_p1 = $signed(tmp_127_fu_4552_p4);

assign sext_ln176_8_fu_4893_p1 = $signed(tmp_132_fu_4883_p4);

assign sext_ln176_fu_2467_p1 = $signed(tmp_92_fu_2457_p4);

assign sext_ln177_fu_958_p1 = $signed(add_ln177_fu_953_p2);

assign sext_ln180_1_fu_1447_p0 = ap_sig_allocacmp_offset_prev_NPC_V_1_3;

assign sext_ln180_2_fu_1475_p0 = ap_sig_allocacmp_offset_prev_NPC_V_2_3;

assign sext_ln180_3_fu_1507_p0 = ap_sig_allocacmp_offset_prev_NPC_V_0_4;

assign sext_ln180_4_fu_1539_p0 = ap_sig_allocacmp_offset_prev_NPC_V_1_4;

assign sext_ln180_5_fu_1571_p0 = ap_sig_allocacmp_offset_prev_NPC_V_2_4;

assign sext_ln180_6_fu_1603_p0 = ap_sig_allocacmp_offset_prev_NPC_V_0_5;

assign sext_ln180_7_fu_1635_p0 = ap_sig_allocacmp_offset_prev_NPC_V_1_5;

assign sext_ln180_8_fu_1667_p0 = ap_sig_allocacmp_offset_prev_NPC_V_2_5;

assign sext_ln180_fu_1419_p0 = ap_sig_allocacmp_offset_prev_NPC_V_0_3;

assign sext_ln215_10_fu_4763_p4 = {{add_ln68_56_fu_4737_p2[9:2]}};

assign sext_ln215_2_fu_2329_p4 = {{add_ln68_61_fu_2298_p2[9:2]}};

assign sext_ln215_3_fu_2631_p4 = {{add_ln68_63_fu_2600_p2[9:2]}};

assign sext_ln215_4_fu_2933_p4 = {{add_ln68_65_fu_2902_p2[9:2]}};

assign sext_ln215_5_fu_3227_p4 = {{add_ln68_31_fu_3201_p2[9:2]}};

assign sext_ln215_6_fu_3517_p4 = {{add_ln68_36_fu_3491_p2[9:2]}};

assign sext_ln215_7_fu_3807_p4 = {{add_ln68_41_fu_3781_p2[9:2]}};

assign sext_ln215_8_fu_4101_p4 = {{add_ln68_46_fu_4075_p2[9:2]}};

assign sext_ln215_9_fu_4432_p4 = {{add_ln68_51_fu_4406_p2[9:2]}};

assign sext_ln68_100_fu_4071_p1 = $signed(add_ln68_45_fu_4065_p2);

assign sext_ln68_101_fu_4177_p1 = $signed(add_ln68_47_fu_4171_p2);

assign sext_ln68_102_fu_4181_p1 = p_Result_28_3_i_fu_4163_p3;

assign sext_ln68_103_fu_4195_p1 = $signed(shl_ln68_21_fu_4185_p4);

assign sext_ln68_104_fu_4211_p1 = $signed(add_ln68_48_fu_4205_p2);

assign sext_ln68_106_fu_4342_p1 = p_Result_28_2_1_i_fu_3579_p3;

assign sext_ln68_107_fu_4356_p1 = $signed(shl_ln68_22_fu_4346_p4);

assign sext_ln68_108_fu_4366_p1 = offset_buffer_1_3_3_reg_5549;

assign sext_ln68_109_fu_4382_p1 = $signed(tmp_125_fu_4372_p4);

assign sext_ln68_10_fu_1730_p1 = p_Result_28_0_i_fu_1696_p3;

assign sext_ln68_110_fu_4402_p1 = $signed(add_ln68_50_fu_4396_p2);

assign sext_ln68_111_fu_4508_p1 = $signed(add_ln68_52_fu_4502_p2);

assign sext_ln68_112_fu_4512_p1 = p_Result_28_3_1_i_fu_4494_p3;

assign sext_ln68_113_fu_4526_p1 = $signed(shl_ln68_23_fu_4516_p4);

assign sext_ln68_114_fu_4542_p1 = $signed(add_ln68_53_fu_4536_p2);

assign sext_ln68_116_fu_4673_p1 = p_Result_28_2_2_i_fu_3869_p3;

assign sext_ln68_117_fu_4687_p1 = $signed(shl_ln68_24_fu_4677_p4);

assign sext_ln68_118_fu_4697_p1 = offset_buffer_2_3_3_reg_5569;

assign sext_ln68_119_fu_4713_p1 = $signed(tmp_130_fu_4703_p4);

assign sext_ln68_11_fu_1752_p1 = $signed(sub_ln68_1_fu_1746_p2);

assign sext_ln68_120_fu_4733_p1 = $signed(add_ln68_55_fu_4727_p2);

assign sext_ln68_121_fu_4839_p1 = $signed(add_ln68_57_fu_4833_p2);

assign sext_ln68_122_fu_4843_p1 = p_Result_28_3_2_i_fu_4825_p3;

assign sext_ln68_123_fu_4857_p1 = $signed(shl_ln68_25_fu_4847_p4);

assign sext_ln68_124_fu_4873_p1 = $signed(add_ln68_58_fu_4867_p2);

assign sext_ln68_12_fu_1118_p1 = ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_737_p4;

assign sext_ln68_13_fu_1768_p1 = $signed(add_ln68_3_fu_1762_p2);

assign sext_ln68_14_fu_1150_p1 = offset_buffer_1_0_3_reg_5249;

assign sext_ln68_15_fu_1893_p1 = q_err_2nd_V_1_0_1_i_reg_733;

assign sext_ln68_16_fu_1897_p1 = q_err_2nd_V_1_0_1_i_reg_733;

assign sext_ln68_17_fu_1909_p1 = $signed(shl_ln68_4_fu_1901_p3);

assign sext_ln68_18_fu_1157_p1 = $signed(p_Result_24_0_1_i_fu_1140_p4);

assign sext_ln68_19_fu_1917_p1 = p_Result_28_0_1_i_fu_1887_p3;

assign sext_ln68_1_fu_1010_p1 = offset_buffer_0_0_3_reg_5239;

assign sext_ln68_20_fu_1187_p1 = $signed(add_ln68_5_fu_1181_p2);

assign sext_ln68_21_fu_1933_p1 = $signed(shl_ln68_5_fu_1925_p4);

assign sext_ln68_22_fu_1913_p1 = q_err_1st_V_1_0_1_i_reg_769;

assign sext_ln68_23_fu_1921_p1 = p_Result_28_0_1_i_fu_1887_p3;

assign sext_ln68_24_fu_1264_p1 = ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_725_p4;

assign sext_ln68_25_fu_1943_p1 = $signed(sub_ln68_3_fu_1937_p2);

assign sext_ln68_26_fu_1959_p1 = $signed(add_ln68_8_fu_1953_p2);

assign sext_ln68_27_fu_2079_p1 = q_err_2nd_V_2_0_1_i_reg_721;

assign sext_ln68_28_fu_2083_p1 = q_err_2nd_V_2_0_1_i_reg_721;

assign sext_ln68_29_fu_2095_p1 = $signed(shl_ln68_7_fu_2087_p3);

assign sext_ln68_2_fu_1017_p1 = $signed(p_Result_24_0_i_fu_1000_p4);

assign sext_ln68_30_fu_1296_p1 = offset_buffer_2_0_3_reg_5259;

assign sext_ln68_31_fu_2103_p1 = p_Result_28_0_2_i_fu_2073_p3;

assign sext_ln68_32_fu_1303_p1 = $signed(p_Result_24_0_2_i_fu_1286_p4);

assign sext_ln68_33_fu_2119_p1 = $signed(shl_ln68_8_fu_2111_p4);

assign sext_ln68_34_fu_1333_p1 = $signed(add_ln68_10_fu_1327_p2);

assign sext_ln68_35_fu_2099_p1 = q_err_1st_V_2_0_1_i_reg_757;

assign sext_ln68_36_fu_2243_p1 = $signed(shl_ln68_9_fu_2235_p4);

assign sext_ln68_37_fu_2107_p1 = p_Result_28_0_2_i_fu_2073_p3;

assign sext_ln68_38_fu_2129_p1 = $signed(sub_ln68_5_fu_2123_p2);

assign sext_ln68_39_fu_2145_p1 = $signed(add_ln68_13_fu_2139_p2);

assign sext_ln68_3_fu_1702_p1 = q_err_2nd_V_0_0_1_i_reg_745;

assign sext_ln68_40_fu_2405_p1 = $signed(add_ln68_17_fu_2399_p2);

assign sext_ln68_41_fu_2409_p1 = p_Result_28_1_i_fu_2391_p3;

assign sext_ln68_42_fu_2253_p1 = offset_buffer_0_1_3_reg_5269_pp1_iter2_reg;

assign sext_ln68_43_fu_2427_p1 = $signed(shl_ln68_s_fu_2417_p4);

assign sext_ln68_44_fu_2437_p1 = $signed(sub_ln68_7_fu_2431_p2);

assign sext_ln68_45_fu_2447_p1 = $signed(add_ln68_18_fu_2441_p2);

assign sext_ln68_46_fu_2269_p1 = $signed(tmp_90_fu_2259_p4);

assign sext_ln68_47_fu_2545_p1 = $signed(shl_ln68_10_fu_2537_p4);

assign sext_ln68_48_fu_2289_p1 = add_ln68_15_fu_2283_p2;

assign sext_ln68_49_fu_2413_p1 = p_Result_28_1_i_fu_2391_p3;

assign sext_ln68_4_fu_1706_p1 = q_err_2nd_V_0_0_1_i_reg_745;

assign sext_ln68_50_fu_2555_p1 = offset_buffer_1_1_3_reg_5279_pp1_iter2_reg;

assign sext_ln68_51_fu_2707_p1 = $signed(add_ln68_22_fu_2701_p2);

assign sext_ln68_52_fu_2711_p1 = p_Result_28_1_1_i_fu_2693_p3;

assign sext_ln68_53_fu_2571_p1 = $signed(tmp_95_fu_2561_p4);

assign sext_ln68_54_fu_2729_p1 = $signed(shl_ln68_11_fu_2719_p4);

assign sext_ln68_55_fu_2739_p1 = $signed(sub_ln68_9_fu_2733_p2);

assign sext_ln68_56_fu_2749_p1 = $signed(add_ln68_23_fu_2743_p2);

assign sext_ln68_57_fu_2591_p1 = add_ln68_20_fu_2585_p2;

assign sext_ln68_58_fu_2847_p1 = $signed(shl_ln68_12_fu_2839_p4);

assign sext_ln68_59_fu_2715_p1 = p_Result_28_1_1_i_fu_2693_p3;

assign sext_ln68_5_fu_1718_p1 = $signed(shl_ln68_1_fu_1710_p3);

assign sext_ln68_60_fu_2857_p1 = offset_buffer_2_1_3_reg_5289_pp1_iter2_reg;

assign sext_ln68_61_fu_2873_p1 = $signed(tmp_100_fu_2863_p4);

assign sext_ln68_62_fu_3009_p1 = $signed(add_ln68_27_fu_3003_p2);

assign sext_ln68_63_fu_3013_p1 = p_Result_28_1_2_i_fu_2995_p3;

assign sext_ln68_64_fu_2893_p1 = add_ln68_25_fu_2887_p2;

assign sext_ln68_65_fu_3031_p1 = $signed(shl_ln68_13_fu_3021_p4);

assign sext_ln68_66_fu_3041_p1 = $signed(sub_ln68_11_fu_3035_p2);

assign sext_ln68_67_fu_3051_p1 = $signed(add_ln68_28_fu_3045_p2);

assign sext_ln68_68_fu_3017_p1 = p_Result_28_1_2_i_fu_2995_p3;

assign sext_ln68_69_fu_3151_p1 = $signed(shl_ln68_14_fu_3141_p4);

assign sext_ln68_6_fu_1041_p1 = $signed(add_ln68_fu_1035_p2);

assign sext_ln68_70_fu_3161_p1 = offset_buffer_0_2_3_reg_5469;

assign sext_ln68_71_fu_3177_p1 = $signed(tmp_105_fu_3167_p4);

assign sext_ln68_72_fu_3197_p1 = $signed(add_ln68_30_fu_3191_p2);

assign sext_ln68_73_fu_3303_p1 = $signed(add_ln68_32_fu_3297_p2);

assign sext_ln68_74_fu_3307_p1 = p_Result_28_2_i_fu_3289_p3;

assign sext_ln68_75_fu_3321_p1 = $signed(shl_ln68_15_fu_3311_p4);

assign sext_ln68_76_fu_3337_p1 = $signed(add_ln68_33_fu_3331_p2);

assign sext_ln68_78_fu_3441_p1 = $signed(shl_ln68_16_fu_3431_p4);

assign sext_ln68_79_fu_3451_p1 = offset_buffer_1_2_3_reg_5489;

assign sext_ln68_7_fu_1726_p1 = p_Result_28_0_i_fu_1696_p3;

assign sext_ln68_80_fu_3467_p1 = $signed(tmp_110_fu_3457_p4);

assign sext_ln68_81_fu_3487_p1 = $signed(add_ln68_35_fu_3481_p2);

assign sext_ln68_82_fu_3593_p1 = $signed(add_ln68_37_fu_3587_p2);

assign sext_ln68_83_fu_3597_p1 = p_Result_28_2_1_i_fu_3579_p3;

assign sext_ln68_84_fu_3611_p1 = $signed(shl_ln68_17_fu_3601_p4);

assign sext_ln68_85_fu_3627_p1 = $signed(add_ln68_38_fu_3621_p2);

assign sext_ln68_87_fu_3731_p1 = $signed(shl_ln68_18_fu_3721_p4);

assign sext_ln68_88_fu_3741_p1 = offset_buffer_2_2_3_reg_5509;

assign sext_ln68_89_fu_3757_p1 = $signed(tmp_115_fu_3747_p4);

assign sext_ln68_8_fu_1722_p1 = q_err_1st_V_0_0_1_i_reg_781;

assign sext_ln68_90_fu_3777_p1 = $signed(add_ln68_40_fu_3771_p2);

assign sext_ln68_91_fu_3883_p1 = $signed(add_ln68_42_fu_3877_p2);

assign sext_ln68_92_fu_3887_p1 = p_Result_28_2_2_i_fu_3869_p3;

assign sext_ln68_93_fu_3901_p1 = $signed(shl_ln68_19_fu_3891_p4);

assign sext_ln68_94_fu_3917_p1 = $signed(add_ln68_43_fu_3911_p2);

assign sext_ln68_96_fu_4011_p1 = p_Result_28_2_i_fu_3289_p3;

assign sext_ln68_97_fu_4025_p1 = $signed(shl_ln68_20_fu_4015_p4);

assign sext_ln68_98_fu_4035_p1 = offset_buffer_0_3_3_reg_5529;

assign sext_ln68_99_fu_4051_p1 = $signed(tmp_120_fu_4041_p4);

assign sext_ln68_9_fu_1742_p1 = $signed(shl_ln68_2_fu_1734_p4);

assign sext_ln68_fu_978_p1 = ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_749_p4;

assign shl_ln68_10_fu_2537_p4 = {{{tmp_84_reg_5374}, {trunc_ln647_2_reg_5389}}, {3'd0}};

assign shl_ln68_11_fu_2719_p4 = {{{tmp_96_fu_2641_p3}, {trunc_ln647_5_fu_2689_p1}}, {2'd0}};

assign shl_ln68_12_fu_2839_p4 = {{{tmp_87_reg_5406}, {trunc_ln647_3_reg_5421}}, {3'd0}};

assign shl_ln68_13_fu_3021_p4 = {{{tmp_101_fu_2943_p3}, {trunc_ln647_6_fu_2991_p1}}, {2'd0}};

assign shl_ln68_14_fu_3141_p4 = {{{tmp_91_fu_2339_p3}, {trunc_ln647_4_fu_2387_p1}}, {3'd0}};

assign shl_ln68_15_fu_3311_p4 = {{{tmp_106_fu_3237_p3}, {trunc_ln647_7_fu_3285_p1}}, {2'd0}};

assign shl_ln68_16_fu_3431_p4 = {{{tmp_96_fu_2641_p3}, {trunc_ln647_5_fu_2689_p1}}, {3'd0}};

assign shl_ln68_17_fu_3601_p4 = {{{tmp_111_fu_3527_p3}, {trunc_ln647_8_fu_3575_p1}}, {2'd0}};

assign shl_ln68_18_fu_3721_p4 = {{{tmp_101_fu_2943_p3}, {trunc_ln647_6_fu_2991_p1}}, {3'd0}};

assign shl_ln68_19_fu_3891_p4 = {{{tmp_116_fu_3817_p3}, {trunc_ln647_9_fu_3865_p1}}, {2'd0}};

assign shl_ln68_1_fu_1710_p3 = {{q_err_2nd_V_0_0_1_i_reg_745}, {2'd0}};

assign shl_ln68_20_fu_4015_p4 = {{{tmp_106_fu_3237_p3}, {trunc_ln647_7_fu_3285_p1}}, {3'd0}};

assign shl_ln68_21_fu_4185_p4 = {{{tmp_121_fu_4111_p3}, {trunc_ln647_10_fu_4159_p1}}, {2'd0}};

assign shl_ln68_22_fu_4346_p4 = {{{tmp_111_fu_3527_p3}, {trunc_ln647_8_fu_3575_p1}}, {3'd0}};

assign shl_ln68_23_fu_4516_p4 = {{{tmp_126_fu_4442_p3}, {trunc_ln647_11_fu_4490_p1}}, {2'd0}};

assign shl_ln68_24_fu_4677_p4 = {{{tmp_116_fu_3817_p3}, {trunc_ln647_9_fu_3865_p1}}, {3'd0}};

assign shl_ln68_25_fu_4847_p4 = {{{tmp_131_fu_4773_p3}, {trunc_ln647_12_fu_4821_p1}}, {2'd0}};

assign shl_ln68_2_fu_1734_p4 = {{{tmp_81_reg_5342}, {trunc_ln647_1_reg_5357}}, {2'd0}};

assign shl_ln68_3_fu_1126_p3 = {{trunc_ln68_6_fu_1122_p1}, {3'd0}};

assign shl_ln68_4_fu_1901_p3 = {{q_err_2nd_V_1_0_1_i_reg_733}, {2'd0}};

assign shl_ln68_5_fu_1925_p4 = {{{tmp_84_reg_5374}, {trunc_ln647_2_reg_5389}}, {2'd0}};

assign shl_ln68_6_fu_1272_p3 = {{trunc_ln68_11_fu_1268_p1}, {3'd0}};

assign shl_ln68_7_fu_2087_p3 = {{q_err_2nd_V_2_0_1_i_reg_721}, {2'd0}};

assign shl_ln68_8_fu_2111_p4 = {{{tmp_87_reg_5406}, {trunc_ln647_3_reg_5421}}, {2'd0}};

assign shl_ln68_9_fu_2235_p4 = {{{tmp_81_reg_5342}, {trunc_ln647_1_reg_5357}}, {3'd0}};

assign shl_ln68_s_fu_2417_p4 = {{{tmp_91_fu_2339_p3}, {trunc_ln647_4_fu_2387_p1}}, {2'd0}};

assign shl_ln_fu_986_p3 = {{trunc_ln68_fu_982_p1}, {3'd0}};

assign stream_out_data_V_V_din = {{{{{{{{{{{{select_ln1054_20_fu_4996_p3}, {select_ln1054_16_fu_4665_p3}}, {select_ln1054_12_fu_4334_p3}}, {select_ln196_8_fu_4003_p3}}, {select_ln196_7_fu_3713_p3}}, {select_ln196_6_fu_3423_p3}}, {select_ln196_5_fu_3133_p3}}, {select_ln196_4_fu_2831_p3}}, {select_ln196_3_fu_2529_p3}}, {select_ln196_2_fu_2227_p3}}, {select_ln196_1_fu_2041_p3}}, {select_ln196_fu_1855_p3}};

assign sub_ln68_10_fu_2851_p2 = ($signed(sext_ln68_58_fu_2847_p1) - $signed(sext_ln68_31_fu_2103_p1));

assign sub_ln68_11_fu_3035_p2 = ($signed(sext_ln68_65_fu_3031_p1) - $signed(sext_ln68_68_fu_3017_p1));

assign sub_ln68_12_fu_3155_p2 = ($signed(sext_ln68_69_fu_3151_p1) - $signed(sext_ln68_41_fu_2409_p1));

assign sub_ln68_13_fu_3325_p2 = ($signed(sext_ln68_75_fu_3321_p1) - $signed(sext_ln68_74_fu_3307_p1));

assign sub_ln68_14_fu_3445_p2 = ($signed(sext_ln68_78_fu_3441_p1) - $signed(sext_ln68_52_fu_2711_p1));

assign sub_ln68_15_fu_3615_p2 = ($signed(sext_ln68_84_fu_3611_p1) - $signed(sext_ln68_83_fu_3597_p1));

assign sub_ln68_16_fu_3735_p2 = ($signed(sext_ln68_87_fu_3731_p1) - $signed(sext_ln68_63_fu_3013_p1));

assign sub_ln68_17_fu_3905_p2 = ($signed(sext_ln68_93_fu_3901_p1) - $signed(sext_ln68_92_fu_3887_p1));

assign sub_ln68_18_fu_4029_p2 = ($signed(sext_ln68_97_fu_4025_p1) - $signed(sext_ln68_96_fu_4011_p1));

assign sub_ln68_19_fu_4199_p2 = ($signed(sext_ln68_103_fu_4195_p1) - $signed(sext_ln68_102_fu_4181_p1));

assign sub_ln68_1_fu_1746_p2 = ($signed(sext_ln68_9_fu_1742_p1) - $signed(sext_ln68_10_fu_1730_p1));

assign sub_ln68_20_fu_4360_p2 = ($signed(sext_ln68_107_fu_4356_p1) - $signed(sext_ln68_106_fu_4342_p1));

assign sub_ln68_21_fu_4530_p2 = ($signed(sext_ln68_113_fu_4526_p1) - $signed(sext_ln68_112_fu_4512_p1));

assign sub_ln68_22_fu_4691_p2 = ($signed(sext_ln68_117_fu_4687_p1) - $signed(sext_ln68_116_fu_4673_p1));

assign sub_ln68_23_fu_4861_p2 = ($signed(sext_ln68_123_fu_4857_p1) - $signed(sext_ln68_122_fu_4843_p1));

assign sub_ln68_2_fu_1134_p2 = ($signed(shl_ln68_3_fu_1126_p3) - $signed(sext_ln68_12_fu_1118_p1));

assign sub_ln68_3_fu_1937_p2 = ($signed(sext_ln68_21_fu_1933_p1) - $signed(sext_ln68_23_fu_1921_p1));

assign sub_ln68_4_fu_1280_p2 = ($signed(shl_ln68_6_fu_1272_p3) - $signed(sext_ln68_24_fu_1264_p1));

assign sub_ln68_5_fu_2123_p2 = ($signed(sext_ln68_33_fu_2119_p1) - $signed(sext_ln68_37_fu_2107_p1));

assign sub_ln68_6_fu_2247_p2 = ($signed(sext_ln68_36_fu_2243_p1) - $signed(sext_ln68_7_fu_1726_p1));

assign sub_ln68_7_fu_2431_p2 = ($signed(sext_ln68_43_fu_2427_p1) - $signed(sext_ln68_49_fu_2413_p1));

assign sub_ln68_8_fu_2549_p2 = ($signed(sext_ln68_47_fu_2545_p1) - $signed(sext_ln68_19_fu_1917_p1));

assign sub_ln68_9_fu_2733_p2 = ($signed(sext_ln68_54_fu_2729_p1) - $signed(sext_ln68_59_fu_2715_p1));

assign sub_ln68_fu_994_p2 = ($signed(shl_ln_fu_986_p3) - $signed(sext_ln68_fu_978_p1));

assign tmp_100_fu_2863_p4 = {{sub_ln68_10_fu_2851_p2[6:4]}};

assign tmp_101_fu_2943_p3 = add_ln647_21_fu_2918_p2[32'd1];

assign tmp_102_fu_3061_p4 = {{add_ln68_29_fu_3055_p2[10:4]}};

assign tmp_103_fu_3080_p3 = add_ln647_23_fu_2985_p2[32'd9];

assign tmp_104_fu_3094_p3 = add_ln647_22_fu_2979_p2[32'd8];

assign tmp_105_fu_3167_p4 = {{sub_ln68_12_fu_3155_p2[6:4]}};

assign tmp_106_fu_3237_p3 = add_ln647_25_fu_3212_p2[32'd1];

assign tmp_107_fu_3347_p4 = {{add_ln68_34_fu_3341_p2[6:4]}};

assign tmp_108_fu_3370_p3 = add_ln647_27_fu_3279_p2[32'd9];

assign tmp_109_fu_3384_p3 = add_ln647_26_fu_3273_p2[32'd8];

assign tmp_110_fu_3457_p4 = {{sub_ln68_14_fu_3445_p2[6:4]}};

assign tmp_111_fu_3527_p3 = add_ln647_29_fu_3502_p2[32'd1];

assign tmp_112_fu_3637_p4 = {{add_ln68_39_fu_3631_p2[6:4]}};

assign tmp_113_fu_3660_p3 = add_ln647_31_fu_3569_p2[32'd9];

assign tmp_114_fu_3674_p3 = add_ln647_30_fu_3563_p2[32'd8];

assign tmp_115_fu_3747_p4 = {{sub_ln68_16_fu_3735_p2[6:4]}};

assign tmp_116_fu_3817_p3 = add_ln647_33_fu_3792_p2[32'd1];

assign tmp_117_fu_3927_p4 = {{add_ln68_44_fu_3921_p2[6:4]}};

assign tmp_118_fu_3950_p3 = add_ln647_35_fu_3859_p2[32'd9];

assign tmp_119_fu_3964_p3 = add_ln647_34_fu_3853_p2[32'd8];

assign tmp_120_fu_4041_p4 = {{sub_ln68_18_fu_4029_p2[6:4]}};

assign tmp_121_fu_4111_p3 = add_ln647_37_fu_4086_p2[32'd1];

assign tmp_122_fu_4221_p4 = {{add_ln68_49_fu_4215_p2[6:4]}};

assign tmp_123_fu_4244_p3 = add_ln647_39_fu_4153_p2[32'd9];

assign tmp_124_fu_4258_p3 = add_ln647_38_fu_4147_p2[32'd8];

assign tmp_125_fu_4372_p4 = {{sub_ln68_20_fu_4360_p2[6:4]}};

assign tmp_126_fu_4442_p3 = add_ln647_41_fu_4417_p2[32'd1];

assign tmp_127_fu_4552_p4 = {{add_ln68_54_fu_4546_p2[6:4]}};

assign tmp_128_fu_4575_p3 = add_ln647_43_fu_4484_p2[32'd9];

assign tmp_129_fu_4589_p3 = add_ln647_42_fu_4478_p2[32'd8];

assign tmp_130_fu_4703_p4 = {{sub_ln68_22_fu_4691_p2[6:4]}};

assign tmp_131_fu_4773_p3 = add_ln647_45_fu_4748_p2[32'd1];

assign tmp_132_fu_4883_p4 = {{add_ln68_59_fu_4877_p2[6:4]}};

assign tmp_133_fu_4906_p3 = add_ln647_47_fu_4815_p2[32'd9];

assign tmp_134_fu_4920_p3 = add_ln647_46_fu_4809_p2[32'd8];

assign tmp_25_fu_1969_p4 = {{add_ln68_9_fu_1963_p2[12:4]}};

assign tmp_27_fu_2155_p4 = {{add_ln68_14_fu_2149_p2[12:4]}};

assign tmp_28_fu_2355_p4 = {{add_ln68_16_fu_2303_p2[10:2]}};

assign tmp_29_fu_2657_p4 = {{add_ln68_21_fu_2605_p2[10:2]}};

assign tmp_30_fu_2959_p4 = {{add_ln68_26_fu_2907_p2[10:2]}};

assign tmp_31_fu_3253_p4 = {{add_ln68_31_fu_3201_p2[10:2]}};

assign tmp_32_fu_3543_p4 = {{add_ln68_36_fu_3491_p2[10:2]}};

assign tmp_33_fu_3833_p4 = {{add_ln68_41_fu_3781_p2[10:2]}};

assign tmp_34_fu_4127_p4 = {{add_ln68_46_fu_4075_p2[10:2]}};

assign tmp_35_fu_4458_p4 = {{add_ln68_51_fu_4406_p2[10:2]}};

assign tmp_36_fu_4789_p4 = {{add_ln68_56_fu_4737_p2[10:2]}};

assign tmp_82_fu_1802_p3 = add_ln647_3_fu_1691_p2[32'd9];

assign tmp_83_fu_1816_p3 = add_ln647_2_fu_1686_p2[32'd8];

assign tmp_85_fu_1988_p3 = add_ln647_7_fu_1882_p2[32'd9];

assign tmp_86_fu_2002_p3 = add_ln647_6_fu_1877_p2[32'd8];

assign tmp_88_fu_2174_p3 = add_ln647_11_fu_2068_p2[32'd9];

assign tmp_89_fu_2188_p3 = add_ln647_10_fu_2063_p2[32'd8];

assign tmp_90_fu_2259_p4 = {{sub_ln68_6_fu_2247_p2[6:4]}};

assign tmp_91_fu_2339_p3 = add_ln647_13_fu_2314_p2[32'd1];

assign tmp_92_fu_2457_p4 = {{add_ln68_19_fu_2451_p2[10:4]}};

assign tmp_93_fu_2476_p3 = add_ln647_15_fu_2381_p2[32'd9];

assign tmp_94_fu_2490_p3 = add_ln647_14_fu_2375_p2[32'd8];

assign tmp_95_fu_2561_p4 = {{sub_ln68_8_fu_2549_p2[6:4]}};

assign tmp_96_fu_2641_p3 = add_ln647_17_fu_2616_p2[32'd1];

assign tmp_97_fu_2759_p4 = {{add_ln68_24_fu_2753_p2[10:4]}};

assign tmp_98_fu_2778_p3 = add_ln647_19_fu_2683_p2[32'd9];

assign tmp_99_fu_2792_p3 = add_ln647_18_fu_2677_p2[32'd8];

assign tmp_s_fu_1778_p4 = {{add_ln68_4_fu_1772_p2[12:4]}};

assign trunc_ln647_10_fu_4159_p1 = add_ln68_46_fu_4075_p2[1:0];

assign trunc_ln647_11_fu_4490_p1 = add_ln68_51_fu_4406_p2[1:0];

assign trunc_ln647_12_fu_4821_p1 = add_ln68_56_fu_4737_p2[1:0];

assign trunc_ln647_1_fu_1100_p1 = add_ln68_1_fu_1045_p2[1:0];

assign trunc_ln647_2_fu_1246_p1 = add_ln68_6_fu_1191_p2[1:0];

assign trunc_ln647_3_fu_1392_p1 = add_ln68_11_fu_1337_p2[1:0];

assign trunc_ln647_4_fu_2387_p1 = add_ln68_60_fu_2293_p2[1:0];

assign trunc_ln647_5_fu_2689_p1 = add_ln68_62_fu_2595_p2[1:0];

assign trunc_ln647_6_fu_2991_p1 = add_ln68_64_fu_2897_p2[1:0];

assign trunc_ln647_7_fu_3285_p1 = add_ln68_31_fu_3201_p2[1:0];

assign trunc_ln647_8_fu_3575_p1 = add_ln68_36_fu_3491_p2[1:0];

assign trunc_ln647_9_fu_3865_p1 = add_ln68_41_fu_3781_p2[1:0];

assign trunc_ln647_fu_974_p1 = p_Val2_s_fu_298[9:0];

assign trunc_ln68_10_fu_2273_p4 = {{sub_ln68_6_fu_2247_p2[5:4]}};

assign trunc_ln68_11_fu_1268_p1 = ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_725_p4[8:0];

assign trunc_ln68_13_fu_2575_p4 = {{sub_ln68_8_fu_2549_p2[5:4]}};

assign trunc_ln68_14_fu_925_p0 = offset_buffer_2_0_s_q0;

assign trunc_ln68_14_fu_925_p1 = trunc_ln68_14_fu_925_p0[1:0];

assign trunc_ln68_16_fu_2877_p4 = {{sub_ln68_10_fu_2851_p2[5:4]}};

assign trunc_ln68_17_fu_929_p0 = offset_buffer_0_1_s_q0;

assign trunc_ln68_17_fu_929_p1 = trunc_ln68_17_fu_929_p0[1:0];

assign trunc_ln68_19_fu_3181_p4 = {{sub_ln68_12_fu_3155_p2[5:4]}};

assign trunc_ln68_1_fu_917_p0 = offset_buffer_0_0_s_q0;

assign trunc_ln68_1_fu_917_p1 = trunc_ln68_1_fu_917_p0[1:0];

assign trunc_ln68_20_fu_933_p0 = offset_buffer_1_1_s_q0;

assign trunc_ln68_20_fu_933_p1 = trunc_ln68_20_fu_933_p0[1:0];

assign trunc_ln68_22_fu_3471_p4 = {{sub_ln68_14_fu_3445_p2[5:4]}};

assign trunc_ln68_23_fu_937_p0 = offset_buffer_2_1_s_q0;

assign trunc_ln68_23_fu_937_p1 = trunc_ln68_23_fu_937_p0[1:0];

assign trunc_ln68_25_fu_3761_p4 = {{sub_ln68_16_fu_3735_p2[5:4]}};

assign trunc_ln68_26_fu_1493_p0 = offset_buffer_0_2_s_q0;

assign trunc_ln68_26_fu_1493_p1 = trunc_ln68_26_fu_1493_p0[1:0];

assign trunc_ln68_28_fu_4055_p4 = {{sub_ln68_18_fu_4029_p2[5:4]}};

assign trunc_ln68_29_fu_1525_p0 = offset_buffer_1_2_s_q0;

assign trunc_ln68_29_fu_1525_p1 = trunc_ln68_29_fu_1525_p0[1:0];

assign trunc_ln68_2_fu_1025_p4 = {{sub_ln68_fu_994_p2[5:4]}};

assign trunc_ln68_31_fu_4386_p4 = {{sub_ln68_20_fu_4360_p2[5:4]}};

assign trunc_ln68_32_fu_1557_p0 = offset_buffer_2_2_s_q0;

assign trunc_ln68_32_fu_1557_p1 = trunc_ln68_32_fu_1557_p0[1:0];

assign trunc_ln68_34_fu_4717_p4 = {{sub_ln68_22_fu_4691_p2[5:4]}};

assign trunc_ln68_35_fu_1589_p0 = offset_buffer_0_3_s_q0;

assign trunc_ln68_35_fu_1589_p1 = trunc_ln68_35_fu_1589_p0[1:0];

assign trunc_ln68_36_fu_1621_p0 = offset_buffer_1_3_s_q0;

assign trunc_ln68_36_fu_1621_p1 = trunc_ln68_36_fu_1621_p0[1:0];

assign trunc_ln68_37_fu_1653_p0 = offset_buffer_2_3_s_q0;

assign trunc_ln68_37_fu_1653_p1 = trunc_ln68_37_fu_1653_p0[1:0];

assign trunc_ln68_3_fu_1021_p1 = p_Val2_s_fu_298[1:0];

assign trunc_ln68_4_fu_1161_p4 = {{p_Val2_s_fu_298[11:10]}};

assign trunc_ln68_5_fu_1171_p4 = {{sub_ln68_2_fu_1134_p2[5:4]}};

assign trunc_ln68_6_fu_1122_p1 = ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_737_p4[8:0];

assign trunc_ln68_7_fu_1307_p4 = {{p_Val2_s_fu_298[21:20]}};

assign trunc_ln68_8_fu_1317_p4 = {{sub_ln68_4_fu_1280_p2[5:4]}};

assign trunc_ln68_9_fu_921_p0 = offset_buffer_1_0_s_q0;

assign trunc_ln68_9_fu_921_p1 = trunc_ln68_9_fu_921_p0[1:0];

assign trunc_ln68_fu_982_p1 = ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_749_p4[8:0];

assign xor_ln1054_10_fu_3088_p2 = (tmp_103_fu_3080_p3 ^ 1'd1);

assign xor_ln1054_11_fu_3102_p2 = (tmp_104_fu_3094_p3 ^ 1'd1);

assign xor_ln1054_12_fu_3378_p2 = (tmp_108_fu_3370_p3 ^ 1'd1);

assign xor_ln1054_13_fu_3392_p2 = (tmp_109_fu_3384_p3 ^ 1'd1);

assign xor_ln1054_14_fu_3668_p2 = (tmp_113_fu_3660_p3 ^ 1'd1);

assign xor_ln1054_15_fu_3682_p2 = (tmp_114_fu_3674_p3 ^ 1'd1);

assign xor_ln1054_16_fu_3958_p2 = (tmp_118_fu_3950_p3 ^ 1'd1);

assign xor_ln1054_17_fu_3972_p2 = (tmp_119_fu_3964_p3 ^ 1'd1);

assign xor_ln1054_18_fu_4252_p2 = (tmp_123_fu_4244_p3 ^ 1'd1);

assign xor_ln1054_19_fu_4266_p2 = (tmp_124_fu_4258_p3 ^ 1'd1);

assign xor_ln1054_1_fu_1824_p2 = (tmp_83_fu_1816_p3 ^ 1'd1);

assign xor_ln1054_20_fu_4583_p2 = (tmp_128_fu_4575_p3 ^ 1'd1);

assign xor_ln1054_21_fu_4597_p2 = (tmp_129_fu_4589_p3 ^ 1'd1);

assign xor_ln1054_22_fu_4914_p2 = (tmp_133_fu_4906_p3 ^ 1'd1);

assign xor_ln1054_23_fu_4928_p2 = (tmp_134_fu_4920_p3 ^ 1'd1);

assign xor_ln1054_2_fu_1996_p2 = (tmp_85_fu_1988_p3 ^ 1'd1);

assign xor_ln1054_3_fu_2010_p2 = (tmp_86_fu_2002_p3 ^ 1'd1);

assign xor_ln1054_4_fu_2182_p2 = (tmp_88_fu_2174_p3 ^ 1'd1);

assign xor_ln1054_5_fu_2196_p2 = (tmp_89_fu_2188_p3 ^ 1'd1);

assign xor_ln1054_6_fu_2484_p2 = (tmp_93_fu_2476_p3 ^ 1'd1);

assign xor_ln1054_7_fu_2498_p2 = (tmp_94_fu_2490_p3 ^ 1'd1);

assign xor_ln1054_8_fu_2786_p2 = (tmp_98_fu_2778_p3 ^ 1'd1);

assign xor_ln1054_9_fu_2800_p2 = (tmp_99_fu_2792_p3 ^ 1'd1);

assign xor_ln1054_fu_1810_p2 = (tmp_82_fu_1802_p3 ^ 1'd1);

assign xor_ln195_fu_1797_p2 = (icmp_ln196_reg_5178_pp1_iter2_reg ^ 1'd1);

assign zext_ln1353_10_fu_2955_p1 = tmp_101_fu_2943_p3;

assign zext_ln1353_11_fu_2969_p1 = tmp_101_fu_2943_p3;

assign zext_ln1353_12_fu_3249_p1 = tmp_106_fu_3237_p3;

assign zext_ln1353_13_fu_3263_p1 = tmp_106_fu_3237_p3;

assign zext_ln1353_14_fu_3539_p1 = tmp_111_fu_3527_p3;

assign zext_ln1353_15_fu_3553_p1 = tmp_111_fu_3527_p3;

assign zext_ln1353_16_fu_3829_p1 = tmp_116_fu_3817_p3;

assign zext_ln1353_17_fu_3843_p1 = tmp_116_fu_3817_p3;

assign zext_ln1353_18_fu_4123_p1 = tmp_121_fu_4111_p3;

assign zext_ln1353_19_fu_4137_p1 = tmp_121_fu_4111_p3;

assign zext_ln1353_1_fu_1678_p1 = tmp_81_reg_5342;

assign zext_ln1353_20_fu_4454_p1 = tmp_126_fu_4442_p3;

assign zext_ln1353_21_fu_4468_p1 = tmp_126_fu_4442_p3;

assign zext_ln1353_22_fu_4785_p1 = tmp_131_fu_4773_p3;

assign zext_ln1353_23_fu_4799_p1 = tmp_131_fu_4773_p3;

assign zext_ln1353_2_fu_1866_p1 = tmp_84_reg_5374;

assign zext_ln1353_3_fu_1869_p1 = tmp_84_reg_5374;

assign zext_ln1353_4_fu_2052_p1 = tmp_87_reg_5406;

assign zext_ln1353_5_fu_2055_p1 = tmp_87_reg_5406;

assign zext_ln1353_6_fu_2351_p1 = tmp_91_fu_2339_p3;

assign zext_ln1353_7_fu_2365_p1 = tmp_91_fu_2339_p3;

assign zext_ln1353_8_fu_2653_p1 = tmp_96_fu_2641_p3;

assign zext_ln1353_9_fu_2667_p1 = tmp_96_fu_2641_p3;

assign zext_ln1353_fu_1675_p1 = tmp_81_reg_5342;

assign zext_ln157_fu_891_p1 = select_ln129_fu_878_p3;

assign zext_ln647_10_fu_4450_p1 = tmp_126_fu_4442_p3;

assign zext_ln647_11_fu_4781_p1 = tmp_131_fu_4773_p3;

assign zext_ln647_1_fu_1863_p1 = tmp_84_reg_5374;

assign zext_ln647_2_fu_2049_p1 = tmp_87_reg_5406;

assign zext_ln647_3_fu_2347_p1 = tmp_91_fu_2339_p3;

assign zext_ln647_4_fu_2649_p1 = tmp_96_fu_2641_p3;

assign zext_ln647_5_fu_2951_p1 = tmp_101_fu_2943_p3;

assign zext_ln647_6_fu_3245_p1 = tmp_106_fu_3237_p3;

assign zext_ln647_7_fu_3535_p1 = tmp_111_fu_3527_p3;

assign zext_ln647_8_fu_3825_p1 = tmp_116_fu_3817_p3;

assign zext_ln647_9_fu_4119_p1 = tmp_121_fu_4111_p3;

assign zext_ln647_fu_1672_p1 = tmp_81_reg_5342;

assign zext_ln68_10_fu_4369_p1 = p_Result_3_1_i_reg_5544;

assign zext_ln68_11_fu_4700_p1 = p_Result_3_2_i_reg_5564;

assign zext_ln68_1_fu_1153_p1 = p_Result_0_1_i_fu_1108_p4;

assign zext_ln68_2_fu_1299_p1 = p_Result_0_2_i_fu_1254_p4;

assign zext_ln68_3_fu_2256_p1 = p_Result_1_i_reg_5428;

assign zext_ln68_4_fu_2558_p1 = p_Result_1_1_i_reg_5440;

assign zext_ln68_5_fu_2860_p1 = p_Result_1_2_i_reg_5452;

assign zext_ln68_6_fu_3164_p1 = p_Result_2_i_reg_5464;

assign zext_ln68_7_fu_3454_p1 = p_Result_2_1_i_reg_5484;

assign zext_ln68_8_fu_3744_p1 = p_Result_2_2_i_reg_5504;

assign zext_ln68_9_fu_4038_p1 = p_Result_3_i_reg_5524;

assign zext_ln68_fu_1013_p1 = trunc_ln647_fu_974_p1;

assign zext_ln78_fu_804_p1 = stream_in_cols_dout;

assign zext_ln94_fu_840_p1 = col_index_0_i_reg_699;

always @ (posedge ap_clk) begin
    zext_ln157_reg_5168[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
end

endmodule //xf_QuatizationDither
