
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 beab15b7, clang 9.0.0-2 -fPIC -Os)


-- Running command `read -define dut=memory' --

-- Parsing `memory.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: memory.v
Parsing Verilog input from `memory.v' to AST representation.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json memory.json' --

2. Executing SYNTH_ECP5 pass.

2.1. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.3.1. Finding top of design hierarchy..
root of   0 design levels: memory              
root of   1 design levels: top                 
Automatically selected top as design top module.

2.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \memory

2.3.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \memory
Removed 0 unused modules.
Mapping positional arguments of cell top.dut (memory).

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 13 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$memory.v:19$25'.
  Set init value: \parity2 = 2'00
Found init rule in `\top.$proc$memory.v:18$24'.
  Set init value: \parity8 = 8'00000000
Found init rule in `\top.$proc$memory.v:16$23'.
  Set init value: \other_data = 0
Found init rule in `\top.$proc$memory.v:15$22'.
  Set init value: \memory_data = 0
Found init rule in `\top.$proc$memory.v:14$21'.
  Set init value: \addr = 0
Found init rule in `\top.$proc$memory.v:13$20'.
  Set init value: \funct3 = 3'000
Found init rule in `\top.$proc$memory.v:12$19'.
  Set init value: \non_load = 1'0
Found init rule in `\top.$proc$memory.v:0$18'.
  Set init value: \tx = 1'0

2.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\memory.$proc$memory.v:69$27'.
     1/3: $0$memwr$\memory$memory.v:71$26_EN[31:0]$30
     2/3: $0$memwr$\memory$memory.v:71$26_DATA[31:0]$29
     3/3: $0$memwr$\memory$memory.v:71$26_ADDR[31:0]$28
Creating decoders for process `\top.$proc$memory.v:19$25'.
Creating decoders for process `\top.$proc$memory.v:18$24'.
Creating decoders for process `\top.$proc$memory.v:16$23'.
Creating decoders for process `\top.$proc$memory.v:15$22'.
Creating decoders for process `\top.$proc$memory.v:14$21'.
Creating decoders for process `\top.$proc$memory.v:13$20'.
Creating decoders for process `\top.$proc$memory.v:12$19'.
Creating decoders for process `\top.$proc$memory.v:0$18'.
Creating decoders for process `\top.$proc$memory.v:37$16'.
Creating decoders for process `\top.$proc$memory.v:36$13'.
Creating decoders for process `\top.$proc$memory.v:27$4'.
Creating decoders for process `\top.$proc$memory.v:21$1'.

2.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

2.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\memory.\readdata' using process `\memory.$proc$memory.v:69$27'.
  created $dff cell `$procdff$206' with positive edge clock.
Creating register for signal `\memory.$memwr$\memory$memory.v:71$26_ADDR' using process `\memory.$proc$memory.v:69$27'.
  created $dff cell `$procdff$207' with positive edge clock.
Creating register for signal `\memory.$memwr$\memory$memory.v:71$26_DATA' using process `\memory.$proc$memory.v:69$27'.
  created $dff cell `$procdff$208' with positive edge clock.
Creating register for signal `\memory.$memwr$\memory$memory.v:71$26_EN' using process `\memory.$proc$memory.v:69$27'.
  created $dff cell `$procdff$209' with positive edge clock.
Creating register for signal `\top.\tx' using process `\top.$proc$memory.v:37$16'.
  created $dff cell `$procdff$210' with positive edge clock.
Creating register for signal `\top.\parity2' using process `\top.$proc$memory.v:36$13'.
  created $dff cell `$procdff$211' with positive edge clock.
Creating register for signal `\top.\parity8' using process `\top.$proc$memory.v:27$4'.
  created $dff cell `$procdff$212' with positive edge clock.
Creating register for signal `\top.\non_load' using process `\top.$proc$memory.v:21$1'.
  created $dff cell `$procdff$213' with positive edge clock.
Creating register for signal `\top.\funct3' using process `\top.$proc$memory.v:21$1'.
  created $dff cell `$procdff$214' with positive edge clock.
Creating register for signal `\top.\addr' using process `\top.$proc$memory.v:21$1'.
  created $dff cell `$procdff$215' with positive edge clock.
Creating register for signal `\top.\memory_data' using process `\top.$proc$memory.v:21$1'.
  created $dff cell `$procdff$216' with positive edge clock.
Creating register for signal `\top.\other_data' using process `\top.$proc$memory.v:21$1'.
  created $dff cell `$procdff$217' with positive edge clock.

2.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\memory.$proc$memory.v:69$27'.
Removing empty process `memory.$proc$memory.v:69$27'.
Removing empty process `top.$proc$memory.v:19$25'.
Removing empty process `top.$proc$memory.v:18$24'.
Removing empty process `top.$proc$memory.v:16$23'.
Removing empty process `top.$proc$memory.v:15$22'.
Removing empty process `top.$proc$memory.v:14$21'.
Removing empty process `top.$proc$memory.v:13$20'.
Removing empty process `top.$proc$memory.v:12$19'.
Removing empty process `top.$proc$memory.v:0$18'.
Removing empty process `top.$proc$memory.v:37$16'.
Removing empty process `top.$proc$memory.v:36$13'.
Removing empty process `top.$proc$memory.v:27$4'.
Removing empty process `top.$proc$memory.v:21$1'.
Cleaned up 1 empty switch.

2.5. Executing FLATTEN pass (flatten design).
Using template memory for cells of type memory.
<suppressed ~1 debug messages>
No more expansions possible.
Deleting now unused module memory.

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\dut.$procmux$200:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30
      New ports: A=1'0, B=1'1, Y=$techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0]
      New connections: $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [31:1] = { $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] $techmap\dut.$0$memwr$\memory$memory.v:71$26_EN[31:0]$30 [0] }
  Optimizing cells in module \top.
Performed a total of 1 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.9. Rerunning OPT passes. (Maybe there is more to do..)

2.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

2.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.16. Finished OPT passes. (There is nothing left to do.)

2.12. Executing WREDUCE pass (reducing word size of cells).
Removed top 19 address bits (of 32) from memory read port top.$techmap\dut.$memrd$\memory$memory.v:72$31 (dut.memory).
Removed top 19 address bits (of 32) from memory write port top.$techmap\dut.$memwr$\memory$memory.v:0$32 (dut.memory).
Removed top 31 bits (of 32) from FF cell top.$techmap\dut.$procdff$209 ($dff).
Removed top 19 bits (of 32) from FF cell top.$techmap\dut.$procdff$207 ($dff).
Removed cell top.$techmap\dut.$procmux$204 ($mux).
Removed cell top.$techmap\dut.$procmux$202 ($mux).
Removed top 19 bits (of 32) from wire top.$techmap\dut.$0$memwr$\memory$memory.v:71$26_ADDR[31:0]$28.
Removed top 19 bits (of 32) from wire top.$techmap\dut.$memwr$\memory$memory.v:71$26_ADDR.

2.13. Executing PEEPOPT pass (run peephole optimizers).

2.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.15. Executing SHARE pass (SAT-based resource sharing).

2.16. Executing TECHMAP pass (map to technology primitives).

2.16.1. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.16.2. Continuing TECHMAP pass.
No more expansions possible.

2.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.19. Executing TECHMAP pass (map to technology primitives).

2.19.1. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.19.2. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

2.19.3. Continuing TECHMAP pass.
No more expansions possible.

2.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

2.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.21.9. Finished OPT passes. (There is nothing left to do.)

2.22. Executing FSM pass (extract and optimize FSM).

2.22.1. Executing FSM_DETECT pass (finding FSMs in design).

2.22.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.22.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.22.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.22.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.22.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.23.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.23.5. Finished fast OPT passes.

2.24. Executing MEMORY pass.

2.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.24.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\dut.$memwr$\memory$memory.v:0$32' in module `\top': merged $dff to cell.
Checking cell `$techmap\dut.$memrd$\memory$memory.v:72$31' in module `\top': merged data $dff to cell.

2.24.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 5 unused wires.
<suppressed ~5 debug messages>

2.24.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.24.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.24.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\dut.memory' in module `\top':
  $techmap\dut.$memwr$\memory$memory.v:0$32 ($memwr)
  $techmap\dut.$memrd$\memory$memory.v:72$31 ($memrd)

2.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.26. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.dut.memory:
  Properties: ports=2 bits=262144 rports=1 wports=1 dbits=32 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk48.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk48.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk48.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk48.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk48.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk48.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk48.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk48.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk48.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk48.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk48.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk48.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Selecting best of 6 rules:
    Efficiency for rule 2.5: efficiency=50, cells=32, acells=1
    Efficiency for rule 2.4: efficiency=100, cells=16, acells=1
    Efficiency for rule 2.3: efficiency=100, cells=16, acells=2
    Efficiency for rule 2.2: efficiency=88, cells=16, acells=4
    Efficiency for rule 2.1: efficiency=88, cells=16, acells=8
    Efficiency for rule 1.1: efficiency=88, cells=16, acells=16
    Selected rule 2.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk48.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk48.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: dut.memory.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: dut.memory.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: dut.memory.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: dut.memory.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: dut.memory.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: dut.memory.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: dut.memory.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: dut.memory.7.0.0
      Creating $__ECP5_DP16KD cell at grid position <8 0 0>: dut.memory.8.0.0
      Creating $__ECP5_DP16KD cell at grid position <9 0 0>: dut.memory.9.0.0
      Creating $__ECP5_DP16KD cell at grid position <10 0 0>: dut.memory.10.0.0
      Creating $__ECP5_DP16KD cell at grid position <11 0 0>: dut.memory.11.0.0
      Creating $__ECP5_DP16KD cell at grid position <12 0 0>: dut.memory.12.0.0
      Creating $__ECP5_DP16KD cell at grid position <13 0 0>: dut.memory.13.0.0
      Creating $__ECP5_DP16KD cell at grid position <14 0 0>: dut.memory.14.0.0
      Creating $__ECP5_DP16KD cell at grid position <15 0 0>: dut.memory.15.0.0

2.27. Executing TECHMAP pass (map to technology primitives).

2.27.1. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

2.27.2. Continuing TECHMAP pass.
Using template $paramod$b584d8195934f21ff8b3a256a2d375daf93e402f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~37 debug messages>

2.28. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

2.29. Executing TECHMAP pass (map to technology primitives).

2.29.1. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

2.29.2. Continuing TECHMAP pass.
No more expansions possible.

2.30. Executing OPT pass (performing simple optimizations).

2.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~25 debug messages>

2.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 163 unused wires.
<suppressed ~2 debug messages>

2.30.5. Finished fast OPT passes.

2.31. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

2.32. Executing OPT pass (performing simple optimizations).

2.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.32.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.32.9. Finished OPT passes. (There is nothing left to do.)

2.33. Executing TECHMAP pass (map to technology primitives).

2.33.1. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.33.2. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

2.33.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~21 debug messages>

2.34. Executing OPT pass (performing simple optimizations).

2.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.34.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

2.34.5. Finished fast OPT passes.

2.35. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.36. Executing dff2dffs pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into DFFs in top.

2.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.38. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $__DFFS_PP1_ -> $__DFFSE_PP1
  $__DFFS_PP0_ -> $__DFFSE_PP0
  $__DFFS_PN1_ -> $__DFFSE_PN1
  $__DFFS_PN0_ -> $__DFFSE_PN0
  $__DFFS_NP1_ -> $__DFFSE_NP1
  $__DFFS_NP0_ -> $__DFFSE_NP0
  $__DFFS_NN1_ -> $__DFFSE_NN1
  $__DFFS_NN0_ -> $__DFFSE_NN0
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:

2.39. Executing TECHMAP pass (map to technology primitives).

2.39.1. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFS_NN0_'.
Generating RTLIL representation for module `\$__DFFS_NN1_'.
Generating RTLIL representation for module `\$__DFFS_PN0_'.
Generating RTLIL representation for module `\$__DFFS_PN1_'.
Generating RTLIL representation for module `\$__DFFS_NP0_'.
Generating RTLIL representation for module `\$__DFFS_NP1_'.
Generating RTLIL representation for module `\$__DFFS_PP0_'.
Generating RTLIL representation for module `\$__DFFS_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$__DFFSE_NN0'.
Generating RTLIL representation for module `\$__DFFSE_NN1'.
Generating RTLIL representation for module `\$__DFFSE_PN0'.
Generating RTLIL representation for module `\$__DFFSE_PN1'.
Generating RTLIL representation for module `\$__DFFSE_NP0'.
Generating RTLIL representation for module `\$__DFFSE_NP1'.
Generating RTLIL representation for module `\$__DFFSE_PP0'.
Generating RTLIL representation for module `\$__DFFSE_PP1'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.39.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~111 debug messages>

2.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.41. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.42. Executing ECP5_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$595 (TRELLIS_FF): \other_data [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$485 (TRELLIS_FF): \tx = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$564 (TRELLIS_FF): \other_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$486 (TRELLIS_FF): \parity2 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$487 (TRELLIS_FF): \parity2 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$489 (TRELLIS_FF): \parity8 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$490 (TRELLIS_FF): \parity8 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$491 (TRELLIS_FF): \parity8 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$492 (TRELLIS_FF): \parity8 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$493 (TRELLIS_FF): \parity8 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$494 (TRELLIS_FF): \parity8 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$488 (TRELLIS_FF): \parity8 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$496 (TRELLIS_FF): \non_load = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$495 (TRELLIS_FF): \parity8 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$498 (TRELLIS_FF): \funct3 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$497 (TRELLIS_FF): \funct3 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$499 (TRELLIS_FF): \funct3 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$501 (TRELLIS_FF): \addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$502 (TRELLIS_FF): \addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$503 (TRELLIS_FF): \addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$504 (TRELLIS_FF): \addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$505 (TRELLIS_FF): \addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$506 (TRELLIS_FF): \addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$507 (TRELLIS_FF): \addr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$508 (TRELLIS_FF): \addr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$509 (TRELLIS_FF): \addr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$510 (TRELLIS_FF): \addr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$511 (TRELLIS_FF): \addr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$512 (TRELLIS_FF): \addr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$513 (TRELLIS_FF): \addr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$514 (TRELLIS_FF): \addr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$515 (TRELLIS_FF): \addr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$516 (TRELLIS_FF): \addr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$517 (TRELLIS_FF): \addr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$518 (TRELLIS_FF): \addr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$519 (TRELLIS_FF): \addr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$520 (TRELLIS_FF): \addr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$521 (TRELLIS_FF): \addr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$522 (TRELLIS_FF): \addr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$523 (TRELLIS_FF): \addr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$524 (TRELLIS_FF): \addr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$525 (TRELLIS_FF): \addr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$526 (TRELLIS_FF): \addr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$527 (TRELLIS_FF): \addr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$528 (TRELLIS_FF): \addr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$529 (TRELLIS_FF): \addr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$530 (TRELLIS_FF): \addr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$500 (TRELLIS_FF): \addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$531 (TRELLIS_FF): \addr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$533 (TRELLIS_FF): \memory_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$534 (TRELLIS_FF): \memory_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$535 (TRELLIS_FF): \memory_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$536 (TRELLIS_FF): \memory_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$537 (TRELLIS_FF): \memory_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$538 (TRELLIS_FF): \memory_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$539 (TRELLIS_FF): \memory_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$540 (TRELLIS_FF): \memory_data [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$541 (TRELLIS_FF): \memory_data [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$542 (TRELLIS_FF): \memory_data [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$543 (TRELLIS_FF): \memory_data [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$544 (TRELLIS_FF): \memory_data [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$545 (TRELLIS_FF): \memory_data [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$546 (TRELLIS_FF): \memory_data [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$547 (TRELLIS_FF): \memory_data [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$548 (TRELLIS_FF): \memory_data [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$549 (TRELLIS_FF): \memory_data [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$550 (TRELLIS_FF): \memory_data [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$551 (TRELLIS_FF): \memory_data [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$552 (TRELLIS_FF): \memory_data [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$553 (TRELLIS_FF): \memory_data [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$554 (TRELLIS_FF): \memory_data [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$555 (TRELLIS_FF): \memory_data [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$556 (TRELLIS_FF): \memory_data [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$557 (TRELLIS_FF): \memory_data [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$558 (TRELLIS_FF): \memory_data [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$559 (TRELLIS_FF): \memory_data [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$560 (TRELLIS_FF): \memory_data [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$561 (TRELLIS_FF): \memory_data [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$562 (TRELLIS_FF): \memory_data [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$532 (TRELLIS_FF): \memory_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$563 (TRELLIS_FF): \memory_data [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$565 (TRELLIS_FF): \other_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$566 (TRELLIS_FF): \other_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$567 (TRELLIS_FF): \other_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$568 (TRELLIS_FF): \other_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$569 (TRELLIS_FF): \other_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$570 (TRELLIS_FF): \other_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$571 (TRELLIS_FF): \other_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$572 (TRELLIS_FF): \other_data [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$573 (TRELLIS_FF): \other_data [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$574 (TRELLIS_FF): \other_data [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$575 (TRELLIS_FF): \other_data [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$576 (TRELLIS_FF): \other_data [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$577 (TRELLIS_FF): \other_data [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$578 (TRELLIS_FF): \other_data [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$579 (TRELLIS_FF): \other_data [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$580 (TRELLIS_FF): \other_data [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$581 (TRELLIS_FF): \other_data [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$582 (TRELLIS_FF): \other_data [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$583 (TRELLIS_FF): \other_data [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$584 (TRELLIS_FF): \other_data [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$585 (TRELLIS_FF): \other_data [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$586 (TRELLIS_FF): \other_data [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$587 (TRELLIS_FF): \other_data [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$588 (TRELLIS_FF): \other_data [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$589 (TRELLIS_FF): \other_data [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$590 (TRELLIS_FF): \other_data [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$591 (TRELLIS_FF): \other_data [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$592 (TRELLIS_FF): \other_data [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$593 (TRELLIS_FF): \other_data [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$594 (TRELLIS_FF): \other_data [30] = 0

2.43. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

2.44. Executing ATTRMVCP pass (move or copy attributes).

2.45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 333 unused wires.
<suppressed ~1 debug messages>

2.46. Executing TECHMAP pass (map to technology primitives).

2.46.1. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.46.2. Continuing TECHMAP pass.
No more expansions possible.

2.47. Executing ABC pass (technology mapping using ABC).

2.47.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 151 gates and 313 wires to a netlist network with 162 inputs and 111 outputs.

2.47.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =     112.
ABC: Participating nodes from both networks       =     222.
ABC: Participating nodes from the first network   =     111. (  99.11 % of nodes)
ABC: Participating nodes from the second network  =     111. (  99.11 % of nodes)
ABC: Node pairs (any polarity)                    =     111. (  99.11 % of names can be moved)
ABC: Node pairs (same polarity)                   =     111. (  99.11 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.47.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      111
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:      162
ABC RESULTS:          output signals:      111
Removing temp directory.
Removed 0 unused cells and 284 unused wires.

2.48. Executing TECHMAP pass (map to technology primitives).

2.48.1. Executing Verilog-2005 frontend: /home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/tommy/install/x86_64-pc-linux-gnu/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFS_NN0_'.
Generating RTLIL representation for module `\$__DFFS_NN1_'.
Generating RTLIL representation for module `\$__DFFS_PN0_'.
Generating RTLIL representation for module `\$__DFFS_PN1_'.
Generating RTLIL representation for module `\$__DFFS_NP0_'.
Generating RTLIL representation for module `\$__DFFS_NP1_'.
Generating RTLIL representation for module `\$__DFFS_PP0_'.
Generating RTLIL representation for module `\$__DFFS_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$__DFFSE_NN0'.
Generating RTLIL representation for module `\$__DFFSE_NN1'.
Generating RTLIL representation for module `\$__DFFSE_PN0'.
Generating RTLIL representation for module `\$__DFFSE_PN1'.
Generating RTLIL representation for module `\$__DFFSE_NP0'.
Generating RTLIL representation for module `\$__DFFSE_NP1'.
Generating RTLIL representation for module `\$__DFFSE_PP0'.
Generating RTLIL representation for module `\$__DFFSE_PP1'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.48.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
No more expansions possible.
<suppressed ~163 debug messages>

2.49. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
Removed 0 unused cells and 222 unused wires.

2.50. Executing AUTONAME pass.
Renamed 996 objects in module top (12 iterations).
<suppressed ~230 debug messages>

2.51. Executing HIERARCHY pass (managing design hierarchy).

2.51.1. Analyzing design hierarchy..
Top module:  \top

2.51.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.52. Printing statistics.

=== top ===

   Number of wires:                 27
   Number of wire bits:            441
   Number of public wires:          27
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                238
     DP16KD                         16
     LUT4                          111
     TRELLIS_FF                    111

2.53. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

2.54. Executing JSON backend.

End of script. Logfile hash: 508a931452, CPU: user 0.78s system 0.07s, MEM: 288.63 MB peak
Yosys 0.9+1706 (git sha1 beab15b7, clang 9.0.0-2 -fPIC -Os)
Time spent: 48% 14x read_verilog (0 sec), 22% 8x techmap (0 sec), ...
