Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Mar 11 19:17:04 2025
| Host         : DESKTOP-JDC6D5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.017        0.000                      0                  402        0.037        0.000                      0                  402        3.750        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.017        0.000                      0                  402        0.037        0.000                      0                  402        3.750        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codigoOperacion_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.116ns (20.287%)  route 4.385ns (79.713%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.640     9.984    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.150    10.134 r  fifo_rx_unit/codigoOperacion[7]_i_1/O
                         net (fo=8, routed)           0.513    10.646    codigoOperacion
    SLICE_X4Y28          FDCE                                         r  codigoOperacion_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  codigoOperacion_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y28          FDCE (Setup_fdce_C_CE)      -0.407    14.664    codigoOperacion_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codigoOperacion_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.116ns (20.228%)  route 4.401ns (79.772%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.640     9.984    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.150    10.134 r  fifo_rx_unit/codigoOperacion[7]_i_1/O
                         net (fo=8, routed)           0.529    10.663    codigoOperacion
    SLICE_X6Y27          FDCE                                         r  codigoOperacion_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  codigoOperacion_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.371    14.698    codigoOperacion_reg[0]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codigoOperacion_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.116ns (20.228%)  route 4.401ns (79.772%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.640     9.984    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.150    10.134 r  fifo_rx_unit/codigoOperacion[7]_i_1/O
                         net (fo=8, routed)           0.529    10.663    codigoOperacion
    SLICE_X6Y27          FDCE                                         r  codigoOperacion_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  codigoOperacion_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.371    14.698    codigoOperacion_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codigoOperacion_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.116ns (20.239%)  route 4.398ns (79.761%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.640     9.984    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.150    10.134 r  fifo_rx_unit/codigoOperacion[7]_i_1/O
                         net (fo=8, routed)           0.525    10.659    codigoOperacion
    SLICE_X2Y26          FDCE                                         r  codigoOperacion_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  codigoOperacion_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y26          FDCE (Setup_fdce_C_CE)      -0.371    14.699    codigoOperacion_reg[3]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoA_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.085ns (20.064%)  route 4.323ns (79.936%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.412     9.756    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.119     9.875 r  fifo_rx_unit/operandoA[7]_i_1/O
                         net (fo=8, routed)           0.678    10.553    operandoA
    SLICE_X5Y27          FDCE                                         r  operandoA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  operandoA_reg[6]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDCE (Setup_fdce_C_CE)      -0.413    14.656    operandoA_reg[6]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoB_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.090ns (19.399%)  route 4.529ns (80.601%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.640     9.984    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124    10.108 r  fifo_rx_unit/operandoB[7]_i_1/O
                         net (fo=8, routed)           0.656    10.764    operandoB
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.902    operandoB_reg[0]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoB_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.090ns (19.399%)  route 4.529ns (80.601%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.640     9.984    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124    10.108 r  fifo_rx_unit/operandoB[7]_i_1/O
                         net (fo=8, routed)           0.656    10.764    operandoB
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.902    operandoB_reg[1]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoB_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.090ns (19.399%)  route 4.529ns (80.601%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.640     9.984    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124    10.108 r  fifo_rx_unit/operandoB[7]_i_1/O
                         net (fo=8, routed)           0.656    10.764    operandoB
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.902    operandoB_reg[2]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoB_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.090ns (19.399%)  route 4.529ns (80.601%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.640     9.984    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124    10.108 r  fifo_rx_unit/operandoB[7]_i_1/O
                         net (fo=8, routed)           0.656    10.764    operandoB
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.902    operandoB_reg[7]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoA_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.085ns (20.284%)  route 4.264ns (79.716%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.339     6.903    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     7.202 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           1.442     8.644    fifo_rx_unit/D[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     8.768 f  fifo_rx_unit/codigoOperacion[7]_i_5/O
                         net (fo=1, routed)           0.452     9.220    fifo_rx_unit/codigoOperacion[7]_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.344 f  fifo_rx_unit/codigoOperacion[7]_i_3/O
                         net (fo=4, routed)           0.412     9.756    fifo_rx_unit/b_reg_reg[6]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.119     9.875 r  fifo_rx_unit/operandoA[7]_i_1/O
                         net (fo=8, routed)           0.619    10.494    operandoA
    SLICE_X3Y26          FDCE                                         r  operandoA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  operandoA_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDCE (Setup_fdce_C_CE)      -0.413    14.657    operandoA_reg[0]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.666    fifo_rx_unit/array_reg_reg_0_15_0_5/DIA0
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.629    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.138%)  route 0.298ns (67.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.298     1.881    fifo_tx_unit/array_reg_reg_0_15_6_7/A0
    SLICE_X10Y30         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    fifo_tx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X10Y30         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.478     1.475    
    SLICE_X10Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.785    fifo_tx_unit/array_reg_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.138%)  route 0.298ns (67.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.298     1.881    fifo_tx_unit/array_reg_reg_0_15_6_7/A0
    SLICE_X10Y30         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    fifo_tx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X10Y30         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.478     1.475    
    SLICE_X10Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.785    fifo_tx_unit/array_reg_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.138%)  route 0.298ns (67.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.298     1.881    fifo_tx_unit/array_reg_reg_0_15_6_7__0/A0
    SLICE_X10Y30         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    fifo_tx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X10Y30         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.478     1.475    
    SLICE_X10Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.785    fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.138%)  route 0.298ns (67.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.298     1.881    fifo_tx_unit/array_reg_reg_0_15_6_7__0/A0
    SLICE_X10Y30         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    fifo_tx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X10Y30         RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.478     1.475    
    SLICE_X10Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.785    fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_rx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128     1.597 r  uart_rx_unit/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     1.672    fifo_rx_unit/array_reg_reg_0_15_0_5/DIC0
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.572    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.045%)  route 0.230ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fifo_tx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.230     1.813    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X8Y30          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X8Y30          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.709    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.045%)  route 0.230ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fifo_tx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.230     1.813    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X8Y30          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X8Y30          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.709    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.045%)  route 0.230ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fifo_tx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.230     1.813    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X8Y30          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X8Y30          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.709    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.045%)  route 0.230ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fifo_tx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.230     1.813    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X8Y30          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X8Y30          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y30          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.709    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y27    codigoOperacion_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y28    codigoOperacion_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y27    codigoOperacion_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y26    codigoOperacion_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y27    codigoOperacion_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y27    codigoOperacion_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y27    codigoOperacion_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y27    codigoOperacion_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y26    operandoA_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.847ns  (logic 5.442ns (42.362%)  route 7.405ns (57.638%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  operandoB_reg[1]/Q
                         net (fo=13, routed)          0.880     6.541    alu/alu_output_OBUF[7]_inst_i_1_0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  alu/temp0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.665    alu/temp0_carry_i_3_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.198 r  alu/temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    alu/temp0_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.513 r  alu/temp0_carry__0/O[3]
                         net (fo=1, routed)           0.642     8.155    alu/data0[7]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.307     8.462 r  alu/alu_output_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.433     8.895    alu/alu_output_OBUF[7]_inst_i_3_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.019 r  alu/alu_output_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           5.450    14.468    alu_output_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.990 r  alu_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.990    alu_output[7]
    L1                                                                r  alu_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.802ns  (logic 4.700ns (36.714%)  route 8.102ns (63.286%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  operandoB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  operandoB_reg[3]/Q
                         net (fo=8, routed)           1.007     6.606    fifo_tx_unit/alu_output_OBUF[7]_inst_i_1[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.124     6.730 r  fifo_tx_unit/alu_output_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           0.831     7.561    fifo_tx_unit/alu_output_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.152     7.713 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_5/O
                         net (fo=5, routed)           0.787     8.499    fifo_tx_unit/alu_output_OBUF[4]_inst_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.326     8.825 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.863     9.688    alu/alu_output[4]_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.812 r  alu/alu_output_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           4.614    14.426    alu_output_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.944 r  alu_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.944    alu_output[4]
    P3                                                                r  alu_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.141ns  (logic 5.308ns (43.723%)  route 6.832ns (56.277%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  operandoB_reg[2]/Q
                         net (fo=15, routed)          0.929     6.590    alu/alu_output_OBUF[7]_inst_i_1_0[2]
    SLICE_X7Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.714 r  alu/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.714    alu/i__carry_i_2_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.112 r  alu/temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    alu/temp0_inferred__0/i__carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.446 r  alu/temp0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           1.019     8.465    alu/data1[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.303     8.768 r  alu/alu_output_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.161     8.929    alu/alu_output_OBUF[5]_inst_i_3_n_0
    SLICE_X8Y28          LUT4 (Prop_lut4_I1_O)        0.124     9.053 r  alu/alu_output_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.723    13.776    alu_output_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507    17.283 r  alu_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.283    alu_output[5]
    N3                                                                r  alu_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.489ns  (logic 5.354ns (46.604%)  route 6.135ns (53.396%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  operandoB_reg[1]/Q
                         net (fo=13, routed)          0.880     6.541    alu/alu_output_OBUF[7]_inst_i_1_0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  alu/temp0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.665    alu/temp0_carry_i_3_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.198 r  alu/temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    alu/temp0_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.437 r  alu/temp0_carry__0/O[2]
                         net (fo=1, routed)           0.636     8.072    alu/data0[6]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.301     8.373 f  alu/alu_output_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.562     8.935    alu/alu_output_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.059 r  alu/alu_output_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           4.057    13.116    alu_output_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.631 r  alu_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.631    alu_output[6]
    P1                                                                r  alu_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.484ns  (logic 4.398ns (38.297%)  route 7.086ns (61.703%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  codigoOperacion_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.518     5.657 f  codigoOperacion_reg[2]/Q
                         net (fo=35, routed)          1.265     6.923    fifo_tx_unit/alu_output_OBUF[3]_inst_i_1[2]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.047 f  fifo_tx_unit/alu_output_OBUF[7]_inst_i_4/O
                         net (fo=4, routed)           1.158     8.204    alu/alu_output[7]_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.328 f  alu/alu_output_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.719     9.048    alu/alu_output_OBUF[1]_inst_i_5_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124     9.172 r  alu/alu_output_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.944    13.115    alu_output_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508    16.624 r  alu_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.624    alu_output[1]
    V3                                                                r  alu_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.122ns  (logic 4.707ns (42.323%)  route 6.415ns (57.677%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  operandoB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  operandoB_reg[3]/Q
                         net (fo=8, routed)           1.007     6.606    fifo_tx_unit/alu_output_OBUF[7]_inst_i_1[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.124     6.730 r  fifo_tx_unit/alu_output_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           0.831     7.561    fifo_tx_unit/alu_output_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.152     7.713 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_5/O
                         net (fo=5, routed)           0.454     8.167    fifo_tx_unit/alu_output_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.326     8.493 f  fifo_tx_unit/alu_output_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.309     8.802    alu/alu_output[2]_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.124     8.926 r  alu/alu_output_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.813    12.739    alu_output_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.265 r  alu_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.265    alu_output[2]
    W3                                                                r  alu_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.490ns  (logic 4.518ns (43.069%)  route 5.972ns (56.931%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  codigoOperacion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  codigoOperacion_reg[0]/Q
                         net (fo=31, routed)          1.051     6.708    fifo_tx_unit/alu_output_OBUF[3]_inst_i_1[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  fifo_tx_unit/alu_output_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.403     7.235    fifo_tx_unit/alu_output_OBUF[4]_inst_i_7_n_0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124     7.359 f  fifo_tx_unit/alu_output_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.976     8.335    fifo_tx_unit/alu_output_OBUF[4]_inst_i_6_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.459 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.433     8.892    alu/alu_output[3]
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     9.016 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.109    12.125    alu_output_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504    15.629 r  alu_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.629    alu_output[3]
    U3                                                                r  alu_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.129ns  (logic 4.686ns (46.263%)  route 5.443ns (53.737%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  operandoB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  operandoB_reg[3]/Q
                         net (fo=8, routed)           1.007     6.606    fifo_tx_unit/alu_output_OBUF[7]_inst_i_1[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.124     6.730 r  fifo_tx_unit/alu_output_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           0.831     7.561    fifo_tx_unit/alu_output_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.152     7.713 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_5/O
                         net (fo=5, routed)           0.186     7.899    fifo_tx_unit/alu_output_OBUF[4]_inst_i_5_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.225 r  fifo_tx_unit/alu_output_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.504     8.728    alu/alu_output[0]_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.124     8.852 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.915    11.767    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.271 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.271    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.436ns  (logic 3.981ns (42.186%)  route 5.455ns (57.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.556     5.077    uart_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y29          FDSE                                         r  uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDSE (Prop_fdse_C_Q)         0.456     5.533 r  uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           5.455    10.989    tx_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    14.513 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.513    tx
    B15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.173ns  (logic 3.959ns (43.162%)  route 5.214ns (56.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.556     5.077    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  fifo_tx_unit/full_reg_reg/Q
                         net (fo=5, routed)           5.214    10.747    tx_full_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    14.250 r  tx_full_OBUF_inst/O
                         net (fo=0)                   0.000    14.250    tx_full
    B16                                                               r  tx_full (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.598ns (82.362%)  route 0.342ns (17.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.857 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.342     2.199    r_data_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.409 r  r_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.409    r_data[3]
    V19                                                               r  r_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.669ns (80.803%)  route 0.397ns (19.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.863 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.397     2.260    r_data_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.275     3.535 r  r_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.535    r_data[2]
    U19                                                               r  r_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.668ns (80.707%)  route 0.399ns (19.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.859 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/O
                         net (fo=6, routed)           0.399     2.258    r_data_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.278     3.535 r  r_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.535    r_data[4]
    W18                                                               r  r_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.602ns (74.987%)  route 0.534ns (25.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.855 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/O
                         net (fo=6, routed)           0.534     2.389    r_data_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.605 r  r_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.605    r_data[5]
    U15                                                               r  r_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.593ns (71.324%)  route 0.641ns (28.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y21          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.854 r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/O
                         net (fo=6, routed)           0.641     2.495    r_data_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.702 r  r_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.702    r_data[6]
    U14                                                               r  r_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.660ns (72.470%)  route 0.631ns (27.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y21          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.858 r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/O
                         net (fo=6, routed)           0.631     2.489    r_data_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.270     3.759 r  r_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.759    r_data[7]
    V14                                                               r  r_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.764ns (74.884%)  route 0.592ns (25.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.961 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/O
                         net (fo=6, routed)           0.592     2.553    r_data_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     3.825 r  r_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.825    r_data[0]
    U16                                                               r  r_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.709ns (71.181%)  route 0.692ns (28.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.947 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/O
                         net (fo=6, routed)           0.692     2.639    r_data_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.870 r  r_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.870    r_data[1]
    E19                                                               r  r_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.459ns (52.661%)  route 1.312ns (47.339%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  codigoOperacion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  codigoOperacion_reg[0]/Q
                         net (fo=31, routed)          0.287     1.917    alu/alu_output_OBUF[2]_inst_i_1_0[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.045     1.962 r  alu/alu_output_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.122     2.084    alu/alu_output_OBUF[0]_inst_i_4_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.045     2.129 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.903     3.032    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.237 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.237    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.913ns  (logic 1.436ns (49.298%)  route 1.477ns (50.702%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  operandoA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  operandoA_reg[3]/Q
                         net (fo=8, routed)           0.173     1.781    fifo_tx_unit/Q[3]
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.045     1.826 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.222     2.048    alu/alu_output[3]_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I2_O)        0.045     2.093 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.081     3.174    alu_output_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.379 r  alu_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.379    alu_output[3]
    U3                                                                r  alu_output[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           272 Endpoints
Min Delay           272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.568ns  (logic 1.713ns (22.637%)  route 5.855ns (77.363%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.954     6.923    uart_rx_unit/rx_done_tick
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.124     7.047 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.521     7.568    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507     4.848    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.568ns  (logic 1.713ns (22.637%)  route 5.855ns (77.363%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.954     6.923    uart_rx_unit/rx_done_tick
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.124     7.047 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.521     7.568    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507     4.848    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.568ns  (logic 1.713ns (22.637%)  route 5.855ns (77.363%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.954     6.923    uart_rx_unit/rx_done_tick
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.124     7.047 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.521     7.568    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507     4.848    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.568ns  (logic 1.713ns (22.637%)  route 5.855ns (77.363%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.954     6.923    uart_rx_unit/rx_done_tick
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.124     7.047 r  uart_rx_unit/r_ptr_reg[2]_i_1/O
                         net (fo=4, routed)           0.521     7.568    fifo_rx_unit/r_ptr_reg_reg[0]_0
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507     4.848    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/w_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.203ns  (logic 1.713ns (23.782%)  route 5.490ns (76.218%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.610     6.579    btn1_db_unit/rx_done_tick
    SLICE_X2Y23          LUT3 (Prop_lut3_I2_O)        0.124     6.703 r  btn1_db_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.500     7.203    fifo_rx_unit/w_ptr_reg_reg[3]_0[0]
    SLICE_X3Y22          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505     4.846    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/w_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.203ns  (logic 1.713ns (23.782%)  route 5.490ns (76.218%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.610     6.579    btn1_db_unit/rx_done_tick
    SLICE_X2Y23          LUT3 (Prop_lut3_I2_O)        0.124     6.703 r  btn1_db_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.500     7.203    fifo_rx_unit/w_ptr_reg_reg[3]_0[0]
    SLICE_X3Y22          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505     4.846    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/w_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.203ns  (logic 1.713ns (23.782%)  route 5.490ns (76.218%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.610     6.579    btn1_db_unit/rx_done_tick
    SLICE_X2Y23          LUT3 (Prop_lut3_I2_O)        0.124     6.703 r  btn1_db_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.500     7.203    fifo_rx_unit/w_ptr_reg_reg[3]_0[0]
    SLICE_X3Y22          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505     4.846    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/w_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.203ns  (logic 1.713ns (23.782%)  route 5.490ns (76.218%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.610     6.579    btn1_db_unit/rx_done_tick
    SLICE_X2Y23          LUT3 (Prop_lut3_I2_O)        0.124     6.703 r  btn1_db_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.500     7.203    fifo_rx_unit/w_ptr_reg_reg[3]_0[0]
    SLICE_X3Y22          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505     4.846    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.191ns  (logic 1.706ns (23.724%)  route 5.485ns (76.276%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.610     6.579    uart_rx_unit/rx_done_tick
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.117     6.696 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.495     7.191    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.191ns  (logic 1.706ns (23.724%)  route 5.485ns (76.276%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.380     5.845    uart_rx_unit/rx_IBUF
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.969 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.610     6.579    uart_rx_unit/rx_done_tick
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.117     6.696 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.495     7.191    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.210ns (27.869%)  route 0.542ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.542     0.752    uart_rx_unit/SR[0]
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.210ns (27.869%)  route 0.542ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.542     0.752    uart_rx_unit/SR[0]
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.210ns (27.869%)  route 0.542ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.542     0.752    uart_rx_unit/SR[0]
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.210ns (27.869%)  route 0.542ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.542     0.752    uart_rx_unit/SR[0]
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.210ns (27.869%)  route 0.542ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.542     0.752    uart_rx_unit/SR[0]
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.210ns (27.869%)  route 0.542ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.542     0.752    uart_rx_unit/SR[0]
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.210ns (27.869%)  route 0.542ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.542     0.752    uart_rx_unit/SR[0]
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.210ns (27.869%)  route 0.542ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.542     0.752    uart_rx_unit/SR[0]
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  uart_rx_unit/b_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.210ns (25.396%)  route 0.616ns (74.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.616     0.825    fifo_rx_unit/SR[0]
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.854     1.981    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.210ns (25.396%)  route 0.616ns (74.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.616     0.825    fifo_rx_unit/SR[0]
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.854     1.981    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C





